
MIDI_Synth_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd28  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000027d8  0800ded8  0800ded8  0000eed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080106b0  080106b0  00012204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080106b0  080106b0  000116b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080106b8  080106b8  00012204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080106b8  080106b8  000116b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080106bc  080106bc  000116bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  080106c0  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012204  2**0
                  CONTENTS
 10 .bss          00001070  20000204  20000204  00012204  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001274  20001274  00012204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026e12  00000000  00000000  00012234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000571f  00000000  00000000  00039046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022d0  00000000  00000000  0003e768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001aee  00000000  00000000  00040a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000832d  00000000  00000000  00042526  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029464  00000000  00000000  0004a853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f109c  00000000  00000000  00073cb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00164d53  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000991c  00000000  00000000  00164d98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0016e6b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000204 	.word	0x20000204
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800dec0 	.word	0x0800dec0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000208 	.word	0x20000208
 80001ec:	0800dec0 	.word	0x0800dec0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <GUI_Init>:
const char* notes[] = {"C", "D", "E", "F", "G", "A", "H"};

/**
  * @brief  Initializes the LCD and Touch Screen hardware.
  */
void GUI_Init(void) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
    /* Initialize LCD */
    BSP_LCD_Init();
 80005c0:	f002 f908 	bl	80027d4 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER);
 80005c4:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 80005c8:	2000      	movs	r0, #0
 80005ca:	f002 f985 	bl	80028d8 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(0);
 80005ce:	2000      	movs	r0, #0
 80005d0:	f002 f9e6 	bl	80029a0 <BSP_LCD_SelectLayer>
    BSP_LCD_DisplayOn();
 80005d4:	f002 fc76 	bl	8002ec4 <BSP_LCD_DisplayOn>

    /* Set default screen properties */
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 80005d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80005dc:	f002 fa3c 	bl	8002a58 <BSP_LCD_Clear>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80005e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80005e4:	f002 fa04 	bl	80029f0 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80005e8:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80005ec:	f002 f9e8 	bl	80029c0 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font16);
 80005f0:	4814      	ldr	r0, [pc, #80]	@ (8000644 <GUI_Init+0x88>)
 80005f2:	f002 fa17 	bl	8002a24 <BSP_LCD_SetFont>

    /* Initialize Touch Screen Driver */
    HAL_Delay(100);
 80005f6:	2064      	movs	r0, #100	@ 0x64
 80005f8:	f003 f91c 	bl	8003834 <HAL_Delay>
    BSP_TS_Init(240, 320);
 80005fc:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000600:	20f0      	movs	r0, #240	@ 0xf0
 8000602:	f003 f827 	bl	8003654 <BSP_TS_Init>

    /* STMPE811 Hardware Fix */
    I2Cx_Write(STMPE811_ADDR, 0x04, 0x00); // SYS_CTRL2: Enable Clocks
 8000606:	2200      	movs	r2, #0
 8000608:	2104      	movs	r1, #4
 800060a:	2082      	movs	r0, #130	@ 0x82
 800060c:	f000 ff4a 	bl	80014a4 <I2Cx_Write>
    HAL_Delay(10);
 8000610:	200a      	movs	r0, #10
 8000612:	f003 f90f 	bl	8003834 <HAL_Delay>
    I2Cx_Write(STMPE811_ADDR, 0x40, 0x01); // TSC_CTRL: Enable Touch Screen
 8000616:	2201      	movs	r2, #1
 8000618:	2140      	movs	r1, #64	@ 0x40
 800061a:	2082      	movs	r0, #130	@ 0x82
 800061c:	f000 ff42 	bl	80014a4 <I2Cx_Write>
    HAL_Delay(10);
 8000620:	200a      	movs	r0, #10
 8000622:	f003 f907 	bl	8003834 <HAL_Delay>
    I2Cx_Write(STMPE811_ADDR, 0x4A, 0x01); // FIFO_STA: Reset FIFO
 8000626:	2201      	movs	r2, #1
 8000628:	214a      	movs	r1, #74	@ 0x4a
 800062a:	2082      	movs	r0, #130	@ 0x82
 800062c:	f000 ff3a 	bl	80014a4 <I2Cx_Write>
    I2Cx_Write(STMPE811_ADDR, 0x4A, 0x00); // FIFO_STA: Enable FIFO
 8000630:	2200      	movs	r2, #0
 8000632:	214a      	movs	r1, #74	@ 0x4a
 8000634:	2082      	movs	r0, #130	@ 0x82
 8000636:	f000 ff35 	bl	80014a4 <I2Cx_Write>

    /* Draw the initial UI */
    GUI_DrawInterface();
 800063a:	f000 f805 	bl	8000648 <GUI_DrawInterface>
}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000090 	.word	0x20000090

08000648 <GUI_DrawInterface>:

/**
  * @brief  Redraws the graphical user interface elements.
  */
void GUI_DrawInterface(void) {
 8000648:	b5b0      	push	{r4, r5, r7, lr}
 800064a:	b094      	sub	sp, #80	@ 0x50
 800064c:	af00      	add	r7, sp, #0
    char buf[20];
    const char* waves[] = {"SIN", "SQU", "SAW", "TRI"};
 800064e:	4b81      	ldr	r3, [pc, #516]	@ (8000854 <GUI_DrawInterface+0x20c>)
 8000650:	f107 041c 	add.w	r4, r7, #28
 8000654:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000656:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    /* --- Waveform Buttons --- */
    for(int i = 0; i < 4; i++) {
 800065a:	2300      	movs	r3, #0
 800065c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800065e:	e044      	b.n	80006ea <GUI_DrawInterface+0xa2>
        if(synth.current_waveform == i) {
 8000660:	4b7d      	ldr	r3, [pc, #500]	@ (8000858 <GUI_DrawInterface+0x210>)
 8000662:	785b      	ldrb	r3, [r3, #1]
 8000664:	461a      	mov	r2, r3
 8000666:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000668:	4293      	cmp	r3, r2
 800066a:	d104      	bne.n	8000676 <GUI_DrawInterface+0x2e>
            BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800066c:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000670:	f002 f9a6 	bl	80029c0 <BSP_LCD_SetTextColor>
 8000674:	e002      	b.n	800067c <GUI_DrawInterface+0x34>
        } else {
            BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8000676:	4879      	ldr	r0, [pc, #484]	@ (800085c <GUI_DrawInterface+0x214>)
 8000678:	f002 f9a2 	bl	80029c0 <BSP_LCD_SetTextColor>
        }
        BSP_LCD_FillRect(10 + (i * 55), Y_WAVE_BTNS, 50, 40);
 800067c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800067e:	b29b      	uxth	r3, r3
 8000680:	461a      	mov	r2, r3
 8000682:	00d2      	lsls	r2, r2, #3
 8000684:	1ad2      	subs	r2, r2, r3
 8000686:	00d2      	lsls	r2, r2, #3
 8000688:	1ad3      	subs	r3, r2, r3
 800068a:	b29b      	uxth	r3, r3
 800068c:	330a      	adds	r3, #10
 800068e:	b298      	uxth	r0, r3
 8000690:	2328      	movs	r3, #40	@ 0x28
 8000692:	2232      	movs	r2, #50	@ 0x32
 8000694:	2114      	movs	r1, #20
 8000696:	f002 fbbb 	bl	8002e10 <BSP_LCD_FillRect>

        BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800069a:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800069e:	f002 f98f 	bl	80029c0 <BSP_LCD_SetTextColor>
        BSP_LCD_SetBackColor(synth.current_waveform == i ? LCD_COLOR_GREEN : LCD_COLOR_LIGHTGRAY);
 80006a2:	4b6d      	ldr	r3, [pc, #436]	@ (8000858 <GUI_DrawInterface+0x210>)
 80006a4:	785b      	ldrb	r3, [r3, #1]
 80006a6:	461a      	mov	r2, r3
 80006a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d102      	bne.n	80006b4 <GUI_DrawInterface+0x6c>
 80006ae:	f04f 23ff 	mov.w	r3, #4278255360	@ 0xff00ff00
 80006b2:	e000      	b.n	80006b6 <GUI_DrawInterface+0x6e>
 80006b4:	4b69      	ldr	r3, [pc, #420]	@ (800085c <GUI_DrawInterface+0x214>)
 80006b6:	4618      	mov	r0, r3
 80006b8:	f002 f99a 	bl	80029f0 <BSP_LCD_SetBackColor>
        BSP_LCD_DisplayStringAt(20 + (i * 55), Y_WAVE_BTNS + 12, (uint8_t*)waves[i], LEFT_MODE);
 80006bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006be:	b29b      	uxth	r3, r3
 80006c0:	461a      	mov	r2, r3
 80006c2:	00d2      	lsls	r2, r2, #3
 80006c4:	1ad2      	subs	r2, r2, r3
 80006c6:	00d2      	lsls	r2, r2, #3
 80006c8:	1ad3      	subs	r3, r2, r3
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	3314      	adds	r3, #20
 80006ce:	b298      	uxth	r0, r3
 80006d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	3350      	adds	r3, #80	@ 0x50
 80006d6:	443b      	add	r3, r7
 80006d8:	f853 2c34 	ldr.w	r2, [r3, #-52]
 80006dc:	2303      	movs	r3, #3
 80006de:	2120      	movs	r1, #32
 80006e0:	f002 fa26 	bl	8002b30 <BSP_LCD_DisplayStringAt>
    for(int i = 0; i < 4; i++) {
 80006e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006e6:	3301      	adds	r3, #1
 80006e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80006ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006ec:	2b03      	cmp	r3, #3
 80006ee:	ddb7      	ble.n	8000660 <GUI_DrawInterface+0x18>
    }
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80006f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80006f4:	f002 f97c 	bl	80029f0 <BSP_LCD_SetBackColor>

    /* --- Octave Buttons --- */
    BSP_LCD_SetTextColor(LCD_COLOR_LIGHTBLUE);
 80006f8:	4859      	ldr	r0, [pc, #356]	@ (8000860 <GUI_DrawInterface+0x218>)
 80006fa:	f002 f961 	bl	80029c0 <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(10, Y_OCTAVE_BTNS, 60, 40);
 80006fe:	2328      	movs	r3, #40	@ 0x28
 8000700:	223c      	movs	r2, #60	@ 0x3c
 8000702:	2150      	movs	r1, #80	@ 0x50
 8000704:	200a      	movs	r0, #10
 8000706:	f002 fb83 	bl	8002e10 <BSP_LCD_FillRect>
    BSP_LCD_FillRect(170, Y_OCTAVE_BTNS, 60, 40);
 800070a:	2328      	movs	r3, #40	@ 0x28
 800070c:	223c      	movs	r2, #60	@ 0x3c
 800070e:	2150      	movs	r1, #80	@ 0x50
 8000710:	20aa      	movs	r0, #170	@ 0xaa
 8000712:	f002 fb7d 	bl	8002e10 <BSP_LCD_FillRect>

    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000716:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800071a:	f002 f951 	bl	80029c0 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_LIGHTBLUE);
 800071e:	4850      	ldr	r0, [pc, #320]	@ (8000860 <GUI_DrawInterface+0x218>)
 8000720:	f002 f966 	bl	80029f0 <BSP_LCD_SetBackColor>
    BSP_LCD_DisplayStringAt(30, Y_OCTAVE_BTNS + 10, (uint8_t*)"-", LEFT_MODE);
 8000724:	2303      	movs	r3, #3
 8000726:	4a4f      	ldr	r2, [pc, #316]	@ (8000864 <GUI_DrawInterface+0x21c>)
 8000728:	215a      	movs	r1, #90	@ 0x5a
 800072a:	201e      	movs	r0, #30
 800072c:	f002 fa00 	bl	8002b30 <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(190, Y_OCTAVE_BTNS + 10, (uint8_t*)"+", LEFT_MODE);
 8000730:	2303      	movs	r3, #3
 8000732:	4a4d      	ldr	r2, [pc, #308]	@ (8000868 <GUI_DrawInterface+0x220>)
 8000734:	215a      	movs	r1, #90	@ 0x5a
 8000736:	20be      	movs	r0, #190	@ 0xbe
 8000738:	f002 f9fa 	bl	8002b30 <BSP_LCD_DisplayStringAt>

    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800073c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000740:	f002 f956 	bl	80029f0 <BSP_LCD_SetBackColor>
    sprintf(buf, "OCTAVE: %d", synth.current_octave);
 8000744:	4b44      	ldr	r3, [pc, #272]	@ (8000858 <GUI_DrawInterface+0x210>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	461a      	mov	r2, r3
 800074a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800074e:	4947      	ldr	r1, [pc, #284]	@ (800086c <GUI_DrawInterface+0x224>)
 8000750:	4618      	mov	r0, r3
 8000752:	f00c ff15 	bl	800d580 <siprintf>
    BSP_LCD_DisplayStringAt(0, Y_OCTAVE_BTNS + 12, (uint8_t*)buf, CENTER_MODE);
 8000756:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800075a:	2301      	movs	r3, #1
 800075c:	215c      	movs	r1, #92	@ 0x5c
 800075e:	2000      	movs	r0, #0
 8000760:	f002 f9e6 	bl	8002b30 <BSP_LCD_DisplayStringAt>

    /* --- Piano Keys --- */

    /* 1. Rysuj BIAŁE klawisze (Tło + Ramka + Tekst) */
    for(int i = 0; i < 7; i++) {
 8000764:	2300      	movs	r3, #0
 8000766:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000768:	e038      	b.n	80007dc <GUI_DrawInterface+0x194>
        // Najpierw czyścimy tło na biało
        BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800076a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800076e:	f002 f927 	bl	80029c0 <BSP_LCD_SetTextColor>
        BSP_LCD_FillRect(1 + (i * W_WHITE), Y_PIANO_KEYS, W_WHITE, H_WHITE);
 8000772:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000774:	b29b      	uxth	r3, r3
 8000776:	461a      	mov	r2, r3
 8000778:	0112      	lsls	r2, r2, #4
 800077a:	4413      	add	r3, r2
 800077c:	005b      	lsls	r3, r3, #1
 800077e:	b29b      	uxth	r3, r3
 8000780:	3301      	adds	r3, #1
 8000782:	b298      	uxth	r0, r3
 8000784:	23aa      	movs	r3, #170	@ 0xaa
 8000786:	2222      	movs	r2, #34	@ 0x22
 8000788:	2196      	movs	r1, #150	@ 0x96
 800078a:	f002 fb41 	bl	8002e10 <BSP_LCD_FillRect>

        // Teraz rysujemy ramkę i tekst
        BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800078e:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000792:	f002 f915 	bl	80029c0 <BSP_LCD_SetTextColor>
        BSP_LCD_DrawRect(1 + (i * W_WHITE), Y_PIANO_KEYS, W_WHITE, H_WHITE);
 8000796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000798:	b29b      	uxth	r3, r3
 800079a:	461a      	mov	r2, r3
 800079c:	0112      	lsls	r2, r2, #4
 800079e:	4413      	add	r3, r2
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	3301      	adds	r3, #1
 80007a6:	b298      	uxth	r0, r3
 80007a8:	23aa      	movs	r3, #170	@ 0xaa
 80007aa:	2222      	movs	r2, #34	@ 0x22
 80007ac:	2196      	movs	r1, #150	@ 0x96
 80007ae:	f002 fafd 	bl	8002dac <BSP_LCD_DrawRect>
        BSP_LCD_DisplayStringAt(10 + (i * W_WHITE), Y_PIANO_KEYS + 140, (uint8_t*)notes[i], LEFT_MODE);
 80007b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	461a      	mov	r2, r3
 80007b8:	0112      	lsls	r2, r2, #4
 80007ba:	4413      	add	r3, r2
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	b29b      	uxth	r3, r3
 80007c0:	330a      	adds	r3, #10
 80007c2:	b298      	uxth	r0, r3
 80007c4:	4a2a      	ldr	r2, [pc, #168]	@ (8000870 <GUI_DrawInterface+0x228>)
 80007c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007cc:	2303      	movs	r3, #3
 80007ce:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80007d2:	f002 f9ad 	bl	8002b30 <BSP_LCD_DisplayStringAt>
    for(int i = 0; i < 7; i++) {
 80007d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007d8:	3301      	adds	r3, #1
 80007da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80007dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007de:	2b06      	cmp	r3, #6
 80007e0:	ddc3      	ble.n	800076a <GUI_DrawInterface+0x122>
    }

    /* 2. Rysuj CZARNE klawisze */
    int has_black[] = {1, 1, 0, 1, 1, 1, 0}; // C#, D#, -, F#, G#, A#, -
 80007e2:	4b24      	ldr	r3, [pc, #144]	@ (8000874 <GUI_DrawInterface+0x22c>)
 80007e4:	463c      	mov	r4, r7
 80007e6:	461d      	mov	r5, r3
 80007e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80007f4:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80007f8:	f002 f8e2 	bl	80029c0 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80007fc:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000800:	f002 f8f6 	bl	80029f0 <BSP_LCD_SetBackColor>

    for(int i = 0; i < 7; i++) {
 8000804:	2300      	movs	r3, #0
 8000806:	647b      	str	r3, [r7, #68]	@ 0x44
 8000808:	e019      	b.n	800083e <GUI_DrawInterface+0x1f6>
        if(has_black[i]) {
 800080a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	3350      	adds	r3, #80	@ 0x50
 8000810:	443b      	add	r3, r7
 8000812:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d00e      	beq.n	8000838 <GUI_DrawInterface+0x1f0>
            int x_pos = 1 + ((i + 1) * W_WHITE) - (W_BLACK / 2);
 800081a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800081c:	1c5a      	adds	r2, r3, #1
 800081e:	4613      	mov	r3, r2
 8000820:	011b      	lsls	r3, r3, #4
 8000822:	4413      	add	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	3b09      	subs	r3, #9
 8000828:	643b      	str	r3, [r7, #64]	@ 0x40
            BSP_LCD_FillRect(x_pos, Y_PIANO_KEYS, W_BLACK, H_BLACK);
 800082a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800082c:	b298      	uxth	r0, r3
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	2214      	movs	r2, #20
 8000832:	2196      	movs	r1, #150	@ 0x96
 8000834:	f002 faec 	bl	8002e10 <BSP_LCD_FillRect>
    for(int i = 0; i < 7; i++) {
 8000838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800083a:	3301      	adds	r3, #1
 800083c:	647b      	str	r3, [r7, #68]	@ 0x44
 800083e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000840:	2b06      	cmp	r3, #6
 8000842:	dde2      	ble.n	800080a <GUI_DrawInterface+0x1c2>
        }
    }
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000844:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000848:	f002 f8d2 	bl	80029f0 <BSP_LCD_SetBackColor>
}
 800084c:	bf00      	nop
 800084e:	3750      	adds	r7, #80	@ 0x50
 8000850:	46bd      	mov	sp, r7
 8000852:	bdb0      	pop	{r4, r5, r7, pc}
 8000854:	0800df18 	.word	0x0800df18
 8000858:	20000000 	.word	0x20000000
 800085c:	ffd3d3d3 	.word	0xffd3d3d3
 8000860:	ff8080ff 	.word	0xff8080ff
 8000864:	0800def4 	.word	0x0800def4
 8000868:	0800def8 	.word	0x0800def8
 800086c:	0800defc 	.word	0x0800defc
 8000870:	20000004 	.word	0x20000004
 8000874:	0800df28 	.word	0x0800df28

08000878 <GUI_HandleTouch>:

/**
  * @brief  Polls the Touch Screen state.
  */
void GUI_HandleTouch(void) {
 8000878:	b5b0      	push	{r4, r5, r7, lr}
 800087a:	b0a6      	sub	sp, #152	@ 0x98
 800087c:	af00      	add	r7, sp, #0
    TS_StateTypeDef TS_State;
    BSP_TS_GetState(&TS_State);
 800087e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000882:	4618      	mov	r0, r3
 8000884:	f002 ff20 	bl	80036c8 <BSP_TS_GetState>

    if (TS_State.TouchDetected) {
 8000888:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800088c:	2b00      	cmp	r3, #0
 800088e:	f000 823f 	beq.w	8000d10 <GUI_HandleTouch+0x498>
        uint16_t x = TS_State.X;
 8000892:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8000896:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
        uint16_t y = TS_State.Y;
 800089a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800089e:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80

        /* --- Waveforms --- */
        if (y >= Y_WAVE_BTNS && y <= Y_WAVE_BTNS + 40) {
 80008a2:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 80008a6:	2b13      	cmp	r3, #19
 80008a8:	d934      	bls.n	8000914 <GUI_HandleTouch+0x9c>
 80008aa:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 80008ae:	2b3c      	cmp	r3, #60	@ 0x3c
 80008b0:	d830      	bhi.n	8000914 <GUI_HandleTouch+0x9c>
            for(int i = 0; i < 4; i++) {
 80008b2:	2300      	movs	r3, #0
 80008b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80008b8:	e028      	b.n	800090c <GUI_HandleTouch+0x94>
                if(x >= 10 + (i * 55) && x <= 60 + (i * 55)) {
 80008ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80008be:	4613      	mov	r3, r2
 80008c0:	00db      	lsls	r3, r3, #3
 80008c2:	1a9b      	subs	r3, r3, r2
 80008c4:	00db      	lsls	r3, r3, #3
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	f103 0209 	add.w	r2, r3, #9
 80008cc:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80008d0:	429a      	cmp	r2, r3
 80008d2:	da16      	bge.n	8000902 <GUI_HandleTouch+0x8a>
 80008d4:	f8b7 1082 	ldrh.w	r1, [r7, #130]	@ 0x82
 80008d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80008dc:	4613      	mov	r3, r2
 80008de:	00db      	lsls	r3, r3, #3
 80008e0:	1a9b      	subs	r3, r3, r2
 80008e2:	00db      	lsls	r3, r3, #3
 80008e4:	1a9b      	subs	r3, r3, r2
 80008e6:	333c      	adds	r3, #60	@ 0x3c
 80008e8:	4299      	cmp	r1, r3
 80008ea:	dc0a      	bgt.n	8000902 <GUI_HandleTouch+0x8a>
                    synth.current_waveform = i;
 80008ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4bbe      	ldr	r3, [pc, #760]	@ (8000bec <GUI_HandleTouch+0x374>)
 80008f4:	705a      	strb	r2, [r3, #1]
                    GUI_DrawInterface();
 80008f6:	f7ff fea7 	bl	8000648 <GUI_DrawInterface>
                    HAL_Delay(150);
 80008fa:	2096      	movs	r0, #150	@ 0x96
 80008fc:	f002 ff9a 	bl	8003834 <HAL_Delay>
                    return;
 8000900:	e206      	b.n	8000d10 <GUI_HandleTouch+0x498>
            for(int i = 0; i < 4; i++) {
 8000902:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000906:	3301      	adds	r3, #1
 8000908:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800090c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000910:	2b03      	cmp	r3, #3
 8000912:	ddd2      	ble.n	80008ba <GUI_HandleTouch+0x42>
                }
            }
        }

        /* --- Octave --- */
        if (y >= Y_OCTAVE_BTNS && y <= Y_OCTAVE_BTNS + 40) {
 8000914:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8000918:	2b4f      	cmp	r3, #79	@ 0x4f
 800091a:	d937      	bls.n	800098c <GUI_HandleTouch+0x114>
 800091c:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8000920:	2b78      	cmp	r3, #120	@ 0x78
 8000922:	d833      	bhi.n	800098c <GUI_HandleTouch+0x114>
            if (x >= 10 && x <= 70) {
 8000924:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000928:	2b09      	cmp	r3, #9
 800092a:	d90e      	bls.n	800094a <GUI_HandleTouch+0xd2>
 800092c:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000930:	2b46      	cmp	r3, #70	@ 0x46
 8000932:	d80a      	bhi.n	800094a <GUI_HandleTouch+0xd2>
                if(synth.current_octave > 1) synth.current_octave--;
 8000934:	4bad      	ldr	r3, [pc, #692]	@ (8000bec <GUI_HandleTouch+0x374>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2b01      	cmp	r3, #1
 800093a:	d918      	bls.n	800096e <GUI_HandleTouch+0xf6>
 800093c:	4bab      	ldr	r3, [pc, #684]	@ (8000bec <GUI_HandleTouch+0x374>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	3b01      	subs	r3, #1
 8000942:	b2da      	uxtb	r2, r3
 8000944:	4ba9      	ldr	r3, [pc, #676]	@ (8000bec <GUI_HandleTouch+0x374>)
 8000946:	701a      	strb	r2, [r3, #0]
 8000948:	e011      	b.n	800096e <GUI_HandleTouch+0xf6>
            }
            else if (x >= 170 && x <= 230) {
 800094a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800094e:	2ba9      	cmp	r3, #169	@ 0xa9
 8000950:	d90d      	bls.n	800096e <GUI_HandleTouch+0xf6>
 8000952:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000956:	2be6      	cmp	r3, #230	@ 0xe6
 8000958:	d809      	bhi.n	800096e <GUI_HandleTouch+0xf6>
                if(synth.current_octave < 7) synth.current_octave++;
 800095a:	4ba4      	ldr	r3, [pc, #656]	@ (8000bec <GUI_HandleTouch+0x374>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	2b06      	cmp	r3, #6
 8000960:	d805      	bhi.n	800096e <GUI_HandleTouch+0xf6>
 8000962:	4ba2      	ldr	r3, [pc, #648]	@ (8000bec <GUI_HandleTouch+0x374>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	3301      	adds	r3, #1
 8000968:	b2da      	uxtb	r2, r3
 800096a:	4ba0      	ldr	r3, [pc, #640]	@ (8000bec <GUI_HandleTouch+0x374>)
 800096c:	701a      	strb	r2, [r3, #0]
            }
            GUI_DrawInterface();
 800096e:	f7ff fe6b 	bl	8000648 <GUI_DrawInterface>

            /* Wait for release */
            do {
                BSP_TS_GetState(&TS_State);
 8000972:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000976:	4618      	mov	r0, r3
 8000978:	f002 fea6 	bl	80036c8 <BSP_TS_GetState>
                HAL_Delay(10);
 800097c:	200a      	movs	r0, #10
 800097e:	f002 ff59 	bl	8003834 <HAL_Delay>
            } while(TS_State.TouchDetected);
 8000982:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8000986:	2b00      	cmp	r3, #0
 8000988:	d1f3      	bne.n	8000972 <GUI_HandleTouch+0xfa>

            return;
 800098a:	e1c1      	b.n	8000d10 <GUI_HandleTouch+0x498>
        }

        /* --- Piano Keys Logic --- */
        if (y >= Y_PIANO_KEYS) {
 800098c:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8000990:	2b95      	cmp	r3, #149	@ 0x95
 8000992:	f240 81bd 	bls.w	8000d10 <GUI_HandleTouch+0x498>

            int note_semitone = -1;
 8000996:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800099a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
            int is_black = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
            int draw_idx = -1;
 80009a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

            int has_black[] = {1, 1, 0, 1, 1, 1, 0};
 80009ac:	4b90      	ldr	r3, [pc, #576]	@ (8000bf0 <GUI_HandleTouch+0x378>)
 80009ae:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80009b2:	461d      	mov	r5, r3
 80009b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            int black_vals[] = {1, 3, -1, 6, 8, 10, -1};
 80009c0:	4b8c      	ldr	r3, [pc, #560]	@ (8000bf4 <GUI_HandleTouch+0x37c>)
 80009c2:	f107 041c 	add.w	r4, r7, #28
 80009c6:	461d      	mov	r5, r3
 80009c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            int white_vals[] = {0, 2, 4, 5, 7, 9, 11};
 80009d4:	4b88      	ldr	r3, [pc, #544]	@ (8000bf8 <GUI_HandleTouch+0x380>)
 80009d6:	463c      	mov	r4, r7
 80009d8:	461d      	mov	r5, r3
 80009da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}

            /* 1. CHECK BLACK KEYS FIRST (Priority) */
            if (y <= Y_PIANO_KEYS + H_BLACK) {
 80009e6:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 80009ea:	2bfa      	cmp	r3, #250	@ 0xfa
 80009ec:	d83b      	bhi.n	8000a66 <GUI_HandleTouch+0x1ee>
                for (int i = 0; i < 6; i++) {
 80009ee:	2300      	movs	r3, #0
 80009f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80009f4:	e033      	b.n	8000a5e <GUI_HandleTouch+0x1e6>
                    if (has_black[i]) {
 80009f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	3398      	adds	r3, #152	@ 0x98
 80009fe:	443b      	add	r3, r7
 8000a00:	f853 3c60 	ldr.w	r3, [r3, #-96]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d025      	beq.n	8000a54 <GUI_HandleTouch+0x1dc>
                        int center_x = 1 + ((i + 1) * W_WHITE);
 8000a08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000a0c:	1c5a      	adds	r2, r3, #1
 8000a0e:	4613      	mov	r3, r2
 8000a10:	011b      	lsls	r3, r3, #4
 8000a12:	4413      	add	r3, r2
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	3301      	adds	r3, #1
 8000a18:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        if (x >= (center_x - W_BLACK/2) && x <= (center_x + W_BLACK/2)) {
 8000a1a:	f8b7 2082 	ldrh.w	r2, [r7, #130]	@ 0x82
 8000a1e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000a20:	3b0a      	subs	r3, #10
 8000a22:	429a      	cmp	r2, r3
 8000a24:	db16      	blt.n	8000a54 <GUI_HandleTouch+0x1dc>
 8000a26:	f8b7 2082 	ldrh.w	r2, [r7, #130]	@ 0x82
 8000a2a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000a2c:	330a      	adds	r3, #10
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	dc10      	bgt.n	8000a54 <GUI_HandleTouch+0x1dc>
                            note_semitone = black_vals[i];
 8000a32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000a36:	009b      	lsls	r3, r3, #2
 8000a38:	3398      	adds	r3, #152	@ 0x98
 8000a3a:	443b      	add	r3, r7
 8000a3c:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8000a40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                            draw_idx = i;
 8000a44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000a48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                            is_black = 1;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            break;
 8000a52:	e008      	b.n	8000a66 <GUI_HandleTouch+0x1ee>
                for (int i = 0; i < 6; i++) {
 8000a54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000a58:	3301      	adds	r3, #1
 8000a5a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000a5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000a62:	2b05      	cmp	r3, #5
 8000a64:	ddc7      	ble.n	80009f6 <GUI_HandleTouch+0x17e>
                    }
                }
            }

            /* 2. CHECK WHITE KEYS (If no black key pressed) */
            if (note_semitone == -1) {
 8000a66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000a6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000a6e:	d11b      	bne.n	8000aa8 <GUI_HandleTouch+0x230>
                int white_idx = x / W_WHITE;
 8000a70:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000a74:	4a61      	ldr	r2, [pc, #388]	@ (8000bfc <GUI_HandleTouch+0x384>)
 8000a76:	fba2 2303 	umull	r2, r3, r2, r3
 8000a7a:	095b      	lsrs	r3, r3, #5
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	67bb      	str	r3, [r7, #120]	@ 0x78
                if (white_idx >= 0 && white_idx <= 6) {
 8000a80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	db10      	blt.n	8000aa8 <GUI_HandleTouch+0x230>
 8000a86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a88:	2b06      	cmp	r3, #6
 8000a8a:	dc0d      	bgt.n	8000aa8 <GUI_HandleTouch+0x230>
                    note_semitone = white_vals[white_idx];
 8000a8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	3398      	adds	r3, #152	@ 0x98
 8000a92:	443b      	add	r3, r7
 8000a94:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8000a98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                    draw_idx = white_idx;
 8000a9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                    is_black = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                }
            }

            /* 3. EXECUTE ACTION */
            if (note_semitone != -1) {
 8000aa8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000aac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ab0:	f000 812e 	beq.w	8000d10 <GUI_HandleTouch+0x498>

                uint8_t midi_note = ((synth.current_octave + 1) * 12) + note_semitone;
 8000ab4:	4b4d      	ldr	r3, [pc, #308]	@ (8000bec <GUI_HandleTouch+0x374>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	3301      	adds	r3, #1
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	461a      	mov	r2, r3
 8000abe:	0052      	lsls	r2, r2, #1
 8000ac0:	4413      	add	r3, r2
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	4413      	add	r3, r2
 8000ace:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                /* --- AUDIO ON FUNC HERE --- */

                /* A. Rysowanie wciśnięcia (Highlight) */
                if (is_black) {
 8000ad2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d013      	beq.n	8000b02 <GUI_HandleTouch+0x28a>
                    BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000ada:	4849      	ldr	r0, [pc, #292]	@ (8000c00 <GUI_HandleTouch+0x388>)
 8000adc:	f001 ff70 	bl	80029c0 <BSP_LCD_SetTextColor>
                    int x_pos = 1 + ((draw_idx + 1) * W_WHITE) - (W_BLACK / 2);
 8000ae0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000ae4:	1c5a      	adds	r2, r3, #1
 8000ae6:	4613      	mov	r3, r2
 8000ae8:	011b      	lsls	r3, r3, #4
 8000aea:	4413      	add	r3, r2
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	3b09      	subs	r3, #9
 8000af0:	66bb      	str	r3, [r7, #104]	@ 0x68
                    BSP_LCD_FillRect(x_pos, Y_PIANO_KEYS, W_BLACK, H_BLACK);
 8000af2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000af4:	b298      	uxth	r0, r3
 8000af6:	2364      	movs	r3, #100	@ 0x64
 8000af8:	2214      	movs	r2, #20
 8000afa:	2196      	movs	r1, #150	@ 0x96
 8000afc:	f002 f988 	bl	8002e10 <BSP_LCD_FillRect>
 8000b00:	e04f      	b.n	8000ba2 <GUI_HandleTouch+0x32a>
                }
                else {
                    // Wciśnięto biały
                    BSP_LCD_SetTextColor(LCD_COLOR_GRAY);
 8000b02:	4840      	ldr	r0, [pc, #256]	@ (8000c04 <GUI_HandleTouch+0x38c>)
 8000b04:	f001 ff5c 	bl	80029c0 <BSP_LCD_SetTextColor>
                    BSP_LCD_FillRect(1 + (draw_idx * W_WHITE), Y_PIANO_KEYS, W_WHITE, H_WHITE);
 8000b08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	461a      	mov	r2, r3
 8000b10:	0112      	lsls	r2, r2, #4
 8000b12:	4413      	add	r3, r2
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	b29b      	uxth	r3, r3
 8000b18:	3301      	adds	r3, #1
 8000b1a:	b298      	uxth	r0, r3
 8000b1c:	23aa      	movs	r3, #170	@ 0xaa
 8000b1e:	2222      	movs	r2, #34	@ 0x22
 8000b20:	2196      	movs	r1, #150	@ 0x96
 8000b22:	f002 f975 	bl	8002e10 <BSP_LCD_FillRect>

                    // Napraw czarne sąsiadujące (żeby szary ich nie przykrył)
                    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000b26:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000b2a:	f001 ff49 	bl	80029c0 <BSP_LCD_SetTextColor>
                    if (draw_idx > 0 && has_black[draw_idx - 1]) {
 8000b2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	dd18      	ble.n	8000b68 <GUI_HandleTouch+0x2f0>
 8000b36:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	3398      	adds	r3, #152	@ 0x98
 8000b40:	443b      	add	r3, r7
 8000b42:	f853 3c60 	ldr.w	r3, [r3, #-96]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d00e      	beq.n	8000b68 <GUI_HandleTouch+0x2f0>
                         int x_left = 1 + (draw_idx * W_WHITE) - (W_BLACK / 2);
 8000b4a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8000b4e:	4613      	mov	r3, r2
 8000b50:	011b      	lsls	r3, r3, #4
 8000b52:	4413      	add	r3, r2
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	3b09      	subs	r3, #9
 8000b58:	673b      	str	r3, [r7, #112]	@ 0x70
                         BSP_LCD_FillRect(x_left, Y_PIANO_KEYS, W_BLACK, H_BLACK);
 8000b5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000b5c:	b298      	uxth	r0, r3
 8000b5e:	2364      	movs	r3, #100	@ 0x64
 8000b60:	2214      	movs	r2, #20
 8000b62:	2196      	movs	r1, #150	@ 0x96
 8000b64:	f002 f954 	bl	8002e10 <BSP_LCD_FillRect>
                    }
                    if (draw_idx < 6 && has_black[draw_idx]) {
 8000b68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000b6c:	2b05      	cmp	r3, #5
 8000b6e:	dc18      	bgt.n	8000ba2 <GUI_HandleTouch+0x32a>
 8000b70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	3398      	adds	r3, #152	@ 0x98
 8000b78:	443b      	add	r3, r7
 8000b7a:	f853 3c60 	ldr.w	r3, [r3, #-96]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d00f      	beq.n	8000ba2 <GUI_HandleTouch+0x32a>
                         int x_right = 1 + ((draw_idx + 1) * W_WHITE) - (W_BLACK / 2);
 8000b82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000b86:	1c5a      	adds	r2, r3, #1
 8000b88:	4613      	mov	r3, r2
 8000b8a:	011b      	lsls	r3, r3, #4
 8000b8c:	4413      	add	r3, r2
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	3b09      	subs	r3, #9
 8000b92:	66fb      	str	r3, [r7, #108]	@ 0x6c
                         BSP_LCD_FillRect(x_right, Y_PIANO_KEYS, W_BLACK, H_BLACK);
 8000b94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b96:	b298      	uxth	r0, r3
 8000b98:	2364      	movs	r3, #100	@ 0x64
 8000b9a:	2214      	movs	r2, #20
 8000b9c:	2196      	movs	r1, #150	@ 0x96
 8000b9e:	f002 f937 	bl	8002e10 <BSP_LCD_FillRect>
                    }
                }

                /* Wait for release */
                do {
                    BSP_TS_GetState(&TS_State);
 8000ba2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f002 fd8e 	bl	80036c8 <BSP_TS_GetState>
                    HAL_Delay(5);
 8000bac:	2005      	movs	r0, #5
 8000bae:	f002 fe41 	bl	8003834 <HAL_Delay>
                } while(TS_State.TouchDetected);
 8000bb2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d1f3      	bne.n	8000ba2 <GUI_HandleTouch+0x32a>

                /* --- AUDIO OFF FUNC HERE --- */

                /* B. Przywracanie wyglądu (Restore) - ZAMIAST GUI_DrawInterface() */

                if (is_black) {
 8000bba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d022      	beq.n	8000c08 <GUI_HandleTouch+0x390>
                    // Jeśli puszczono CZARNY -> Zamaluj go z powrotem na czarno
                    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000bc2:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000bc6:	f001 fefb 	bl	80029c0 <BSP_LCD_SetTextColor>
                    int x_pos = 1 + ((draw_idx + 1) * W_WHITE) - (W_BLACK / 2);
 8000bca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	011b      	lsls	r3, r3, #4
 8000bd4:	4413      	add	r3, r2
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	3b09      	subs	r3, #9
 8000bda:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    BSP_LCD_FillRect(x_pos, Y_PIANO_KEYS, W_BLACK, H_BLACK);
 8000bdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000bde:	b298      	uxth	r0, r3
 8000be0:	2364      	movs	r3, #100	@ 0x64
 8000be2:	2214      	movs	r2, #20
 8000be4:	2196      	movs	r1, #150	@ 0x96
 8000be6:	f002 f913 	bl	8002e10 <BSP_LCD_FillRect>
 8000bea:	e091      	b.n	8000d10 <GUI_HandleTouch+0x498>
 8000bec:	20000000 	.word	0x20000000
 8000bf0:	0800df28 	.word	0x0800df28
 8000bf4:	0800df44 	.word	0x0800df44
 8000bf8:	0800df60 	.word	0x0800df60
 8000bfc:	f0f0f0f1 	.word	0xf0f0f0f1
 8000c00:	ffff0000 	.word	0xffff0000
 8000c04:	ff808080 	.word	0xff808080
                }
                else {
                    // Jeśli puszczono BIAŁY -> Zamaluj na biało, dorysuj ramkę i tekst

                    // 1. Tło
                    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000c08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f001 fed8 	bl	80029c0 <BSP_LCD_SetTextColor>
                    BSP_LCD_FillRect(1 + (draw_idx * W_WHITE), Y_PIANO_KEYS, W_WHITE, H_WHITE);
 8000c10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	461a      	mov	r2, r3
 8000c18:	0112      	lsls	r2, r2, #4
 8000c1a:	4413      	add	r3, r2
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	b29b      	uxth	r3, r3
 8000c20:	3301      	adds	r3, #1
 8000c22:	b298      	uxth	r0, r3
 8000c24:	23aa      	movs	r3, #170	@ 0xaa
 8000c26:	2222      	movs	r2, #34	@ 0x22
 8000c28:	2196      	movs	r1, #150	@ 0x96
 8000c2a:	f002 f8f1 	bl	8002e10 <BSP_LCD_FillRect>

                    // 2. Ramka i Tekst
                    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000c2e:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000c32:	f001 fec5 	bl	80029c0 <BSP_LCD_SetTextColor>
                    BSP_LCD_DrawRect(1 + (draw_idx * W_WHITE), Y_PIANO_KEYS, W_WHITE, H_WHITE);
 8000c36:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	0112      	lsls	r2, r2, #4
 8000c40:	4413      	add	r3, r2
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	3301      	adds	r3, #1
 8000c48:	b298      	uxth	r0, r3
 8000c4a:	23aa      	movs	r3, #170	@ 0xaa
 8000c4c:	2222      	movs	r2, #34	@ 0x22
 8000c4e:	2196      	movs	r1, #150	@ 0x96
 8000c50:	f002 f8ac 	bl	8002dac <BSP_LCD_DrawRect>

                    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000c54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c58:	f001 feca 	bl	80029f0 <BSP_LCD_SetBackColor>
                    BSP_LCD_DisplayStringAt(10 + (draw_idx * W_WHITE), Y_PIANO_KEYS + 140, (uint8_t*)notes[draw_idx], LEFT_MODE);
 8000c5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	461a      	mov	r2, r3
 8000c64:	0112      	lsls	r2, r2, #4
 8000c66:	4413      	add	r3, r2
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	330a      	adds	r3, #10
 8000c6e:	b298      	uxth	r0, r3
 8000c70:	4a29      	ldr	r2, [pc, #164]	@ (8000d18 <GUI_HandleTouch+0x4a0>)
 8000c72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000c76:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8000c80:	f001 ff56 	bl	8002b30 <BSP_LCD_DisplayStringAt>

                    // 3. Napraw sąsiadujące CZARNE (bo biały prostokąt mógł je przyciąć przy czyszczeniu)
                    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000c84:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000c88:	f001 feb2 	bl	80029f0 <BSP_LCD_SetBackColor>
                    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000c8c:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000c90:	f001 fe96 	bl	80029c0 <BSP_LCD_SetTextColor>

                    if (draw_idx > 0 && has_black[draw_idx - 1]) {
 8000c94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	dd18      	ble.n	8000cce <GUI_HandleTouch+0x456>
 8000c9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000ca0:	3b01      	subs	r3, #1
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	3398      	adds	r3, #152	@ 0x98
 8000ca6:	443b      	add	r3, r7
 8000ca8:	f853 3c60 	ldr.w	r3, [r3, #-96]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d00e      	beq.n	8000cce <GUI_HandleTouch+0x456>
                         int x_left = 1 + (draw_idx * W_WHITE) - (W_BLACK / 2);
 8000cb0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8000cb4:	4613      	mov	r3, r2
 8000cb6:	011b      	lsls	r3, r3, #4
 8000cb8:	4413      	add	r3, r2
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	3b09      	subs	r3, #9
 8000cbe:	667b      	str	r3, [r7, #100]	@ 0x64
                         BSP_LCD_FillRect(x_left, Y_PIANO_KEYS, W_BLACK, H_BLACK);
 8000cc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000cc2:	b298      	uxth	r0, r3
 8000cc4:	2364      	movs	r3, #100	@ 0x64
 8000cc6:	2214      	movs	r2, #20
 8000cc8:	2196      	movs	r1, #150	@ 0x96
 8000cca:	f002 f8a1 	bl	8002e10 <BSP_LCD_FillRect>
                    }
                    if (draw_idx < 6 && has_black[draw_idx]) {
 8000cce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000cd2:	2b05      	cmp	r3, #5
 8000cd4:	dc18      	bgt.n	8000d08 <GUI_HandleTouch+0x490>
 8000cd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	3398      	adds	r3, #152	@ 0x98
 8000cde:	443b      	add	r3, r7
 8000ce0:	f853 3c60 	ldr.w	r3, [r3, #-96]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d00f      	beq.n	8000d08 <GUI_HandleTouch+0x490>
                         int x_right = 1 + ((draw_idx + 1) * W_WHITE) - (W_BLACK / 2);
 8000ce8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000cec:	1c5a      	adds	r2, r3, #1
 8000cee:	4613      	mov	r3, r2
 8000cf0:	011b      	lsls	r3, r3, #4
 8000cf2:	4413      	add	r3, r2
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	3b09      	subs	r3, #9
 8000cf8:	663b      	str	r3, [r7, #96]	@ 0x60
                         BSP_LCD_FillRect(x_right, Y_PIANO_KEYS, W_BLACK, H_BLACK);
 8000cfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000cfc:	b298      	uxth	r0, r3
 8000cfe:	2364      	movs	r3, #100	@ 0x64
 8000d00:	2214      	movs	r2, #20
 8000d02:	2196      	movs	r1, #150	@ 0x96
 8000d04:	f002 f884 	bl	8002e10 <BSP_LCD_FillRect>
                    }
                    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000d08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d0c:	f001 fe70 	bl	80029f0 <BSP_LCD_SetBackColor>
                }
            }
        }
    }
}
 8000d10:	3798      	adds	r7, #152	@ 0x98
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bdb0      	pop	{r4, r5, r7, pc}
 8000d16:	bf00      	nop
 8000d18:	20000004 	.word	0x20000004

08000d1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d20:	f002 fd16 	bl	8003750 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d24:	f000 f820 	bl	8000d68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d28:	f000 faac 	bl	8001284 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d2c:	f000 fa3a 	bl	80011a4 <MX_DMA_Init>
  MX_DAC_Init();
 8000d30:	f000 f884 	bl	8000e3c <MX_DAC_Init>
  MX_TIM6_Init();
 8000d34:	f000 f9d6 	bl	80010e4 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000d38:	f000 fa0a 	bl	8001150 <MX_USART1_UART_Init>
  MX_DMA2D_Init();
 8000d3c:	f000 f8a8 	bl	8000e90 <MX_DMA2D_Init>
  MX_FMC_Init();
 8000d40:	f000 fa50 	bl	80011e4 <MX_FMC_Init>
  MX_I2C3_Init();
 8000d44:	f000 f8d6 	bl	8000ef4 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000d48:	f000 f914 	bl	8000f74 <MX_LTDC_Init>
  MX_USB_DEVICE_Init();
 8000d4c:	f00b ffd0 	bl	800ccf0 <MX_USB_DEVICE_Init>
  MX_SPI5_Init();
 8000d50:	f000 f992 	bl	8001078 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  //AudioEngine_Init();
  //AudioEngine_SetWaveType(TRIANGLE_WAVE);
  GUI_Init();
 8000d54:	f7ff fc32 	bl	80005bc <GUI_Init>
    while (1)
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    	GUI_HandleTouch();
 8000d58:	f7ff fd8e 	bl	8000878 <GUI_HandleTouch>
    	HAL_Delay(5);
 8000d5c:	2005      	movs	r0, #5
 8000d5e:	f002 fd69 	bl	8003834 <HAL_Delay>
    	GUI_HandleTouch();
 8000d62:	bf00      	nop
 8000d64:	e7f8      	b.n	8000d58 <main+0x3c>
	...

08000d68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b094      	sub	sp, #80	@ 0x50
 8000d6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d6e:	f107 0320 	add.w	r3, r7, #32
 8000d72:	2230      	movs	r2, #48	@ 0x30
 8000d74:	2100      	movs	r1, #0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f00c fc24 	bl	800d5c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d7c:	f107 030c 	add.w	r3, r7, #12
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	4b28      	ldr	r3, [pc, #160]	@ (8000e34 <SystemClock_Config+0xcc>)
 8000d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d94:	4a27      	ldr	r2, [pc, #156]	@ (8000e34 <SystemClock_Config+0xcc>)
 8000d96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d9c:	4b25      	ldr	r3, [pc, #148]	@ (8000e34 <SystemClock_Config+0xcc>)
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000da8:	2300      	movs	r3, #0
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	4b22      	ldr	r3, [pc, #136]	@ (8000e38 <SystemClock_Config+0xd0>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a21      	ldr	r2, [pc, #132]	@ (8000e38 <SystemClock_Config+0xd0>)
 8000db2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000db6:	6013      	str	r3, [r2, #0]
 8000db8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e38 <SystemClock_Config+0xd0>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000dd8:	2304      	movs	r3, #4
 8000dda:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ddc:	23a8      	movs	r3, #168	@ 0xa8
 8000dde:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000de0:	2302      	movs	r3, #2
 8000de2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000de4:	2307      	movs	r3, #7
 8000de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de8:	f107 0320 	add.w	r3, r7, #32
 8000dec:	4618      	mov	r0, r3
 8000dee:	f006 fcc9 	bl	8007784 <HAL_RCC_OscConfig>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000df8:	f000 fbb8 	bl	800156c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dfc:	230f      	movs	r3, #15
 8000dfe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e00:	2302      	movs	r3, #2
 8000e02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e04:	2300      	movs	r3, #0
 8000e06:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e08:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e0c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e12:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e14:	f107 030c 	add.w	r3, r7, #12
 8000e18:	2105      	movs	r1, #5
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f006 ff2a 	bl	8007c74 <HAL_RCC_ClockConfig>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e26:	f000 fba1 	bl	800156c <Error_Handler>
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	3750      	adds	r7, #80	@ 0x50
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40023800 	.word	0x40023800
 8000e38:	40007000 	.word	0x40007000

08000e3c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e42:	463b      	mov	r3, r7
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <MX_DAC_Init+0x4c>)
 8000e4c:	4a0f      	ldr	r2, [pc, #60]	@ (8000e8c <MX_DAC_Init+0x50>)
 8000e4e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000e50:	480d      	ldr	r0, [pc, #52]	@ (8000e88 <MX_DAC_Init+0x4c>)
 8000e52:	f002 fe24 	bl	8003a9e <HAL_DAC_Init>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000e5c:	f000 fb86 	bl	800156c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000e60:	2304      	movs	r3, #4
 8000e62:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000e64:	2300      	movs	r3, #0
 8000e66:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000e68:	463b      	mov	r3, r7
 8000e6a:	2210      	movs	r2, #16
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4806      	ldr	r0, [pc, #24]	@ (8000e88 <MX_DAC_Init+0x4c>)
 8000e70:	f002 fe37 	bl	8003ae2 <HAL_DAC_ConfigChannel>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000e7a:	f000 fb77 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000220 	.word	0x20000220
 8000e8c:	40007400 	.word	0x40007400

08000e90 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000e94:	4b15      	ldr	r3, [pc, #84]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000e96:	4a16      	ldr	r2, [pc, #88]	@ (8000ef0 <MX_DMA2D_Init+0x60>)
 8000e98:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000e9a:	4b14      	ldr	r3, [pc, #80]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000ea0:	4b12      	ldr	r3, [pc, #72]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000ea6:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000eac:	4b0f      	ldr	r3, [pc, #60]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000ec4:	4809      	ldr	r0, [pc, #36]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000ec6:	f003 f9ad 	bl	8004224 <HAL_DMA2D_Init>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000ed0:	f000 fb4c 	bl	800156c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	4805      	ldr	r0, [pc, #20]	@ (8000eec <MX_DMA2D_Init+0x5c>)
 8000ed8:	f003 fb02 	bl	80044e0 <HAL_DMA2D_ConfigLayer>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000ee2:	f000 fb43 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000294 	.word	0x20000294
 8000ef0:	4002b000 	.word	0x4002b000

08000ef4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000efa:	4a1c      	ldr	r2, [pc, #112]	@ (8000f6c <MX_I2C3_Init+0x78>)
 8000efc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000efe:	4b1a      	ldr	r3, [pc, #104]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f00:	4a1b      	ldr	r2, [pc, #108]	@ (8000f70 <MX_I2C3_Init+0x7c>)
 8000f02:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f04:	4b18      	ldr	r3, [pc, #96]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000f0a:	4b17      	ldr	r3, [pc, #92]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f10:	4b15      	ldr	r3, [pc, #84]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f12:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f16:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f18:	4b13      	ldr	r3, [pc, #76]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000f1e:	4b12      	ldr	r3, [pc, #72]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f24:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000f30:	480d      	ldr	r0, [pc, #52]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f32:	f003 fed5 	bl	8004ce0 <HAL_I2C_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000f3c:	f000 fb16 	bl	800156c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f40:	2100      	movs	r1, #0
 8000f42:	4809      	ldr	r0, [pc, #36]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f44:	f004 fef0 	bl	8005d28 <HAL_I2CEx_ConfigAnalogFilter>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000f4e:	f000 fb0d 	bl	800156c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000f52:	2100      	movs	r1, #0
 8000f54:	4804      	ldr	r0, [pc, #16]	@ (8000f68 <MX_I2C3_Init+0x74>)
 8000f56:	f004 ff23 	bl	8005da0 <HAL_I2CEx_ConfigDigitalFilter>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000f60:	f000 fb04 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	200002d4 	.word	0x200002d4
 8000f6c:	40005c00 	.word	0x40005c00
 8000f70:	000186a0 	.word	0x000186a0

08000f74 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08e      	sub	sp, #56	@ 0x38
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2234      	movs	r2, #52	@ 0x34
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4618      	mov	r0, r3
 8000f82:	f00c fb1f 	bl	800d5c4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000f86:	4b3a      	ldr	r3, [pc, #232]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000f88:	4a3a      	ldr	r2, [pc, #232]	@ (8001074 <MX_LTDC_Init+0x100>)
 8000f8a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000f8c:	4b38      	ldr	r3, [pc, #224]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000f92:	4b37      	ldr	r3, [pc, #220]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 8000f98:	4b35      	ldr	r3, [pc, #212]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000f9a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000f9e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000fa0:	4b33      	ldr	r3, [pc, #204]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8000fa6:	4b32      	ldr	r3, [pc, #200]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fa8:	2209      	movs	r2, #9
 8000faa:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 2;
 8000fac:	4b30      	ldr	r3, [pc, #192]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fae:	2202      	movs	r2, #2
 8000fb0:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 30;
 8000fb2:	4b2f      	ldr	r3, [pc, #188]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fb4:	221e      	movs	r2, #30
 8000fb6:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 4;
 8000fb8:	4b2d      	ldr	r3, [pc, #180]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fba:	2204      	movs	r2, #4
 8000fbc:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 280;
 8000fbe:	4b2c      	ldr	r3, [pc, #176]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fc0:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8000fc4:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 328;
 8000fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fc8:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8000fcc:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 280;
 8000fce:	4b28      	ldr	r3, [pc, #160]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fd0:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8000fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 328;
 8000fd6:	4b26      	ldr	r3, [pc, #152]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fd8:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8000fdc:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000fde:	4b24      	ldr	r3, [pc, #144]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000fe6:	4b22      	ldr	r3, [pc, #136]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000fee:	4b20      	ldr	r3, [pc, #128]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000ff6:	481e      	ldr	r0, [pc, #120]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8000ff8:	f004 ff11 	bl	8005e1e <HAL_LTDC_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 8001002:	f000 fab3 	bl	800156c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 800100a:	23f0      	movs	r3, #240	@ 0xf0
 800100c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8001012:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001016:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001018:	2302      	movs	r3, #2
 800101a:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800101c:	23ff      	movs	r3, #255	@ 0xff
 800101e:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001024:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001028:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800102a:	2305      	movs	r3, #5
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 800102e:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8001032:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8001034:	23f0      	movs	r3, #240	@ 0xf0
 8001036:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 8001038:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800103c:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	2200      	movs	r2, #0
 8001054:	4619      	mov	r1, r3
 8001056:	4806      	ldr	r0, [pc, #24]	@ (8001070 <MX_LTDC_Init+0xfc>)
 8001058:	f004 ff7e 	bl	8005f58 <HAL_LTDC_ConfigLayer>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_LTDC_Init+0xf2>
  {
    Error_Handler();
 8001062:	f000 fa83 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001066:	bf00      	nop
 8001068:	3738      	adds	r7, #56	@ 0x38
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000328 	.word	0x20000328
 8001074:	40016800 	.word	0x40016800

08001078 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 800107c:	4b17      	ldr	r3, [pc, #92]	@ (80010dc <MX_SPI5_Init+0x64>)
 800107e:	4a18      	ldr	r2, [pc, #96]	@ (80010e0 <MX_SPI5_Init+0x68>)
 8001080:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001082:	4b16      	ldr	r3, [pc, #88]	@ (80010dc <MX_SPI5_Init+0x64>)
 8001084:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001088:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800108a:	4b14      	ldr	r3, [pc, #80]	@ (80010dc <MX_SPI5_Init+0x64>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <MX_SPI5_Init+0x64>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001096:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <MX_SPI5_Init+0x64>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <MX_SPI5_Init+0x64>)
 800109e:	2200      	movs	r2, #0
 80010a0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80010a2:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <MX_SPI5_Init+0x64>)
 80010a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010a8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80010aa:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <MX_SPI5_Init+0x64>)
 80010ac:	2218      	movs	r2, #24
 80010ae:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	@ (80010dc <MX_SPI5_Init+0x64>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80010b6:	4b09      	ldr	r3, [pc, #36]	@ (80010dc <MX_SPI5_Init+0x64>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <MX_SPI5_Init+0x64>)
 80010be:	2200      	movs	r2, #0
 80010c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80010c2:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <MX_SPI5_Init+0x64>)
 80010c4:	220a      	movs	r2, #10
 80010c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80010c8:	4804      	ldr	r0, [pc, #16]	@ (80010dc <MX_SPI5_Init+0x64>)
 80010ca:	f007 fa44 	bl	8008556 <HAL_SPI_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80010d4:	f000 fa4a 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200003d0 	.word	0x200003d0
 80010e0:	40015000 	.word	0x40015000

080010e4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ea:	463b      	mov	r3, r7
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80010f2:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <MX_TIM6_Init+0x64>)
 80010f4:	4a15      	ldr	r2, [pc, #84]	@ (800114c <MX_TIM6_Init+0x68>)
 80010f6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80010f8:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <MX_TIM6_Init+0x64>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fe:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <MX_TIM6_Init+0x64>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1904;
 8001104:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <MX_TIM6_Init+0x64>)
 8001106:	f44f 62ee 	mov.w	r2, #1904	@ 0x770
 800110a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800110c:	4b0e      	ldr	r3, [pc, #56]	@ (8001148 <MX_TIM6_Init+0x64>)
 800110e:	2200      	movs	r2, #0
 8001110:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001112:	480d      	ldr	r0, [pc, #52]	@ (8001148 <MX_TIM6_Init+0x64>)
 8001114:	f008 f826 	bl	8009164 <HAL_TIM_Base_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800111e:	f000 fa25 	bl	800156c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001122:	2320      	movs	r3, #32
 8001124:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800112a:	463b      	mov	r3, r7
 800112c:	4619      	mov	r1, r3
 800112e:	4806      	ldr	r0, [pc, #24]	@ (8001148 <MX_TIM6_Init+0x64>)
 8001130:	f008 f90e 	bl	8009350 <HAL_TIMEx_MasterConfigSynchronization>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800113a:	f000 fa17 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000428 	.word	0x20000428
 800114c:	40001000 	.word	0x40001000

08001150 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001154:	4b11      	ldr	r3, [pc, #68]	@ (800119c <MX_USART1_UART_Init+0x4c>)
 8001156:	4a12      	ldr	r2, [pc, #72]	@ (80011a0 <MX_USART1_UART_Init+0x50>)
 8001158:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800115a:	4b10      	ldr	r3, [pc, #64]	@ (800119c <MX_USART1_UART_Init+0x4c>)
 800115c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001160:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001162:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <MX_USART1_UART_Init+0x4c>)
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001168:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <MX_USART1_UART_Init+0x4c>)
 800116a:	2200      	movs	r2, #0
 800116c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800116e:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <MX_USART1_UART_Init+0x4c>)
 8001170:	2200      	movs	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001174:	4b09      	ldr	r3, [pc, #36]	@ (800119c <MX_USART1_UART_Init+0x4c>)
 8001176:	220c      	movs	r2, #12
 8001178:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800117a:	4b08      	ldr	r3, [pc, #32]	@ (800119c <MX_USART1_UART_Init+0x4c>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001180:	4b06      	ldr	r3, [pc, #24]	@ (800119c <MX_USART1_UART_Init+0x4c>)
 8001182:	2200      	movs	r2, #0
 8001184:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <MX_USART1_UART_Init+0x4c>)
 8001188:	f008 f95e 	bl	8009448 <HAL_UART_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001192:	f000 f9eb 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000470 	.word	0x20000470
 80011a0:	40011000 	.word	0x40011000

080011a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <MX_DMA_Init+0x3c>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	4a0b      	ldr	r2, [pc, #44]	@ (80011e0 <MX_DMA_Init+0x3c>)
 80011b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ba:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <MX_DMA_Init+0x3c>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2100      	movs	r1, #0
 80011ca:	2011      	movs	r0, #17
 80011cc:	f002 fc31 	bl	8003a32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80011d0:	2011      	movs	r0, #17
 80011d2:	f002 fc4a 	bl	8003a6a <HAL_NVIC_EnableIRQ>

}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40023800 	.word	0x40023800

080011e4 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]
 80011f8:	615a      	str	r2, [r3, #20]
 80011fa:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80011fc:	4b1f      	ldr	r3, [pc, #124]	@ (800127c <MX_FMC_Init+0x98>)
 80011fe:	4a20      	ldr	r2, [pc, #128]	@ (8001280 <MX_FMC_Init+0x9c>)
 8001200:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8001202:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <MX_FMC_Init+0x98>)
 8001204:	2201      	movs	r2, #1
 8001206:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001208:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <MX_FMC_Init+0x98>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 800120e:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <MX_FMC_Init+0x98>)
 8001210:	2208      	movs	r2, #8
 8001212:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001214:	4b19      	ldr	r3, [pc, #100]	@ (800127c <MX_FMC_Init+0x98>)
 8001216:	2210      	movs	r2, #16
 8001218:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800121a:	4b18      	ldr	r3, [pc, #96]	@ (800127c <MX_FMC_Init+0x98>)
 800121c:	2240      	movs	r2, #64	@ 0x40
 800121e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001220:	4b16      	ldr	r3, [pc, #88]	@ (800127c <MX_FMC_Init+0x98>)
 8001222:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001226:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001228:	4b14      	ldr	r3, [pc, #80]	@ (800127c <MX_FMC_Init+0x98>)
 800122a:	2200      	movs	r2, #0
 800122c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800122e:	4b13      	ldr	r3, [pc, #76]	@ (800127c <MX_FMC_Init+0x98>)
 8001230:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001234:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001236:	4b11      	ldr	r3, [pc, #68]	@ (800127c <MX_FMC_Init+0x98>)
 8001238:	2200      	movs	r2, #0
 800123a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <MX_FMC_Init+0x98>)
 800123e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001242:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001244:	2302      	movs	r3, #2
 8001246:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001248:	2307      	movs	r3, #7
 800124a:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 800124c:	2304      	movs	r3, #4
 800124e:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001250:	2307      	movs	r3, #7
 8001252:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001254:	2303      	movs	r3, #3
 8001256:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001258:	2302      	movs	r3, #2
 800125a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 800125c:	2302      	movs	r3, #2
 800125e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001260:	1d3b      	adds	r3, r7, #4
 8001262:	4619      	mov	r1, r3
 8001264:	4805      	ldr	r0, [pc, #20]	@ (800127c <MX_FMC_Init+0x98>)
 8001266:	f007 f8e5 	bl	8008434 <HAL_SDRAM_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001270:	f000 f97c 	bl	800156c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001274:	bf00      	nop
 8001276:	3720      	adds	r7, #32
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	200004b8 	.word	0x200004b8
 8001280:	a0000140 	.word	0xa0000140

08001284 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08e      	sub	sp, #56	@ 0x38
 8001288:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	609a      	str	r2, [r3, #8]
 8001296:	60da      	str	r2, [r3, #12]
 8001298:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
 800129e:	4b7b      	ldr	r3, [pc, #492]	@ (800148c <MX_GPIO_Init+0x208>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	4a7a      	ldr	r2, [pc, #488]	@ (800148c <MX_GPIO_Init+0x208>)
 80012a4:	f043 0304 	orr.w	r3, r3, #4
 80012a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012aa:	4b78      	ldr	r3, [pc, #480]	@ (800148c <MX_GPIO_Init+0x208>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f003 0304 	and.w	r3, r3, #4
 80012b2:	623b      	str	r3, [r7, #32]
 80012b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	61fb      	str	r3, [r7, #28]
 80012ba:	4b74      	ldr	r3, [pc, #464]	@ (800148c <MX_GPIO_Init+0x208>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	4a73      	ldr	r2, [pc, #460]	@ (800148c <MX_GPIO_Init+0x208>)
 80012c0:	f043 0320 	orr.w	r3, r3, #32
 80012c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c6:	4b71      	ldr	r3, [pc, #452]	@ (800148c <MX_GPIO_Init+0x208>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	f003 0320 	and.w	r3, r3, #32
 80012ce:	61fb      	str	r3, [r7, #28]
 80012d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	61bb      	str	r3, [r7, #24]
 80012d6:	4b6d      	ldr	r3, [pc, #436]	@ (800148c <MX_GPIO_Init+0x208>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	4a6c      	ldr	r2, [pc, #432]	@ (800148c <MX_GPIO_Init+0x208>)
 80012dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e2:	4b6a      	ldr	r3, [pc, #424]	@ (800148c <MX_GPIO_Init+0x208>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012ea:	61bb      	str	r3, [r7, #24]
 80012ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	4b66      	ldr	r3, [pc, #408]	@ (800148c <MX_GPIO_Init+0x208>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	4a65      	ldr	r2, [pc, #404]	@ (800148c <MX_GPIO_Init+0x208>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012fe:	4b63      	ldr	r3, [pc, #396]	@ (800148c <MX_GPIO_Init+0x208>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	617b      	str	r3, [r7, #20]
 8001308:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]
 800130e:	4b5f      	ldr	r3, [pc, #380]	@ (800148c <MX_GPIO_Init+0x208>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	4a5e      	ldr	r2, [pc, #376]	@ (800148c <MX_GPIO_Init+0x208>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	6313      	str	r3, [r2, #48]	@ 0x30
 800131a:	4b5c      	ldr	r3, [pc, #368]	@ (800148c <MX_GPIO_Init+0x208>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	613b      	str	r3, [r7, #16]
 8001324:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	4b58      	ldr	r3, [pc, #352]	@ (800148c <MX_GPIO_Init+0x208>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	4a57      	ldr	r2, [pc, #348]	@ (800148c <MX_GPIO_Init+0x208>)
 8001330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001334:	6313      	str	r3, [r2, #48]	@ 0x30
 8001336:	4b55      	ldr	r3, [pc, #340]	@ (800148c <MX_GPIO_Init+0x208>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	4b51      	ldr	r3, [pc, #324]	@ (800148c <MX_GPIO_Init+0x208>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	4a50      	ldr	r2, [pc, #320]	@ (800148c <MX_GPIO_Init+0x208>)
 800134c:	f043 0310 	orr.w	r3, r3, #16
 8001350:	6313      	str	r3, [r2, #48]	@ 0x30
 8001352:	4b4e      	ldr	r3, [pc, #312]	@ (800148c <MX_GPIO_Init+0x208>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	f003 0310 	and.w	r3, r3, #16
 800135a:	60bb      	str	r3, [r7, #8]
 800135c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	4b4a      	ldr	r3, [pc, #296]	@ (800148c <MX_GPIO_Init+0x208>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	4a49      	ldr	r2, [pc, #292]	@ (800148c <MX_GPIO_Init+0x208>)
 8001368:	f043 0308 	orr.w	r3, r3, #8
 800136c:	6313      	str	r3, [r2, #48]	@ 0x30
 800136e:	4b47      	ldr	r3, [pc, #284]	@ (800148c <MX_GPIO_Init+0x208>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	f003 0308 	and.w	r3, r3, #8
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800137a:	2200      	movs	r2, #0
 800137c:	2116      	movs	r1, #22
 800137e:	4844      	ldr	r0, [pc, #272]	@ (8001490 <MX_GPIO_Init+0x20c>)
 8001380:	f003 fc94 	bl	8004cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	2180      	movs	r1, #128	@ 0x80
 8001388:	4842      	ldr	r0, [pc, #264]	@ (8001494 <MX_GPIO_Init+0x210>)
 800138a:	f003 fc8f 	bl	8004cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001394:	4840      	ldr	r0, [pc, #256]	@ (8001498 <MX_GPIO_Init+0x214>)
 8001396:	f003 fc89 	bl	8004cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80013a0:	483e      	ldr	r0, [pc, #248]	@ (800149c <MX_GPIO_Init+0x218>)
 80013a2:	f003 fc83 	bl	8004cac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80013a6:	2316      	movs	r3, #22
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013aa:	2301      	movs	r3, #1
 80013ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b2:	2303      	movs	r3, #3
 80013b4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4834      	ldr	r0, [pc, #208]	@ (8001490 <MX_GPIO_Init+0x20c>)
 80013be:	f003 f9bd 	bl	800473c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80013c2:	f248 0307 	movw	r3, #32775	@ 0x8007
 80013c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013c8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80013cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013d6:	4619      	mov	r1, r3
 80013d8:	482e      	ldr	r0, [pc, #184]	@ (8001494 <MX_GPIO_Init+0x210>)
 80013da:	f003 f9af 	bl	800473c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80013de:	2380      	movs	r3, #128	@ 0x80
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e2:	2301      	movs	r3, #1
 80013e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ea:	2303      	movs	r3, #3
 80013ec:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80013ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013f2:	4619      	mov	r1, r3
 80013f4:	4827      	ldr	r0, [pc, #156]	@ (8001494 <MX_GPIO_Init+0x210>)
 80013f6:	f003 f9a1 	bl	800473c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80013fa:	2320      	movs	r3, #32
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013fe:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001402:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800140c:	4619      	mov	r1, r3
 800140e:	4820      	ldr	r0, [pc, #128]	@ (8001490 <MX_GPIO_Init+0x20c>)
 8001410:	f003 f994 	bl	800473c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001414:	2304      	movs	r3, #4
 8001416:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001418:	2300      	movs	r3, #0
 800141a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001420:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001424:	4619      	mov	r1, r3
 8001426:	481e      	ldr	r0, [pc, #120]	@ (80014a0 <MX_GPIO_Init+0x21c>)
 8001428:	f003 f988 	bl	800473c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 800142c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001432:	2300      	movs	r3, #0
 8001434:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800143a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800143e:	4619      	mov	r1, r3
 8001440:	4815      	ldr	r0, [pc, #84]	@ (8001498 <MX_GPIO_Init+0x214>)
 8001442:	f003 f97b 	bl	800473c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001446:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800144a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	2301      	movs	r3, #1
 800144e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001454:	2303      	movs	r3, #3
 8001456:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001458:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800145c:	4619      	mov	r1, r3
 800145e:	480e      	ldr	r0, [pc, #56]	@ (8001498 <MX_GPIO_Init+0x214>)
 8001460:	f003 f96c 	bl	800473c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001464:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146a:	2301      	movs	r3, #1
 800146c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001472:	2303      	movs	r3, #3
 8001474:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001476:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800147a:	4619      	mov	r1, r3
 800147c:	4807      	ldr	r0, [pc, #28]	@ (800149c <MX_GPIO_Init+0x218>)
 800147e:	f003 f95d 	bl	800473c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001482:	bf00      	nop
 8001484:	3738      	adds	r7, #56	@ 0x38
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40023800 	.word	0x40023800
 8001490:	40020800 	.word	0x40020800
 8001494:	40020000 	.word	0x40020000
 8001498:	40020c00 	.word	0x40020c00
 800149c:	40021800 	.word	0x40021800
 80014a0:	40020400 	.word	0x40020400

080014a4 <I2Cx_Write>:
  * @param  Addr: I2C device address (7-bit, left-aligned).
  * @param  Reg: Internal register address to write to.
  * @param  Value: Data value to write.
  * @retval None
  */
void I2Cx_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af04      	add	r7, sp, #16
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
 80014ae:	460b      	mov	r3, r1
 80014b0:	71bb      	strb	r3, [r7, #6]
 80014b2:	4613      	mov	r3, r2
 80014b4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000);
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	b299      	uxth	r1, r3
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	b29a      	uxth	r2, r3
 80014be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014c2:	9302      	str	r3, [sp, #8]
 80014c4:	2301      	movs	r3, #1
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	1d7b      	adds	r3, r7, #5
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2301      	movs	r3, #1
 80014ce:	4803      	ldr	r0, [pc, #12]	@ (80014dc <I2Cx_Write+0x38>)
 80014d0:	f003 fd4a 	bl	8004f68 <HAL_I2C_Mem_Write>
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	200002d4 	.word	0x200002d4

080014e0 <I2Cx_Read>:
  * @brief  Reads a single data byte from a specific register of an I2C device.
  * @param  Addr: I2C device address.
  * @param  Reg: Internal register address to read from.
  * @retval Read value (uint8_t). Returns 0 if a communication error occurs.
  */
uint8_t I2Cx_Read(uint8_t Addr, uint8_t Reg) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b088      	sub	sp, #32
 80014e4:	af04      	add	r7, sp, #16
 80014e6:	4603      	mov	r3, r0
 80014e8:	460a      	mov	r2, r1
 80014ea:	71fb      	strb	r3, [r7, #7]
 80014ec:	4613      	mov	r3, r2
 80014ee:	71bb      	strb	r3, [r7, #6]
    uint8_t Value = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	73fb      	strb	r3, [r7, #15]
    /* Check if the read operation is successful */
    if(HAL_I2C_Mem_Read(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 1000) != HAL_OK) return 0;
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	b299      	uxth	r1, r3
 80014f8:	79bb      	ldrb	r3, [r7, #6]
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001500:	9302      	str	r3, [sp, #8]
 8001502:	2301      	movs	r3, #1
 8001504:	9301      	str	r3, [sp, #4]
 8001506:	f107 030f 	add.w	r3, r7, #15
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	2301      	movs	r3, #1
 800150e:	4806      	ldr	r0, [pc, #24]	@ (8001528 <I2Cx_Read+0x48>)
 8001510:	f003 fe24 	bl	800515c <HAL_I2C_Mem_Read>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <I2Cx_Read+0x3e>
 800151a:	2300      	movs	r3, #0
 800151c:	e000      	b.n	8001520 <I2Cx_Read+0x40>
    return Value;
 800151e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	200002d4 	.word	0x200002d4

0800152c <I2Cx_ReadBuffer>:
  * @param  Reg: Start register address to read from.
  * @param  pBuffer: Pointer to the buffer where the read data will be stored.
  * @param  Length: Number of bytes to read.
  * @retval None
  */
void I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length) {
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af04      	add	r7, sp, #16
 8001532:	603a      	str	r2, [r7, #0]
 8001534:	461a      	mov	r2, r3
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
 800153a:	460b      	mov	r3, r1
 800153c:	71bb      	strb	r3, [r7, #6]
 800153e:	4613      	mov	r3, r2
 8001540:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, 1000);
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	b299      	uxth	r1, r3
 8001546:	79bb      	ldrb	r3, [r7, #6]
 8001548:	b29a      	uxth	r2, r3
 800154a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800154e:	9302      	str	r3, [sp, #8]
 8001550:	88bb      	ldrh	r3, [r7, #4]
 8001552:	9301      	str	r3, [sp, #4]
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	2301      	movs	r3, #1
 800155a:	4803      	ldr	r0, [pc, #12]	@ (8001568 <I2Cx_ReadBuffer+0x3c>)
 800155c:	f003 fdfe 	bl	800515c <HAL_I2C_Mem_Read>
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	200002d4 	.word	0x200002d4

0800156c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001570:	b672      	cpsid	i
}
 8001572:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <Error_Handler+0x8>

08001578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	4b10      	ldr	r3, [pc, #64]	@ (80015c4 <HAL_MspInit+0x4c>)
 8001584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001586:	4a0f      	ldr	r2, [pc, #60]	@ (80015c4 <HAL_MspInit+0x4c>)
 8001588:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800158c:	6453      	str	r3, [r2, #68]	@ 0x44
 800158e:	4b0d      	ldr	r3, [pc, #52]	@ (80015c4 <HAL_MspInit+0x4c>)
 8001590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001592:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	603b      	str	r3, [r7, #0]
 800159e:	4b09      	ldr	r3, [pc, #36]	@ (80015c4 <HAL_MspInit+0x4c>)
 80015a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a2:	4a08      	ldr	r2, [pc, #32]	@ (80015c4 <HAL_MspInit+0x4c>)
 80015a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015aa:	4b06      	ldr	r3, [pc, #24]	@ (80015c4 <HAL_MspInit+0x4c>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015b6:	2007      	movs	r0, #7
 80015b8:	f002 fa30 	bl	8003a1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015bc:	bf00      	nop
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40023800 	.word	0x40023800

080015c8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08a      	sub	sp, #40	@ 0x28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]
 80015de:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a30      	ldr	r2, [pc, #192]	@ (80016a8 <HAL_DAC_MspInit+0xe0>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d159      	bne.n	800169e <HAL_DAC_MspInit+0xd6>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
 80015ee:	4b2f      	ldr	r3, [pc, #188]	@ (80016ac <HAL_DAC_MspInit+0xe4>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	4a2e      	ldr	r2, [pc, #184]	@ (80016ac <HAL_DAC_MspInit+0xe4>)
 80015f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80015f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015fa:	4b2c      	ldr	r3, [pc, #176]	@ (80016ac <HAL_DAC_MspInit+0xe4>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	4b28      	ldr	r3, [pc, #160]	@ (80016ac <HAL_DAC_MspInit+0xe4>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	4a27      	ldr	r2, [pc, #156]	@ (80016ac <HAL_DAC_MspInit+0xe4>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6313      	str	r3, [r2, #48]	@ 0x30
 8001616:	4b25      	ldr	r3, [pc, #148]	@ (80016ac <HAL_DAC_MspInit+0xe4>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001622:	2320      	movs	r3, #32
 8001624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001626:	2303      	movs	r3, #3
 8001628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 0314 	add.w	r3, r7, #20
 8001632:	4619      	mov	r1, r3
 8001634:	481e      	ldr	r0, [pc, #120]	@ (80016b0 <HAL_DAC_MspInit+0xe8>)
 8001636:	f003 f881 	bl	800473c <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 800163a:	4b1e      	ldr	r3, [pc, #120]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 800163c:	4a1e      	ldr	r2, [pc, #120]	@ (80016b8 <HAL_DAC_MspInit+0xf0>)
 800163e:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8001640:	4b1c      	ldr	r3, [pc, #112]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 8001642:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001646:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001648:	4b1a      	ldr	r3, [pc, #104]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 800164a:	2240      	movs	r2, #64	@ 0x40
 800164c:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 800164e:	4b19      	ldr	r3, [pc, #100]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 8001650:	2200      	movs	r2, #0
 8001652:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8001654:	4b17      	ldr	r3, [pc, #92]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 8001656:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800165a:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800165c:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 800165e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001662:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001664:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 8001666:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800166a:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 800166c:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 800166e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001672:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_HIGH;
 8001674:	4b0f      	ldr	r3, [pc, #60]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 8001676:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800167a:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800167c:	4b0d      	ldr	r3, [pc, #52]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 800167e:	2200      	movs	r2, #0
 8001680:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8001682:	480c      	ldr	r0, [pc, #48]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 8001684:	f002 fa86 	bl	8003b94 <HAL_DMA_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 800168e:	f7ff ff6d 	bl	800156c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a07      	ldr	r2, [pc, #28]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 8001696:	60da      	str	r2, [r3, #12]
 8001698:	4a06      	ldr	r2, [pc, #24]	@ (80016b4 <HAL_DAC_MspInit+0xec>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DAC_MspInit 1 */

  }

}
 800169e:	bf00      	nop
 80016a0:	3728      	adds	r7, #40	@ 0x28
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40007400 	.word	0x40007400
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40020000 	.word	0x40020000
 80016b4:	20000234 	.word	0x20000234
 80016b8:	400260a0 	.word	0x400260a0

080016bc <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a0b      	ldr	r2, [pc, #44]	@ (80016f8 <HAL_DMA2D_MspInit+0x3c>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d10d      	bne.n	80016ea <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	4b0a      	ldr	r3, [pc, #40]	@ (80016fc <HAL_DMA2D_MspInit+0x40>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	4a09      	ldr	r2, [pc, #36]	@ (80016fc <HAL_DMA2D_MspInit+0x40>)
 80016d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80016dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016de:	4b07      	ldr	r3, [pc, #28]	@ (80016fc <HAL_DMA2D_MspInit+0x40>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 80016ea:	bf00      	nop
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	4002b000 	.word	0x4002b000
 80016fc:	40023800 	.word	0x40023800

08001700 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08a      	sub	sp, #40	@ 0x28
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a29      	ldr	r2, [pc, #164]	@ (80017c4 <HAL_I2C_MspInit+0xc4>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d14b      	bne.n	80017ba <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	4b28      	ldr	r3, [pc, #160]	@ (80017c8 <HAL_I2C_MspInit+0xc8>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172a:	4a27      	ldr	r2, [pc, #156]	@ (80017c8 <HAL_I2C_MspInit+0xc8>)
 800172c:	f043 0304 	orr.w	r3, r3, #4
 8001730:	6313      	str	r3, [r2, #48]	@ 0x30
 8001732:	4b25      	ldr	r3, [pc, #148]	@ (80017c8 <HAL_I2C_MspInit+0xc8>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	4b21      	ldr	r3, [pc, #132]	@ (80017c8 <HAL_I2C_MspInit+0xc8>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a20      	ldr	r2, [pc, #128]	@ (80017c8 <HAL_I2C_MspInit+0xc8>)
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b1e      	ldr	r3, [pc, #120]	@ (80017c8 <HAL_I2C_MspInit+0xc8>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800175a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800175e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001760:	2312      	movs	r3, #18
 8001762:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001768:	2300      	movs	r3, #0
 800176a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800176c:	2304      	movs	r3, #4
 800176e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	4619      	mov	r1, r3
 8001776:	4815      	ldr	r0, [pc, #84]	@ (80017cc <HAL_I2C_MspInit+0xcc>)
 8001778:	f002 ffe0 	bl	800473c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800177c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001782:	2312      	movs	r3, #18
 8001784:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2300      	movs	r3, #0
 800178c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800178e:	2304      	movs	r3, #4
 8001790:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001792:	f107 0314 	add.w	r3, r7, #20
 8001796:	4619      	mov	r1, r3
 8001798:	480d      	ldr	r0, [pc, #52]	@ (80017d0 <HAL_I2C_MspInit+0xd0>)
 800179a:	f002 ffcf 	bl	800473c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	4b09      	ldr	r3, [pc, #36]	@ (80017c8 <HAL_I2C_MspInit+0xc8>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a6:	4a08      	ldr	r2, [pc, #32]	@ (80017c8 <HAL_I2C_MspInit+0xc8>)
 80017a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80017ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ae:	4b06      	ldr	r3, [pc, #24]	@ (80017c8 <HAL_I2C_MspInit+0xc8>)
 80017b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80017b6:	60bb      	str	r3, [r7, #8]
 80017b8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80017ba:	bf00      	nop
 80017bc:	3728      	adds	r7, #40	@ 0x28
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40005c00 	.word	0x40005c00
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40020800 	.word	0x40020800
 80017d0:	40020000 	.word	0x40020000

080017d4 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b09a      	sub	sp, #104	@ 0x68
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017f0:	2230      	movs	r2, #48	@ 0x30
 80017f2:	2100      	movs	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f00b fee5 	bl	800d5c4 <memset>
  if(hltdc->Instance==LTDC)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a81      	ldr	r2, [pc, #516]	@ (8001a04 <HAL_LTDC_MspInit+0x230>)
 8001800:	4293      	cmp	r3, r2
 8001802:	f040 80fb 	bne.w	80019fc <HAL_LTDC_MspInit+0x228>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001806:	2308      	movs	r3, #8
 8001808:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800180a:	2332      	movs	r3, #50	@ 0x32
 800180c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800180e:	2305      	movs	r3, #5
 8001810:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8001812:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001816:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001818:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800181c:	4618      	mov	r0, r3
 800181e:	f006 fc49 	bl	80080b4 <HAL_RCCEx_PeriphCLKConfig>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001828:	f7ff fea0 	bl	800156c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800182c:	2300      	movs	r3, #0
 800182e:	623b      	str	r3, [r7, #32]
 8001830:	4b75      	ldr	r3, [pc, #468]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 8001832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001834:	4a74      	ldr	r2, [pc, #464]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 8001836:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800183a:	6453      	str	r3, [r2, #68]	@ 0x44
 800183c:	4b72      	ldr	r3, [pc, #456]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 800183e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001840:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001844:	623b      	str	r3, [r7, #32]
 8001846:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001848:	2300      	movs	r3, #0
 800184a:	61fb      	str	r3, [r7, #28]
 800184c:	4b6e      	ldr	r3, [pc, #440]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 800184e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001850:	4a6d      	ldr	r2, [pc, #436]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 8001852:	f043 0320 	orr.w	r3, r3, #32
 8001856:	6313      	str	r3, [r2, #48]	@ 0x30
 8001858:	4b6b      	ldr	r3, [pc, #428]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 800185a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185c:	f003 0320 	and.w	r3, r3, #32
 8001860:	61fb      	str	r3, [r7, #28]
 8001862:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001864:	2300      	movs	r3, #0
 8001866:	61bb      	str	r3, [r7, #24]
 8001868:	4b67      	ldr	r3, [pc, #412]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 800186a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186c:	4a66      	ldr	r2, [pc, #408]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 800186e:	f043 0301 	orr.w	r3, r3, #1
 8001872:	6313      	str	r3, [r2, #48]	@ 0x30
 8001874:	4b64      	ldr	r3, [pc, #400]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 8001876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	61bb      	str	r3, [r7, #24]
 800187e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]
 8001884:	4b60      	ldr	r3, [pc, #384]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 8001886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001888:	4a5f      	ldr	r2, [pc, #380]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 800188a:	f043 0302 	orr.w	r3, r3, #2
 800188e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001890:	4b5d      	ldr	r3, [pc, #372]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 8001892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	617b      	str	r3, [r7, #20]
 800189a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800189c:	2300      	movs	r3, #0
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	4b59      	ldr	r3, [pc, #356]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 80018a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a4:	4a58      	ldr	r2, [pc, #352]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 80018a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ac:	4b56      	ldr	r3, [pc, #344]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 80018ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018b4:	613b      	str	r3, [r7, #16]
 80018b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	4b52      	ldr	r3, [pc, #328]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 80018be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c0:	4a51      	ldr	r2, [pc, #324]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 80018c2:	f043 0304 	orr.w	r3, r3, #4
 80018c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c8:	4b4f      	ldr	r3, [pc, #316]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 80018ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018d4:	2300      	movs	r3, #0
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	4b4b      	ldr	r3, [pc, #300]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 80018da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018dc:	4a4a      	ldr	r2, [pc, #296]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 80018de:	f043 0308 	orr.w	r3, r3, #8
 80018e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e4:	4b48      	ldr	r3, [pc, #288]	@ (8001a08 <HAL_LTDC_MspInit+0x234>)
 80018e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e8:	f003 0308 	and.w	r3, r3, #8
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80018f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018f4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f6:	2302      	movs	r3, #2
 80018f8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	2300      	movs	r3, #0
 8001900:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001902:	230e      	movs	r3, #14
 8001904:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001906:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800190a:	4619      	mov	r1, r3
 800190c:	483f      	ldr	r0, [pc, #252]	@ (8001a0c <HAL_LTDC_MspInit+0x238>)
 800190e:	f002 ff15 	bl	800473c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001912:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001916:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001920:	2300      	movs	r3, #0
 8001922:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001924:	230e      	movs	r3, #14
 8001926:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001928:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800192c:	4619      	mov	r1, r3
 800192e:	4838      	ldr	r0, [pc, #224]	@ (8001a10 <HAL_LTDC_MspInit+0x23c>)
 8001930:	f002 ff04 	bl	800473c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001934:	2303      	movs	r3, #3
 8001936:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001938:	2302      	movs	r3, #2
 800193a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001944:	2309      	movs	r3, #9
 8001946:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001948:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800194c:	4619      	mov	r1, r3
 800194e:	4831      	ldr	r0, [pc, #196]	@ (8001a14 <HAL_LTDC_MspInit+0x240>)
 8001950:	f002 fef4 	bl	800473c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001954:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001958:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195a:	2302      	movs	r3, #2
 800195c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001962:	2300      	movs	r3, #0
 8001964:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001966:	230e      	movs	r3, #14
 8001968:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800196e:	4619      	mov	r1, r3
 8001970:	4828      	ldr	r0, [pc, #160]	@ (8001a14 <HAL_LTDC_MspInit+0x240>)
 8001972:	f002 fee3 	bl	800473c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001976:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800197a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197c:	2302      	movs	r3, #2
 800197e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001984:	2300      	movs	r3, #0
 8001986:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001988:	230e      	movs	r3, #14
 800198a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800198c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001990:	4619      	mov	r1, r3
 8001992:	4821      	ldr	r0, [pc, #132]	@ (8001a18 <HAL_LTDC_MspInit+0x244>)
 8001994:	f002 fed2 	bl	800473c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001998:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800199c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199e:	2302      	movs	r3, #2
 80019a0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a6:	2300      	movs	r3, #0
 80019a8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80019aa:	230e      	movs	r3, #14
 80019ac:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019b2:	4619      	mov	r1, r3
 80019b4:	4819      	ldr	r0, [pc, #100]	@ (8001a1c <HAL_LTDC_MspInit+0x248>)
 80019b6:	f002 fec1 	bl	800473c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80019ba:	2348      	movs	r3, #72	@ 0x48
 80019bc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c6:	2300      	movs	r3, #0
 80019c8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80019ca:	230e      	movs	r3, #14
 80019cc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019ce:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019d2:	4619      	mov	r1, r3
 80019d4:	4812      	ldr	r0, [pc, #72]	@ (8001a20 <HAL_LTDC_MspInit+0x24c>)
 80019d6:	f002 feb1 	bl	800473c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80019da:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80019de:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e0:	2302      	movs	r3, #2
 80019e2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e8:	2300      	movs	r3, #0
 80019ea:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80019ec:	2309      	movs	r3, #9
 80019ee:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019f0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019f4:	4619      	mov	r1, r3
 80019f6:	4808      	ldr	r0, [pc, #32]	@ (8001a18 <HAL_LTDC_MspInit+0x244>)
 80019f8:	f002 fea0 	bl	800473c <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80019fc:	bf00      	nop
 80019fe:	3768      	adds	r7, #104	@ 0x68
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40016800 	.word	0x40016800
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40021400 	.word	0x40021400
 8001a10:	40020000 	.word	0x40020000
 8001a14:	40020400 	.word	0x40020400
 8001a18:	40021800 	.word	0x40021800
 8001a1c:	40020800 	.word	0x40020800
 8001a20:	40020c00 	.word	0x40020c00

08001a24 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	@ 0x28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a19      	ldr	r2, [pc, #100]	@ (8001aa8 <HAL_SPI_MspInit+0x84>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d12c      	bne.n	8001aa0 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <HAL_SPI_MspInit+0x88>)
 8001a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4e:	4a17      	ldr	r2, [pc, #92]	@ (8001aac <HAL_SPI_MspInit+0x88>)
 8001a50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a56:	4b15      	ldr	r3, [pc, #84]	@ (8001aac <HAL_SPI_MspInit+0x88>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	4b11      	ldr	r3, [pc, #68]	@ (8001aac <HAL_SPI_MspInit+0x88>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4a10      	ldr	r2, [pc, #64]	@ (8001aac <HAL_SPI_MspInit+0x88>)
 8001a6c:	f043 0320 	orr.w	r3, r3, #32
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a72:	4b0e      	ldr	r3, [pc, #56]	@ (8001aac <HAL_SPI_MspInit+0x88>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	f003 0320 	and.w	r3, r3, #32
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001a7e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a84:	2302      	movs	r3, #2
 8001a86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001a90:	2305      	movs	r3, #5
 8001a92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4805      	ldr	r0, [pc, #20]	@ (8001ab0 <HAL_SPI_MspInit+0x8c>)
 8001a9c:	f002 fe4e 	bl	800473c <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001aa0:	bf00      	nop
 8001aa2:	3728      	adds	r7, #40	@ 0x28
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40015000 	.word	0x40015000
 8001aac:	40023800 	.word	0x40023800
 8001ab0:	40021400 	.word	0x40021400

08001ab4 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a08      	ldr	r2, [pc, #32]	@ (8001ae4 <HAL_SPI_MspDeInit+0x30>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d10a      	bne.n	8001adc <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI5_MspDeInit 0 */

    /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001ac6:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <HAL_SPI_MspDeInit+0x34>)
 8001ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aca:	4a07      	ldr	r2, [pc, #28]	@ (8001ae8 <HAL_SPI_MspDeInit+0x34>)
 8001acc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001ad0:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001ad2:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001ad6:	4805      	ldr	r0, [pc, #20]	@ (8001aec <HAL_SPI_MspDeInit+0x38>)
 8001ad8:	f002 ffdc 	bl	8004a94 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI5_MspDeInit 1 */

    /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40015000 	.word	0x40015000
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	40021400 	.word	0x40021400

08001af0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0b      	ldr	r2, [pc, #44]	@ (8001b2c <HAL_TIM_Base_MspInit+0x3c>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d10d      	bne.n	8001b1e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	4b0a      	ldr	r3, [pc, #40]	@ (8001b30 <HAL_TIM_Base_MspInit+0x40>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	4a09      	ldr	r2, [pc, #36]	@ (8001b30 <HAL_TIM_Base_MspInit+0x40>)
 8001b0c:	f043 0310 	orr.w	r3, r3, #16
 8001b10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b12:	4b07      	ldr	r3, [pc, #28]	@ (8001b30 <HAL_TIM_Base_MspInit+0x40>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	f003 0310 	and.w	r3, r3, #16
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001b1e:	bf00      	nop
 8001b20:	3714      	adds	r7, #20
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	40001000 	.word	0x40001000
 8001b30:	40023800 	.word	0x40023800

08001b34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08a      	sub	sp, #40	@ 0x28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a19      	ldr	r2, [pc, #100]	@ (8001bb8 <HAL_UART_MspInit+0x84>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d12c      	bne.n	8001bb0 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	4b18      	ldr	r3, [pc, #96]	@ (8001bbc <HAL_UART_MspInit+0x88>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	4a17      	ldr	r2, [pc, #92]	@ (8001bbc <HAL_UART_MspInit+0x88>)
 8001b60:	f043 0310 	orr.w	r3, r3, #16
 8001b64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b66:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <HAL_UART_MspInit+0x88>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6a:	f003 0310 	and.w	r3, r3, #16
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	4b11      	ldr	r3, [pc, #68]	@ (8001bbc <HAL_UART_MspInit+0x88>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	4a10      	ldr	r2, [pc, #64]	@ (8001bbc <HAL_UART_MspInit+0x88>)
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <HAL_UART_MspInit+0x88>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001b8e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b94:	2302      	movs	r3, #2
 8001b96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ba0:	2307      	movs	r3, #7
 8001ba2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4805      	ldr	r0, [pc, #20]	@ (8001bc0 <HAL_UART_MspInit+0x8c>)
 8001bac:	f002 fdc6 	bl	800473c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001bb0:	bf00      	nop
 8001bb2:	3728      	adds	r7, #40	@ 0x28
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40011000 	.word	0x40011000
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40020000 	.word	0x40020000

08001bc4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001bd8:	4b3b      	ldr	r3, [pc, #236]	@ (8001cc8 <HAL_FMC_MspInit+0x104>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d16f      	bne.n	8001cc0 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001be0:	4b39      	ldr	r3, [pc, #228]	@ (8001cc8 <HAL_FMC_MspInit+0x104>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	603b      	str	r3, [r7, #0]
 8001bea:	4b38      	ldr	r3, [pc, #224]	@ (8001ccc <HAL_FMC_MspInit+0x108>)
 8001bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bee:	4a37      	ldr	r2, [pc, #220]	@ (8001ccc <HAL_FMC_MspInit+0x108>)
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	6393      	str	r3, [r2, #56]	@ 0x38
 8001bf6:	4b35      	ldr	r3, [pc, #212]	@ (8001ccc <HAL_FMC_MspInit+0x108>)
 8001bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001c02:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001c06:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c14:	230c      	movs	r3, #12
 8001c16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	482c      	ldr	r0, [pc, #176]	@ (8001cd0 <HAL_FMC_MspInit+0x10c>)
 8001c1e:	f002 fd8d 	bl	800473c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001c22:	2301      	movs	r3, #1
 8001c24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c26:	2302      	movs	r3, #2
 8001c28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c32:	230c      	movs	r3, #12
 8001c34:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001c36:	1d3b      	adds	r3, r7, #4
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4826      	ldr	r0, [pc, #152]	@ (8001cd4 <HAL_FMC_MspInit+0x110>)
 8001c3c:	f002 fd7e 	bl	800473c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|GPIO_PIN_2|BA0_Pin
 8001c40:	f248 1337 	movw	r3, #33079	@ 0x8137
 8001c44:	607b      	str	r3, [r7, #4]
                          |BA1_Pin|SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c46:	2302      	movs	r3, #2
 8001c48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c52:	230c      	movs	r3, #12
 8001c54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	4619      	mov	r1, r3
 8001c5a:	481f      	ldr	r0, [pc, #124]	@ (8001cd8 <HAL_FMC_MspInit+0x114>)
 8001c5c:	f002 fd6e 	bl	800473c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001c60:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001c64:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c66:	2302      	movs	r3, #2
 8001c68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c72:	230c      	movs	r3, #12
 8001c74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4818      	ldr	r0, [pc, #96]	@ (8001cdc <HAL_FMC_MspInit+0x118>)
 8001c7c:	f002 fd5e 	bl	800473c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001c80:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001c84:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c92:	230c      	movs	r3, #12
 8001c94:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4811      	ldr	r0, [pc, #68]	@ (8001ce0 <HAL_FMC_MspInit+0x11c>)
 8001c9c:	f002 fd4e 	bl	800473c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001ca0:	2360      	movs	r3, #96	@ 0x60
 8001ca2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cac:	2303      	movs	r3, #3
 8001cae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cb0:	230c      	movs	r3, #12
 8001cb2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb4:	1d3b      	adds	r3, r7, #4
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	480a      	ldr	r0, [pc, #40]	@ (8001ce4 <HAL_FMC_MspInit+0x120>)
 8001cba:	f002 fd3f 	bl	800473c <HAL_GPIO_Init>
 8001cbe:	e000      	b.n	8001cc2 <HAL_FMC_MspInit+0xfe>
    return;
 8001cc0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	200004ec 	.word	0x200004ec
 8001ccc:	40023800 	.word	0x40023800
 8001cd0:	40021400 	.word	0x40021400
 8001cd4:	40020800 	.word	0x40020800
 8001cd8:	40021800 	.word	0x40021800
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40020c00 	.word	0x40020c00
 8001ce4:	40020400 	.word	0x40020400

08001ce8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001cf0:	f7ff ff68 	bl	8001bc4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001cf4:	bf00      	nop
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <NMI_Handler+0x4>

08001d04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <HardFault_Handler+0x4>

08001d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <MemManage_Handler+0x4>

08001d14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <BusFault_Handler+0x4>

08001d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <UsageFault_Handler+0x4>

08001d24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d32:	b480      	push	{r7}
 8001d34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d52:	f001 fd4f 	bl	80037f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8001d60:	4802      	ldr	r0, [pc, #8]	@ (8001d6c <DMA1_Stream6_IRQHandler+0x10>)
 8001d62:	f002 f823 	bl	8003dac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000234 	.word	0x20000234

08001d70 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001d74:	4802      	ldr	r0, [pc, #8]	@ (8001d80 <OTG_HS_IRQHandler+0x10>)
 8001d76:	f004 fc0e 	bl	8006596 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000c34 	.word	0x20000c34

08001d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d8c:	4a14      	ldr	r2, [pc, #80]	@ (8001de0 <_sbrk+0x5c>)
 8001d8e:	4b15      	ldr	r3, [pc, #84]	@ (8001de4 <_sbrk+0x60>)
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d98:	4b13      	ldr	r3, [pc, #76]	@ (8001de8 <_sbrk+0x64>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da0:	4b11      	ldr	r3, [pc, #68]	@ (8001de8 <_sbrk+0x64>)
 8001da2:	4a12      	ldr	r2, [pc, #72]	@ (8001dec <_sbrk+0x68>)
 8001da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001da6:	4b10      	ldr	r3, [pc, #64]	@ (8001de8 <_sbrk+0x64>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d207      	bcs.n	8001dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db4:	f00b fc0e 	bl	800d5d4 <__errno>
 8001db8:	4603      	mov	r3, r0
 8001dba:	220c      	movs	r2, #12
 8001dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dbe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dc2:	e009      	b.n	8001dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc4:	4b08      	ldr	r3, [pc, #32]	@ (8001de8 <_sbrk+0x64>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dca:	4b07      	ldr	r3, [pc, #28]	@ (8001de8 <_sbrk+0x64>)
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	4a05      	ldr	r2, [pc, #20]	@ (8001de8 <_sbrk+0x64>)
 8001dd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3718      	adds	r7, #24
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	20030000 	.word	0x20030000
 8001de4:	00000400 	.word	0x00000400
 8001de8:	200004f0 	.word	0x200004f0
 8001dec:	20001278 	.word	0x20001278

08001df0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001df4:	4b06      	ldr	r3, [pc, #24]	@ (8001e10 <SystemInit+0x20>)
 8001df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dfa:	4a05      	ldr	r2, [pc, #20]	@ (8001e10 <SystemInit+0x20>)
 8001dfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	e000ed00 	.word	0xe000ed00

08001e14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001e14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e4c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e18:	f7ff ffea 	bl	8001df0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e1c:	480c      	ldr	r0, [pc, #48]	@ (8001e50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e1e:	490d      	ldr	r1, [pc, #52]	@ (8001e54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e20:	4a0d      	ldr	r2, [pc, #52]	@ (8001e58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e24:	e002      	b.n	8001e2c <LoopCopyDataInit>

08001e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e2a:	3304      	adds	r3, #4

08001e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e30:	d3f9      	bcc.n	8001e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e32:	4a0a      	ldr	r2, [pc, #40]	@ (8001e5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e34:	4c0a      	ldr	r4, [pc, #40]	@ (8001e60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e38:	e001      	b.n	8001e3e <LoopFillZerobss>

08001e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e3c:	3204      	adds	r2, #4

08001e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e40:	d3fb      	bcc.n	8001e3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e42:	f00b fbcd 	bl	800d5e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e46:	f7fe ff69 	bl	8000d1c <main>
  bx  lr    
 8001e4a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e4c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001e50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e54:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8001e58:	080106c0 	.word	0x080106c0
  ldr r2, =_sbss
 8001e5c:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8001e60:	20001274 	.word	0x20001274

08001e64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e64:	e7fe      	b.n	8001e64 <ADC_IRQHandler>

08001e66 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001e6a:	f000 fbb9 	bl	80025e0 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001e6e:	20ca      	movs	r0, #202	@ 0xca
 8001e70:	f000 f95d 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001e74:	20c3      	movs	r0, #195	@ 0xc3
 8001e76:	f000 f967 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001e7a:	2008      	movs	r0, #8
 8001e7c:	f000 f964 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001e80:	2050      	movs	r0, #80	@ 0x50
 8001e82:	f000 f961 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001e86:	20cf      	movs	r0, #207	@ 0xcf
 8001e88:	f000 f951 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f000 f95b 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001e92:	20c1      	movs	r0, #193	@ 0xc1
 8001e94:	f000 f958 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001e98:	2030      	movs	r0, #48	@ 0x30
 8001e9a:	f000 f955 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001e9e:	20ed      	movs	r0, #237	@ 0xed
 8001ea0:	f000 f945 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001ea4:	2064      	movs	r0, #100	@ 0x64
 8001ea6:	f000 f94f 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001eaa:	2003      	movs	r0, #3
 8001eac:	f000 f94c 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001eb0:	2012      	movs	r0, #18
 8001eb2:	f000 f949 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001eb6:	2081      	movs	r0, #129	@ 0x81
 8001eb8:	f000 f946 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001ebc:	20e8      	movs	r0, #232	@ 0xe8
 8001ebe:	f000 f936 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001ec2:	2085      	movs	r0, #133	@ 0x85
 8001ec4:	f000 f940 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f000 f93d 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001ece:	2078      	movs	r0, #120	@ 0x78
 8001ed0:	f000 f93a 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001ed4:	20cb      	movs	r0, #203	@ 0xcb
 8001ed6:	f000 f92a 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001eda:	2039      	movs	r0, #57	@ 0x39
 8001edc:	f000 f934 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001ee0:	202c      	movs	r0, #44	@ 0x2c
 8001ee2:	f000 f931 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f000 f92e 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001eec:	2034      	movs	r0, #52	@ 0x34
 8001eee:	f000 f92b 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001ef2:	2002      	movs	r0, #2
 8001ef4:	f000 f928 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001ef8:	20f7      	movs	r0, #247	@ 0xf7
 8001efa:	f000 f918 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001efe:	2020      	movs	r0, #32
 8001f00:	f000 f922 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001f04:	20ea      	movs	r0, #234	@ 0xea
 8001f06:	f000 f912 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f0a:	2000      	movs	r0, #0
 8001f0c:	f000 f91c 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001f10:	2000      	movs	r0, #0
 8001f12:	f000 f919 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001f16:	20b1      	movs	r0, #177	@ 0xb1
 8001f18:	f000 f909 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f1c:	2000      	movs	r0, #0
 8001f1e:	f000 f913 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001f22:	201b      	movs	r0, #27
 8001f24:	f000 f910 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001f28:	20b6      	movs	r0, #182	@ 0xb6
 8001f2a:	f000 f900 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001f2e:	200a      	movs	r0, #10
 8001f30:	f000 f90a 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001f34:	20a2      	movs	r0, #162	@ 0xa2
 8001f36:	f000 f907 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001f3a:	20c0      	movs	r0, #192	@ 0xc0
 8001f3c:	f000 f8f7 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001f40:	2010      	movs	r0, #16
 8001f42:	f000 f901 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001f46:	20c1      	movs	r0, #193	@ 0xc1
 8001f48:	f000 f8f1 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001f4c:	2010      	movs	r0, #16
 8001f4e:	f000 f8fb 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001f52:	20c5      	movs	r0, #197	@ 0xc5
 8001f54:	f000 f8eb 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001f58:	2045      	movs	r0, #69	@ 0x45
 8001f5a:	f000 f8f5 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001f5e:	2015      	movs	r0, #21
 8001f60:	f000 f8f2 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001f64:	20c7      	movs	r0, #199	@ 0xc7
 8001f66:	f000 f8e2 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001f6a:	2090      	movs	r0, #144	@ 0x90
 8001f6c:	f000 f8ec 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001f70:	2036      	movs	r0, #54	@ 0x36
 8001f72:	f000 f8dc 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001f76:	20c8      	movs	r0, #200	@ 0xc8
 8001f78:	f000 f8e6 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001f7c:	20f2      	movs	r0, #242	@ 0xf2
 8001f7e:	f000 f8d6 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f82:	2000      	movs	r0, #0
 8001f84:	f000 f8e0 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001f88:	20b0      	movs	r0, #176	@ 0xb0
 8001f8a:	f000 f8d0 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001f8e:	20c2      	movs	r0, #194	@ 0xc2
 8001f90:	f000 f8da 	bl	8002148 <ili9341_WriteData>
  //ili9341_WriteReg(LCD_PIXEL_FORMAT); // added
  //ili9341_WriteData(0x55);
  ili9341_WriteReg(LCD_DFC);
 8001f94:	20b6      	movs	r0, #182	@ 0xb6
 8001f96:	f000 f8ca 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001f9a:	200a      	movs	r0, #10
 8001f9c:	f000 f8d4 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001fa0:	20a7      	movs	r0, #167	@ 0xa7
 8001fa2:	f000 f8d1 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001fa6:	2027      	movs	r0, #39	@ 0x27
 8001fa8:	f000 f8ce 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001fac:	2004      	movs	r0, #4
 8001fae:	f000 f8cb 	bl	8002148 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001fb2:	202a      	movs	r0, #42	@ 0x2a
 8001fb4:	f000 f8bb 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001fb8:	2000      	movs	r0, #0
 8001fba:	f000 f8c5 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f000 f8c2 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001fc4:	2000      	movs	r0, #0
 8001fc6:	f000 f8bf 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001fca:	20ef      	movs	r0, #239	@ 0xef
 8001fcc:	f000 f8bc 	bl	8002148 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001fd0:	202b      	movs	r0, #43	@ 0x2b
 8001fd2:	f000 f8ac 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001fd6:	2000      	movs	r0, #0
 8001fd8:	f000 f8b6 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f000 f8b3 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	f000 f8b0 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001fe8:	203f      	movs	r0, #63	@ 0x3f
 8001fea:	f000 f8ad 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001fee:	20f6      	movs	r0, #246	@ 0xf6
 8001ff0:	f000 f89d 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001ff4:	2001      	movs	r0, #1
 8001ff6:	f000 f8a7 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	f000 f8a4 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8002000:	2006      	movs	r0, #6
 8002002:	f000 f8a1 	bl	8002148 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8002006:	202c      	movs	r0, #44	@ 0x2c
 8002008:	f000 f891 	bl	800212e <ili9341_WriteReg>
  LCD_Delay(200);
 800200c:	20c8      	movs	r0, #200	@ 0xc8
 800200e:	f000 fbd5 	bl	80027bc <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8002012:	2026      	movs	r0, #38	@ 0x26
 8002014:	f000 f88b 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002018:	2001      	movs	r0, #1
 800201a:	f000 f895 	bl	8002148 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 800201e:	20e0      	movs	r0, #224	@ 0xe0
 8002020:	f000 f885 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8002024:	200f      	movs	r0, #15
 8002026:	f000 f88f 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 800202a:	2029      	movs	r0, #41	@ 0x29
 800202c:	f000 f88c 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8002030:	2024      	movs	r0, #36	@ 0x24
 8002032:	f000 f889 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8002036:	200c      	movs	r0, #12
 8002038:	f000 f886 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 800203c:	200e      	movs	r0, #14
 800203e:	f000 f883 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8002042:	2009      	movs	r0, #9
 8002044:	f000 f880 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8002048:	204e      	movs	r0, #78	@ 0x4e
 800204a:	f000 f87d 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800204e:	2078      	movs	r0, #120	@ 0x78
 8002050:	f000 f87a 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8002054:	203c      	movs	r0, #60	@ 0x3c
 8002056:	f000 f877 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800205a:	2009      	movs	r0, #9
 800205c:	f000 f874 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8002060:	2013      	movs	r0, #19
 8002062:	f000 f871 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002066:	2005      	movs	r0, #5
 8002068:	f000 f86e 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 800206c:	2017      	movs	r0, #23
 800206e:	f000 f86b 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8002072:	2011      	movs	r0, #17
 8002074:	f000 f868 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002078:	2000      	movs	r0, #0
 800207a:	f000 f865 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 800207e:	20e1      	movs	r0, #225	@ 0xe1
 8002080:	f000 f855 	bl	800212e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002084:	2000      	movs	r0, #0
 8002086:	f000 f85f 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 800208a:	2016      	movs	r0, #22
 800208c:	f000 f85c 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002090:	201b      	movs	r0, #27
 8002092:	f000 f859 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8002096:	2004      	movs	r0, #4
 8002098:	f000 f856 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800209c:	2011      	movs	r0, #17
 800209e:	f000 f853 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 80020a2:	2007      	movs	r0, #7
 80020a4:	f000 f850 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 80020a8:	2031      	movs	r0, #49	@ 0x31
 80020aa:	f000 f84d 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 80020ae:	2033      	movs	r0, #51	@ 0x33
 80020b0:	f000 f84a 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 80020b4:	2042      	movs	r0, #66	@ 0x42
 80020b6:	f000 f847 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80020ba:	2005      	movs	r0, #5
 80020bc:	f000 f844 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80020c0:	200c      	movs	r0, #12
 80020c2:	f000 f841 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 80020c6:	200a      	movs	r0, #10
 80020c8:	f000 f83e 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 80020cc:	2028      	movs	r0, #40	@ 0x28
 80020ce:	f000 f83b 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 80020d2:	202f      	movs	r0, #47	@ 0x2f
 80020d4:	f000 f838 	bl	8002148 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80020d8:	200f      	movs	r0, #15
 80020da:	f000 f835 	bl	8002148 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80020de:	2011      	movs	r0, #17
 80020e0:	f000 f825 	bl	800212e <ili9341_WriteReg>
  LCD_Delay(200);
 80020e4:	20c8      	movs	r0, #200	@ 0xc8
 80020e6:	f000 fb69 	bl	80027bc <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80020ea:	2029      	movs	r0, #41	@ 0x29
 80020ec:	f000 f81f 	bl	800212e <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80020f0:	202c      	movs	r0, #44	@ 0x2c
 80020f2:	f000 f81c 	bl	800212e <ili9341_WriteReg>
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}

080020fa <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80020fe:	f000 fa6f 	bl	80025e0 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8002102:	2103      	movs	r1, #3
 8002104:	20d3      	movs	r0, #211	@ 0xd3
 8002106:	f000 f82c 	bl	8002162 <ili9341_ReadData>
 800210a:	4603      	mov	r3, r0
 800210c:	b29b      	uxth	r3, r3
}
 800210e:	4618      	mov	r0, r3
 8002110:	bd80      	pop	{r7, pc}

08002112 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8002116:	2029      	movs	r0, #41	@ 0x29
 8002118:	f000 f809 	bl	800212e <ili9341_WriteReg>
}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}

08002120 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8002124:	2028      	movs	r0, #40	@ 0x28
 8002126:	f000 f802 	bl	800212e <ili9341_WriteReg>
}
 800212a:	bf00      	nop
 800212c:	bd80      	pop	{r7, pc}

0800212e <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b082      	sub	sp, #8
 8002132:	af00      	add	r7, sp, #0
 8002134:	4603      	mov	r3, r0
 8002136:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8002138:	79fb      	ldrb	r3, [r7, #7]
 800213a:	4618      	mov	r0, r3
 800213c:	f000 faea 	bl	8002714 <LCD_IO_WriteReg>
}
 8002140:	bf00      	nop
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8002152:	88fb      	ldrh	r3, [r7, #6]
 8002154:	4618      	mov	r0, r3
 8002156:	f000 fabb 	bl	80026d0 <LCD_IO_WriteData>
}
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	4603      	mov	r3, r0
 800216a:	460a      	mov	r2, r1
 800216c:	80fb      	strh	r3, [r7, #6]
 800216e:	4613      	mov	r3, r2
 8002170:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8002172:	797a      	ldrb	r2, [r7, #5]
 8002174:	88fb      	ldrh	r3, [r7, #6]
 8002176:	4611      	mov	r1, r2
 8002178:	4618      	mov	r0, r3
 800217a:	f000 faed 	bl	8002758 <LCD_IO_ReadData>
 800217e:	4603      	mov	r3, r0
}
 8002180:	4618      	mov	r0, r3
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 800218c:	23f0      	movs	r3, #240	@ 0xf0
}
 800218e:	4618      	mov	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 800219c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr

080021aa <stmpe811_WriteReg>:
extern uint8_t  I2Cx_Read(uint8_t Addr, uint8_t Reg);
extern void     I2Cx_Error(uint8_t Addr);

/* Helpery */
void stmpe811_WriteReg(uint16_t DeviceAddr, uint8_t Reg, uint8_t Value)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b082      	sub	sp, #8
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	4603      	mov	r3, r0
 80021b2:	80fb      	strh	r3, [r7, #6]
 80021b4:	460b      	mov	r3, r1
 80021b6:	717b      	strb	r3, [r7, #5]
 80021b8:	4613      	mov	r3, r2
 80021ba:	713b      	strb	r3, [r7, #4]
  I2Cx_Write((uint8_t)DeviceAddr, Reg, Value);
 80021bc:	88fb      	ldrh	r3, [r7, #6]
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	793a      	ldrb	r2, [r7, #4]
 80021c2:	7979      	ldrb	r1, [r7, #5]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff f96d 	bl	80014a4 <I2Cx_Write>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <stmpe811_ReadReg>:

uint8_t stmpe811_ReadReg(uint16_t DeviceAddr, uint8_t Reg)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	4603      	mov	r3, r0
 80021da:	460a      	mov	r2, r1
 80021dc:	80fb      	strh	r3, [r7, #6]
 80021de:	4613      	mov	r3, r2
 80021e0:	717b      	strb	r3, [r7, #5]
  return I2Cx_Read((uint8_t)DeviceAddr, Reg);
 80021e2:	88fb      	ldrh	r3, [r7, #6]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	797a      	ldrb	r2, [r7, #5]
 80021e8:	4611      	mov	r1, r2
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7ff f978 	bl	80014e0 <I2Cx_Read>
 80021f0:	4603      	mov	r3, r0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <stmpe811_Init>:

/* --- Touch Screen Functions --- */

void stmpe811_Init(uint16_t DeviceAddr)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	4603      	mov	r3, r0
 8002202:	80fb      	strh	r3, [r7, #6]
  stmpe811_Reset(DeviceAddr);
 8002204:	88fb      	ldrh	r3, [r7, #6]
 8002206:	4618      	mov	r0, r3
 8002208:	f000 f804 	bl	8002214 <stmpe811_Reset>
}
 800220c:	bf00      	nop
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <stmpe811_Reset>:

void stmpe811_Reset(uint16_t DeviceAddr)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	80fb      	strh	r3, [r7, #6]
  /* SYS_CTRL1: SOFT_RESET */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL1_REG, 0x02);
 800221e:	88fb      	ldrh	r3, [r7, #6]
 8002220:	2202      	movs	r2, #2
 8002222:	2103      	movs	r1, #3
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff ffc0 	bl	80021aa <stmpe811_WriteReg>
  HAL_Delay(10);
 800222a:	200a      	movs	r0, #10
 800222c:	f001 fb02 	bl	8003834 <HAL_Delay>
  /* Reset bitu resetu */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL1_REG, 0x00);
 8002230:	88fb      	ldrh	r3, [r7, #6]
 8002232:	2200      	movs	r2, #0
 8002234:	2103      	movs	r1, #3
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ffb7 	bl	80021aa <stmpe811_WriteReg>
  HAL_Delay(2);
 800223c:	2002      	movs	r0, #2
 800223e:	f001 faf9 	bl	8003834 <HAL_Delay>
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <stmpe811_ReadID>:

uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b084      	sub	sp, #16
 800224e:	af00      	add	r7, sp, #0
 8002250:	4603      	mov	r3, r0
 8002252:	80fb      	strh	r3, [r7, #6]
  uint16_t id = 0;
 8002254:	2300      	movs	r3, #0
 8002256:	81fb      	strh	r3, [r7, #14]
  /* Odczyt ID (MSB i LSB) - POPRAWNA KOLEJNOŚĆ */
  id = (stmpe811_ReadReg(DeviceAddr, STMPE811_CHP_ID_MSB_REG) << 8);
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	2100      	movs	r1, #0
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff ffb8 	bl	80021d2 <stmpe811_ReadReg>
 8002262:	4603      	mov	r3, r0
 8002264:	021b      	lsls	r3, r3, #8
 8002266:	81fb      	strh	r3, [r7, #14]
  id |= stmpe811_ReadReg(DeviceAddr, STMPE811_CHP_ID_LSB_REG);
 8002268:	88fb      	ldrh	r3, [r7, #6]
 800226a:	2101      	movs	r1, #1
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff ffb0 	bl	80021d2 <stmpe811_ReadReg>
 8002272:	4603      	mov	r3, r0
 8002274:	461a      	mov	r2, r3
 8002276:	89fb      	ldrh	r3, [r7, #14]
 8002278:	4313      	orrs	r3, r2
 800227a:	81fb      	strh	r3, [r7, #14]
  return id;
 800227c:	89fb      	ldrh	r3, [r7, #14]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <stmpe811_TS_Start>:

void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b084      	sub	sp, #16
 800228a:	af00      	add	r7, sp, #0
 800228c:	4603      	mov	r3, r0
 800228e:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* 1. Włącz zegar ADC i TSC (SYS_CTRL2) */
  mode = stmpe811_ReadReg(DeviceAddr, STMPE811_SYS_CTRL2_REG);
 8002290:	88fb      	ldrh	r3, [r7, #6]
 8002292:	2104      	movs	r1, #4
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff9c 	bl	80021d2 <stmpe811_ReadReg>
 800229a:	4603      	mov	r3, r0
 800229c:	73fb      	strb	r3, [r7, #15]
  /* Zerujemy bity 0 (ADC_OFF) i 3 (TSC_OFF) */
  stmpe811_WriteReg(DeviceAddr, STMPE811_SYS_CTRL2_REG, mode & ~(0x01 | 0x08));
 800229e:	7bfb      	ldrb	r3, [r7, #15]
 80022a0:	f023 0309 	bic.w	r3, r3, #9
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	2104      	movs	r1, #4
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff ff7d 	bl	80021aa <stmpe811_WriteReg>

  /* 2. Konfiguracja ADC */
  /* ADC_CTRL1: Sample time = 80, 12-bit mod */
  stmpe811_WriteReg(DeviceAddr, STMPE811_ADC_CTRL1_REG, 0x49);
 80022b0:	88fb      	ldrh	r3, [r7, #6]
 80022b2:	2249      	movs	r2, #73	@ 0x49
 80022b4:	2120      	movs	r1, #32
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff ff77 	bl	80021aa <stmpe811_WriteReg>
  HAL_Delay(2);
 80022bc:	2002      	movs	r0, #2
 80022be:	f001 fab9 	bl	8003834 <HAL_Delay>
  /* ADC_CTRL2: ADC freq = 3.25 MHz */
  stmpe811_WriteReg(DeviceAddr, STMPE811_ADC_CTRL2_REG, 0x01);
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	2201      	movs	r2, #1
 80022c6:	2121      	movs	r1, #33	@ 0x21
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff ff6e 	bl	80021aa <stmpe811_WriteReg>

  /* 3. Konfiguracja Panelu Dotykowego (TSC) */
  /* TSC_CFG: Ave=4, Touch Delay=500us, Settling=500us */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_CFG_REG, 0x9A);
 80022ce:	88fb      	ldrh	r3, [r7, #6]
 80022d0:	229a      	movs	r2, #154	@ 0x9a
 80022d2:	2141      	movs	r1, #65	@ 0x41
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff ff68 	bl	80021aa <stmpe811_WriteReg>

  /* TSC_FRACT_XYZ: Format danych */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_FRACT_XYZ_REG, 0x01);
 80022da:	88fb      	ldrh	r3, [r7, #6]
 80022dc:	2201      	movs	r2, #1
 80022de:	2156      	movs	r1, #86	@ 0x56
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff ff62 	bl	80021aa <stmpe811_WriteReg>

  /* TSC_I_DRIVE: Prąd 50mA */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_I_DRIVE_REG, 0x01);
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	2201      	movs	r2, #1
 80022ea:	2158      	movs	r1, #88	@ 0x58
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff ff5c 	bl	80021aa <stmpe811_WriteReg>

  /* 4. Konfiguracja FIFO */
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_TH_REG, 0x01);
 80022f2:	88fb      	ldrh	r3, [r7, #6]
 80022f4:	2201      	movs	r2, #1
 80022f6:	214a      	movs	r1, #74	@ 0x4a
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff ff56 	bl	80021aa <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x01); /* Reset FIFO */
 80022fe:	88fb      	ldrh	r3, [r7, #6]
 8002300:	2201      	movs	r2, #1
 8002302:	214b      	movs	r1, #75	@ 0x4b
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff ff50 	bl	80021aa <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x00); /* Enable FIFO */
 800230a:	88fb      	ldrh	r3, [r7, #6]
 800230c:	2200      	movs	r2, #0
 800230e:	214b      	movs	r1, #75	@ 0x4b
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff ff4a 	bl	80021aa <stmpe811_WriteReg>

  /* 5. Włącz globalnie TS */
  /* TSC_CTRL: Enable TSC, Tryb XYZ */
  stmpe811_WriteReg(DeviceAddr, STMPE811_TSC_CTRL_REG, 0x01);
 8002316:	88fb      	ldrh	r3, [r7, #6]
 8002318:	2201      	movs	r2, #1
 800231a:	2140      	movs	r1, #64	@ 0x40
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff ff44 	bl	80021aa <stmpe811_WriteReg>

  /* Wyczyść przerwania */
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_STA_REG, 0xFF);
 8002322:	88fb      	ldrh	r3, [r7, #6]
 8002324:	22ff      	movs	r2, #255	@ 0xff
 8002326:	210b      	movs	r1, #11
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff ff3e 	bl	80021aa <stmpe811_WriteReg>
}
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <stmpe811_TS_DetectTouch>:

uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b084      	sub	sp, #16
 800233a:	af00      	add	r7, sp, #0
 800233c:	4603      	mov	r3, r0
 800233e:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t fifo_size;

  /* Metoda 1: Sprawdź status w rejestrze kontrolnym (bit 7) */
  state = (stmpe811_ReadReg(DeviceAddr, STMPE811_TSC_CTRL_REG) & 0x80);
 8002340:	88fb      	ldrh	r3, [r7, #6]
 8002342:	2140      	movs	r1, #64	@ 0x40
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff ff44 	bl	80021d2 <stmpe811_ReadReg>
 800234a:	4603      	mov	r3, r0
 800234c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002350:	73fb      	strb	r3, [r7, #15]

  /* Metoda 2 (Pewniejsza): Sprawdź czy jest coś w FIFO */
  fifo_size = stmpe811_ReadReg(DeviceAddr, STMPE811_FIFO_SIZE_REG);
 8002352:	88fb      	ldrh	r3, [r7, #6]
 8002354:	214c      	movs	r1, #76	@ 0x4c
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff ff3b 	bl	80021d2 <stmpe811_ReadReg>
 800235c:	4603      	mov	r3, r0
 800235e:	73bb      	strb	r3, [r7, #14]

  /* Uznajemy dotyk, jeśli flaga jest ustawiona LUB są dane w FIFO */
  if(state > 0 || fifo_size > 0)
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d102      	bne.n	800236c <stmpe811_TS_DetectTouch+0x36>
 8002366:	7bbb      	ldrb	r3, [r7, #14]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <stmpe811_TS_DetectTouch+0x3a>
  {
      return 1;
 800236c:	2301      	movs	r3, #1
 800236e:	e000      	b.n	8002372 <stmpe811_TS_DetectTouch+0x3c>
  }
  return 0;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <stmpe811_TS_GetXY>:

void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b088      	sub	sp, #32
 800237e:	af00      	add	r7, sp, #0
 8002380:	4603      	mov	r3, r0
 8002382:	60b9      	str	r1, [r7, #8]
 8002384:	607a      	str	r2, [r7, #4]
 8002386:	81fb      	strh	r3, [r7, #14]
  uint8_t dataXYZ[4];

  /* Czytamy 4 bajty: X_MSB, X_LSB, Y_MSB, Y_LSB */
  I2Cx_ReadBuffer(DeviceAddr, STMPE811_TSC_DATA_X_REG, dataXYZ, 4);
 8002388:	89f8      	ldrh	r0, [r7, #14]
 800238a:	f107 0214 	add.w	r2, r7, #20
 800238e:	2304      	movs	r3, #4
 8002390:	214d      	movs	r1, #77	@ 0x4d
 8002392:	f7ff f8cb 	bl	800152c <I2Cx_ReadBuffer>

  /* Poprawne obliczenia (złożenie dwóch bajtów w 16-bitową liczbę) */
  uint32_t valX = (dataXYZ[0] << 8) | dataXYZ[1];
 8002396:	7d3b      	ldrb	r3, [r7, #20]
 8002398:	021b      	lsls	r3, r3, #8
 800239a:	7d7a      	ldrb	r2, [r7, #21]
 800239c:	4313      	orrs	r3, r2
 800239e:	61fb      	str	r3, [r7, #28]
  uint32_t valY = (dataXYZ[2] << 8) | dataXYZ[3];
 80023a0:	7dbb      	ldrb	r3, [r7, #22]
 80023a2:	021b      	lsls	r3, r3, #8
 80023a4:	7dfa      	ldrb	r2, [r7, #23]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]

  /* Przypisanie do wskaźników */
  *X = (uint16_t)valX;
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	801a      	strh	r2, [r3, #0]
  *Y = (uint16_t)valY;
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	801a      	strh	r2, [r3, #0]

  /* Reset FIFO */
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x01); /* Reset */
 80023ba:	89fb      	ldrh	r3, [r7, #14]
 80023bc:	2201      	movs	r2, #1
 80023be:	214b      	movs	r1, #75	@ 0x4b
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fef2 	bl	80021aa <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_FIFO_STA_REG, 0x00); /* Enable */
 80023c6:	89fb      	ldrh	r3, [r7, #14]
 80023c8:	2200      	movs	r2, #0
 80023ca:	214b      	movs	r1, #75	@ 0x4b
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff feec 	bl	80021aa <stmpe811_WriteReg>
}
 80023d2:	bf00      	nop
 80023d4:	3720      	adds	r7, #32
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <stmpe811_TS_EnableIT>:

void stmpe811_TS_EnableIT(uint16_t DeviceAddr) {
 80023da:	b580      	push	{r7, lr}
 80023dc:	b082      	sub	sp, #8
 80023de:	af00      	add	r7, sp, #0
 80023e0:	4603      	mov	r3, r0
 80023e2:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_EN_REG, 0x01);
 80023e4:	88fb      	ldrh	r3, [r7, #6]
 80023e6:	2201      	movs	r2, #1
 80023e8:	210a      	movs	r1, #10
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fedd 	bl	80021aa <stmpe811_WriteReg>
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_CTRL_REG, 0x01);
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	2201      	movs	r2, #1
 80023f4:	2109      	movs	r1, #9
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fed7 	bl	80021aa <stmpe811_WriteReg>
}
 80023fc:	bf00      	nop
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <stmpe811_TS_DisableIT>:
void stmpe811_TS_DisableIT(uint16_t DeviceAddr) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_EN_REG, 0x00);
 800240e:	88fb      	ldrh	r3, [r7, #6]
 8002410:	2200      	movs	r2, #0
 8002412:	210a      	movs	r1, #10
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff fec8 	bl	80021aa <stmpe811_WriteReg>
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <stmpe811_TS_ITStatus>:
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr) {
 8002422:	b580      	push	{r7, lr}
 8002424:	b082      	sub	sp, #8
 8002426:	af00      	add	r7, sp, #0
 8002428:	4603      	mov	r3, r0
 800242a:	80fb      	strh	r3, [r7, #6]
  return (stmpe811_ReadReg(DeviceAddr, STMPE811_INT_STA_REG) & 0x01);
 800242c:	88fb      	ldrh	r3, [r7, #6]
 800242e:	210b      	movs	r1, #11
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff fece 	bl	80021d2 <stmpe811_ReadReg>
 8002436:	4603      	mov	r3, r0
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	b2db      	uxtb	r3, r3
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <stmpe811_TS_ClearIT>:
void stmpe811_TS_ClearIT(uint16_t DeviceAddr) {
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	4603      	mov	r3, r0
 800244e:	80fb      	strh	r3, [r7, #6]
  stmpe811_WriteReg(DeviceAddr, STMPE811_INT_STA_REG, 0xFF);
 8002450:	88fb      	ldrh	r3, [r7, #6]
 8002452:	22ff      	movs	r2, #255	@ 0xff
 8002454:	210b      	movs	r1, #11
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fea7 	bl	80021aa <stmpe811_WriteReg>
}
 800245c:	bf00      	nop
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002468:	4819      	ldr	r0, [pc, #100]	@ (80024d0 <SPIx_Init+0x6c>)
 800246a:	f006 fd2b 	bl	8008ec4 <HAL_SPI_GetState>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d12b      	bne.n	80024cc <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002474:	4b16      	ldr	r3, [pc, #88]	@ (80024d0 <SPIx_Init+0x6c>)
 8002476:	4a17      	ldr	r2, [pc, #92]	@ (80024d4 <SPIx_Init+0x70>)
 8002478:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800247a:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <SPIx_Init+0x6c>)
 800247c:	2218      	movs	r2, #24
 800247e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002480:	4b13      	ldr	r3, [pc, #76]	@ (80024d0 <SPIx_Init+0x6c>)
 8002482:	2200      	movs	r2, #0
 8002484:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002486:	4b12      	ldr	r3, [pc, #72]	@ (80024d0 <SPIx_Init+0x6c>)
 8002488:	2200      	movs	r2, #0
 800248a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800248c:	4b10      	ldr	r3, [pc, #64]	@ (80024d0 <SPIx_Init+0x6c>)
 800248e:	2200      	movs	r2, #0
 8002490:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002492:	4b0f      	ldr	r3, [pc, #60]	@ (80024d0 <SPIx_Init+0x6c>)
 8002494:	2200      	movs	r2, #0
 8002496:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002498:	4b0d      	ldr	r3, [pc, #52]	@ (80024d0 <SPIx_Init+0x6c>)
 800249a:	2207      	movs	r2, #7
 800249c:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800249e:	4b0c      	ldr	r3, [pc, #48]	@ (80024d0 <SPIx_Init+0x6c>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80024a4:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <SPIx_Init+0x6c>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80024aa:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <SPIx_Init+0x6c>)
 80024ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024b0:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80024b2:	4b07      	ldr	r3, [pc, #28]	@ (80024d0 <SPIx_Init+0x6c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80024b8:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <SPIx_Init+0x6c>)
 80024ba:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024be:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 80024c0:	4803      	ldr	r0, [pc, #12]	@ (80024d0 <SPIx_Init+0x6c>)
 80024c2:	f000 f853 	bl	800256c <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80024c6:	4802      	ldr	r0, [pc, #8]	@ (80024d0 <SPIx_Init+0x6c>)
 80024c8:	f006 f845 	bl	8008556 <HAL_SPI_Init>
  }
}
 80024cc:	bf00      	nop
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	200004f4 	.word	0x200004f4
 80024d4:	40015000 	.word	0x40015000

080024d8 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;

  status = HAL_SPI_Receive(&SpiHandle, (uint8_t *) &readvalue, ReadSize, SpixTimeout);
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	4b09      	ldr	r3, [pc, #36]	@ (8002510 <SPIx_Read+0x38>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f107 0108 	add.w	r1, r7, #8
 80024f2:	4808      	ldr	r0, [pc, #32]	@ (8002514 <SPIx_Read+0x3c>)
 80024f4:	f006 fa24 	bl	8008940 <HAL_SPI_Receive>
 80024f8:	4603      	mov	r3, r0
 80024fa:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 80024fc:	7bfb      	ldrb	r3, [r7, #15]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002502:	f000 f827 	bl	8002554 <SPIx_Error>
  }

  return readvalue;
 8002506:	68bb      	ldr	r3, [r7, #8]
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000084 	.word	0x20000084
 8002514:	200004f4 	.word	0x200004f4

08002518 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t *) &Value, 1, SpixTimeout);
 8002526:	4b09      	ldr	r3, [pc, #36]	@ (800254c <SPIx_Write+0x34>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	1db9      	adds	r1, r7, #6
 800252c:	2201      	movs	r2, #1
 800252e:	4808      	ldr	r0, [pc, #32]	@ (8002550 <SPIx_Write+0x38>)
 8002530:	f006 f8c2 	bl	80086b8 <HAL_SPI_Transmit>
 8002534:	4603      	mov	r3, r0
 8002536:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if (status != HAL_OK)
 8002538:	7bfb      	ldrb	r3, [r7, #15]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800253e:	f000 f809 	bl	8002554 <SPIx_Error>
  }
}
 8002542:	bf00      	nop
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000084 	.word	0x20000084
 8002550:	200004f4 	.word	0x200004f4

08002554 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002558:	4803      	ldr	r0, [pc, #12]	@ (8002568 <SPIx_Error+0x14>)
 800255a:	f006 f885 	bl	8008668 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 800255e:	f7ff ff81 	bl	8002464 <SPIx_Init>
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	200004f4 	.word	0x200004f4

0800256c <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b08a      	sub	sp, #40	@ 0x28
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002574:	2300      	movs	r3, #0
 8002576:	613b      	str	r3, [r7, #16]
 8002578:	4b17      	ldr	r3, [pc, #92]	@ (80025d8 <SPIx_MspInit+0x6c>)
 800257a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257c:	4a16      	ldr	r2, [pc, #88]	@ (80025d8 <SPIx_MspInit+0x6c>)
 800257e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002582:	6453      	str	r3, [r2, #68]	@ 0x44
 8002584:	4b14      	ldr	r3, [pc, #80]	@ (80025d8 <SPIx_MspInit+0x6c>)
 8002586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002588:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800258c:	613b      	str	r3, [r7, #16]
 800258e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002590:	2300      	movs	r3, #0
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	4b10      	ldr	r3, [pc, #64]	@ (80025d8 <SPIx_MspInit+0x6c>)
 8002596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002598:	4a0f      	ldr	r2, [pc, #60]	@ (80025d8 <SPIx_MspInit+0x6c>)
 800259a:	f043 0320 	orr.w	r3, r3, #32
 800259e:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a0:	4b0d      	ldr	r3, [pc, #52]	@ (80025d8 <SPIx_MspInit+0x6c>)
 80025a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a4:	f003 0320 	and.w	r3, r3, #32
 80025a8:	60fb      	str	r3, [r7, #12]
 80025aa:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80025ac:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80025b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80025b2:	2302      	movs	r3, #2
 80025b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80025b6:	2302      	movs	r3, #2
 80025b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80025ba:	2301      	movs	r3, #1
 80025bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80025be:	2305      	movs	r3, #5
 80025c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 80025c2:	f107 0314 	add.w	r3, r7, #20
 80025c6:	4619      	mov	r1, r3
 80025c8:	4804      	ldr	r0, [pc, #16]	@ (80025dc <SPIx_MspInit+0x70>)
 80025ca:	f002 f8b7 	bl	800473c <HAL_GPIO_Init>
}
 80025ce:	bf00      	nop
 80025d0:	3728      	adds	r7, #40	@ 0x28
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800
 80025dc:	40021400 	.word	0x40021400

080025e0 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b088      	sub	sp, #32
 80025e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if (Is_LCD_IO_Initialized == 0)
 80025e6:	4b36      	ldr	r3, [pc, #216]	@ (80026c0 <LCD_IO_Init+0xe0>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d164      	bne.n	80026b8 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80025ee:	4b34      	ldr	r3, [pc, #208]	@ (80026c0 <LCD_IO_Init+0xe0>)
 80025f0:	2201      	movs	r2, #1
 80025f2:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80025f4:	2300      	movs	r3, #0
 80025f6:	60bb      	str	r3, [r7, #8]
 80025f8:	4b32      	ldr	r3, [pc, #200]	@ (80026c4 <LCD_IO_Init+0xe4>)
 80025fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fc:	4a31      	ldr	r2, [pc, #196]	@ (80026c4 <LCD_IO_Init+0xe4>)
 80025fe:	f043 0308 	orr.w	r3, r3, #8
 8002602:	6313      	str	r3, [r2, #48]	@ 0x30
 8002604:	4b2f      	ldr	r3, [pc, #188]	@ (80026c4 <LCD_IO_Init+0xe4>)
 8002606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002608:	f003 0308 	and.w	r3, r3, #8
 800260c:	60bb      	str	r3, [r7, #8]
 800260e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002610:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002614:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002616:	2301      	movs	r3, #1
 8002618:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800261e:	2302      	movs	r3, #2
 8002620:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002622:	f107 030c 	add.w	r3, r7, #12
 8002626:	4619      	mov	r1, r3
 8002628:	4827      	ldr	r0, [pc, #156]	@ (80026c8 <LCD_IO_Init+0xe8>)
 800262a:	f002 f887 	bl	800473c <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	607b      	str	r3, [r7, #4]
 8002632:	4b24      	ldr	r3, [pc, #144]	@ (80026c4 <LCD_IO_Init+0xe4>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	4a23      	ldr	r2, [pc, #140]	@ (80026c4 <LCD_IO_Init+0xe4>)
 8002638:	f043 0308 	orr.w	r3, r3, #8
 800263c:	6313      	str	r3, [r2, #48]	@ 0x30
 800263e:	4b21      	ldr	r3, [pc, #132]	@ (80026c4 <LCD_IO_Init+0xe4>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	607b      	str	r3, [r7, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800264a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800264e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002650:	2301      	movs	r3, #1
 8002652:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002658:	2302      	movs	r3, #2
 800265a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800265c:	f107 030c 	add.w	r3, r7, #12
 8002660:	4619      	mov	r1, r3
 8002662:	4819      	ldr	r0, [pc, #100]	@ (80026c8 <LCD_IO_Init+0xe8>)
 8002664:	f002 f86a 	bl	800473c <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002668:	2300      	movs	r3, #0
 800266a:	603b      	str	r3, [r7, #0]
 800266c:	4b15      	ldr	r3, [pc, #84]	@ (80026c4 <LCD_IO_Init+0xe4>)
 800266e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002670:	4a14      	ldr	r2, [pc, #80]	@ (80026c4 <LCD_IO_Init+0xe4>)
 8002672:	f043 0304 	orr.w	r3, r3, #4
 8002676:	6313      	str	r3, [r2, #48]	@ 0x30
 8002678:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <LCD_IO_Init+0xe4>)
 800267a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	603b      	str	r3, [r7, #0]
 8002682:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002684:	2304      	movs	r3, #4
 8002686:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002688:	2301      	movs	r3, #1
 800268a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002690:	2302      	movs	r3, #2
 8002692:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002694:	f107 030c 	add.w	r3, r7, #12
 8002698:	4619      	mov	r1, r3
 800269a:	480c      	ldr	r0, [pc, #48]	@ (80026cc <LCD_IO_Init+0xec>)
 800269c:	f002 f84e 	bl	800473c <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 80026a0:	2200      	movs	r2, #0
 80026a2:	2104      	movs	r1, #4
 80026a4:	4809      	ldr	r0, [pc, #36]	@ (80026cc <LCD_IO_Init+0xec>)
 80026a6:	f002 fb01 	bl	8004cac <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80026aa:	2201      	movs	r2, #1
 80026ac:	2104      	movs	r1, #4
 80026ae:	4807      	ldr	r0, [pc, #28]	@ (80026cc <LCD_IO_Init+0xec>)
 80026b0:	f002 fafc 	bl	8004cac <HAL_GPIO_WritePin>

    SPIx_Init();
 80026b4:	f7ff fed6 	bl	8002464 <SPIx_Init>
  }
}
 80026b8:	bf00      	nop
 80026ba:	3720      	adds	r7, #32
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	2000054c 	.word	0x2000054c
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40020c00 	.word	0x40020c00
 80026cc:	40020800 	.word	0x40020800

080026d0 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80026da:	2201      	movs	r2, #1
 80026dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80026e0:	480a      	ldr	r0, [pc, #40]	@ (800270c <LCD_IO_WriteData+0x3c>)
 80026e2:	f002 fae3 	bl	8004cac <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80026e6:	2200      	movs	r2, #0
 80026e8:	2104      	movs	r1, #4
 80026ea:	4809      	ldr	r0, [pc, #36]	@ (8002710 <LCD_IO_WriteData+0x40>)
 80026ec:	f002 fade 	bl	8004cac <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80026f0:	88fb      	ldrh	r3, [r7, #6]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff ff10 	bl	8002518 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80026f8:	2201      	movs	r2, #1
 80026fa:	2104      	movs	r1, #4
 80026fc:	4804      	ldr	r0, [pc, #16]	@ (8002710 <LCD_IO_WriteData+0x40>)
 80026fe:	f002 fad5 	bl	8004cac <HAL_GPIO_WritePin>
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40020c00 	.word	0x40020c00
 8002710:	40020800 	.word	0x40020800

08002714 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800271e:	2200      	movs	r2, #0
 8002720:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002724:	480a      	ldr	r0, [pc, #40]	@ (8002750 <LCD_IO_WriteReg+0x3c>)
 8002726:	f002 fac1 	bl	8004cac <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800272a:	2200      	movs	r2, #0
 800272c:	2104      	movs	r1, #4
 800272e:	4809      	ldr	r0, [pc, #36]	@ (8002754 <LCD_IO_WriteReg+0x40>)
 8002730:	f002 fabc 	bl	8004cac <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	b29b      	uxth	r3, r3
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff feed 	bl	8002518 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800273e:	2201      	movs	r2, #1
 8002740:	2104      	movs	r1, #4
 8002742:	4804      	ldr	r0, [pc, #16]	@ (8002754 <LCD_IO_WriteReg+0x40>)
 8002744:	f002 fab2 	bl	8004cac <HAL_GPIO_WritePin>
}
 8002748:	bf00      	nop
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40020c00 	.word	0x40020c00
 8002754:	40020800 	.word	0x40020800

08002758 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	460a      	mov	r2, r1
 8002762:	80fb      	strh	r3, [r7, #6]
 8002764:	4613      	mov	r3, r2
 8002766:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002768:	2300      	movs	r3, #0
 800276a:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 800276c:	2200      	movs	r2, #0
 800276e:	2104      	movs	r1, #4
 8002770:	4810      	ldr	r0, [pc, #64]	@ (80027b4 <LCD_IO_ReadData+0x5c>)
 8002772:	f002 fa9b 	bl	8004cac <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002776:	2200      	movs	r2, #0
 8002778:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800277c:	480e      	ldr	r0, [pc, #56]	@ (80027b8 <LCD_IO_ReadData+0x60>)
 800277e:	f002 fa95 	bl	8004cac <HAL_GPIO_WritePin>

  SPIx_Write(RegValue);
 8002782:	88fb      	ldrh	r3, [r7, #6]
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff fec7 	bl	8002518 <SPIx_Write>

  readvalue = SPIx_Read(ReadSize);
 800278a:	797b      	ldrb	r3, [r7, #5]
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff fea3 	bl	80024d8 <SPIx_Read>
 8002792:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002794:	2201      	movs	r2, #1
 8002796:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800279a:	4807      	ldr	r0, [pc, #28]	@ (80027b8 <LCD_IO_ReadData+0x60>)
 800279c:	f002 fa86 	bl	8004cac <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80027a0:	2201      	movs	r2, #1
 80027a2:	2104      	movs	r1, #4
 80027a4:	4803      	ldr	r0, [pc, #12]	@ (80027b4 <LCD_IO_ReadData+0x5c>)
 80027a6:	f002 fa81 	bl	8004cac <HAL_GPIO_WritePin>

  return readvalue;
 80027aa:	68fb      	ldr	r3, [r7, #12]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40020800 	.word	0x40020800
 80027b8:	40020c00 	.word	0x40020c00

080027bc <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f001 f835 	bl	8003834 <HAL_Delay>
}
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
	...

080027d4 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

  /* LTDC Configuration ----------------------------------------------------*/
  LtdcHandler.Instance = LTDC;
 80027d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002890 <BSP_LCD_Init+0xbc>)
 80027da:	4a2e      	ldr	r2, [pc, #184]	@ (8002894 <BSP_LCD_Init+0xc0>)
 80027dc:	601a      	str	r2, [r3, #0]
        ActiveH=320 (323-2-2+1)
        VFP=4 (327-320-2-2+1)
    */

  /* Configure horizontal synchronization width */
  LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 80027de:	4b2c      	ldr	r3, [pc, #176]	@ (8002890 <BSP_LCD_Init+0xbc>)
 80027e0:	2209      	movs	r2, #9
 80027e2:	615a      	str	r2, [r3, #20]
  /* Configure vertical synchronization height */
  LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 80027e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002890 <BSP_LCD_Init+0xbc>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	619a      	str	r2, [r3, #24]
  /* Configure accumulated horizontal back porch */
  LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 80027ea:	4b29      	ldr	r3, [pc, #164]	@ (8002890 <BSP_LCD_Init+0xbc>)
 80027ec:	221d      	movs	r2, #29
 80027ee:	61da      	str	r2, [r3, #28]
  /* Configure accumulated vertical back porch */
  LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 80027f0:	4b27      	ldr	r3, [pc, #156]	@ (8002890 <BSP_LCD_Init+0xbc>)
 80027f2:	2203      	movs	r2, #3
 80027f4:	621a      	str	r2, [r3, #32]
  /* Configure accumulated active width */
  LtdcHandler.Init.AccumulatedActiveW = 269;
 80027f6:	4b26      	ldr	r3, [pc, #152]	@ (8002890 <BSP_LCD_Init+0xbc>)
 80027f8:	f240 120d 	movw	r2, #269	@ 0x10d
 80027fc:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Configure accumulated active height */
  LtdcHandler.Init.AccumulatedActiveH = 323;
 80027fe:	4b24      	ldr	r3, [pc, #144]	@ (8002890 <BSP_LCD_Init+0xbc>)
 8002800:	f240 1243 	movw	r2, #323	@ 0x143
 8002804:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Configure total width */
  LtdcHandler.Init.TotalWidth = 279;
 8002806:	4b22      	ldr	r3, [pc, #136]	@ (8002890 <BSP_LCD_Init+0xbc>)
 8002808:	f240 1217 	movw	r2, #279	@ 0x117
 800280c:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Configure total height */
  LtdcHandler.Init.TotalHeigh = 327;
 800280e:	4b20      	ldr	r3, [pc, #128]	@ (8002890 <BSP_LCD_Init+0xbc>)
 8002810:	f240 1247 	movw	r2, #327	@ 0x147
 8002814:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Configure R,G,B component values for LCD background color */
  LtdcHandler.Init.Backcolor.Red = 0;
 8002816:	4b1e      	ldr	r3, [pc, #120]	@ (8002890 <BSP_LCD_Init+0xbc>)
 8002818:	2200      	movs	r2, #0
 800281a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  LtdcHandler.Init.Backcolor.Blue = 0;
 800281e:	4b1c      	ldr	r3, [pc, #112]	@ (8002890 <BSP_LCD_Init+0xbc>)
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  LtdcHandler.Init.Backcolor.Green = 0;
 8002826:	4b1a      	ldr	r3, [pc, #104]	@ (8002890 <BSP_LCD_Init+0xbc>)
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  /* LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800282e:	4b1a      	ldr	r3, [pc, #104]	@ (8002898 <BSP_LCD_Init+0xc4>)
 8002830:	2208      	movs	r2, #8
 8002832:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002834:	4b18      	ldr	r3, [pc, #96]	@ (8002898 <BSP_LCD_Init+0xc4>)
 8002836:	22c0      	movs	r2, #192	@ 0xc0
 8002838:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800283a:	4b17      	ldr	r3, [pc, #92]	@ (8002898 <BSP_LCD_Init+0xc4>)
 800283c:	2204      	movs	r2, #4
 800283e:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002840:	4b15      	ldr	r3, [pc, #84]	@ (8002898 <BSP_LCD_Init+0xc4>)
 8002842:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002846:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8002848:	4813      	ldr	r0, [pc, #76]	@ (8002898 <BSP_LCD_Init+0xc4>)
 800284a:	f005 fc33 	bl	80080b4 <HAL_RCCEx_PeriphCLKConfig>

  /* Polarity */
  LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800284e:	4b10      	ldr	r3, [pc, #64]	@ (8002890 <BSP_LCD_Init+0xbc>)
 8002850:	2200      	movs	r2, #0
 8002852:	605a      	str	r2, [r3, #4]
  LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002854:	4b0e      	ldr	r3, [pc, #56]	@ (8002890 <BSP_LCD_Init+0xbc>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
  LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800285a:	4b0d      	ldr	r3, [pc, #52]	@ (8002890 <BSP_LCD_Init+0xbc>)
 800285c:	2200      	movs	r2, #0
 800285e:	60da      	str	r2, [r3, #12]
  LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002860:	4b0b      	ldr	r3, [pc, #44]	@ (8002890 <BSP_LCD_Init+0xbc>)
 8002862:	2200      	movs	r2, #0
 8002864:	611a      	str	r2, [r3, #16]

  BSP_LCD_MspInit();
 8002866:	f000 fb3d 	bl	8002ee4 <BSP_LCD_MspInit>
  HAL_LTDC_Init(&LtdcHandler);
 800286a:	4809      	ldr	r0, [pc, #36]	@ (8002890 <BSP_LCD_Init+0xbc>)
 800286c:	f003 fad7 	bl	8005e1e <HAL_LTDC_Init>

  /* Select the device */
  LcdDrv = &ili9341_drv;
 8002870:	4b0a      	ldr	r3, [pc, #40]	@ (800289c <BSP_LCD_Init+0xc8>)
 8002872:	4a0b      	ldr	r2, [pc, #44]	@ (80028a0 <BSP_LCD_Init+0xcc>)
 8002874:	601a      	str	r2, [r3, #0]

  /* LCD Init */
  LcdDrv->Init();
 8002876:	4b09      	ldr	r3, [pc, #36]	@ (800289c <BSP_LCD_Init+0xc8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4798      	blx	r3

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 800287e:	f000 fd1f 	bl	80032c0 <BSP_SDRAM_Init>

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002882:	4808      	ldr	r0, [pc, #32]	@ (80028a4 <BSP_LCD_Init+0xd0>)
 8002884:	f000 f8ce 	bl	8002a24 <BSP_LCD_SetFont>

  return LCD_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20000550 	.word	0x20000550
 8002894:	40016800 	.word	0x40016800
 8002898:	20000638 	.word	0x20000638
 800289c:	20000684 	.word	0x20000684
 80028a0:	20000020 	.word	0x20000020
 80028a4:	20000088 	.word	0x20000088

080028a8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80028ac:	4b03      	ldr	r3, [pc, #12]	@ (80028bc <BSP_LCD_GetXSize+0x14>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b2:	4798      	blx	r3
 80028b4:	4603      	mov	r3, r0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000684 	.word	0x20000684

080028c0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80028c4:	4b03      	ldr	r3, [pc, #12]	@ (80028d4 <BSP_LCD_GetYSize+0x14>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ca:	4798      	blx	r3
 80028cc:	4603      	mov	r3, r0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000684 	.word	0x20000684

080028d8 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background.
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b090      	sub	sp, #64	@ 0x40
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	6039      	str	r1, [r7, #0]
 80028e2:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80028e8:	f7ff ffde 	bl	80028a8 <BSP_LCD_GetXSize>
 80028ec:	4603      	mov	r3, r0
 80028ee:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80028f0:	2300      	movs	r3, #0
 80028f2:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize();
 80028f4:	f7ff ffe4 	bl	80028c0 <BSP_LCD_GetYSize>
 80028f8:	4603      	mov	r3, r0
 80028fa:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80028fc:	2300      	movs	r3, #0
 80028fe:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8002904:	23ff      	movs	r3, #255	@ 0xff
 8002906:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002908:	2300      	movs	r3, #0
 800290a:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 8002912:	2300      	movs	r3, #0
 8002914:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800291e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002922:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002924:	2307      	movs	r3, #7
 8002926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002928:	f7ff ffbe 	bl	80028a8 <BSP_LCD_GetXSize>
 800292c:	4603      	mov	r3, r0
 800292e:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002930:	f7ff ffc6 	bl	80028c0 <BSP_LCD_GetYSize>
 8002934:	4603      	mov	r3, r0
 8002936:	63bb      	str	r3, [r7, #56]	@ 0x38

  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex);
 8002938:	88fa      	ldrh	r2, [r7, #6]
 800293a:	f107 030c 	add.w	r3, r7, #12
 800293e:	4619      	mov	r1, r3
 8002940:	4814      	ldr	r0, [pc, #80]	@ (8002994 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002942:	f003 fb09 	bl	8005f58 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002946:	88fa      	ldrh	r2, [r7, #6]
 8002948:	4913      	ldr	r1, [pc, #76]	@ (8002998 <BSP_LCD_LayerDefaultInit+0xc0>)
 800294a:	4613      	mov	r3, r2
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	4413      	add	r3, r2
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	440b      	add	r3, r1
 8002954:	3304      	adds	r3, #4
 8002956:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800295a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800295c:	88fa      	ldrh	r2, [r7, #6]
 800295e:	490e      	ldr	r1, [pc, #56]	@ (8002998 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002960:	4613      	mov	r3, r2
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	4413      	add	r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	440b      	add	r3, r1
 800296a:	3308      	adds	r3, #8
 800296c:	4a0b      	ldr	r2, [pc, #44]	@ (800299c <BSP_LCD_LayerDefaultInit+0xc4>)
 800296e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8002970:	88fa      	ldrh	r2, [r7, #6]
 8002972:	4909      	ldr	r1, [pc, #36]	@ (8002998 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002974:	4613      	mov	r3, r2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	4413      	add	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	440b      	add	r3, r1
 800297e:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8002982:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002984:	4803      	ldr	r0, [pc, #12]	@ (8002994 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002986:	f003 fb25 	bl	8005fd4 <HAL_LTDC_EnableDither>
}
 800298a:	bf00      	nop
 800298c:	3740      	adds	r7, #64	@ 0x40
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	20000550 	.word	0x20000550
 8002998:	2000066c 	.word	0x2000066c
 800299c:	20000088 	.word	0x20000088

080029a0 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80029a8:	4a04      	ldr	r2, [pc, #16]	@ (80029bc <BSP_LCD_SelectLayer+0x1c>)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6013      	str	r3, [r2, #0]
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	20000668 	.word	0x20000668

080029c0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80029c8:	4b07      	ldr	r3, [pc, #28]	@ (80029e8 <BSP_LCD_SetTextColor+0x28>)
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	4907      	ldr	r1, [pc, #28]	@ (80029ec <BSP_LCD_SetTextColor+0x2c>)
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	440b      	add	r3, r1
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	601a      	str	r2, [r3, #0]
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	20000668 	.word	0x20000668
 80029ec:	2000066c 	.word	0x2000066c

080029f0 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80029f8:	4b08      	ldr	r3, [pc, #32]	@ (8002a1c <BSP_LCD_SetBackColor+0x2c>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	4908      	ldr	r1, [pc, #32]	@ (8002a20 <BSP_LCD_SetBackColor+0x30>)
 80029fe:	4613      	mov	r3, r2
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	440b      	add	r3, r1
 8002a08:	3304      	adds	r3, #4
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	601a      	str	r2, [r3, #0]
}
 8002a0e:	bf00      	nop
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	20000668 	.word	0x20000668
 8002a20:	2000066c 	.word	0x2000066c

08002a24 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002a2c:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <BSP_LCD_SetFont+0x2c>)
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	4908      	ldr	r1, [pc, #32]	@ (8002a54 <BSP_LCD_SetFont+0x30>)
 8002a32:	4613      	mov	r3, r2
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	4413      	add	r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	3308      	adds	r3, #8
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	601a      	str	r2, [r3, #0]
}
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	20000668 	.word	0x20000668
 8002a54:	2000066c 	.word	0x2000066c

08002a58 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8002a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af02      	add	r7, sp, #8
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(),
 8002a60:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa0 <BSP_LCD_Clear+0x48>)
 8002a62:	681c      	ldr	r4, [r3, #0]
 8002a64:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa0 <BSP_LCD_Clear+0x48>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a0e      	ldr	r2, [pc, #56]	@ (8002aa4 <BSP_LCD_Clear+0x4c>)
 8002a6a:	2134      	movs	r1, #52	@ 0x34
 8002a6c:	fb01 f303 	mul.w	r3, r1, r3
 8002a70:	4413      	add	r3, r2
 8002a72:	335c      	adds	r3, #92	@ 0x5c
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	461e      	mov	r6, r3
 8002a78:	f7ff ff16 	bl	80028a8 <BSP_LCD_GetXSize>
 8002a7c:	4605      	mov	r5, r0
 8002a7e:	f7ff ff1f 	bl	80028c0 <BSP_LCD_GetYSize>
 8002a82:	4602      	mov	r2, r0
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	9301      	str	r3, [sp, #4]
 8002a88:	2300      	movs	r3, #0
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	462a      	mov	r2, r5
 8002a90:	4631      	mov	r1, r6
 8002a92:	4620      	mov	r0, r4
 8002a94:	f000 fbdc 	bl	8003250 <FillBuffer>
             BSP_LCD_GetYSize(), 0, Color);
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002aa0:	20000668 	.word	0x20000668
 8002aa4:	20000550 	.word	0x20000550

08002aa8 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002aa8:	b590      	push	{r4, r7, lr}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	80fb      	strh	r3, [r7, #6]
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	80bb      	strh	r3, [r7, #4]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002aba:	4b1b      	ldr	r3, [pc, #108]	@ (8002b28 <BSP_LCD_DisplayChar+0x80>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	491b      	ldr	r1, [pc, #108]	@ (8002b2c <BSP_LCD_DisplayChar+0x84>)
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	4413      	add	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	3308      	adds	r3, #8
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	6819      	ldr	r1, [r3, #0]
 8002ad0:	78fb      	ldrb	r3, [r7, #3]
 8002ad2:	f1a3 0020 	sub.w	r0, r3, #32
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002ad6:	4b14      	ldr	r3, [pc, #80]	@ (8002b28 <BSP_LCD_DisplayChar+0x80>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	4c14      	ldr	r4, [pc, #80]	@ (8002b2c <BSP_LCD_DisplayChar+0x84>)
 8002adc:	4613      	mov	r3, r2
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	4413      	add	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4423      	add	r3, r4
 8002ae6:	3308      	adds	r3, #8
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002aec:	fb03 f000 	mul.w	r0, r3, r0
                                                           DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002af0:	4b0d      	ldr	r3, [pc, #52]	@ (8002b28 <BSP_LCD_DisplayChar+0x80>)
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	4c0d      	ldr	r4, [pc, #52]	@ (8002b2c <BSP_LCD_DisplayChar+0x84>)
 8002af6:	4613      	mov	r3, r2
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	4413      	add	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4423      	add	r3, r4
 8002b00:	3308      	adds	r3, #8
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	889b      	ldrh	r3, [r3, #4]
 8002b06:	3307      	adds	r3, #7
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	da00      	bge.n	8002b0e <BSP_LCD_DisplayChar+0x66>
 8002b0c:	3307      	adds	r3, #7
 8002b0e:	10db      	asrs	r3, r3, #3
 8002b10:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii - ' ') *\
 8002b14:	18ca      	adds	r2, r1, r3
 8002b16:	88b9      	ldrh	r1, [r7, #4]
 8002b18:	88fb      	ldrh	r3, [r7, #6]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 fade 	bl	80030dc <DrawChar>
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd90      	pop	{r4, r7, pc}
 8002b28:	20000668 	.word	0x20000668
 8002b2c:	2000066c 	.word	0x2000066c

08002b30 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002b30:	b5b0      	push	{r4, r5, r7, lr}
 8002b32:	b088      	sub	sp, #32
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60ba      	str	r2, [r7, #8]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	81fb      	strh	r3, [r7, #14]
 8002b3e:	460b      	mov	r3, r1
 8002b40:	81bb      	strh	r3, [r7, #12]
 8002b42:	4613      	mov	r3, r2
 8002b44:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8002b46:	2301      	movs	r3, #1
 8002b48:	83fb      	strh	r3, [r7, #30]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61bb      	str	r3, [r7, #24]
 8002b52:	2300      	movs	r3, #0
 8002b54:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) { size ++ ; }
 8002b5a:	e002      	b.n	8002b62 <BSP_LCD_DisplayStringAt+0x32>
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	3301      	adds	r3, #1
 8002b60:	61bb      	str	r3, [r7, #24]
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	1c5a      	adds	r2, r3, #1
 8002b66:	617a      	str	r2, [r7, #20]
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1f6      	bne.n	8002b5c <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize() / DrawProp[ActiveLayer].pFont->Width);
 8002b6e:	f7ff fe9b 	bl	80028a8 <BSP_LCD_GetXSize>
 8002b72:	4601      	mov	r1, r0
 8002b74:	4b4b      	ldr	r3, [pc, #300]	@ (8002ca4 <BSP_LCD_DisplayStringAt+0x174>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	484b      	ldr	r0, [pc, #300]	@ (8002ca8 <BSP_LCD_DisplayStringAt+0x178>)
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	4413      	add	r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4403      	add	r3, r0
 8002b84:	3308      	adds	r3, #8
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	889b      	ldrh	r3, [r3, #4]
 8002b8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b8e:	613b      	str	r3, [r7, #16]

  switch (mode)
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	2b03      	cmp	r3, #3
 8002b94:	d01c      	beq.n	8002bd0 <BSP_LCD_DisplayStringAt+0xa0>
 8002b96:	2b03      	cmp	r3, #3
 8002b98:	dc33      	bgt.n	8002c02 <BSP_LCD_DisplayStringAt+0xd2>
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d002      	beq.n	8002ba4 <BSP_LCD_DisplayStringAt+0x74>
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d019      	beq.n	8002bd6 <BSP_LCD_DisplayStringAt+0xa6>
 8002ba2:	e02e      	b.n	8002c02 <BSP_LCD_DisplayStringAt+0xd2>
  {
    case CENTER_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width) / 2;
 8002ba4:	693a      	ldr	r2, [r7, #16]
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	1ad1      	subs	r1, r2, r3
 8002baa:	4b3e      	ldr	r3, [pc, #248]	@ (8002ca4 <BSP_LCD_DisplayStringAt+0x174>)
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	483e      	ldr	r0, [pc, #248]	@ (8002ca8 <BSP_LCD_DisplayStringAt+0x178>)
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	4413      	add	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4403      	add	r3, r0
 8002bba:	3308      	adds	r3, #8
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	889b      	ldrh	r3, [r3, #4]
 8002bc0:	fb01 f303 	mul.w	r3, r1, r3
 8002bc4:	085b      	lsrs	r3, r3, #1
 8002bc6:	b29a      	uxth	r2, r3
 8002bc8:	89fb      	ldrh	r3, [r7, #14]
 8002bca:	4413      	add	r3, r2
 8002bcc:	83fb      	strh	r3, [r7, #30]
      break;
 8002bce:	e01b      	b.n	8002c08 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case LEFT_MODE:
    {
      refcolumn = X;
 8002bd0:	89fb      	ldrh	r3, [r7, #14]
 8002bd2:	83fb      	strh	r3, [r7, #30]
      break;
 8002bd4:	e018      	b.n	8002c08 <BSP_LCD_DisplayStringAt+0xd8>
    }
    case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size) * DrawProp[ActiveLayer].pFont->Width);
 8002bd6:	693a      	ldr	r2, [r7, #16]
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	b299      	uxth	r1, r3
 8002bde:	4b31      	ldr	r3, [pc, #196]	@ (8002ca4 <BSP_LCD_DisplayStringAt+0x174>)
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	4831      	ldr	r0, [pc, #196]	@ (8002ca8 <BSP_LCD_DisplayStringAt+0x178>)
 8002be4:	4613      	mov	r3, r2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	4413      	add	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4403      	add	r3, r0
 8002bee:	3308      	adds	r3, #8
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	889b      	ldrh	r3, [r3, #4]
 8002bf4:	fb11 f303 	smulbb	r3, r1, r3
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	89fb      	ldrh	r3, [r7, #14]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	83fb      	strh	r3, [r7, #30]
      break;
 8002c00:	e002      	b.n	8002c08 <BSP_LCD_DisplayStringAt+0xd8>
    }
    default:
    {
      refcolumn = X;
 8002c02:	89fb      	ldrh	r3, [r7, #14]
 8002c04:	83fb      	strh	r3, [r7, #30]
      break;
 8002c06:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002c08:	e01a      	b.n	8002c40 <BSP_LCD_DisplayStringAt+0x110>
                          DrawProp[ActiveLayer].pFont->Width))
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	781a      	ldrb	r2, [r3, #0]
 8002c0e:	89b9      	ldrh	r1, [r7, #12]
 8002c10:	8bfb      	ldrh	r3, [r7, #30]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff ff48 	bl	8002aa8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002c18:	4b22      	ldr	r3, [pc, #136]	@ (8002ca4 <BSP_LCD_DisplayStringAt+0x174>)
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	4922      	ldr	r1, [pc, #136]	@ (8002ca8 <BSP_LCD_DisplayStringAt+0x178>)
 8002c1e:	4613      	mov	r3, r2
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	4413      	add	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	440b      	add	r3, r1
 8002c28:	3308      	adds	r3, #8
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	889a      	ldrh	r2, [r3, #4]
 8002c2e:	8bfb      	ldrh	r3, [r7, #30]
 8002c30:	4413      	add	r3, r2
 8002c32:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	3301      	adds	r3, #1
 8002c38:	60bb      	str	r3, [r7, #8]
    i++;
 8002c3a:	8bbb      	ldrh	r3, [r7, #28]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	bf14      	ite	ne
 8002c48:	2301      	movne	r3, #1
 8002c4a:	2300      	moveq	r3, #0
 8002c4c:	b2dc      	uxtb	r4, r3
 8002c4e:	f7ff fe2b 	bl	80028a8 <BSP_LCD_GetXSize>
 8002c52:	8bb9      	ldrh	r1, [r7, #28]
 8002c54:	4b13      	ldr	r3, [pc, #76]	@ (8002ca4 <BSP_LCD_DisplayStringAt+0x174>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4d13      	ldr	r5, [pc, #76]	@ (8002ca8 <BSP_LCD_DisplayStringAt+0x178>)
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	4413      	add	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	442b      	add	r3, r5
 8002c64:	3308      	adds	r3, #8
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	889b      	ldrh	r3, [r3, #4]
 8002c6a:	fb01 f303 	mul.w	r3, r1, r3
 8002c6e:	1ac3      	subs	r3, r0, r3
 8002c70:	b299      	uxth	r1, r3
                          DrawProp[ActiveLayer].pFont->Width))
 8002c72:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca4 <BSP_LCD_DisplayStringAt+0x174>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	480c      	ldr	r0, [pc, #48]	@ (8002ca8 <BSP_LCD_DisplayStringAt+0x178>)
 8002c78:	4613      	mov	r3, r2
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	4413      	add	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4403      	add	r3, r0
 8002c82:	3308      	adds	r3, #8
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	889b      	ldrh	r3, [r3, #4]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i * DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >=
 8002c88:	4299      	cmp	r1, r3
 8002c8a:	bf2c      	ite	cs
 8002c8c:	2301      	movcs	r3, #1
 8002c8e:	2300      	movcc	r3, #0
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	4023      	ands	r3, r4
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1b7      	bne.n	8002c0a <BSP_LCD_DisplayStringAt+0xda>
  }
}
 8002c9a:	bf00      	nop
 8002c9c:	bf00      	nop
 8002c9e:	3720      	adds	r7, #32
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ca4:	20000668 	.word	0x20000668
 8002ca8:	2000066c 	.word	0x2000066c

08002cac <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002cac:	b5b0      	push	{r4, r5, r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	80fb      	strh	r3, [r7, #6]
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	80bb      	strh	r3, [r7, #4]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002cc2:	4b16      	ldr	r3, [pc, #88]	@ (8002d1c <BSP_LCD_DrawHLine+0x70>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a16      	ldr	r2, [pc, #88]	@ (8002d20 <BSP_LCD_DrawHLine+0x74>)
 8002cc8:	2134      	movs	r1, #52	@ 0x34
 8002cca:	fb01 f303 	mul.w	r3, r1, r3
 8002cce:	4413      	add	r3, r2
 8002cd0:	335c      	adds	r3, #92	@ 0x5c
 8002cd2:	681c      	ldr	r4, [r3, #0]
 8002cd4:	f7ff fde8 	bl	80028a8 <BSP_LCD_GetXSize>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	88bb      	ldrh	r3, [r7, #4]
 8002cdc:	fb03 f202 	mul.w	r2, r3, r2
 8002ce0:	88fb      	ldrh	r3, [r7, #6]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	4423      	add	r3, r4
 8002ce8:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002cea:	4b0c      	ldr	r3, [pc, #48]	@ (8002d1c <BSP_LCD_DrawHLine+0x70>)
 8002cec:	6818      	ldr	r0, [r3, #0]
 8002cee:	68f9      	ldr	r1, [r7, #12]
 8002cf0:	887c      	ldrh	r4, [r7, #2]
 8002cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8002d1c <BSP_LCD_DrawHLine+0x70>)
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	4d0b      	ldr	r5, [pc, #44]	@ (8002d24 <BSP_LCD_DrawHLine+0x78>)
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	4413      	add	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	442b      	add	r3, r5
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	9301      	str	r3, [sp, #4]
 8002d06:	2300      	movs	r3, #0
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	4622      	mov	r2, r4
 8002d0e:	f000 fa9f 	bl	8003250 <FillBuffer>
}
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bdb0      	pop	{r4, r5, r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	20000668 	.word	0x20000668
 8002d20:	20000550 	.word	0x20000550
 8002d24:	2000066c 	.word	0x2000066c

08002d28 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d2a:	b087      	sub	sp, #28
 8002d2c:	af02      	add	r7, sp, #8
 8002d2e:	4603      	mov	r3, r0
 8002d30:	80fb      	strh	r3, [r7, #6]
 8002d32:	460b      	mov	r3, r1
 8002d34:	80bb      	strh	r3, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002d3e:	4b18      	ldr	r3, [pc, #96]	@ (8002da0 <BSP_LCD_DrawVLine+0x78>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a18      	ldr	r2, [pc, #96]	@ (8002da4 <BSP_LCD_DrawVLine+0x7c>)
 8002d44:	2134      	movs	r1, #52	@ 0x34
 8002d46:	fb01 f303 	mul.w	r3, r1, r3
 8002d4a:	4413      	add	r3, r2
 8002d4c:	335c      	adds	r3, #92	@ 0x5c
 8002d4e:	681c      	ldr	r4, [r3, #0]
 8002d50:	f7ff fdaa 	bl	80028a8 <BSP_LCD_GetXSize>
 8002d54:	4602      	mov	r2, r0
 8002d56:	88bb      	ldrh	r3, [r7, #4]
 8002d58:	fb03 f202 	mul.w	r2, r3, r2
 8002d5c:	88fb      	ldrh	r3, [r7, #6]
 8002d5e:	4413      	add	r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	4423      	add	r3, r4
 8002d64:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8002d66:	4b0e      	ldr	r3, [pc, #56]	@ (8002da0 <BSP_LCD_DrawVLine+0x78>)
 8002d68:	681c      	ldr	r4, [r3, #0]
 8002d6a:	68fd      	ldr	r5, [r7, #12]
 8002d6c:	887e      	ldrh	r6, [r7, #2]
 8002d6e:	f7ff fd9b 	bl	80028a8 <BSP_LCD_GetXSize>
 8002d72:	4603      	mov	r3, r0
 8002d74:	1e59      	subs	r1, r3, #1
 8002d76:	4b0a      	ldr	r3, [pc, #40]	@ (8002da0 <BSP_LCD_DrawVLine+0x78>)
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	480b      	ldr	r0, [pc, #44]	@ (8002da8 <BSP_LCD_DrawVLine+0x80>)
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	4403      	add	r3, r0
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	9301      	str	r3, [sp, #4]
 8002d8a:	9100      	str	r1, [sp, #0]
 8002d8c:	4633      	mov	r3, r6
 8002d8e:	2201      	movs	r2, #1
 8002d90:	4629      	mov	r1, r5
 8002d92:	4620      	mov	r0, r4
 8002d94:	f000 fa5c 	bl	8003250 <FillBuffer>
}
 8002d98:	bf00      	nop
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002da0:	20000668 	.word	0x20000668
 8002da4:	20000550 	.word	0x20000550
 8002da8:	2000066c 	.word	0x2000066c

08002dac <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002dac:	b590      	push	{r4, r7, lr}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4604      	mov	r4, r0
 8002db4:	4608      	mov	r0, r1
 8002db6:	4611      	mov	r1, r2
 8002db8:	461a      	mov	r2, r3
 8002dba:	4623      	mov	r3, r4
 8002dbc:	80fb      	strh	r3, [r7, #6]
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	80bb      	strh	r3, [r7, #4]
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	807b      	strh	r3, [r7, #2]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8002dca:	887a      	ldrh	r2, [r7, #2]
 8002dcc:	88b9      	ldrh	r1, [r7, #4]
 8002dce:	88fb      	ldrh	r3, [r7, #6]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff ff6b 	bl	8002cac <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height), Width);
 8002dd6:	88ba      	ldrh	r2, [r7, #4]
 8002dd8:	883b      	ldrh	r3, [r7, #0]
 8002dda:	4413      	add	r3, r2
 8002ddc:	b299      	uxth	r1, r3
 8002dde:	887a      	ldrh	r2, [r7, #2]
 8002de0:	88fb      	ldrh	r3, [r7, #6]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7ff ff62 	bl	8002cac <BSP_LCD_DrawHLine>

  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8002de8:	883a      	ldrh	r2, [r7, #0]
 8002dea:	88b9      	ldrh	r1, [r7, #4]
 8002dec:	88fb      	ldrh	r3, [r7, #6]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7ff ff9a 	bl	8002d28 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8002df4:	88fa      	ldrh	r2, [r7, #6]
 8002df6:	887b      	ldrh	r3, [r7, #2]
 8002df8:	4413      	add	r3, r2
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	883a      	ldrh	r2, [r7, #0]
 8002dfe:	88b9      	ldrh	r1, [r7, #4]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff ff91 	bl	8002d28 <BSP_LCD_DrawVLine>
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd90      	pop	{r4, r7, pc}
	...

08002e10 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e14:	b086      	sub	sp, #24
 8002e16:	af02      	add	r7, sp, #8
 8002e18:	4604      	mov	r4, r0
 8002e1a:	4608      	mov	r0, r1
 8002e1c:	4611      	mov	r1, r2
 8002e1e:	461a      	mov	r2, r3
 8002e20:	4623      	mov	r3, r4
 8002e22:	80fb      	strh	r3, [r7, #6]
 8002e24:	4603      	mov	r3, r0
 8002e26:	80bb      	strh	r3, [r7, #4]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	807b      	strh	r3, [r7, #2]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002e30:	2300      	movs	r3, #0
 8002e32:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002e34:	4b20      	ldr	r3, [pc, #128]	@ (8002eb8 <BSP_LCD_FillRect+0xa8>)
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	4920      	ldr	r1, [pc, #128]	@ (8002ebc <BSP_LCD_FillRect+0xac>)
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	4413      	add	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	440b      	add	r3, r1
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff fdba 	bl	80029c0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (BSP_LCD_GetXSize() * Ypos + Xpos);
 8002e4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002eb8 <BSP_LCD_FillRect+0xa8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a1b      	ldr	r2, [pc, #108]	@ (8002ec0 <BSP_LCD_FillRect+0xb0>)
 8002e52:	2134      	movs	r1, #52	@ 0x34
 8002e54:	fb01 f303 	mul.w	r3, r1, r3
 8002e58:	4413      	add	r3, r2
 8002e5a:	335c      	adds	r3, #92	@ 0x5c
 8002e5c:	681c      	ldr	r4, [r3, #0]
 8002e5e:	f7ff fd23 	bl	80028a8 <BSP_LCD_GetXSize>
 8002e62:	4602      	mov	r2, r0
 8002e64:	88bb      	ldrh	r3, [r7, #4]
 8002e66:	fb03 f202 	mul.w	r2, r3, r2
 8002e6a:	88fb      	ldrh	r3, [r7, #6]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	4423      	add	r3, r4
 8002e72:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width),
 8002e74:	4b10      	ldr	r3, [pc, #64]	@ (8002eb8 <BSP_LCD_FillRect+0xa8>)
 8002e76:	681c      	ldr	r4, [r3, #0]
 8002e78:	68fd      	ldr	r5, [r7, #12]
 8002e7a:	887e      	ldrh	r6, [r7, #2]
 8002e7c:	f8b7 8000 	ldrh.w	r8, [r7]
 8002e80:	f7ff fd12 	bl	80028a8 <BSP_LCD_GetXSize>
 8002e84:	4602      	mov	r2, r0
 8002e86:	887b      	ldrh	r3, [r7, #2]
 8002e88:	1ad1      	subs	r1, r2, r3
 8002e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <BSP_LCD_FillRect+0xa8>)
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	480b      	ldr	r0, [pc, #44]	@ (8002ebc <BSP_LCD_FillRect+0xac>)
 8002e90:	4613      	mov	r3, r2
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	4413      	add	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4403      	add	r3, r0
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	9301      	str	r3, [sp, #4]
 8002e9e:	9100      	str	r1, [sp, #0]
 8002ea0:	4643      	mov	r3, r8
 8002ea2:	4632      	mov	r2, r6
 8002ea4:	4629      	mov	r1, r5
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	f000 f9d2 	bl	8003250 <FillBuffer>
             DrawProp[ActiveLayer].TextColor);
}
 8002eac:	bf00      	nop
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000668 	.word	0x20000668
 8002ebc:	2000066c 	.word	0x2000066c
 8002ec0:	20000550 	.word	0x20000550

08002ec4 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  if (LcdDrv->DisplayOn != NULL)
 8002ec8:	4b05      	ldr	r3, [pc, #20]	@ (8002ee0 <BSP_LCD_DisplayOn+0x1c>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d003      	beq.n	8002eda <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002ed2:	4b03      	ldr	r3, [pc, #12]	@ (8002ee0 <BSP_LCD_DisplayOn+0x1c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	4798      	blx	r3
  }
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	20000684 	.word	0x20000684

08002ee4 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08e      	sub	sp, #56	@ 0x38
 8002ee8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002eea:	2300      	movs	r3, #0
 8002eec:	623b      	str	r3, [r7, #32]
 8002eee:	4b61      	ldr	r3, [pc, #388]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef2:	4a60      	ldr	r2, [pc, #384]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002ef4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002ef8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002efa:	4b5e      	ldr	r3, [pc, #376]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f02:	623b      	str	r3, [r7, #32]
 8002f04:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002f06:	2300      	movs	r3, #0
 8002f08:	61fb      	str	r3, [r7, #28]
 8002f0a:	4b5a      	ldr	r3, [pc, #360]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0e:	4a59      	ldr	r2, [pc, #356]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f16:	4b57      	ldr	r3, [pc, #348]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f1e:	61fb      	str	r3, [r7, #28]
 8002f20:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	61bb      	str	r3, [r7, #24]
 8002f26:	4b53      	ldr	r3, [pc, #332]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2a:	4a52      	ldr	r2, [pc, #328]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f32:	4b50      	ldr	r3, [pc, #320]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	61bb      	str	r3, [r7, #24]
 8002f3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	4b4c      	ldr	r3, [pc, #304]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	4a4b      	ldr	r2, [pc, #300]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f48:	f043 0302 	orr.w	r3, r3, #2
 8002f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4e:	4b49      	ldr	r3, [pc, #292]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	4b45      	ldr	r3, [pc, #276]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f62:	4a44      	ldr	r2, [pc, #272]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f64:	f043 0304 	orr.w	r3, r3, #4
 8002f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f6a:	4b42      	ldr	r3, [pc, #264]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6e:	f003 0304 	and.w	r3, r3, #4
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7e:	4a3d      	ldr	r2, [pc, #244]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f80:	f043 0308 	orr.w	r3, r3, #8
 8002f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f86:	4b3b      	ldr	r3, [pc, #236]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	f003 0308 	and.w	r3, r3, #8
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	60bb      	str	r3, [r7, #8]
 8002f96:	4b37      	ldr	r3, [pc, #220]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9a:	4a36      	ldr	r2, [pc, #216]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002f9c:	f043 0320 	orr.w	r3, r3, #32
 8002fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fa2:	4b34      	ldr	r3, [pc, #208]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa6:	f003 0320 	and.w	r3, r3, #32
 8002faa:	60bb      	str	r3, [r7, #8]
 8002fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	607b      	str	r3, [r7, #4]
 8002fb2:	4b30      	ldr	r3, [pc, #192]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	4a2f      	ldr	r2, [pc, #188]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002fb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fbe:	4b2d      	ldr	r3, [pc, #180]	@ (8003074 <BSP_LCD_MspInit+0x190>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fc6:	607b      	str	r3, [r7, #4]
 8002fc8:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002fca:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002fce:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate = GPIO_AF14_LTDC;
 8002fdc:	230e      	movs	r3, #14
 8002fde:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002fe0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	4824      	ldr	r0, [pc, #144]	@ (8003078 <BSP_LCD_MspInit+0x194>)
 8002fe8:	f001 fba8 	bl	800473c <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002fec:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002ff0:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002ff2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4820      	ldr	r0, [pc, #128]	@ (800307c <BSP_LCD_MspInit+0x198>)
 8002ffa:	f001 fb9f 	bl	800473c <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002ffe:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8003002:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003004:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003008:	4619      	mov	r1, r3
 800300a:	481d      	ldr	r0, [pc, #116]	@ (8003080 <BSP_LCD_MspInit+0x19c>)
 800300c:	f001 fb96 	bl	800473c <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003010:	2348      	movs	r3, #72	@ 0x48
 8003012:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003018:	4619      	mov	r1, r3
 800301a:	481a      	ldr	r0, [pc, #104]	@ (8003084 <BSP_LCD_MspInit+0x1a0>)
 800301c:	f001 fb8e 	bl	800473c <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003020:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003024:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003026:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800302a:	4619      	mov	r1, r3
 800302c:	4816      	ldr	r0, [pc, #88]	@ (8003088 <BSP_LCD_MspInit+0x1a4>)
 800302e:	f001 fb85 	bl	800473c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8003032:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8003036:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003038:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800303c:	4619      	mov	r1, r3
 800303e:	4813      	ldr	r0, [pc, #76]	@ (800308c <BSP_LCD_MspInit+0x1a8>)
 8003040:	f001 fb7c 	bl	800473c <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003044:	2303      	movs	r3, #3
 8003046:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate = GPIO_AF9_LTDC;
 8003048:	2309      	movs	r3, #9
 800304a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800304c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003050:	4619      	mov	r1, r3
 8003052:	480a      	ldr	r0, [pc, #40]	@ (800307c <BSP_LCD_MspInit+0x198>)
 8003054:	f001 fb72 	bl	800473c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003058:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800305c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800305e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003062:	4619      	mov	r1, r3
 8003064:	4809      	ldr	r0, [pc, #36]	@ (800308c <BSP_LCD_MspInit+0x1a8>)
 8003066:	f001 fb69 	bl	800473c <HAL_GPIO_Init>
}
 800306a:	bf00      	nop
 800306c:	3738      	adds	r7, #56	@ 0x38
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40023800 	.word	0x40023800
 8003078:	40020000 	.word	0x40020000
 800307c:	40020400 	.word	0x40020400
 8003080:	40020800 	.word	0x40020800
 8003084:	40020c00 	.word	0x40020c00
 8003088:	40021400 	.word	0x40021400
 800308c:	40021800 	.word	0x40021800

08003090 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003090:	b5b0      	push	{r4, r5, r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	603a      	str	r2, [r7, #0]
 800309a:	80fb      	strh	r3, [r7, #6]
 800309c:	460b      	mov	r3, r1
 800309e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4 * (Ypos * BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80030a0:	4b0c      	ldr	r3, [pc, #48]	@ (80030d4 <BSP_LCD_DrawPixel+0x44>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a0c      	ldr	r2, [pc, #48]	@ (80030d8 <BSP_LCD_DrawPixel+0x48>)
 80030a6:	2134      	movs	r1, #52	@ 0x34
 80030a8:	fb01 f303 	mul.w	r3, r1, r3
 80030ac:	4413      	add	r3, r2
 80030ae:	335c      	adds	r3, #92	@ 0x5c
 80030b0:	681c      	ldr	r4, [r3, #0]
 80030b2:	88bd      	ldrh	r5, [r7, #4]
 80030b4:	f7ff fbf8 	bl	80028a8 <BSP_LCD_GetXSize>
 80030b8:	4603      	mov	r3, r0
 80030ba:	fb03 f205 	mul.w	r2, r3, r5
 80030be:	88fb      	ldrh	r3, [r7, #6]
 80030c0:	4413      	add	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4423      	add	r3, r4
 80030c6:	461a      	mov	r2, r3
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	6013      	str	r3, [r2, #0]
}
 80030cc:	bf00      	nop
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bdb0      	pop	{r4, r5, r7, pc}
 80030d4:	20000668 	.word	0x20000668
 80030d8:	20000550 	.word	0x20000550

080030dc <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b088      	sub	sp, #32
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	4603      	mov	r3, r0
 80030e4:	603a      	str	r2, [r7, #0]
 80030e6:	80fb      	strh	r3, [r7, #6]
 80030e8:	460b      	mov	r3, r1
 80030ea:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80030ec:	2300      	movs	r3, #0
 80030ee:	61fb      	str	r3, [r7, #28]
 80030f0:	2300      	movs	r3, #0
 80030f2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line = 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 80030f8:	4b53      	ldr	r3, [pc, #332]	@ (8003248 <DrawChar+0x16c>)
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	4953      	ldr	r1, [pc, #332]	@ (800324c <DrawChar+0x170>)
 80030fe:	4613      	mov	r3, r2
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	4413      	add	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	440b      	add	r3, r1
 8003108:	3308      	adds	r3, #8
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	88db      	ldrh	r3, [r3, #6]
 800310e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003110:	4b4d      	ldr	r3, [pc, #308]	@ (8003248 <DrawChar+0x16c>)
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	494d      	ldr	r1, [pc, #308]	@ (800324c <DrawChar+0x170>)
 8003116:	4613      	mov	r3, r2
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	4413      	add	r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	440b      	add	r3, r1
 8003120:	3308      	adds	r3, #8
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	889b      	ldrh	r3, [r3, #4]
 8003126:	823b      	strh	r3, [r7, #16]

  offset = 8 * ((width + 7) / 8) -  width ;
 8003128:	8a3b      	ldrh	r3, [r7, #16]
 800312a:	3307      	adds	r3, #7
 800312c:	2b00      	cmp	r3, #0
 800312e:	da00      	bge.n	8003132 <DrawChar+0x56>
 8003130:	3307      	adds	r3, #7
 8003132:	10db      	asrs	r3, r3, #3
 8003134:	b2db      	uxtb	r3, r3
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	b2da      	uxtb	r2, r3
 800313a:	8a3b      	ldrh	r3, [r7, #16]
 800313c:	b2db      	uxtb	r3, r3
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	73fb      	strb	r3, [r7, #15]

  for (i = 0; i < height; i++)
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
 8003146:	e076      	b.n	8003236 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7) / 8 * i);
 8003148:	8a3b      	ldrh	r3, [r7, #16]
 800314a:	3307      	adds	r3, #7
 800314c:	2b00      	cmp	r3, #0
 800314e:	da00      	bge.n	8003152 <DrawChar+0x76>
 8003150:	3307      	adds	r3, #7
 8003152:	10db      	asrs	r3, r3, #3
 8003154:	461a      	mov	r2, r3
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	fb02 f303 	mul.w	r3, r2, r3
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	4413      	add	r3, r2
 8003160:	60bb      	str	r3, [r7, #8]

    switch (((width + 7) / 8))
 8003162:	8a3b      	ldrh	r3, [r7, #16]
 8003164:	3307      	adds	r3, #7
 8003166:	2b00      	cmp	r3, #0
 8003168:	da00      	bge.n	800316c <DrawChar+0x90>
 800316a:	3307      	adds	r3, #7
 800316c:	10db      	asrs	r3, r3, #3
 800316e:	2b01      	cmp	r3, #1
 8003170:	d002      	beq.n	8003178 <DrawChar+0x9c>
 8003172:	2b02      	cmp	r3, #2
 8003174:	d004      	beq.n	8003180 <DrawChar+0xa4>
 8003176:	e00c      	b.n	8003192 <DrawChar+0xb6>
    {
      case 1:
        line =  pchar[0];
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	617b      	str	r3, [r7, #20]
        break;
 800317e:	e016      	b.n	80031ae <DrawChar+0xd2>

      case 2:
        line = (pchar[0] << 8) | pchar[1];
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	021b      	lsls	r3, r3, #8
 8003186:	68ba      	ldr	r2, [r7, #8]
 8003188:	3201      	adds	r2, #1
 800318a:	7812      	ldrb	r2, [r2, #0]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]
        break;
 8003190:	e00d      	b.n	80031ae <DrawChar+0xd2>

      case 3:
      default:
        line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	041a      	lsls	r2, r3, #16
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	3301      	adds	r3, #1
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	021b      	lsls	r3, r3, #8
 80031a0:	4313      	orrs	r3, r2
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	3202      	adds	r2, #2
 80031a6:	7812      	ldrb	r2, [r2, #0]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	617b      	str	r3, [r7, #20]
        break;
 80031ac:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80031ae:	2300      	movs	r3, #0
 80031b0:	61bb      	str	r3, [r7, #24]
 80031b2:	e036      	b.n	8003222 <DrawChar+0x146>
    {
      if (line & (1 << (width - j + offset - 1)))
 80031b4:	8a3a      	ldrh	r2, [r7, #16]
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	1ad2      	subs	r2, r2, r3
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
 80031bc:	4413      	add	r3, r2
 80031be:	3b01      	subs	r3, #1
 80031c0:	2201      	movs	r2, #1
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	461a      	mov	r2, r3
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	4013      	ands	r3, r2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d012      	beq.n	80031f6 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	88fb      	ldrh	r3, [r7, #6]
 80031d6:	4413      	add	r3, r2
 80031d8:	b298      	uxth	r0, r3
 80031da:	4b1b      	ldr	r3, [pc, #108]	@ (8003248 <DrawChar+0x16c>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	491b      	ldr	r1, [pc, #108]	@ (800324c <DrawChar+0x170>)
 80031e0:	4613      	mov	r3, r2
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	4413      	add	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	440b      	add	r3, r1
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	88bb      	ldrh	r3, [r7, #4]
 80031ee:	4619      	mov	r1, r3
 80031f0:	f7ff ff4e 	bl	8003090 <BSP_LCD_DrawPixel>
 80031f4:	e012      	b.n	800321c <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	88fb      	ldrh	r3, [r7, #6]
 80031fc:	4413      	add	r3, r2
 80031fe:	b298      	uxth	r0, r3
 8003200:	4b11      	ldr	r3, [pc, #68]	@ (8003248 <DrawChar+0x16c>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	4911      	ldr	r1, [pc, #68]	@ (800324c <DrawChar+0x170>)
 8003206:	4613      	mov	r3, r2
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	4413      	add	r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	440b      	add	r3, r1
 8003210:	3304      	adds	r3, #4
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	88bb      	ldrh	r3, [r7, #4]
 8003216:	4619      	mov	r1, r3
 8003218:	f7ff ff3a 	bl	8003090 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	3301      	adds	r3, #1
 8003220:	61bb      	str	r3, [r7, #24]
 8003222:	8a3b      	ldrh	r3, [r7, #16]
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	429a      	cmp	r2, r3
 8003228:	d3c4      	bcc.n	80031b4 <DrawChar+0xd8>
      }
    }
    Ypos++;
 800322a:	88bb      	ldrh	r3, [r7, #4]
 800322c:	3301      	adds	r3, #1
 800322e:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < height; i++)
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	3301      	adds	r3, #1
 8003234:	61fb      	str	r3, [r7, #28]
 8003236:	8a7b      	ldrh	r3, [r7, #18]
 8003238:	69fa      	ldr	r2, [r7, #28]
 800323a:	429a      	cmp	r2, r3
 800323c:	d384      	bcc.n	8003148 <DrawChar+0x6c>
  }
}
 800323e:	bf00      	nop
 8003240:	bf00      	nop
 8003242:	3720      	adds	r7, #32
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	20000668 	.word	0x20000668
 800324c:	2000066c 	.word	0x2000066c

08003250 <FillBuffer>:
  * @param  OffLine: offset
  * @param  ColorIndex: color Index
  */
static void FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine,
                       uint32_t ColorIndex)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af02      	add	r7, sp, #8
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
 800325c:	603b      	str	r3, [r7, #0]

  /* Register to memory mode with ARGB8888 as color Mode */
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 800325e:	4b16      	ldr	r3, [pc, #88]	@ (80032b8 <FillBuffer+0x68>)
 8003260:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003264:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003266:	4b14      	ldr	r3, [pc, #80]	@ (80032b8 <FillBuffer+0x68>)
 8003268:	2200      	movs	r2, #0
 800326a:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;
 800326c:	4a12      	ldr	r2, [pc, #72]	@ (80032b8 <FillBuffer+0x68>)
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	60d3      	str	r3, [r2, #12]

  Dma2dHandler.Instance = DMA2D;
 8003272:	4b11      	ldr	r3, [pc, #68]	@ (80032b8 <FillBuffer+0x68>)
 8003274:	4a11      	ldr	r2, [pc, #68]	@ (80032bc <FillBuffer+0x6c>)
 8003276:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if (HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK)
 8003278:	480f      	ldr	r0, [pc, #60]	@ (80032b8 <FillBuffer+0x68>)
 800327a:	f000 ffd3 	bl	8004224 <HAL_DMA2D_Init>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d115      	bne.n	80032b0 <FillBuffer+0x60>
  {
    if (HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK)
 8003284:	68f9      	ldr	r1, [r7, #12]
 8003286:	480c      	ldr	r0, [pc, #48]	@ (80032b8 <FillBuffer+0x68>)
 8003288:	f001 f92a 	bl	80044e0 <HAL_DMA2D_ConfigLayer>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d10e      	bne.n	80032b0 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	69f9      	ldr	r1, [r7, #28]
 800329c:	4806      	ldr	r0, [pc, #24]	@ (80032b8 <FillBuffer+0x68>)
 800329e:	f001 f80a 	bl	80042b6 <HAL_DMA2D_Start>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d103      	bne.n	80032b0 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80032a8:	210a      	movs	r1, #10
 80032aa:	4803      	ldr	r0, [pc, #12]	@ (80032b8 <FillBuffer+0x68>)
 80032ac:	f001 f82e 	bl	800430c <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80032b0:	bf00      	nop
 80032b2:	3710      	adds	r7, #16
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	200005f8 	.word	0x200005f8
 80032bc:	4002b000 	.word	0x4002b000

080032c0 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 80032c4:	4b29      	ldr	r3, [pc, #164]	@ (800336c <BSP_SDRAM_Init+0xac>)
 80032c6:	4a2a      	ldr	r2, [pc, #168]	@ (8003370 <BSP_SDRAM_Init+0xb0>)
 80032c8:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 80032ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003374 <BSP_SDRAM_Init+0xb4>)
 80032cc:	2202      	movs	r2, #2
 80032ce:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 80032d0:	4b28      	ldr	r3, [pc, #160]	@ (8003374 <BSP_SDRAM_Init+0xb4>)
 80032d2:	2207      	movs	r2, #7
 80032d4:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 80032d6:	4b27      	ldr	r3, [pc, #156]	@ (8003374 <BSP_SDRAM_Init+0xb4>)
 80032d8:	2204      	movs	r2, #4
 80032da:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 80032dc:	4b25      	ldr	r3, [pc, #148]	@ (8003374 <BSP_SDRAM_Init+0xb4>)
 80032de:	2207      	movs	r2, #7
 80032e0:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 80032e2:	4b24      	ldr	r3, [pc, #144]	@ (8003374 <BSP_SDRAM_Init+0xb4>)
 80032e4:	2202      	movs	r2, #2
 80032e6:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 80032e8:	4b22      	ldr	r3, [pc, #136]	@ (8003374 <BSP_SDRAM_Init+0xb4>)
 80032ea:	2202      	movs	r2, #2
 80032ec:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 80032ee:	4b21      	ldr	r3, [pc, #132]	@ (8003374 <BSP_SDRAM_Init+0xb4>)
 80032f0:	2202      	movs	r2, #2
 80032f2:	619a      	str	r2, [r3, #24]

  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80032f4:	4b1d      	ldr	r3, [pc, #116]	@ (800336c <BSP_SDRAM_Init+0xac>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80032fa:	4b1c      	ldr	r3, [pc, #112]	@ (800336c <BSP_SDRAM_Init+0xac>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003300:	4b1a      	ldr	r3, [pc, #104]	@ (800336c <BSP_SDRAM_Init+0xac>)
 8003302:	2204      	movs	r2, #4
 8003304:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003306:	4b19      	ldr	r3, [pc, #100]	@ (800336c <BSP_SDRAM_Init+0xac>)
 8003308:	2210      	movs	r2, #16
 800330a:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800330c:	4b17      	ldr	r3, [pc, #92]	@ (800336c <BSP_SDRAM_Init+0xac>)
 800330e:	2240      	movs	r2, #64	@ 0x40
 8003310:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003312:	4b16      	ldr	r3, [pc, #88]	@ (800336c <BSP_SDRAM_Init+0xac>)
 8003314:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8003318:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800331a:	4b14      	ldr	r3, [pc, #80]	@ (800336c <BSP_SDRAM_Init+0xac>)
 800331c:	2200      	movs	r2, #0
 800331e:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003320:	4b12      	ldr	r3, [pc, #72]	@ (800336c <BSP_SDRAM_Init+0xac>)
 8003322:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003326:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003328:	4b10      	ldr	r3, [pc, #64]	@ (800336c <BSP_SDRAM_Init+0xac>)
 800332a:	2200      	movs	r2, #0
 800332c:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800332e:	4b0f      	ldr	r3, [pc, #60]	@ (800336c <BSP_SDRAM_Init+0xac>)
 8003330:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003334:	629a      	str	r2, [r3, #40]	@ 0x28

  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8003336:	2100      	movs	r1, #0
 8003338:	480c      	ldr	r0, [pc, #48]	@ (800336c <BSP_SDRAM_Init+0xac>)
 800333a:	f000 f87f 	bl	800343c <BSP_SDRAM_MspInit>
  if (HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 800333e:	490d      	ldr	r1, [pc, #52]	@ (8003374 <BSP_SDRAM_Init+0xb4>)
 8003340:	480a      	ldr	r0, [pc, #40]	@ (800336c <BSP_SDRAM_Init+0xac>)
 8003342:	f005 f877 	bl	8008434 <HAL_SDRAM_Init>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d003      	beq.n	8003354 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 800334c:	4b0a      	ldr	r3, [pc, #40]	@ (8003378 <BSP_SDRAM_Init+0xb8>)
 800334e:	2201      	movs	r2, #1
 8003350:	701a      	strb	r2, [r3, #0]
 8003352:	e002      	b.n	800335a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003354:	4b08      	ldr	r3, [pc, #32]	@ (8003378 <BSP_SDRAM_Init+0xb8>)
 8003356:	2200      	movs	r2, #0
 8003358:	701a      	strb	r2, [r3, #0]
  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800335a:	f240 506a 	movw	r0, #1386	@ 0x56a
 800335e:	f000 f80d 	bl	800337c <BSP_SDRAM_Initialization_sequence>

  return sdramstatus;
 8003362:	4b05      	ldr	r3, [pc, #20]	@ (8003378 <BSP_SDRAM_Init+0xb8>)
 8003364:	781b      	ldrb	r3, [r3, #0]
}
 8003366:	4618      	mov	r0, r3
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20000688 	.word	0x20000688
 8003370:	a0000140 	.word	0xa0000140
 8003374:	200006bc 	.word	0x200006bc
 8003378:	20000098 	.word	0x20000098

0800337c <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003384:	2300      	movs	r3, #0
 8003386:	60fb      	str	r3, [r7, #12]

  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003388:	4b2a      	ldr	r3, [pc, #168]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800338a:	2201      	movs	r2, #1
 800338c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800338e:	4b29      	ldr	r3, [pc, #164]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003390:	2208      	movs	r2, #8
 8003392:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003394:	4b27      	ldr	r3, [pc, #156]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003396:	2201      	movs	r2, #1
 8003398:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800339a:	4b26      	ldr	r3, [pc, #152]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800339c:	2200      	movs	r2, #0
 800339e:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80033a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033a4:	4923      	ldr	r1, [pc, #140]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033a6:	4824      	ldr	r0, [pc, #144]	@ (8003438 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80033a8:	f005 f878 	bl	800849c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80033ac:	2001      	movs	r0, #1
 80033ae:	f000 fa41 	bl	8003834 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80033b2:	4b20      	ldr	r3, [pc, #128]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033b4:	2202      	movs	r2, #2
 80033b6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80033b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033ba:	2208      	movs	r2, #8
 80033bc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80033be:	4b1d      	ldr	r3, [pc, #116]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033c0:	2201      	movs	r2, #1
 80033c2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80033c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80033ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033ce:	4919      	ldr	r1, [pc, #100]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033d0:	4819      	ldr	r0, [pc, #100]	@ (8003438 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80033d2:	f005 f863 	bl	800849c <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80033d6:	4b17      	ldr	r3, [pc, #92]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033d8:	2203      	movs	r2, #3
 80033da:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80033dc:	4b15      	ldr	r3, [pc, #84]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033de:	2208      	movs	r2, #8
 80033e0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 80033e2:	4b14      	ldr	r3, [pc, #80]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033e4:	2204      	movs	r2, #4
 80033e6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80033e8:	4b12      	ldr	r3, [pc, #72]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80033ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033f2:	4910      	ldr	r1, [pc, #64]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033f4:	4810      	ldr	r0, [pc, #64]	@ (8003438 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80033f6:	f005 f851 	bl	800849c <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 80033fa:	f44f 730c 	mov.w	r3, #560	@ 0x230
 80033fe:	60fb      	str	r3, [r7, #12]
           SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
           SDRAM_MODEREG_CAS_LATENCY_3           |
           SDRAM_MODEREG_OPERATING_MODE_STANDARD |
           SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003400:	4b0c      	ldr	r3, [pc, #48]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003402:	2204      	movs	r2, #4
 8003404:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003406:	4b0b      	ldr	r3, [pc, #44]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003408:	2208      	movs	r2, #8
 800340a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800340c:	4b09      	ldr	r3, [pc, #36]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800340e:	2201      	movs	r2, #1
 8003410:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	4a07      	ldr	r2, [pc, #28]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003416:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003418:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800341c:	4905      	ldr	r1, [pc, #20]	@ (8003434 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800341e:	4806      	ldr	r0, [pc, #24]	@ (8003438 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003420:	f005 f83c 	bl	800849c <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount);
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4804      	ldr	r0, [pc, #16]	@ (8003438 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003428:	f005 f86d 	bl	8008506 <HAL_SDRAM_ProgramRefreshRate>
}
 800342c:	bf00      	nop
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	200006d8 	.word	0x200006d8
 8003438:	20000688 	.word	0x20000688

0800343c <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b090      	sub	sp, #64	@ 0x40
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if (hsdram != (SDRAM_HandleTypeDef *)NULL)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 80ec 	beq.w	8003626 <BSP_SDRAM_MspInit+0x1ea>
  {
    /* Enable FMC clock */
    __HAL_RCC_FMC_CLK_ENABLE();
 800344e:	2300      	movs	r3, #0
 8003450:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003452:	4b77      	ldr	r3, [pc, #476]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003456:	4a76      	ldr	r2, [pc, #472]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003458:	f043 0301 	orr.w	r3, r3, #1
 800345c:	6393      	str	r3, [r2, #56]	@ 0x38
 800345e:	4b74      	ldr	r3, [pc, #464]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003468:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Enable chosen DMAx clock */
    __DMAx_CLK_ENABLE();
 800346a:	2300      	movs	r3, #0
 800346c:	627b      	str	r3, [r7, #36]	@ 0x24
 800346e:	4b70      	ldr	r3, [pc, #448]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003472:	4a6f      	ldr	r2, [pc, #444]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003474:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003478:	6313      	str	r3, [r2, #48]	@ 0x30
 800347a:	4b6d      	ldr	r3, [pc, #436]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 800347c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003482:	627b      	str	r3, [r7, #36]	@ 0x24
 8003484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003486:	2300      	movs	r3, #0
 8003488:	623b      	str	r3, [r7, #32]
 800348a:	4b69      	ldr	r3, [pc, #420]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 800348c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348e:	4a68      	ldr	r2, [pc, #416]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003490:	f043 0302 	orr.w	r3, r3, #2
 8003494:	6313      	str	r3, [r2, #48]	@ 0x30
 8003496:	4b66      	ldr	r3, [pc, #408]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	623b      	str	r3, [r7, #32]
 80034a0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034a2:	2300      	movs	r3, #0
 80034a4:	61fb      	str	r3, [r7, #28]
 80034a6:	4b62      	ldr	r3, [pc, #392]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034aa:	4a61      	ldr	r2, [pc, #388]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034ac:	f043 0304 	orr.w	r3, r3, #4
 80034b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80034b2:	4b5f      	ldr	r3, [pc, #380]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b6:	f003 0304 	and.w	r3, r3, #4
 80034ba:	61fb      	str	r3, [r7, #28]
 80034bc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034be:	2300      	movs	r3, #0
 80034c0:	61bb      	str	r3, [r7, #24]
 80034c2:	4b5b      	ldr	r3, [pc, #364]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c6:	4a5a      	ldr	r2, [pc, #360]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034c8:	f043 0308 	orr.w	r3, r3, #8
 80034cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80034ce:	4b58      	ldr	r3, [pc, #352]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	61bb      	str	r3, [r7, #24]
 80034d8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034da:	2300      	movs	r3, #0
 80034dc:	617b      	str	r3, [r7, #20]
 80034de:	4b54      	ldr	r3, [pc, #336]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e2:	4a53      	ldr	r2, [pc, #332]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034e4:	f043 0310 	orr.w	r3, r3, #16
 80034e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034ea:	4b51      	ldr	r3, [pc, #324]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ee:	f003 0310 	and.w	r3, r3, #16
 80034f2:	617b      	str	r3, [r7, #20]
 80034f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80034f6:	2300      	movs	r3, #0
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	4b4d      	ldr	r3, [pc, #308]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 80034fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fe:	4a4c      	ldr	r2, [pc, #304]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003500:	f043 0320 	orr.w	r3, r3, #32
 8003504:	6313      	str	r3, [r2, #48]	@ 0x30
 8003506:	4b4a      	ldr	r3, [pc, #296]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350a:	f003 0320 	and.w	r3, r3, #32
 800350e:	613b      	str	r3, [r7, #16]
 8003510:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003512:	2300      	movs	r3, #0
 8003514:	60fb      	str	r3, [r7, #12]
 8003516:	4b46      	ldr	r3, [pc, #280]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351a:	4a45      	ldr	r2, [pc, #276]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 800351c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003520:	6313      	str	r3, [r2, #48]	@ 0x30
 8003522:	4b43      	ldr	r3, [pc, #268]	@ (8003630 <BSP_SDRAM_MspInit+0x1f4>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	68fb      	ldr	r3, [r7, #12]
     +-------------------+

    */

    /* Common GPIO configuration */
    GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 800352e:	2302      	movs	r3, #2
 8003530:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003532:	2302      	movs	r3, #2
 8003534:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003536:	2300      	movs	r3, #0
 8003538:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 800353a:	230c      	movs	r3, #12
 800353c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* GPIOB configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 800353e:	2360      	movs	r3, #96	@ 0x60
 8003540:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003542:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003546:	4619      	mov	r1, r3
 8003548:	483a      	ldr	r0, [pc, #232]	@ (8003634 <BSP_SDRAM_MspInit+0x1f8>)
 800354a:	f001 f8f7 	bl	800473c <HAL_GPIO_Init>

    /* GPIOC configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0;
 800354e:	2301      	movs	r3, #1
 8003550:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003552:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003556:	4619      	mov	r1, r3
 8003558:	4837      	ldr	r0, [pc, #220]	@ (8003638 <BSP_SDRAM_MspInit+0x1fc>)
 800355a:	f001 f8ef 	bl	800473c <HAL_GPIO_Init>

    /* GPIOD configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 800355e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8003562:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                             GPIO_PIN_15;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003564:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003568:	4619      	mov	r1, r3
 800356a:	4834      	ldr	r0, [pc, #208]	@ (800363c <BSP_SDRAM_MspInit+0x200>)
 800356c:	f001 f8e6 	bl	800473c <HAL_GPIO_Init>

    /* GPIOE configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8003570:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8003574:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003576:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800357a:	4619      	mov	r1, r3
 800357c:	4830      	ldr	r0, [pc, #192]	@ (8003640 <BSP_SDRAM_MspInit+0x204>)
 800357e:	f001 f8dd 	bl	800473c <HAL_GPIO_Init>

    /* GPIOF configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 |
 8003582:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8003586:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                             GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                             GPIO_PIN_14 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003588:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800358c:	4619      	mov	r1, r3
 800358e:	482d      	ldr	r0, [pc, #180]	@ (8003644 <BSP_SDRAM_MspInit+0x208>)
 8003590:	f001 f8d4 	bl	800473c <HAL_GPIO_Init>

    /* GPIOG configuration */
    GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003594:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003598:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800359a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800359e:	4619      	mov	r1, r3
 80035a0:	4829      	ldr	r0, [pc, #164]	@ (8003648 <BSP_SDRAM_MspInit+0x20c>)
 80035a2:	f001 f8cb 	bl	800473c <HAL_GPIO_Init>

    /* Configure common DMA parameters */
    dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80035a6:	4b29      	ldr	r3, [pc, #164]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	605a      	str	r2, [r3, #4]
    dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80035ac:	4b27      	ldr	r3, [pc, #156]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035ae:	2280      	movs	r2, #128	@ 0x80
 80035b0:	609a      	str	r2, [r3, #8]
    dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80035b2:	4b26      	ldr	r3, [pc, #152]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035b8:	60da      	str	r2, [r3, #12]
    dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 80035ba:	4b24      	ldr	r3, [pc, #144]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035c0:	611a      	str	r2, [r3, #16]
    dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80035c2:	4b22      	ldr	r3, [pc, #136]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035c4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80035c8:	615a      	str	r2, [r3, #20]
    dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80035ca:	4b20      	ldr	r3, [pc, #128]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035cc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035d0:	619a      	str	r2, [r3, #24]
    dmaHandle.Init.Mode                = DMA_NORMAL;
 80035d2:	4b1e      	ldr	r3, [pc, #120]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	61da      	str	r2, [r3, #28]
    dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80035d8:	4b1c      	ldr	r3, [pc, #112]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035da:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80035de:	621a      	str	r2, [r3, #32]
    dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80035e0:	4b1a      	ldr	r3, [pc, #104]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	625a      	str	r2, [r3, #36]	@ 0x24
    dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80035e6:	4b19      	ldr	r3, [pc, #100]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035e8:	2203      	movs	r2, #3
 80035ea:	629a      	str	r2, [r3, #40]	@ 0x28
    dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80035ec:	4b17      	ldr	r3, [pc, #92]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 80035f2:	4b16      	ldr	r3, [pc, #88]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	631a      	str	r2, [r3, #48]	@ 0x30

    dmaHandle.Instance = SDRAM_DMAx_STREAM;
 80035f8:	4b14      	ldr	r3, [pc, #80]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 80035fa:	4a15      	ldr	r2, [pc, #84]	@ (8003650 <BSP_SDRAM_MspInit+0x214>)
 80035fc:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a12      	ldr	r2, [pc, #72]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 8003602:	631a      	str	r2, [r3, #48]	@ 0x30
 8003604:	4a11      	ldr	r2, [pc, #68]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Deinitialize the stream for new transfer */
    HAL_DMA_DeInit(&dmaHandle);
 800360a:	4810      	ldr	r0, [pc, #64]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 800360c:	f000 fb70 	bl	8003cf0 <HAL_DMA_DeInit>

    /* Configure the DMA stream */
    HAL_DMA_Init(&dmaHandle);
 8003610:	480e      	ldr	r0, [pc, #56]	@ (800364c <BSP_SDRAM_MspInit+0x210>)
 8003612:	f000 fabf 	bl	8003b94 <HAL_DMA_Init>

    /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003616:	2200      	movs	r2, #0
 8003618:	210f      	movs	r1, #15
 800361a:	2038      	movs	r0, #56	@ 0x38
 800361c:	f000 fa09 	bl	8003a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003620:	2038      	movs	r0, #56	@ 0x38
 8003622:	f000 fa22 	bl	8003a6a <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003626:	bf00      	nop
 8003628:	3740      	adds	r7, #64	@ 0x40
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40023800 	.word	0x40023800
 8003634:	40020400 	.word	0x40020400
 8003638:	40020800 	.word	0x40020800
 800363c:	40020c00 	.word	0x40020c00
 8003640:	40021000 	.word	0x40021000
 8003644:	40021400 	.word	0x40021400
 8003648:	40021800 	.word	0x40021800
 800364c:	200006e8 	.word	0x200006e8
 8003650:	40026410 	.word	0x40026410

08003654 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	4603      	mov	r3, r0
 800365c:	460a      	mov	r2, r1
 800365e:	80fb      	strh	r3, [r7, #6]
 8003660:	4613      	mov	r3, r2
 8003662:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8003668:	4a13      	ldr	r2, [pc, #76]	@ (80036b8 <BSP_TS_Init+0x64>)
 800366a:	88fb      	ldrh	r3, [r7, #6]
 800366c:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 800366e:	4a13      	ldr	r2, [pc, #76]	@ (80036bc <BSP_TS_Init+0x68>)
 8003670:	88bb      	ldrh	r3, [r7, #4]
 8003672:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if (stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8003674:	4b12      	ldr	r3, [pc, #72]	@ (80036c0 <BSP_TS_Init+0x6c>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2082      	movs	r0, #130	@ 0x82
 800367a:	4798      	blx	r3
 800367c:	4603      	mov	r3, r0
 800367e:	461a      	mov	r2, r3
 8003680:	f640 0311 	movw	r3, #2065	@ 0x811
 8003684:	429a      	cmp	r2, r3
 8003686:	d104      	bne.n	8003692 <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8003688:	4b0e      	ldr	r3, [pc, #56]	@ (80036c4 <BSP_TS_Init+0x70>)
 800368a:	4a0d      	ldr	r2, [pc, #52]	@ (80036c0 <BSP_TS_Init+0x6c>)
 800368c:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 800368e:	2300      	movs	r3, #0
 8003690:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == TS_OK)
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d109      	bne.n	80036ac <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003698:	4b0a      	ldr	r3, [pc, #40]	@ (80036c4 <BSP_TS_Init+0x70>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2082      	movs	r0, #130	@ 0x82
 80036a0:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 80036a2:	4b08      	ldr	r3, [pc, #32]	@ (80036c4 <BSP_TS_Init+0x70>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	2082      	movs	r0, #130	@ 0x82
 80036aa:	4798      	blx	r3
  }

  return ret;
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3710      	adds	r7, #16
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	2000074c 	.word	0x2000074c
 80036bc:	2000074e 	.word	0x2000074e
 80036c0:	2000005c 	.word	0x2000005c
 80036c4:	20000748 	.word	0x20000748

080036c8 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef *TsState)  // fiz needed?
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint16_t x_raw, y_raw;

  /* Chech if touched  */
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 80036d0:	4b1e      	ldr	r3, [pc, #120]	@ (800374c <BSP_TS_GetState+0x84>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	2082      	movs	r0, #130	@ 0x82
 80036d8:	4798      	blx	r3
 80036da:	4603      	mov	r3, r0
 80036dc:	461a      	mov	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	801a      	strh	r2, [r3, #0]

  if (TsState->TouchDetected)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	881b      	ldrh	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d026      	beq.n	8003738 <BSP_TS_GetState+0x70>
  {
    /* Get raw data */
    TsDrv->GetXY(TS_I2C_ADDRESS, &x_raw, &y_raw);
 80036ea:	4b18      	ldr	r3, [pc, #96]	@ (800374c <BSP_TS_GetState+0x84>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	f107 020c 	add.w	r2, r7, #12
 80036f4:	f107 010e 	add.w	r1, r7, #14
 80036f8:	2082      	movs	r0, #130	@ 0x82
 80036fa:	4798      	blx	r3

    /* Convert data */
    if(x_raw > 4096) x_raw = 4096;
 80036fc:	89fb      	ldrh	r3, [r7, #14]
 80036fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003702:	d902      	bls.n	800370a <BSP_TS_GetState+0x42>
 8003704:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003708:	81fb      	strh	r3, [r7, #14]
    TsState->X = (uint16_t)((uint32_t)(4096 - x_raw) * 240 / 4096);
 800370a:	89fb      	ldrh	r3, [r7, #14]
 800370c:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8003710:	461a      	mov	r2, r3
 8003712:	4613      	mov	r3, r2
 8003714:	011b      	lsls	r3, r3, #4
 8003716:	1a9b      	subs	r3, r3, r2
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	0b1b      	lsrs	r3, r3, #12
 800371c:	b29a      	uxth	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	805a      	strh	r2, [r3, #2]
    TsState->Y = (uint16_t)((uint32_t)y_raw * 320 / 4096);
 8003722:	89bb      	ldrh	r3, [r7, #12]
 8003724:	461a      	mov	r2, r3
 8003726:	4613      	mov	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	4413      	add	r3, r2
 800372c:	019b      	lsls	r3, r3, #6
 800372e:	0b1b      	lsrs	r3, r3, #12
 8003730:	b29a      	uxth	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	809a      	strh	r2, [r3, #4]
  {
	/* No touch */
    TsState->X = 0;
    TsState->Y = 0;
  }
}
 8003736:	e005      	b.n	8003744 <BSP_TS_GetState+0x7c>
    TsState->X = 0;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	805a      	strh	r2, [r3, #2]
    TsState->Y = 0;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	809a      	strh	r2, [r3, #4]
}
 8003744:	bf00      	nop
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	20000748 	.word	0x20000748

08003750 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003754:	4b0e      	ldr	r3, [pc, #56]	@ (8003790 <HAL_Init+0x40>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a0d      	ldr	r2, [pc, #52]	@ (8003790 <HAL_Init+0x40>)
 800375a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800375e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003760:	4b0b      	ldr	r3, [pc, #44]	@ (8003790 <HAL_Init+0x40>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a0a      	ldr	r2, [pc, #40]	@ (8003790 <HAL_Init+0x40>)
 8003766:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800376a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800376c:	4b08      	ldr	r3, [pc, #32]	@ (8003790 <HAL_Init+0x40>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a07      	ldr	r2, [pc, #28]	@ (8003790 <HAL_Init+0x40>)
 8003772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003776:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003778:	2003      	movs	r0, #3
 800377a:	f000 f94f 	bl	8003a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800377e:	2000      	movs	r0, #0
 8003780:	f000 f808 	bl	8003794 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003784:	f7fd fef8 	bl	8001578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40023c00 	.word	0x40023c00

08003794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800379c:	4b12      	ldr	r3, [pc, #72]	@ (80037e8 <HAL_InitTick+0x54>)
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	4b12      	ldr	r3, [pc, #72]	@ (80037ec <HAL_InitTick+0x58>)
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	4619      	mov	r1, r3
 80037a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80037ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 f967 	bl	8003a86 <HAL_SYSTICK_Config>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e00e      	b.n	80037e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b0f      	cmp	r3, #15
 80037c6:	d80a      	bhi.n	80037de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037c8:	2200      	movs	r2, #0
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037d0:	f000 f92f 	bl	8003a32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037d4:	4a06      	ldr	r2, [pc, #24]	@ (80037f0 <HAL_InitTick+0x5c>)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037da:	2300      	movs	r3, #0
 80037dc:	e000      	b.n	80037e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	20000058 	.word	0x20000058
 80037ec:	200000a0 	.word	0x200000a0
 80037f0:	2000009c 	.word	0x2000009c

080037f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037f8:	4b06      	ldr	r3, [pc, #24]	@ (8003814 <HAL_IncTick+0x20>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	461a      	mov	r2, r3
 80037fe:	4b06      	ldr	r3, [pc, #24]	@ (8003818 <HAL_IncTick+0x24>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4413      	add	r3, r2
 8003804:	4a04      	ldr	r2, [pc, #16]	@ (8003818 <HAL_IncTick+0x24>)
 8003806:	6013      	str	r3, [r2, #0]
}
 8003808:	bf00      	nop
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	200000a0 	.word	0x200000a0
 8003818:	20000750 	.word	0x20000750

0800381c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800381c:	b480      	push	{r7}
 800381e:	af00      	add	r7, sp, #0
  return uwTick;
 8003820:	4b03      	ldr	r3, [pc, #12]	@ (8003830 <HAL_GetTick+0x14>)
 8003822:	681b      	ldr	r3, [r3, #0]
}
 8003824:	4618      	mov	r0, r3
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	20000750 	.word	0x20000750

08003834 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800383c:	f7ff ffee 	bl	800381c <HAL_GetTick>
 8003840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800384c:	d005      	beq.n	800385a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800384e:	4b0a      	ldr	r3, [pc, #40]	@ (8003878 <HAL_Delay+0x44>)
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	461a      	mov	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4413      	add	r3, r2
 8003858:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800385a:	bf00      	nop
 800385c:	f7ff ffde 	bl	800381c <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	429a      	cmp	r2, r3
 800386a:	d8f7      	bhi.n	800385c <HAL_Delay+0x28>
  {
  }
}
 800386c:	bf00      	nop
 800386e:	bf00      	nop
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	200000a0 	.word	0x200000a0

0800387c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f003 0307 	and.w	r3, r3, #7
 800388a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800388c:	4b0c      	ldr	r3, [pc, #48]	@ (80038c0 <__NVIC_SetPriorityGrouping+0x44>)
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003898:	4013      	ands	r3, r2
 800389a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038ae:	4a04      	ldr	r2, [pc, #16]	@ (80038c0 <__NVIC_SetPriorityGrouping+0x44>)
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	60d3      	str	r3, [r2, #12]
}
 80038b4:	bf00      	nop
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	e000ed00 	.word	0xe000ed00

080038c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038c8:	4b04      	ldr	r3, [pc, #16]	@ (80038dc <__NVIC_GetPriorityGrouping+0x18>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	0a1b      	lsrs	r3, r3, #8
 80038ce:	f003 0307 	and.w	r3, r3, #7
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	e000ed00 	.word	0xe000ed00

080038e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	4603      	mov	r3, r0
 80038e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	db0b      	blt.n	800390a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038f2:	79fb      	ldrb	r3, [r7, #7]
 80038f4:	f003 021f 	and.w	r2, r3, #31
 80038f8:	4907      	ldr	r1, [pc, #28]	@ (8003918 <__NVIC_EnableIRQ+0x38>)
 80038fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038fe:	095b      	lsrs	r3, r3, #5
 8003900:	2001      	movs	r0, #1
 8003902:	fa00 f202 	lsl.w	r2, r0, r2
 8003906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	e000e100 	.word	0xe000e100

0800391c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	6039      	str	r1, [r7, #0]
 8003926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392c:	2b00      	cmp	r3, #0
 800392e:	db0a      	blt.n	8003946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	b2da      	uxtb	r2, r3
 8003934:	490c      	ldr	r1, [pc, #48]	@ (8003968 <__NVIC_SetPriority+0x4c>)
 8003936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393a:	0112      	lsls	r2, r2, #4
 800393c:	b2d2      	uxtb	r2, r2
 800393e:	440b      	add	r3, r1
 8003940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003944:	e00a      	b.n	800395c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	b2da      	uxtb	r2, r3
 800394a:	4908      	ldr	r1, [pc, #32]	@ (800396c <__NVIC_SetPriority+0x50>)
 800394c:	79fb      	ldrb	r3, [r7, #7]
 800394e:	f003 030f 	and.w	r3, r3, #15
 8003952:	3b04      	subs	r3, #4
 8003954:	0112      	lsls	r2, r2, #4
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	440b      	add	r3, r1
 800395a:	761a      	strb	r2, [r3, #24]
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	e000e100 	.word	0xe000e100
 800396c:	e000ed00 	.word	0xe000ed00

08003970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003970:	b480      	push	{r7}
 8003972:	b089      	sub	sp, #36	@ 0x24
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f003 0307 	and.w	r3, r3, #7
 8003982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f1c3 0307 	rsb	r3, r3, #7
 800398a:	2b04      	cmp	r3, #4
 800398c:	bf28      	it	cs
 800398e:	2304      	movcs	r3, #4
 8003990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	3304      	adds	r3, #4
 8003996:	2b06      	cmp	r3, #6
 8003998:	d902      	bls.n	80039a0 <NVIC_EncodePriority+0x30>
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	3b03      	subs	r3, #3
 800399e:	e000      	b.n	80039a2 <NVIC_EncodePriority+0x32>
 80039a0:	2300      	movs	r3, #0
 80039a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	43da      	mvns	r2, r3
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	401a      	ands	r2, r3
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	fa01 f303 	lsl.w	r3, r1, r3
 80039c2:	43d9      	mvns	r1, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c8:	4313      	orrs	r3, r2
         );
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3724      	adds	r7, #36	@ 0x24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
	...

080039d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039e8:	d301      	bcc.n	80039ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039ea:	2301      	movs	r3, #1
 80039ec:	e00f      	b.n	8003a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003a18 <SysTick_Config+0x40>)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3b01      	subs	r3, #1
 80039f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039f6:	210f      	movs	r1, #15
 80039f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80039fc:	f7ff ff8e 	bl	800391c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a00:	4b05      	ldr	r3, [pc, #20]	@ (8003a18 <SysTick_Config+0x40>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a06:	4b04      	ldr	r3, [pc, #16]	@ (8003a18 <SysTick_Config+0x40>)
 8003a08:	2207      	movs	r2, #7
 8003a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	e000e010 	.word	0xe000e010

08003a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f7ff ff29 	bl	800387c <__NVIC_SetPriorityGrouping>
}
 8003a2a:	bf00      	nop
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b086      	sub	sp, #24
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	4603      	mov	r3, r0
 8003a3a:	60b9      	str	r1, [r7, #8]
 8003a3c:	607a      	str	r2, [r7, #4]
 8003a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a40:	2300      	movs	r3, #0
 8003a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a44:	f7ff ff3e 	bl	80038c4 <__NVIC_GetPriorityGrouping>
 8003a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	68b9      	ldr	r1, [r7, #8]
 8003a4e:	6978      	ldr	r0, [r7, #20]
 8003a50:	f7ff ff8e 	bl	8003970 <NVIC_EncodePriority>
 8003a54:	4602      	mov	r2, r0
 8003a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a5a:	4611      	mov	r1, r2
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff ff5d 	bl	800391c <__NVIC_SetPriority>
}
 8003a62:	bf00      	nop
 8003a64:	3718      	adds	r7, #24
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b082      	sub	sp, #8
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	4603      	mov	r3, r0
 8003a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff ff31 	bl	80038e0 <__NVIC_EnableIRQ>
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b082      	sub	sp, #8
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f7ff ffa2 	bl	80039d8 <SysTick_Config>
 8003a94:	4603      	mov	r3, r0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3708      	adds	r7, #8
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b082      	sub	sp, #8
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d101      	bne.n	8003ab0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e014      	b.n	8003ada <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	791b      	ldrb	r3, [r3, #4]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d105      	bne.n	8003ac6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f7fd fd81 	bl	80015c8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2202      	movs	r2, #2
 8003aca:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b089      	sub	sp, #36	@ 0x24
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	60f8      	str	r0, [r7, #12]
 8003aea:	60b9      	str	r1, [r7, #8]
 8003aec:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d002      	beq.n	8003afe <HAL_DAC_ConfigChannel+0x1c>
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e042      	b.n	8003b88 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	795b      	ldrb	r3, [r3, #5]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d101      	bne.n	8003b0e <HAL_DAC_ConfigChannel+0x2c>
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	e03c      	b.n	8003b88 <HAL_DAC_ConfigChannel+0xa6>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2201      	movs	r2, #1
 8003b12:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2202      	movs	r2, #2
 8003b18:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f003 0310 	and.w	r3, r3, #16
 8003b28:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003b30:	43db      	mvns	r3, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4013      	ands	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f003 0310 	and.w	r3, r3, #16
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6819      	ldr	r1, [r3, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f003 0310 	and.w	r3, r3, #16
 8003b6a:	22c0      	movs	r2, #192	@ 0xc0
 8003b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b70:	43da      	mvns	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	400a      	ands	r2, r1
 8003b78:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2200      	movs	r2, #0
 8003b84:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003b86:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3724      	adds	r7, #36	@ 0x24
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ba0:	f7ff fe3c 	bl	800381c <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d101      	bne.n	8003bb0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e099      	b.n	8003ce4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0201 	bic.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bd0:	e00f      	b.n	8003bf2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bd2:	f7ff fe23 	bl	800381c <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b05      	cmp	r3, #5
 8003bde:	d908      	bls.n	8003bf2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2220      	movs	r2, #32
 8003be4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2203      	movs	r2, #3
 8003bea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e078      	b.n	8003ce4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1e8      	bne.n	8003bd2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	4b38      	ldr	r3, [pc, #224]	@ (8003cec <HAL_DMA_Init+0x158>)
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c48:	2b04      	cmp	r3, #4
 8003c4a:	d107      	bne.n	8003c5c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c54:	4313      	orrs	r3, r2
 8003c56:	697a      	ldr	r2, [r7, #20]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f023 0307 	bic.w	r3, r3, #7
 8003c72:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	d117      	bne.n	8003cb6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8a:	697a      	ldr	r2, [r7, #20]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00e      	beq.n	8003cb6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 fa47 	bl	800412c <DMA_CheckFifoParam>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d008      	beq.n	8003cb6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2240      	movs	r2, #64	@ 0x40
 8003ca8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e016      	b.n	8003ce4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 f9fe 	bl	80040c0 <DMA_CalcBaseAndBitshift>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ccc:	223f      	movs	r2, #63	@ 0x3f
 8003cce:	409a      	lsls	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3718      	adds	r7, #24
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	f010803f 	.word	0xf010803f

08003cf0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e050      	b.n	8003da4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d101      	bne.n	8003d12 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003d0e:	2302      	movs	r3, #2
 8003d10:	e048      	b.n	8003da4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 0201 	bic.w	r2, r2, #1
 8003d20:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2200      	movs	r2, #0
 8003d38:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2200      	movs	r2, #0
 8003d48:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2221      	movs	r2, #33	@ 0x21
 8003d50:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 f9b4 	bl	80040c0 <DMA_CalcBaseAndBitshift>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d84:	223f      	movs	r2, #63	@ 0x3f
 8003d86:	409a      	lsls	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3710      	adds	r7, #16
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003db8:	4b8e      	ldr	r3, [pc, #568]	@ (8003ff4 <HAL_DMA_IRQHandler+0x248>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a8e      	ldr	r2, [pc, #568]	@ (8003ff8 <HAL_DMA_IRQHandler+0x24c>)
 8003dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc2:	0a9b      	lsrs	r3, r3, #10
 8003dc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd6:	2208      	movs	r2, #8
 8003dd8:	409a      	lsls	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d01a      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0304 	and.w	r3, r3, #4
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d013      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 0204 	bic.w	r2, r2, #4
 8003dfe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e04:	2208      	movs	r2, #8
 8003e06:	409a      	lsls	r2, r3
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e10:	f043 0201 	orr.w	r2, r3, #1
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	409a      	lsls	r2, r3
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	4013      	ands	r3, r2
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d012      	beq.n	8003e4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00b      	beq.n	8003e4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	409a      	lsls	r2, r3
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e46:	f043 0202 	orr.w	r2, r3, #2
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e52:	2204      	movs	r2, #4
 8003e54:	409a      	lsls	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d012      	beq.n	8003e84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d00b      	beq.n	8003e84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e70:	2204      	movs	r2, #4
 8003e72:	409a      	lsls	r2, r3
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e7c:	f043 0204 	orr.w	r2, r3, #4
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e88:	2210      	movs	r2, #16
 8003e8a:	409a      	lsls	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	4013      	ands	r3, r2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d043      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0308 	and.w	r3, r3, #8
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d03c      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea6:	2210      	movs	r2, #16
 8003ea8:	409a      	lsls	r2, r3
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d018      	beq.n	8003eee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d108      	bne.n	8003edc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d024      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	4798      	blx	r3
 8003eda:	e01f      	b.n	8003f1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d01b      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	4798      	blx	r3
 8003eec:	e016      	b.n	8003f1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d107      	bne.n	8003f0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0208 	bic.w	r2, r2, #8
 8003f0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f20:	2220      	movs	r2, #32
 8003f22:	409a      	lsls	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4013      	ands	r3, r2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 808f 	beq.w	800404c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0310 	and.w	r3, r3, #16
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 8087 	beq.w	800404c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f42:	2220      	movs	r2, #32
 8003f44:	409a      	lsls	r2, r3
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b05      	cmp	r3, #5
 8003f54:	d136      	bne.n	8003fc4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f022 0216 	bic.w	r2, r2, #22
 8003f64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695a      	ldr	r2, [r3, #20]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d103      	bne.n	8003f86 <HAL_DMA_IRQHandler+0x1da>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d007      	beq.n	8003f96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f022 0208 	bic.w	r2, r2, #8
 8003f94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f9a:	223f      	movs	r2, #63	@ 0x3f
 8003f9c:	409a      	lsls	r2, r3
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d07e      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	4798      	blx	r3
        }
        return;
 8003fc2:	e079      	b.n	80040b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d01d      	beq.n	800400e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d10d      	bne.n	8003ffc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d031      	beq.n	800404c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
 8003ff0:	e02c      	b.n	800404c <HAL_DMA_IRQHandler+0x2a0>
 8003ff2:	bf00      	nop
 8003ff4:	20000058 	.word	0x20000058
 8003ff8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004000:	2b00      	cmp	r3, #0
 8004002:	d023      	beq.n	800404c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	4798      	blx	r3
 800400c:	e01e      	b.n	800404c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10f      	bne.n	800403c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f022 0210 	bic.w	r2, r2, #16
 800402a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004050:	2b00      	cmp	r3, #0
 8004052:	d032      	beq.n	80040ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	2b00      	cmp	r3, #0
 800405e:	d022      	beq.n	80040a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2205      	movs	r2, #5
 8004064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	3301      	adds	r3, #1
 800407c:	60bb      	str	r3, [r7, #8]
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	429a      	cmp	r2, r3
 8004082:	d307      	bcc.n	8004094 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1f2      	bne.n	8004078 <HAL_DMA_IRQHandler+0x2cc>
 8004092:	e000      	b.n	8004096 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004094:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2201      	movs	r2, #1
 800409a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d005      	beq.n	80040ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	4798      	blx	r3
 80040b6:	e000      	b.n	80040ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80040b8:	bf00      	nop
    }
  }
}
 80040ba:	3718      	adds	r7, #24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	3b10      	subs	r3, #16
 80040d0:	4a14      	ldr	r2, [pc, #80]	@ (8004124 <DMA_CalcBaseAndBitshift+0x64>)
 80040d2:	fba2 2303 	umull	r2, r3, r2, r3
 80040d6:	091b      	lsrs	r3, r3, #4
 80040d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040da:	4a13      	ldr	r2, [pc, #76]	@ (8004128 <DMA_CalcBaseAndBitshift+0x68>)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4413      	add	r3, r2
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b03      	cmp	r3, #3
 80040ec:	d909      	bls.n	8004102 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80040f6:	f023 0303 	bic.w	r3, r3, #3
 80040fa:	1d1a      	adds	r2, r3, #4
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	659a      	str	r2, [r3, #88]	@ 0x58
 8004100:	e007      	b.n	8004112 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800410a:	f023 0303 	bic.w	r3, r3, #3
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004116:	4618      	mov	r0, r3
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	aaaaaaab 	.word	0xaaaaaaab
 8004128:	08010674 	.word	0x08010674

0800412c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004134:	2300      	movs	r3, #0
 8004136:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d11f      	bne.n	8004186 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d856      	bhi.n	80041fa <DMA_CheckFifoParam+0xce>
 800414c:	a201      	add	r2, pc, #4	@ (adr r2, 8004154 <DMA_CheckFifoParam+0x28>)
 800414e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004152:	bf00      	nop
 8004154:	08004165 	.word	0x08004165
 8004158:	08004177 	.word	0x08004177
 800415c:	08004165 	.word	0x08004165
 8004160:	080041fb 	.word	0x080041fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d046      	beq.n	80041fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004174:	e043      	b.n	80041fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800417e:	d140      	bne.n	8004202 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004184:	e03d      	b.n	8004202 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800418e:	d121      	bne.n	80041d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	2b03      	cmp	r3, #3
 8004194:	d837      	bhi.n	8004206 <DMA_CheckFifoParam+0xda>
 8004196:	a201      	add	r2, pc, #4	@ (adr r2, 800419c <DMA_CheckFifoParam+0x70>)
 8004198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419c:	080041ad 	.word	0x080041ad
 80041a0:	080041b3 	.word	0x080041b3
 80041a4:	080041ad 	.word	0x080041ad
 80041a8:	080041c5 	.word	0x080041c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
      break;
 80041b0:	e030      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d025      	beq.n	800420a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041c2:	e022      	b.n	800420a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041cc:	d11f      	bne.n	800420e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041d2:	e01c      	b.n	800420e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d903      	bls.n	80041e2 <DMA_CheckFifoParam+0xb6>
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d003      	beq.n	80041e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041e0:	e018      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	73fb      	strb	r3, [r7, #15]
      break;
 80041e6:	e015      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d00e      	beq.n	8004212 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	73fb      	strb	r3, [r7, #15]
      break;
 80041f8:	e00b      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      break;
 80041fa:	bf00      	nop
 80041fc:	e00a      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 80041fe:	bf00      	nop
 8004200:	e008      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 8004202:	bf00      	nop
 8004204:	e006      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 8004206:	bf00      	nop
 8004208:	e004      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 800420a:	bf00      	nop
 800420c:	e002      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;   
 800420e:	bf00      	nop
 8004210:	e000      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 8004212:	bf00      	nop
    }
  } 
  
  return status; 
 8004214:	7bfb      	ldrb	r3, [r7, #15]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop

08004224 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d101      	bne.n	8004236 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e03b      	b.n	80042ae <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d106      	bne.n	8004250 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f7fd fa36 	bl	80016bc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685a      	ldr	r2, [r3, #4]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004274:	f023 0107 	bic.w	r1, r3, #7
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	430a      	orrs	r2, r1
 8004282:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800428e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	68d1      	ldr	r1, [r2, #12]
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	6812      	ldr	r2, [r2, #0]
 800429a:	430b      	orrs	r3, r1
 800429c:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b086      	sub	sp, #24
 80042ba:	af02      	add	r7, sp, #8
 80042bc:	60f8      	str	r0, [r7, #12]
 80042be:	60b9      	str	r1, [r7, #8]
 80042c0:	607a      	str	r2, [r7, #4]
 80042c2:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d101      	bne.n	80042d2 <HAL_DMA2D_Start+0x1c>
 80042ce:	2302      	movs	r3, #2
 80042d0:	e018      	b.n	8004304 <HAL_DMA2D_Start+0x4e>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2202      	movs	r2, #2
 80042de:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	9300      	str	r3, [sp, #0]
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	68b9      	ldr	r1, [r7, #8]
 80042ec:	68f8      	ldr	r0, [r7, #12]
 80042ee:	f000 f989 	bl	8004604 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f042 0201 	orr.w	r2, r2, #1
 8004300:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004302:	2300      	movs	r3, #0
}
 8004304:	4618      	mov	r0, r3
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b086      	sub	sp, #24
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004316:	2300      	movs	r3, #0
 8004318:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b00      	cmp	r3, #0
 8004326:	d056      	beq.n	80043d6 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004328:	f7ff fa78 	bl	800381c <HAL_GetTick>
 800432c:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800432e:	e04b      	b.n	80043c8 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800433e:	2b00      	cmp	r3, #0
 8004340:	d023      	beq.n	800438a <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b00      	cmp	r3, #0
 800434a:	d005      	beq.n	8004358 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004350:	f043 0202 	orr.w	r2, r3, #2
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d005      	beq.n	800436e <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004366:	f043 0201 	orr.w	r2, r3, #1
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2221      	movs	r2, #33	@ 0x21
 8004374:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2204      	movs	r2, #4
 800437a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e0a5      	b.n	80044d6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004390:	d01a      	beq.n	80043c8 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004392:	f7ff fa43 	bl	800381c <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d302      	bcc.n	80043a8 <HAL_DMA2D_PollForTransfer+0x9c>
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10f      	bne.n	80043c8 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ac:	f043 0220 	orr.w	r2, r3, #32
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2203      	movs	r2, #3
 80043b8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80043c4:	2303      	movs	r3, #3
 80043c6:	e086      	b.n	80044d6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0ac      	beq.n	8004330 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	69db      	ldr	r3, [r3, #28]
 80043dc:	f003 0320 	and.w	r3, r3, #32
 80043e0:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e8:	f003 0320 	and.w	r3, r3, #32
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d061      	beq.n	80044bc <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80043f8:	f7ff fa10 	bl	800381c <HAL_GetTick>
 80043fc:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80043fe:	e056      	b.n	80044ae <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 800440e:	2b00      	cmp	r3, #0
 8004410:	d02e      	beq.n	8004470 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f003 0308 	and.w	r3, r3, #8
 8004418:	2b00      	cmp	r3, #0
 800441a:	d005      	beq.n	8004428 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004420:	f043 0204 	orr.w	r2, r3, #4
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f003 0320 	and.w	r3, r3, #32
 800442e:	2b00      	cmp	r3, #0
 8004430:	d005      	beq.n	800443e <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004436:	f043 0202 	orr.w	r2, r3, #2
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f003 0301 	and.w	r3, r3, #1
 8004444:	2b00      	cmp	r3, #0
 8004446:	d005      	beq.n	8004454 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800444c:	f043 0201 	orr.w	r2, r3, #1
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2229      	movs	r2, #41	@ 0x29
 800445a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2204      	movs	r2, #4
 8004460:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e032      	b.n	80044d6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004476:	d01a      	beq.n	80044ae <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004478:	f7ff f9d0 	bl	800381c <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	d302      	bcc.n	800448e <HAL_DMA2D_PollForTransfer+0x182>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d10f      	bne.n	80044ae <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004492:	f043 0220 	orr.w	r2, r3, #32
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2203      	movs	r2, #3
 800449e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e013      	b.n	80044d6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f003 0310 	and.w	r3, r3, #16
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d0a1      	beq.n	8004400 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2212      	movs	r2, #18
 80044c2:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3718      	adds	r7, #24
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
	...

080044e0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b087      	sub	sp, #28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d101      	bne.n	8004500 <HAL_DMA2D_ConfigLayer+0x20>
 80044fc:	2302      	movs	r3, #2
 80044fe:	e079      	b.n	80045f4 <HAL_DMA2D_ConfigLayer+0x114>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	3318      	adds	r3, #24
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	4413      	add	r3, r2
 800451a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	041b      	lsls	r3, r3, #16
 8004526:	4313      	orrs	r3, r2
 8004528:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800452a:	4b35      	ldr	r3, [pc, #212]	@ (8004600 <HAL_DMA2D_ConfigLayer+0x120>)
 800452c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	2b0a      	cmp	r3, #10
 8004534:	d003      	beq.n	800453e <HAL_DMA2D_ConfigLayer+0x5e>
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	2b09      	cmp	r3, #9
 800453c:	d107      	bne.n	800454e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004546:	697a      	ldr	r2, [r7, #20]
 8004548:	4313      	orrs	r3, r2
 800454a:	617b      	str	r3, [r7, #20]
 800454c:	e005      	b.n	800455a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	061b      	lsls	r3, r3, #24
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	4313      	orrs	r3, r2
 8004558:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d120      	bne.n	80045a2 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	43db      	mvns	r3, r3
 800456a:	ea02 0103 	and.w	r1, r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	430a      	orrs	r2, r1
 8004576:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	6812      	ldr	r2, [r2, #0]
 8004580:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	2b0a      	cmp	r3, #10
 8004588:	d003      	beq.n	8004592 <HAL_DMA2D_ConfigLayer+0xb2>
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	2b09      	cmp	r3, #9
 8004590:	d127      	bne.n	80045e2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	68da      	ldr	r2, [r3, #12]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800459e:	629a      	str	r2, [r3, #40]	@ 0x28
 80045a0:	e01f      	b.n	80045e2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	69da      	ldr	r2, [r3, #28]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	43db      	mvns	r3, r3
 80045ac:	ea02 0103 	and.w	r1, r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	697a      	ldr	r2, [r7, #20]
 80045b6:	430a      	orrs	r2, r1
 80045b8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	6812      	ldr	r2, [r2, #0]
 80045c2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	2b0a      	cmp	r3, #10
 80045ca:	d003      	beq.n	80045d4 <HAL_DMA2D_ConfigLayer+0xf4>
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	2b09      	cmp	r3, #9
 80045d2:	d106      	bne.n	80045e2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	68da      	ldr	r2, [r3, #12]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80045e0:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	371c      	adds	r7, #28
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	ff03000f 	.word	0xff03000f

08004604 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004604:	b480      	push	{r7}
 8004606:	b08b      	sub	sp, #44	@ 0x2c
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
 8004610:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004618:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	041a      	lsls	r2, r3, #16
 8004620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004622:	431a      	orrs	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	430a      	orrs	r2, r1
 800462a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800463c:	d174      	bne.n	8004728 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004644:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800464c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004654:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	b2db      	uxtb	r3, r3
 800465a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d108      	bne.n	8004676 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	431a      	orrs	r2, r3
 800466a:	6a3b      	ldr	r3, [r7, #32]
 800466c:	4313      	orrs	r3, r2
 800466e:	697a      	ldr	r2, [r7, #20]
 8004670:	4313      	orrs	r3, r2
 8004672:	627b      	str	r3, [r7, #36]	@ 0x24
 8004674:	e053      	b.n	800471e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d106      	bne.n	800468c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	4313      	orrs	r3, r2
 8004684:	697a      	ldr	r2, [r7, #20]
 8004686:	4313      	orrs	r3, r2
 8004688:	627b      	str	r3, [r7, #36]	@ 0x24
 800468a:	e048      	b.n	800471e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	2b02      	cmp	r3, #2
 8004692:	d111      	bne.n	80046b8 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	0cdb      	lsrs	r3, r3, #19
 8004698:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	0a9b      	lsrs	r3, r3, #10
 800469e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	08db      	lsrs	r3, r3, #3
 80046a4:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	015a      	lsls	r2, r3, #5
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	02db      	lsls	r3, r3, #11
 80046ae:	4313      	orrs	r3, r2
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80046b6:	e032      	b.n	800471e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	2b03      	cmp	r3, #3
 80046be:	d117      	bne.n	80046f0 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80046c0:	6a3b      	ldr	r3, [r7, #32]
 80046c2:	0fdb      	lsrs	r3, r3, #31
 80046c4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	0cdb      	lsrs	r3, r3, #19
 80046ca:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	0adb      	lsrs	r3, r3, #11
 80046d0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	08db      	lsrs	r3, r3, #3
 80046d6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	015a      	lsls	r2, r3, #5
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	029b      	lsls	r3, r3, #10
 80046e0:	431a      	orrs	r2, r3
 80046e2:	6a3b      	ldr	r3, [r7, #32]
 80046e4:	03db      	lsls	r3, r3, #15
 80046e6:	4313      	orrs	r3, r2
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ee:	e016      	b.n	800471e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80046f0:	6a3b      	ldr	r3, [r7, #32]
 80046f2:	0f1b      	lsrs	r3, r3, #28
 80046f4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	0d1b      	lsrs	r3, r3, #20
 80046fa:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	0b1b      	lsrs	r3, r3, #12
 8004700:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	091b      	lsrs	r3, r3, #4
 8004706:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	011a      	lsls	r2, r3, #4
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	021b      	lsls	r3, r3, #8
 8004710:	431a      	orrs	r2, r3
 8004712:	6a3b      	ldr	r3, [r7, #32]
 8004714:	031b      	lsls	r3, r3, #12
 8004716:	4313      	orrs	r3, r2
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	4313      	orrs	r3, r2
 800471c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004724:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004726:	e003      	b.n	8004730 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68ba      	ldr	r2, [r7, #8]
 800472e:	60da      	str	r2, [r3, #12]
}
 8004730:	bf00      	nop
 8004732:	372c      	adds	r7, #44	@ 0x2c
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800473c:	b480      	push	{r7}
 800473e:	b089      	sub	sp, #36	@ 0x24
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004746:	2300      	movs	r3, #0
 8004748:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800474a:	2300      	movs	r3, #0
 800474c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800474e:	2300      	movs	r3, #0
 8004750:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004752:	2300      	movs	r3, #0
 8004754:	61fb      	str	r3, [r7, #28]
 8004756:	e177      	b.n	8004a48 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004758:	2201      	movs	r2, #1
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	fa02 f303 	lsl.w	r3, r2, r3
 8004760:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4013      	ands	r3, r2
 800476a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	429a      	cmp	r2, r3
 8004772:	f040 8166 	bne.w	8004a42 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f003 0303 	and.w	r3, r3, #3
 800477e:	2b01      	cmp	r3, #1
 8004780:	d005      	beq.n	800478e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800478a:	2b02      	cmp	r3, #2
 800478c:	d130      	bne.n	80047f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	2203      	movs	r2, #3
 800479a:	fa02 f303 	lsl.w	r3, r2, r3
 800479e:	43db      	mvns	r3, r3
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	4013      	ands	r3, r2
 80047a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	68da      	ldr	r2, [r3, #12]
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	fa02 f303 	lsl.w	r3, r2, r3
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047c4:	2201      	movs	r2, #1
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	fa02 f303 	lsl.w	r3, r2, r3
 80047cc:	43db      	mvns	r3, r3
 80047ce:	69ba      	ldr	r2, [r7, #24]
 80047d0:	4013      	ands	r3, r2
 80047d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	091b      	lsrs	r3, r3, #4
 80047da:	f003 0201 	and.w	r2, r3, #1
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	fa02 f303 	lsl.w	r3, r2, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	69ba      	ldr	r2, [r7, #24]
 80047ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f003 0303 	and.w	r3, r3, #3
 80047f8:	2b03      	cmp	r3, #3
 80047fa:	d017      	beq.n	800482c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	2203      	movs	r2, #3
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	43db      	mvns	r3, r3
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	4013      	ands	r3, r2
 8004812:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	689a      	ldr	r2, [r3, #8]
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	fa02 f303 	lsl.w	r3, r2, r3
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	4313      	orrs	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f003 0303 	and.w	r3, r3, #3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d123      	bne.n	8004880 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	08da      	lsrs	r2, r3, #3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	3208      	adds	r2, #8
 8004840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004844:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	f003 0307 	and.w	r3, r3, #7
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	220f      	movs	r2, #15
 8004850:	fa02 f303 	lsl.w	r3, r2, r3
 8004854:	43db      	mvns	r3, r3
 8004856:	69ba      	ldr	r2, [r7, #24]
 8004858:	4013      	ands	r3, r2
 800485a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	4313      	orrs	r3, r2
 8004870:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	08da      	lsrs	r2, r3, #3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	3208      	adds	r2, #8
 800487a:	69b9      	ldr	r1, [r7, #24]
 800487c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	005b      	lsls	r3, r3, #1
 800488a:	2203      	movs	r2, #3
 800488c:	fa02 f303 	lsl.w	r3, r2, r3
 8004890:	43db      	mvns	r3, r3
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	4013      	ands	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f003 0203 	and.w	r2, r3, #3
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	fa02 f303 	lsl.w	r3, r2, r3
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 80c0 	beq.w	8004a42 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048c2:	2300      	movs	r3, #0
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	4b66      	ldr	r3, [pc, #408]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 80048c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ca:	4a65      	ldr	r2, [pc, #404]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 80048cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80048d2:	4b63      	ldr	r3, [pc, #396]	@ (8004a60 <HAL_GPIO_Init+0x324>)
 80048d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048de:	4a61      	ldr	r2, [pc, #388]	@ (8004a64 <HAL_GPIO_Init+0x328>)
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	089b      	lsrs	r3, r3, #2
 80048e4:	3302      	adds	r3, #2
 80048e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	f003 0303 	and.w	r3, r3, #3
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	220f      	movs	r2, #15
 80048f6:	fa02 f303 	lsl.w	r3, r2, r3
 80048fa:	43db      	mvns	r3, r3
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	4013      	ands	r3, r2
 8004900:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a58      	ldr	r2, [pc, #352]	@ (8004a68 <HAL_GPIO_Init+0x32c>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d037      	beq.n	800497a <HAL_GPIO_Init+0x23e>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a57      	ldr	r2, [pc, #348]	@ (8004a6c <HAL_GPIO_Init+0x330>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d031      	beq.n	8004976 <HAL_GPIO_Init+0x23a>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a56      	ldr	r2, [pc, #344]	@ (8004a70 <HAL_GPIO_Init+0x334>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d02b      	beq.n	8004972 <HAL_GPIO_Init+0x236>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a55      	ldr	r2, [pc, #340]	@ (8004a74 <HAL_GPIO_Init+0x338>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d025      	beq.n	800496e <HAL_GPIO_Init+0x232>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a54      	ldr	r2, [pc, #336]	@ (8004a78 <HAL_GPIO_Init+0x33c>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d01f      	beq.n	800496a <HAL_GPIO_Init+0x22e>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a53      	ldr	r2, [pc, #332]	@ (8004a7c <HAL_GPIO_Init+0x340>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d019      	beq.n	8004966 <HAL_GPIO_Init+0x22a>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a52      	ldr	r2, [pc, #328]	@ (8004a80 <HAL_GPIO_Init+0x344>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d013      	beq.n	8004962 <HAL_GPIO_Init+0x226>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a51      	ldr	r2, [pc, #324]	@ (8004a84 <HAL_GPIO_Init+0x348>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d00d      	beq.n	800495e <HAL_GPIO_Init+0x222>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a50      	ldr	r2, [pc, #320]	@ (8004a88 <HAL_GPIO_Init+0x34c>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d007      	beq.n	800495a <HAL_GPIO_Init+0x21e>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a4f      	ldr	r2, [pc, #316]	@ (8004a8c <HAL_GPIO_Init+0x350>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d101      	bne.n	8004956 <HAL_GPIO_Init+0x21a>
 8004952:	2309      	movs	r3, #9
 8004954:	e012      	b.n	800497c <HAL_GPIO_Init+0x240>
 8004956:	230a      	movs	r3, #10
 8004958:	e010      	b.n	800497c <HAL_GPIO_Init+0x240>
 800495a:	2308      	movs	r3, #8
 800495c:	e00e      	b.n	800497c <HAL_GPIO_Init+0x240>
 800495e:	2307      	movs	r3, #7
 8004960:	e00c      	b.n	800497c <HAL_GPIO_Init+0x240>
 8004962:	2306      	movs	r3, #6
 8004964:	e00a      	b.n	800497c <HAL_GPIO_Init+0x240>
 8004966:	2305      	movs	r3, #5
 8004968:	e008      	b.n	800497c <HAL_GPIO_Init+0x240>
 800496a:	2304      	movs	r3, #4
 800496c:	e006      	b.n	800497c <HAL_GPIO_Init+0x240>
 800496e:	2303      	movs	r3, #3
 8004970:	e004      	b.n	800497c <HAL_GPIO_Init+0x240>
 8004972:	2302      	movs	r3, #2
 8004974:	e002      	b.n	800497c <HAL_GPIO_Init+0x240>
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <HAL_GPIO_Init+0x240>
 800497a:	2300      	movs	r3, #0
 800497c:	69fa      	ldr	r2, [r7, #28]
 800497e:	f002 0203 	and.w	r2, r2, #3
 8004982:	0092      	lsls	r2, r2, #2
 8004984:	4093      	lsls	r3, r2
 8004986:	69ba      	ldr	r2, [r7, #24]
 8004988:	4313      	orrs	r3, r2
 800498a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800498c:	4935      	ldr	r1, [pc, #212]	@ (8004a64 <HAL_GPIO_Init+0x328>)
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	089b      	lsrs	r3, r3, #2
 8004992:	3302      	adds	r3, #2
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800499a:	4b3d      	ldr	r3, [pc, #244]	@ (8004a90 <HAL_GPIO_Init+0x354>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	43db      	mvns	r3, r3
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	4013      	ands	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80049b6:	69ba      	ldr	r2, [r7, #24]
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049be:	4a34      	ldr	r2, [pc, #208]	@ (8004a90 <HAL_GPIO_Init+0x354>)
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049c4:	4b32      	ldr	r3, [pc, #200]	@ (8004a90 <HAL_GPIO_Init+0x354>)
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	43db      	mvns	r3, r3
 80049ce:	69ba      	ldr	r2, [r7, #24]
 80049d0:	4013      	ands	r3, r2
 80049d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d003      	beq.n	80049e8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049e8:	4a29      	ldr	r2, [pc, #164]	@ (8004a90 <HAL_GPIO_Init+0x354>)
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80049ee:	4b28      	ldr	r3, [pc, #160]	@ (8004a90 <HAL_GPIO_Init+0x354>)
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	43db      	mvns	r3, r3
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	4013      	ands	r3, r2
 80049fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004a0a:	69ba      	ldr	r2, [r7, #24]
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a12:	4a1f      	ldr	r2, [pc, #124]	@ (8004a90 <HAL_GPIO_Init+0x354>)
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a18:	4b1d      	ldr	r3, [pc, #116]	@ (8004a90 <HAL_GPIO_Init+0x354>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	43db      	mvns	r3, r3
 8004a22:	69ba      	ldr	r2, [r7, #24]
 8004a24:	4013      	ands	r3, r2
 8004a26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004a34:	69ba      	ldr	r2, [r7, #24]
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a3c:	4a14      	ldr	r2, [pc, #80]	@ (8004a90 <HAL_GPIO_Init+0x354>)
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	3301      	adds	r3, #1
 8004a46:	61fb      	str	r3, [r7, #28]
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	2b0f      	cmp	r3, #15
 8004a4c:	f67f ae84 	bls.w	8004758 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a50:	bf00      	nop
 8004a52:	bf00      	nop
 8004a54:	3724      	adds	r7, #36	@ 0x24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	40023800 	.word	0x40023800
 8004a64:	40013800 	.word	0x40013800
 8004a68:	40020000 	.word	0x40020000
 8004a6c:	40020400 	.word	0x40020400
 8004a70:	40020800 	.word	0x40020800
 8004a74:	40020c00 	.word	0x40020c00
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	40021400 	.word	0x40021400
 8004a80:	40021800 	.word	0x40021800
 8004a84:	40021c00 	.word	0x40021c00
 8004a88:	40022000 	.word	0x40022000
 8004a8c:	40022400 	.word	0x40022400
 8004a90:	40013c00 	.word	0x40013c00

08004a94 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004aaa:	2300      	movs	r3, #0
 8004aac:	617b      	str	r3, [r7, #20]
 8004aae:	e0d9      	b.n	8004c64 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	f040 80c9 	bne.w	8004c5e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004acc:	4a6b      	ldr	r2, [pc, #428]	@ (8004c7c <HAL_GPIO_DeInit+0x1e8>)
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	089b      	lsrs	r3, r3, #2
 8004ad2:	3302      	adds	r3, #2
 8004ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ad8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f003 0303 	and.w	r3, r3, #3
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	220f      	movs	r2, #15
 8004ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	4013      	ands	r3, r2
 8004aec:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a63      	ldr	r2, [pc, #396]	@ (8004c80 <HAL_GPIO_DeInit+0x1ec>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d037      	beq.n	8004b66 <HAL_GPIO_DeInit+0xd2>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a62      	ldr	r2, [pc, #392]	@ (8004c84 <HAL_GPIO_DeInit+0x1f0>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d031      	beq.n	8004b62 <HAL_GPIO_DeInit+0xce>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a61      	ldr	r2, [pc, #388]	@ (8004c88 <HAL_GPIO_DeInit+0x1f4>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d02b      	beq.n	8004b5e <HAL_GPIO_DeInit+0xca>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a60      	ldr	r2, [pc, #384]	@ (8004c8c <HAL_GPIO_DeInit+0x1f8>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d025      	beq.n	8004b5a <HAL_GPIO_DeInit+0xc6>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a5f      	ldr	r2, [pc, #380]	@ (8004c90 <HAL_GPIO_DeInit+0x1fc>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d01f      	beq.n	8004b56 <HAL_GPIO_DeInit+0xc2>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a5e      	ldr	r2, [pc, #376]	@ (8004c94 <HAL_GPIO_DeInit+0x200>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d019      	beq.n	8004b52 <HAL_GPIO_DeInit+0xbe>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a5d      	ldr	r2, [pc, #372]	@ (8004c98 <HAL_GPIO_DeInit+0x204>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d013      	beq.n	8004b4e <HAL_GPIO_DeInit+0xba>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a5c      	ldr	r2, [pc, #368]	@ (8004c9c <HAL_GPIO_DeInit+0x208>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d00d      	beq.n	8004b4a <HAL_GPIO_DeInit+0xb6>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a5b      	ldr	r2, [pc, #364]	@ (8004ca0 <HAL_GPIO_DeInit+0x20c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d007      	beq.n	8004b46 <HAL_GPIO_DeInit+0xb2>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a5a      	ldr	r2, [pc, #360]	@ (8004ca4 <HAL_GPIO_DeInit+0x210>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d101      	bne.n	8004b42 <HAL_GPIO_DeInit+0xae>
 8004b3e:	2309      	movs	r3, #9
 8004b40:	e012      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b42:	230a      	movs	r3, #10
 8004b44:	e010      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b46:	2308      	movs	r3, #8
 8004b48:	e00e      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b4a:	2307      	movs	r3, #7
 8004b4c:	e00c      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b4e:	2306      	movs	r3, #6
 8004b50:	e00a      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b52:	2305      	movs	r3, #5
 8004b54:	e008      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b56:	2304      	movs	r3, #4
 8004b58:	e006      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e004      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b5e:	2302      	movs	r3, #2
 8004b60:	e002      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b62:	2301      	movs	r3, #1
 8004b64:	e000      	b.n	8004b68 <HAL_GPIO_DeInit+0xd4>
 8004b66:	2300      	movs	r3, #0
 8004b68:	697a      	ldr	r2, [r7, #20]
 8004b6a:	f002 0203 	and.w	r2, r2, #3
 8004b6e:	0092      	lsls	r2, r2, #2
 8004b70:	4093      	lsls	r3, r2
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d132      	bne.n	8004bde <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004b78:	4b4b      	ldr	r3, [pc, #300]	@ (8004ca8 <HAL_GPIO_DeInit+0x214>)
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	43db      	mvns	r3, r3
 8004b80:	4949      	ldr	r1, [pc, #292]	@ (8004ca8 <HAL_GPIO_DeInit+0x214>)
 8004b82:	4013      	ands	r3, r2
 8004b84:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004b86:	4b48      	ldr	r3, [pc, #288]	@ (8004ca8 <HAL_GPIO_DeInit+0x214>)
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	4946      	ldr	r1, [pc, #280]	@ (8004ca8 <HAL_GPIO_DeInit+0x214>)
 8004b90:	4013      	ands	r3, r2
 8004b92:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004b94:	4b44      	ldr	r3, [pc, #272]	@ (8004ca8 <HAL_GPIO_DeInit+0x214>)
 8004b96:	68da      	ldr	r2, [r3, #12]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	43db      	mvns	r3, r3
 8004b9c:	4942      	ldr	r1, [pc, #264]	@ (8004ca8 <HAL_GPIO_DeInit+0x214>)
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004ba2:	4b41      	ldr	r3, [pc, #260]	@ (8004ca8 <HAL_GPIO_DeInit+0x214>)
 8004ba4:	689a      	ldr	r2, [r3, #8]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	43db      	mvns	r3, r3
 8004baa:	493f      	ldr	r1, [pc, #252]	@ (8004ca8 <HAL_GPIO_DeInit+0x214>)
 8004bac:	4013      	ands	r3, r2
 8004bae:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	f003 0303 	and.w	r3, r3, #3
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	220f      	movs	r2, #15
 8004bba:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbe:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004bc0:	4a2e      	ldr	r2, [pc, #184]	@ (8004c7c <HAL_GPIO_DeInit+0x1e8>)
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	089b      	lsrs	r3, r3, #2
 8004bc6:	3302      	adds	r3, #2
 8004bc8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	43da      	mvns	r2, r3
 8004bd0:	482a      	ldr	r0, [pc, #168]	@ (8004c7c <HAL_GPIO_DeInit+0x1e8>)
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	089b      	lsrs	r3, r3, #2
 8004bd6:	400a      	ands	r2, r1
 8004bd8:	3302      	adds	r3, #2
 8004bda:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	2103      	movs	r1, #3
 8004be8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bec:	43db      	mvns	r3, r3
 8004bee:	401a      	ands	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	08da      	lsrs	r2, r3, #3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	3208      	adds	r2, #8
 8004bfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	f003 0307 	and.w	r3, r3, #7
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	220f      	movs	r2, #15
 8004c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0e:	43db      	mvns	r3, r3
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	08d2      	lsrs	r2, r2, #3
 8004c14:	4019      	ands	r1, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	3208      	adds	r2, #8
 8004c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	68da      	ldr	r2, [r3, #12]
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	2103      	movs	r1, #3
 8004c28:	fa01 f303 	lsl.w	r3, r1, r3
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	401a      	ands	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	2101      	movs	r1, #1
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c40:	43db      	mvns	r3, r3
 8004c42:	401a      	ands	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	005b      	lsls	r3, r3, #1
 8004c50:	2103      	movs	r1, #3
 8004c52:	fa01 f303 	lsl.w	r3, r1, r3
 8004c56:	43db      	mvns	r3, r3
 8004c58:	401a      	ands	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	3301      	adds	r3, #1
 8004c62:	617b      	str	r3, [r7, #20]
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	2b0f      	cmp	r3, #15
 8004c68:	f67f af22 	bls.w	8004ab0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004c6c:	bf00      	nop
 8004c6e:	bf00      	nop
 8004c70:	371c      	adds	r7, #28
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40013800 	.word	0x40013800
 8004c80:	40020000 	.word	0x40020000
 8004c84:	40020400 	.word	0x40020400
 8004c88:	40020800 	.word	0x40020800
 8004c8c:	40020c00 	.word	0x40020c00
 8004c90:	40021000 	.word	0x40021000
 8004c94:	40021400 	.word	0x40021400
 8004c98:	40021800 	.word	0x40021800
 8004c9c:	40021c00 	.word	0x40021c00
 8004ca0:	40022000 	.word	0x40022000
 8004ca4:	40022400 	.word	0x40022400
 8004ca8:	40013c00 	.word	0x40013c00

08004cac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	807b      	strh	r3, [r7, #2]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cbc:	787b      	ldrb	r3, [r7, #1]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cc2:	887a      	ldrh	r2, [r7, #2]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004cc8:	e003      	b.n	8004cd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004cca:	887b      	ldrh	r3, [r7, #2]
 8004ccc:	041a      	lsls	r2, r3, #16
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	619a      	str	r2, [r3, #24]
}
 8004cd2:	bf00      	nop
 8004cd4:	370c      	adds	r7, #12
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
	...

08004ce0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e12b      	b.n	8004f4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d106      	bne.n	8004d0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7fc fcfa 	bl	8001700 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2224      	movs	r2, #36	@ 0x24
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 0201 	bic.w	r2, r2, #1
 8004d22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004d44:	f003 f98e 	bl	8008064 <HAL_RCC_GetPCLK1Freq>
 8004d48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	4a81      	ldr	r2, [pc, #516]	@ (8004f54 <HAL_I2C_Init+0x274>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d807      	bhi.n	8004d64 <HAL_I2C_Init+0x84>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	4a80      	ldr	r2, [pc, #512]	@ (8004f58 <HAL_I2C_Init+0x278>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	bf94      	ite	ls
 8004d5c:	2301      	movls	r3, #1
 8004d5e:	2300      	movhi	r3, #0
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	e006      	b.n	8004d72 <HAL_I2C_Init+0x92>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	4a7d      	ldr	r2, [pc, #500]	@ (8004f5c <HAL_I2C_Init+0x27c>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	bf94      	ite	ls
 8004d6c:	2301      	movls	r3, #1
 8004d6e:	2300      	movhi	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e0e7      	b.n	8004f4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	4a78      	ldr	r2, [pc, #480]	@ (8004f60 <HAL_I2C_Init+0x280>)
 8004d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d82:	0c9b      	lsrs	r3, r3, #18
 8004d84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68ba      	ldr	r2, [r7, #8]
 8004d96:	430a      	orrs	r2, r1
 8004d98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	4a6a      	ldr	r2, [pc, #424]	@ (8004f54 <HAL_I2C_Init+0x274>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d802      	bhi.n	8004db4 <HAL_I2C_Init+0xd4>
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	3301      	adds	r3, #1
 8004db2:	e009      	b.n	8004dc8 <HAL_I2C_Init+0xe8>
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004dba:	fb02 f303 	mul.w	r3, r2, r3
 8004dbe:	4a69      	ldr	r2, [pc, #420]	@ (8004f64 <HAL_I2C_Init+0x284>)
 8004dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc4:	099b      	lsrs	r3, r3, #6
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	6812      	ldr	r2, [r2, #0]
 8004dcc:	430b      	orrs	r3, r1
 8004dce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004dda:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	495c      	ldr	r1, [pc, #368]	@ (8004f54 <HAL_I2C_Init+0x274>)
 8004de4:	428b      	cmp	r3, r1
 8004de6:	d819      	bhi.n	8004e1c <HAL_I2C_Init+0x13c>
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	1e59      	subs	r1, r3, #1
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	005b      	lsls	r3, r3, #1
 8004df2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004df6:	1c59      	adds	r1, r3, #1
 8004df8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004dfc:	400b      	ands	r3, r1
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00a      	beq.n	8004e18 <HAL_I2C_Init+0x138>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	1e59      	subs	r1, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	005b      	lsls	r3, r3, #1
 8004e0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e10:	3301      	adds	r3, #1
 8004e12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e16:	e051      	b.n	8004ebc <HAL_I2C_Init+0x1dc>
 8004e18:	2304      	movs	r3, #4
 8004e1a:	e04f      	b.n	8004ebc <HAL_I2C_Init+0x1dc>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d111      	bne.n	8004e48 <HAL_I2C_Init+0x168>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	1e58      	subs	r0, r3, #1
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6859      	ldr	r1, [r3, #4]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	005b      	lsls	r3, r3, #1
 8004e30:	440b      	add	r3, r1
 8004e32:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e36:	3301      	adds	r3, #1
 8004e38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	bf0c      	ite	eq
 8004e40:	2301      	moveq	r3, #1
 8004e42:	2300      	movne	r3, #0
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	e012      	b.n	8004e6e <HAL_I2C_Init+0x18e>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	1e58      	subs	r0, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6859      	ldr	r1, [r3, #4]
 8004e50:	460b      	mov	r3, r1
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	440b      	add	r3, r1
 8004e56:	0099      	lsls	r1, r3, #2
 8004e58:	440b      	add	r3, r1
 8004e5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e5e:	3301      	adds	r3, #1
 8004e60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	bf0c      	ite	eq
 8004e68:	2301      	moveq	r3, #1
 8004e6a:	2300      	movne	r3, #0
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d001      	beq.n	8004e76 <HAL_I2C_Init+0x196>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e022      	b.n	8004ebc <HAL_I2C_Init+0x1dc>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10e      	bne.n	8004e9c <HAL_I2C_Init+0x1bc>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	1e58      	subs	r0, r3, #1
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6859      	ldr	r1, [r3, #4]
 8004e86:	460b      	mov	r3, r1
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	440b      	add	r3, r1
 8004e8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e90:	3301      	adds	r3, #1
 8004e92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e9a:	e00f      	b.n	8004ebc <HAL_I2C_Init+0x1dc>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	1e58      	subs	r0, r3, #1
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6859      	ldr	r1, [r3, #4]
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	440b      	add	r3, r1
 8004eaa:	0099      	lsls	r1, r3, #2
 8004eac:	440b      	add	r3, r1
 8004eae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ebc:	6879      	ldr	r1, [r7, #4]
 8004ebe:	6809      	ldr	r1, [r1, #0]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	69da      	ldr	r2, [r3, #28]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a1b      	ldr	r3, [r3, #32]
 8004ed6:	431a      	orrs	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004eea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6911      	ldr	r1, [r2, #16]
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	68d2      	ldr	r2, [r2, #12]
 8004ef6:	4311      	orrs	r1, r2
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	6812      	ldr	r2, [r2, #0]
 8004efc:	430b      	orrs	r3, r1
 8004efe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	695a      	ldr	r2, [r3, #20]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	431a      	orrs	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f042 0201 	orr.w	r2, r2, #1
 8004f2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	000186a0 	.word	0x000186a0
 8004f58:	001e847f 	.word	0x001e847f
 8004f5c:	003d08ff 	.word	0x003d08ff
 8004f60:	431bde83 	.word	0x431bde83
 8004f64:	10624dd3 	.word	0x10624dd3

08004f68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b088      	sub	sp, #32
 8004f6c:	af02      	add	r7, sp, #8
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	4608      	mov	r0, r1
 8004f72:	4611      	mov	r1, r2
 8004f74:	461a      	mov	r2, r3
 8004f76:	4603      	mov	r3, r0
 8004f78:	817b      	strh	r3, [r7, #10]
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	813b      	strh	r3, [r7, #8]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f82:	f7fe fc4b 	bl	800381c <HAL_GetTick>
 8004f86:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	2b20      	cmp	r3, #32
 8004f92:	f040 80d9 	bne.w	8005148 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	9300      	str	r3, [sp, #0]
 8004f9a:	2319      	movs	r3, #25
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	496d      	ldr	r1, [pc, #436]	@ (8005154 <HAL_I2C_Mem_Write+0x1ec>)
 8004fa0:	68f8      	ldr	r0, [r7, #12]
 8004fa2:	f000 fc8b 	bl	80058bc <I2C_WaitOnFlagUntilTimeout>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004fac:	2302      	movs	r3, #2
 8004fae:	e0cc      	b.n	800514a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d101      	bne.n	8004fbe <HAL_I2C_Mem_Write+0x56>
 8004fba:	2302      	movs	r3, #2
 8004fbc:	e0c5      	b.n	800514a <HAL_I2C_Mem_Write+0x1e2>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d007      	beq.n	8004fe4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f042 0201 	orr.w	r2, r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ff2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2221      	movs	r2, #33	@ 0x21
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2240      	movs	r2, #64	@ 0x40
 8005000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6a3a      	ldr	r2, [r7, #32]
 800500e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005014:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501a:	b29a      	uxth	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	4a4d      	ldr	r2, [pc, #308]	@ (8005158 <HAL_I2C_Mem_Write+0x1f0>)
 8005024:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005026:	88f8      	ldrh	r0, [r7, #6]
 8005028:	893a      	ldrh	r2, [r7, #8]
 800502a:	8979      	ldrh	r1, [r7, #10]
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	9301      	str	r3, [sp, #4]
 8005030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005032:	9300      	str	r3, [sp, #0]
 8005034:	4603      	mov	r3, r0
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 fac2 	bl	80055c0 <I2C_RequestMemoryWrite>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d052      	beq.n	80050e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e081      	b.n	800514a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005046:	697a      	ldr	r2, [r7, #20]
 8005048:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f000 fd50 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00d      	beq.n	8005072 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505a:	2b04      	cmp	r3, #4
 800505c:	d107      	bne.n	800506e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800506c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e06b      	b.n	800514a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005076:	781a      	ldrb	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005082:	1c5a      	adds	r2, r3, #1
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800508c:	3b01      	subs	r3, #1
 800508e:	b29a      	uxth	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005098:	b29b      	uxth	r3, r3
 800509a:	3b01      	subs	r3, #1
 800509c:	b29a      	uxth	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	f003 0304 	and.w	r3, r3, #4
 80050ac:	2b04      	cmp	r3, #4
 80050ae:	d11b      	bne.n	80050e8 <HAL_I2C_Mem_Write+0x180>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d017      	beq.n	80050e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050bc:	781a      	ldrb	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c8:	1c5a      	adds	r2, r3, #1
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050d2:	3b01      	subs	r3, #1
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050de:	b29b      	uxth	r3, r3
 80050e0:	3b01      	subs	r3, #1
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d1aa      	bne.n	8005046 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050f4:	68f8      	ldr	r0, [r7, #12]
 80050f6:	f000 fd43 	bl	8005b80 <I2C_WaitOnBTFFlagUntilTimeout>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00d      	beq.n	800511c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005104:	2b04      	cmp	r3, #4
 8005106:	d107      	bne.n	8005118 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005116:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e016      	b.n	800514a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800512a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005144:	2300      	movs	r3, #0
 8005146:	e000      	b.n	800514a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005148:	2302      	movs	r3, #2
  }
}
 800514a:	4618      	mov	r0, r3
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	00100002 	.word	0x00100002
 8005158:	ffff0000 	.word	0xffff0000

0800515c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b08c      	sub	sp, #48	@ 0x30
 8005160:	af02      	add	r7, sp, #8
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	4608      	mov	r0, r1
 8005166:	4611      	mov	r1, r2
 8005168:	461a      	mov	r2, r3
 800516a:	4603      	mov	r3, r0
 800516c:	817b      	strh	r3, [r7, #10]
 800516e:	460b      	mov	r3, r1
 8005170:	813b      	strh	r3, [r7, #8]
 8005172:	4613      	mov	r3, r2
 8005174:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005176:	f7fe fb51 	bl	800381c <HAL_GetTick>
 800517a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2b20      	cmp	r3, #32
 8005186:	f040 8214 	bne.w	80055b2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	2319      	movs	r3, #25
 8005190:	2201      	movs	r2, #1
 8005192:	497b      	ldr	r1, [pc, #492]	@ (8005380 <HAL_I2C_Mem_Read+0x224>)
 8005194:	68f8      	ldr	r0, [r7, #12]
 8005196:	f000 fb91 	bl	80058bc <I2C_WaitOnFlagUntilTimeout>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80051a0:	2302      	movs	r3, #2
 80051a2:	e207      	b.n	80055b4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d101      	bne.n	80051b2 <HAL_I2C_Mem_Read+0x56>
 80051ae:	2302      	movs	r3, #2
 80051b0:	e200      	b.n	80055b4 <HAL_I2C_Mem_Read+0x458>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0301 	and.w	r3, r3, #1
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d007      	beq.n	80051d8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2222      	movs	r2, #34	@ 0x22
 80051ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2240      	movs	r2, #64	@ 0x40
 80051f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005202:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005208:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800520e:	b29a      	uxth	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	4a5b      	ldr	r2, [pc, #364]	@ (8005384 <HAL_I2C_Mem_Read+0x228>)
 8005218:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800521a:	88f8      	ldrh	r0, [r7, #6]
 800521c:	893a      	ldrh	r2, [r7, #8]
 800521e:	8979      	ldrh	r1, [r7, #10]
 8005220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005222:	9301      	str	r3, [sp, #4]
 8005224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005226:	9300      	str	r3, [sp, #0]
 8005228:	4603      	mov	r3, r0
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f000 fa5e 	bl	80056ec <I2C_RequestMemoryRead>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e1bc      	b.n	80055b4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523e:	2b00      	cmp	r3, #0
 8005240:	d113      	bne.n	800526a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005242:	2300      	movs	r3, #0
 8005244:	623b      	str	r3, [r7, #32]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	695b      	ldr	r3, [r3, #20]
 800524c:	623b      	str	r3, [r7, #32]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	623b      	str	r3, [r7, #32]
 8005256:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	e190      	b.n	800558c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800526e:	2b01      	cmp	r3, #1
 8005270:	d11b      	bne.n	80052aa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005280:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005282:	2300      	movs	r3, #0
 8005284:	61fb      	str	r3, [r7, #28]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	61fb      	str	r3, [r7, #28]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	699b      	ldr	r3, [r3, #24]
 8005294:	61fb      	str	r3, [r7, #28]
 8005296:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052a6:	601a      	str	r2, [r3, #0]
 80052a8:	e170      	b.n	800558c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d11b      	bne.n	80052ea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052d2:	2300      	movs	r3, #0
 80052d4:	61bb      	str	r3, [r7, #24]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	695b      	ldr	r3, [r3, #20]
 80052dc:	61bb      	str	r3, [r7, #24]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	699b      	ldr	r3, [r3, #24]
 80052e4:	61bb      	str	r3, [r7, #24]
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	e150      	b.n	800558c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ea:	2300      	movs	r3, #0
 80052ec:	617b      	str	r3, [r7, #20]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	617b      	str	r3, [r7, #20]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	699b      	ldr	r3, [r3, #24]
 80052fc:	617b      	str	r3, [r7, #20]
 80052fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005300:	e144      	b.n	800558c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005306:	2b03      	cmp	r3, #3
 8005308:	f200 80f1 	bhi.w	80054ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005310:	2b01      	cmp	r3, #1
 8005312:	d123      	bne.n	800535c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005314:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005316:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f000 fc79 	bl	8005c10 <I2C_WaitOnRXNEFlagUntilTimeout>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d001      	beq.n	8005328 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e145      	b.n	80055b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	691a      	ldr	r2, [r3, #16]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005332:	b2d2      	uxtb	r2, r2
 8005334:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533a:	1c5a      	adds	r2, r3, #1
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005344:	3b01      	subs	r3, #1
 8005346:	b29a      	uxth	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005350:	b29b      	uxth	r3, r3
 8005352:	3b01      	subs	r3, #1
 8005354:	b29a      	uxth	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800535a:	e117      	b.n	800558c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005360:	2b02      	cmp	r3, #2
 8005362:	d14e      	bne.n	8005402 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005366:	9300      	str	r3, [sp, #0]
 8005368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800536a:	2200      	movs	r2, #0
 800536c:	4906      	ldr	r1, [pc, #24]	@ (8005388 <HAL_I2C_Mem_Read+0x22c>)
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f000 faa4 	bl	80058bc <I2C_WaitOnFlagUntilTimeout>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d008      	beq.n	800538c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e11a      	b.n	80055b4 <HAL_I2C_Mem_Read+0x458>
 800537e:	bf00      	nop
 8005380:	00100002 	.word	0x00100002
 8005384:	ffff0000 	.word	0xffff0000
 8005388:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800539a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	691a      	ldr	r2, [r3, #16]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a6:	b2d2      	uxtb	r2, r2
 80053a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ae:	1c5a      	adds	r2, r3, #1
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053b8:	3b01      	subs	r3, #1
 80053ba:	b29a      	uxth	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	3b01      	subs	r3, #1
 80053c8:	b29a      	uxth	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	691a      	ldr	r2, [r3, #16]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e0:	1c5a      	adds	r2, r3, #1
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005400:	e0c4      	b.n	800558c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005408:	2200      	movs	r2, #0
 800540a:	496c      	ldr	r1, [pc, #432]	@ (80055bc <HAL_I2C_Mem_Read+0x460>)
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 fa55 	bl	80058bc <I2C_WaitOnFlagUntilTimeout>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e0cb      	b.n	80055b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800542a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691a      	ldr	r2, [r3, #16]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	b2d2      	uxtb	r2, r2
 8005438:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543e:	1c5a      	adds	r2, r3, #1
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005448:	3b01      	subs	r3, #1
 800544a:	b29a      	uxth	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005454:	b29b      	uxth	r3, r3
 8005456:	3b01      	subs	r3, #1
 8005458:	b29a      	uxth	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800545e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005464:	2200      	movs	r2, #0
 8005466:	4955      	ldr	r1, [pc, #340]	@ (80055bc <HAL_I2C_Mem_Read+0x460>)
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 fa27 	bl	80058bc <I2C_WaitOnFlagUntilTimeout>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d001      	beq.n	8005478 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e09d      	b.n	80055b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005486:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005492:	b2d2      	uxtb	r2, r2
 8005494:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549a:	1c5a      	adds	r2, r3, #1
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a4:	3b01      	subs	r3, #1
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	3b01      	subs	r3, #1
 80054b4:	b29a      	uxth	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	691a      	ldr	r2, [r3, #16]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c4:	b2d2      	uxtb	r2, r2
 80054c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054cc:	1c5a      	adds	r2, r3, #1
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054d6:	3b01      	subs	r3, #1
 80054d8:	b29a      	uxth	r2, r3
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	3b01      	subs	r3, #1
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80054ec:	e04e      	b.n	800558c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80054f2:	68f8      	ldr	r0, [r7, #12]
 80054f4:	f000 fb8c 	bl	8005c10 <I2C_WaitOnRXNEFlagUntilTimeout>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e058      	b.n	80055b4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550c:	b2d2      	uxtb	r2, r2
 800550e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005514:	1c5a      	adds	r2, r3, #1
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800551e:	3b01      	subs	r3, #1
 8005520:	b29a      	uxth	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800552a:	b29b      	uxth	r3, r3
 800552c:	3b01      	subs	r3, #1
 800552e:	b29a      	uxth	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	2b04      	cmp	r3, #4
 8005540:	d124      	bne.n	800558c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005546:	2b03      	cmp	r3, #3
 8005548:	d107      	bne.n	800555a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005558:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	691a      	ldr	r2, [r3, #16]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005564:	b2d2      	uxtb	r2, r2
 8005566:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556c:	1c5a      	adds	r2, r3, #1
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005576:	3b01      	subs	r3, #1
 8005578:	b29a      	uxth	r2, r3
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005582:	b29b      	uxth	r3, r3
 8005584:	3b01      	subs	r3, #1
 8005586:	b29a      	uxth	r2, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005590:	2b00      	cmp	r3, #0
 8005592:	f47f aeb6 	bne.w	8005302 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2220      	movs	r2, #32
 800559a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80055ae:	2300      	movs	r3, #0
 80055b0:	e000      	b.n	80055b4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80055b2:	2302      	movs	r3, #2
  }
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3728      	adds	r7, #40	@ 0x28
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	00010004 	.word	0x00010004

080055c0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b088      	sub	sp, #32
 80055c4:	af02      	add	r7, sp, #8
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	4608      	mov	r0, r1
 80055ca:	4611      	mov	r1, r2
 80055cc:	461a      	mov	r2, r3
 80055ce:	4603      	mov	r3, r0
 80055d0:	817b      	strh	r3, [r7, #10]
 80055d2:	460b      	mov	r3, r1
 80055d4:	813b      	strh	r3, [r7, #8]
 80055d6:	4613      	mov	r3, r2
 80055d8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	6a3b      	ldr	r3, [r7, #32]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f000 f960 	bl	80058bc <I2C_WaitOnFlagUntilTimeout>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d00d      	beq.n	800561e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800560c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005610:	d103      	bne.n	800561a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005618:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e05f      	b.n	80056de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800561e:	897b      	ldrh	r3, [r7, #10]
 8005620:	b2db      	uxtb	r3, r3
 8005622:	461a      	mov	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800562c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800562e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005630:	6a3a      	ldr	r2, [r7, #32]
 8005632:	492d      	ldr	r1, [pc, #180]	@ (80056e8 <I2C_RequestMemoryWrite+0x128>)
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f000 f9bb 	bl	80059b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d001      	beq.n	8005644 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e04c      	b.n	80056de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005644:	2300      	movs	r3, #0
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	617b      	str	r3, [r7, #20]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800565a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800565c:	6a39      	ldr	r1, [r7, #32]
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 fa46 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00d      	beq.n	8005686 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566e:	2b04      	cmp	r3, #4
 8005670:	d107      	bne.n	8005682 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005680:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e02b      	b.n	80056de <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005686:	88fb      	ldrh	r3, [r7, #6]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d105      	bne.n	8005698 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800568c:	893b      	ldrh	r3, [r7, #8]
 800568e:	b2da      	uxtb	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	611a      	str	r2, [r3, #16]
 8005696:	e021      	b.n	80056dc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005698:	893b      	ldrh	r3, [r7, #8]
 800569a:	0a1b      	lsrs	r3, r3, #8
 800569c:	b29b      	uxth	r3, r3
 800569e:	b2da      	uxtb	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056a8:	6a39      	ldr	r1, [r7, #32]
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	f000 fa20 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00d      	beq.n	80056d2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	d107      	bne.n	80056ce <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056cc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e005      	b.n	80056de <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056d2:	893b      	ldrh	r3, [r7, #8]
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3718      	adds	r7, #24
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	00010002 	.word	0x00010002

080056ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b088      	sub	sp, #32
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	4608      	mov	r0, r1
 80056f6:	4611      	mov	r1, r2
 80056f8:	461a      	mov	r2, r3
 80056fa:	4603      	mov	r3, r0
 80056fc:	817b      	strh	r3, [r7, #10]
 80056fe:	460b      	mov	r3, r1
 8005700:	813b      	strh	r3, [r7, #8]
 8005702:	4613      	mov	r3, r2
 8005704:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005714:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005724:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005728:	9300      	str	r3, [sp, #0]
 800572a:	6a3b      	ldr	r3, [r7, #32]
 800572c:	2200      	movs	r2, #0
 800572e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f000 f8c2 	bl	80058bc <I2C_WaitOnFlagUntilTimeout>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00d      	beq.n	800575a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005748:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800574c:	d103      	bne.n	8005756 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005754:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e0aa      	b.n	80058b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800575a:	897b      	ldrh	r3, [r7, #10]
 800575c:	b2db      	uxtb	r3, r3
 800575e:	461a      	mov	r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005768:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800576a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576c:	6a3a      	ldr	r2, [r7, #32]
 800576e:	4952      	ldr	r1, [pc, #328]	@ (80058b8 <I2C_RequestMemoryRead+0x1cc>)
 8005770:	68f8      	ldr	r0, [r7, #12]
 8005772:	f000 f91d 	bl	80059b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d001      	beq.n	8005780 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e097      	b.n	80058b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005780:	2300      	movs	r3, #0
 8005782:	617b      	str	r3, [r7, #20]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	617b      	str	r3, [r7, #20]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	699b      	ldr	r3, [r3, #24]
 8005792:	617b      	str	r3, [r7, #20]
 8005794:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005798:	6a39      	ldr	r1, [r7, #32]
 800579a:	68f8      	ldr	r0, [r7, #12]
 800579c:	f000 f9a8 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00d      	beq.n	80057c2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057aa:	2b04      	cmp	r3, #4
 80057ac:	d107      	bne.n	80057be <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e076      	b.n	80058b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057c2:	88fb      	ldrh	r3, [r7, #6]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d105      	bne.n	80057d4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057c8:	893b      	ldrh	r3, [r7, #8]
 80057ca:	b2da      	uxtb	r2, r3
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	611a      	str	r2, [r3, #16]
 80057d2:	e021      	b.n	8005818 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057d4:	893b      	ldrh	r3, [r7, #8]
 80057d6:	0a1b      	lsrs	r3, r3, #8
 80057d8:	b29b      	uxth	r3, r3
 80057da:	b2da      	uxtb	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057e4:	6a39      	ldr	r1, [r7, #32]
 80057e6:	68f8      	ldr	r0, [r7, #12]
 80057e8:	f000 f982 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00d      	beq.n	800580e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f6:	2b04      	cmp	r3, #4
 80057f8:	d107      	bne.n	800580a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005808:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e050      	b.n	80058b0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800580e:	893b      	ldrh	r3, [r7, #8]
 8005810:	b2da      	uxtb	r2, r3
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005818:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800581a:	6a39      	ldr	r1, [r7, #32]
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 f967 	bl	8005af0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00d      	beq.n	8005844 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582c:	2b04      	cmp	r3, #4
 800582e:	d107      	bne.n	8005840 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800583e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e035      	b.n	80058b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005852:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	6a3b      	ldr	r3, [r7, #32]
 800585a:	2200      	movs	r2, #0
 800585c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f000 f82b 	bl	80058bc <I2C_WaitOnFlagUntilTimeout>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00d      	beq.n	8005888 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800587a:	d103      	bne.n	8005884 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005882:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e013      	b.n	80058b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005888:	897b      	ldrh	r3, [r7, #10]
 800588a:	b2db      	uxtb	r3, r3
 800588c:	f043 0301 	orr.w	r3, r3, #1
 8005890:	b2da      	uxtb	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589a:	6a3a      	ldr	r2, [r7, #32]
 800589c:	4906      	ldr	r1, [pc, #24]	@ (80058b8 <I2C_RequestMemoryRead+0x1cc>)
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f000 f886 	bl	80059b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058a4:	4603      	mov	r3, r0
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e000      	b.n	80058b0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	00010002 	.word	0x00010002

080058bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	603b      	str	r3, [r7, #0]
 80058c8:	4613      	mov	r3, r2
 80058ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058cc:	e048      	b.n	8005960 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058d4:	d044      	beq.n	8005960 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d6:	f7fd ffa1 	bl	800381c <HAL_GetTick>
 80058da:	4602      	mov	r2, r0
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	683a      	ldr	r2, [r7, #0]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d302      	bcc.n	80058ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d139      	bne.n	8005960 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	0c1b      	lsrs	r3, r3, #16
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d10d      	bne.n	8005912 <I2C_WaitOnFlagUntilTimeout+0x56>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	695b      	ldr	r3, [r3, #20]
 80058fc:	43da      	mvns	r2, r3
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	4013      	ands	r3, r2
 8005902:	b29b      	uxth	r3, r3
 8005904:	2b00      	cmp	r3, #0
 8005906:	bf0c      	ite	eq
 8005908:	2301      	moveq	r3, #1
 800590a:	2300      	movne	r3, #0
 800590c:	b2db      	uxtb	r3, r3
 800590e:	461a      	mov	r2, r3
 8005910:	e00c      	b.n	800592c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	43da      	mvns	r2, r3
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	4013      	ands	r3, r2
 800591e:	b29b      	uxth	r3, r3
 8005920:	2b00      	cmp	r3, #0
 8005922:	bf0c      	ite	eq
 8005924:	2301      	moveq	r3, #1
 8005926:	2300      	movne	r3, #0
 8005928:	b2db      	uxtb	r3, r3
 800592a:	461a      	mov	r2, r3
 800592c:	79fb      	ldrb	r3, [r7, #7]
 800592e:	429a      	cmp	r2, r3
 8005930:	d116      	bne.n	8005960 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594c:	f043 0220 	orr.w	r2, r3, #32
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e023      	b.n	80059a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	0c1b      	lsrs	r3, r3, #16
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b01      	cmp	r3, #1
 8005968:	d10d      	bne.n	8005986 <I2C_WaitOnFlagUntilTimeout+0xca>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	695b      	ldr	r3, [r3, #20]
 8005970:	43da      	mvns	r2, r3
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	4013      	ands	r3, r2
 8005976:	b29b      	uxth	r3, r3
 8005978:	2b00      	cmp	r3, #0
 800597a:	bf0c      	ite	eq
 800597c:	2301      	moveq	r3, #1
 800597e:	2300      	movne	r3, #0
 8005980:	b2db      	uxtb	r3, r3
 8005982:	461a      	mov	r2, r3
 8005984:	e00c      	b.n	80059a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	43da      	mvns	r2, r3
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	4013      	ands	r3, r2
 8005992:	b29b      	uxth	r3, r3
 8005994:	2b00      	cmp	r3, #0
 8005996:	bf0c      	ite	eq
 8005998:	2301      	moveq	r3, #1
 800599a:	2300      	movne	r3, #0
 800599c:	b2db      	uxtb	r3, r3
 800599e:	461a      	mov	r2, r3
 80059a0:	79fb      	ldrb	r3, [r7, #7]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d093      	beq.n	80058ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3710      	adds	r7, #16
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	60b9      	str	r1, [r7, #8]
 80059ba:	607a      	str	r2, [r7, #4]
 80059bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059be:	e071      	b.n	8005aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059ce:	d123      	bne.n	8005a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2220      	movs	r2, #32
 80059f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a04:	f043 0204 	orr.w	r2, r3, #4
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	e067      	b.n	8005ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a1e:	d041      	beq.n	8005aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a20:	f7fd fefc 	bl	800381c <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d302      	bcc.n	8005a36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d136      	bne.n	8005aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	0c1b      	lsrs	r3, r3, #16
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d10c      	bne.n	8005a5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	43da      	mvns	r2, r3
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	bf14      	ite	ne
 8005a52:	2301      	movne	r3, #1
 8005a54:	2300      	moveq	r3, #0
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	e00b      	b.n	8005a72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	699b      	ldr	r3, [r3, #24]
 8005a60:	43da      	mvns	r2, r3
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	4013      	ands	r3, r2
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	bf14      	ite	ne
 8005a6c:	2301      	movne	r3, #1
 8005a6e:	2300      	moveq	r3, #0
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d016      	beq.n	8005aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2220      	movs	r2, #32
 8005a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a90:	f043 0220 	orr.w	r2, r3, #32
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e021      	b.n	8005ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	0c1b      	lsrs	r3, r3, #16
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d10c      	bne.n	8005ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	43da      	mvns	r2, r3
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	4013      	ands	r3, r2
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	bf14      	ite	ne
 8005ac0:	2301      	movne	r3, #1
 8005ac2:	2300      	moveq	r3, #0
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	e00b      	b.n	8005ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	43da      	mvns	r2, r3
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	bf14      	ite	ne
 8005ada:	2301      	movne	r3, #1
 8005adc:	2300      	moveq	r3, #0
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f47f af6d 	bne.w	80059c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005afc:	e034      	b.n	8005b68 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	f000 f8e3 	bl	8005cca <I2C_IsAcknowledgeFailed>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e034      	b.n	8005b78 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b14:	d028      	beq.n	8005b68 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b16:	f7fd fe81 	bl	800381c <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d302      	bcc.n	8005b2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d11d      	bne.n	8005b68 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b36:	2b80      	cmp	r3, #128	@ 0x80
 8005b38:	d016      	beq.n	8005b68 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2220      	movs	r2, #32
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b54:	f043 0220 	orr.w	r2, r3, #32
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e007      	b.n	8005b78 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b72:	2b80      	cmp	r3, #128	@ 0x80
 8005b74:	d1c3      	bne.n	8005afe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b8c:	e034      	b.n	8005bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b8e:	68f8      	ldr	r0, [r7, #12]
 8005b90:	f000 f89b 	bl	8005cca <I2C_IsAcknowledgeFailed>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d001      	beq.n	8005b9e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e034      	b.n	8005c08 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ba4:	d028      	beq.n	8005bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ba6:	f7fd fe39 	bl	800381c <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d302      	bcc.n	8005bbc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d11d      	bne.n	8005bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	695b      	ldr	r3, [r3, #20]
 8005bc2:	f003 0304 	and.w	r3, r3, #4
 8005bc6:	2b04      	cmp	r3, #4
 8005bc8:	d016      	beq.n	8005bf8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be4:	f043 0220 	orr.w	r2, r3, #32
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e007      	b.n	8005c08 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	f003 0304 	and.w	r3, r3, #4
 8005c02:	2b04      	cmp	r3, #4
 8005c04:	d1c3      	bne.n	8005b8e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3710      	adds	r7, #16
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c1c:	e049      	b.n	8005cb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	695b      	ldr	r3, [r3, #20]
 8005c24:	f003 0310 	and.w	r3, r3, #16
 8005c28:	2b10      	cmp	r3, #16
 8005c2a:	d119      	bne.n	8005c60 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f06f 0210 	mvn.w	r2, #16
 8005c34:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2220      	movs	r2, #32
 8005c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e030      	b.n	8005cc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c60:	f7fd fddc 	bl	800381c <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d302      	bcc.n	8005c76 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d11d      	bne.n	8005cb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	695b      	ldr	r3, [r3, #20]
 8005c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c80:	2b40      	cmp	r3, #64	@ 0x40
 8005c82:	d016      	beq.n	8005cb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9e:	f043 0220 	orr.w	r2, r3, #32
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e007      	b.n	8005cc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	695b      	ldr	r3, [r3, #20]
 8005cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cbc:	2b40      	cmp	r3, #64	@ 0x40
 8005cbe:	d1ae      	bne.n	8005c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}

08005cca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	b083      	sub	sp, #12
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ce0:	d11b      	bne.n	8005d1a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005cea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2220      	movs	r2, #32
 8005cf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d06:	f043 0204 	orr.w	r2, r3, #4
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e000      	b.n	8005d1c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b20      	cmp	r3, #32
 8005d3c:	d129      	bne.n	8005d92 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2224      	movs	r2, #36	@ 0x24
 8005d42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f022 0201 	bic.w	r2, r2, #1
 8005d54:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f022 0210 	bic.w	r2, r2, #16
 8005d64:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	683a      	ldr	r2, [r7, #0]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f042 0201 	orr.w	r2, r2, #1
 8005d84:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2220      	movs	r2, #32
 8005d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	e000      	b.n	8005d94 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005d92:	2302      	movs	r3, #2
  }
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b085      	sub	sp, #20
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005daa:	2300      	movs	r3, #0
 8005dac:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b20      	cmp	r3, #32
 8005db8:	d12a      	bne.n	8005e10 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2224      	movs	r2, #36	@ 0x24
 8005dbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f022 0201 	bic.w	r2, r2, #1
 8005dd0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd8:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005dda:	89fb      	ldrh	r3, [r7, #14]
 8005ddc:	f023 030f 	bic.w	r3, r3, #15
 8005de0:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	89fb      	ldrh	r3, [r7, #14]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	89fa      	ldrh	r2, [r7, #14]
 8005df2:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f042 0201 	orr.w	r2, r2, #1
 8005e02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2220      	movs	r2, #32
 8005e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	e000      	b.n	8005e12 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005e10:	2302      	movs	r3, #2
  }
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3714      	adds	r7, #20
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr

08005e1e <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005e1e:	b580      	push	{r7, lr}
 8005e20:	b084      	sub	sp, #16
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d101      	bne.n	8005e30 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e08f      	b.n	8005f50 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d106      	bne.n	8005e4a <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f7fb fcc5 	bl	80017d4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2202      	movs	r2, #2
 8005e4e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	699a      	ldr	r2, [r3, #24]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005e60:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6999      	ldr	r1, [r3, #24]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685a      	ldr	r2, [r3, #4]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005e76:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	430a      	orrs	r2, r1
 8005e84:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	041b      	lsls	r3, r3, #16
 8005e8c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6999      	ldr	r1, [r3, #24]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	041b      	lsls	r3, r3, #16
 8005ea2:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a19      	ldr	r1, [r3, #32]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb6:	041b      	lsls	r3, r3, #16
 8005eb8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	430a      	orrs	r2, r1
 8005ec6:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ecc:	041b      	lsls	r3, r3, #16
 8005ece:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ee4:	021b      	lsls	r3, r3, #8
 8005ee6:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005eee:	041b      	lsls	r3, r3, #16
 8005ef0:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005f00:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005f08:	68ba      	ldr	r2, [r7, #8]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8005f14:	431a      	orrs	r2, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f042 0206 	orr.w	r2, r2, #6
 8005f2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	699a      	ldr	r2, [r3, #24]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f042 0201 	orr.w	r2, r2, #1
 8005f3c:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005f58:	b5b0      	push	{r4, r5, r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d101      	bne.n	8005f72 <HAL_LTDC_ConfigLayer+0x1a>
 8005f6e:	2302      	movs	r3, #2
 8005f70:	e02c      	b.n	8005fcc <HAL_LTDC_ConfigLayer+0x74>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2201      	movs	r2, #1
 8005f76:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2202      	movs	r2, #2
 8005f7e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2134      	movs	r1, #52	@ 0x34
 8005f88:	fb01 f303 	mul.w	r3, r1, r3
 8005f8c:	4413      	add	r3, r2
 8005f8e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	4614      	mov	r4, r2
 8005f96:	461d      	mov	r5, r3
 8005f98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005fa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005fa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005fa4:	682b      	ldr	r3, [r5, #0]
 8005fa6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	68b9      	ldr	r1, [r7, #8]
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f000 f83b 	bl	8006028 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005fca:	2300      	movs	r3, #0
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3710      	adds	r7, #16
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bdb0      	pop	{r4, r5, r7, pc}

08005fd4 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d101      	bne.n	8005fea <HAL_LTDC_EnableDither+0x16>
 8005fe6:	2302      	movs	r3, #2
 8005fe8:	e016      	b.n	8006018 <HAL_LTDC_EnableDither+0x44>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2202      	movs	r2, #2
 8005ff6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8005ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8006024 <HAL_LTDC_EnableDither+0x50>)
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	4a09      	ldr	r2, [pc, #36]	@ (8006024 <HAL_LTDC_EnableDither+0x50>)
 8006000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006004:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr
 8006024:	40016800 	.word	0x40016800

08006028 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006028:	b480      	push	{r7}
 800602a:	b089      	sub	sp, #36	@ 0x24
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	685a      	ldr	r2, [r3, #4]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	0c1b      	lsrs	r3, r3, #16
 8006040:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006044:	4413      	add	r3, r2
 8006046:	041b      	lsls	r3, r3, #16
 8006048:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	461a      	mov	r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	01db      	lsls	r3, r3, #7
 8006054:	4413      	add	r3, r2
 8006056:	3384      	adds	r3, #132	@ 0x84
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	6812      	ldr	r2, [r2, #0]
 800605e:	4611      	mov	r1, r2
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	01d2      	lsls	r2, r2, #7
 8006064:	440a      	add	r2, r1
 8006066:	3284      	adds	r2, #132	@ 0x84
 8006068:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800606c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	0c1b      	lsrs	r3, r3, #16
 800607a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800607e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006080:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4619      	mov	r1, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	01db      	lsls	r3, r3, #7
 800608c:	440b      	add	r3, r1
 800608e:	3384      	adds	r3, #132	@ 0x84
 8006090:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006096:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	68da      	ldr	r2, [r3, #12]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060a6:	4413      	add	r3, r2
 80060a8:	041b      	lsls	r3, r3, #16
 80060aa:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	461a      	mov	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	01db      	lsls	r3, r3, #7
 80060b6:	4413      	add	r3, r2
 80060b8:	3384      	adds	r3, #132	@ 0x84
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	6812      	ldr	r2, [r2, #0]
 80060c0:	4611      	mov	r1, r2
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	01d2      	lsls	r2, r2, #7
 80060c6:	440a      	add	r2, r1
 80060c8:	3284      	adds	r2, #132	@ 0x84
 80060ca:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80060ce:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	689a      	ldr	r2, [r3, #8]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060de:	4413      	add	r3, r2
 80060e0:	1c5a      	adds	r2, r3, #1
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4619      	mov	r1, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	01db      	lsls	r3, r3, #7
 80060ec:	440b      	add	r3, r1
 80060ee:	3384      	adds	r3, #132	@ 0x84
 80060f0:	4619      	mov	r1, r3
 80060f2:	69fb      	ldr	r3, [r7, #28]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	461a      	mov	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	01db      	lsls	r3, r3, #7
 8006102:	4413      	add	r3, r2
 8006104:	3384      	adds	r3, #132	@ 0x84
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	6812      	ldr	r2, [r2, #0]
 800610c:	4611      	mov	r1, r2
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	01d2      	lsls	r2, r2, #7
 8006112:	440a      	add	r2, r1
 8006114:	3284      	adds	r2, #132	@ 0x84
 8006116:	f023 0307 	bic.w	r3, r3, #7
 800611a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	461a      	mov	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	01db      	lsls	r3, r3, #7
 8006126:	4413      	add	r3, r2
 8006128:	3384      	adds	r3, #132	@ 0x84
 800612a:	461a      	mov	r2, r3
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006142:	041b      	lsls	r3, r3, #16
 8006144:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	061b      	lsls	r3, r3, #24
 800614c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006154:	461a      	mov	r2, r3
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	431a      	orrs	r2, r3
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	431a      	orrs	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4619      	mov	r1, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	01db      	lsls	r3, r3, #7
 8006168:	440b      	add	r3, r1
 800616a:	3384      	adds	r3, #132	@ 0x84
 800616c:	4619      	mov	r1, r3
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	4313      	orrs	r3, r2
 8006172:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	461a      	mov	r2, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	01db      	lsls	r3, r3, #7
 800617e:	4413      	add	r3, r2
 8006180:	3384      	adds	r3, #132	@ 0x84
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	6812      	ldr	r2, [r2, #0]
 8006188:	4611      	mov	r1, r2
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	01d2      	lsls	r2, r2, #7
 800618e:	440a      	add	r2, r1
 8006190:	3284      	adds	r2, #132	@ 0x84
 8006192:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006196:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	461a      	mov	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	01db      	lsls	r3, r3, #7
 80061a2:	4413      	add	r3, r2
 80061a4:	3384      	adds	r3, #132	@ 0x84
 80061a6:	461a      	mov	r2, r3
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	461a      	mov	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	01db      	lsls	r3, r3, #7
 80061b8:	4413      	add	r3, r2
 80061ba:	3384      	adds	r3, #132	@ 0x84
 80061bc:	69db      	ldr	r3, [r3, #28]
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	6812      	ldr	r2, [r2, #0]
 80061c2:	4611      	mov	r1, r2
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	01d2      	lsls	r2, r2, #7
 80061c8:	440a      	add	r2, r1
 80061ca:	3284      	adds	r2, #132	@ 0x84
 80061cc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80061d0:	f023 0307 	bic.w	r3, r3, #7
 80061d4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	69da      	ldr	r2, [r3, #28]
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	6a1b      	ldr	r3, [r3, #32]
 80061de:	68f9      	ldr	r1, [r7, #12]
 80061e0:	6809      	ldr	r1, [r1, #0]
 80061e2:	4608      	mov	r0, r1
 80061e4:	6879      	ldr	r1, [r7, #4]
 80061e6:	01c9      	lsls	r1, r1, #7
 80061e8:	4401      	add	r1, r0
 80061ea:	3184      	adds	r1, #132	@ 0x84
 80061ec:	4313      	orrs	r3, r2
 80061ee:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	461a      	mov	r2, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	01db      	lsls	r3, r3, #7
 80061fa:	4413      	add	r3, r2
 80061fc:	3384      	adds	r3, #132	@ 0x84
 80061fe:	461a      	mov	r2, r3
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006204:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d102      	bne.n	8006214 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 800620e:	2304      	movs	r3, #4
 8006210:	61fb      	str	r3, [r7, #28]
 8006212:	e01b      	b.n	800624c <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	691b      	ldr	r3, [r3, #16]
 8006218:	2b01      	cmp	r3, #1
 800621a:	d102      	bne.n	8006222 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 800621c:	2303      	movs	r3, #3
 800621e:	61fb      	str	r3, [r7, #28]
 8006220:	e014      	b.n	800624c <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	2b04      	cmp	r3, #4
 8006228:	d00b      	beq.n	8006242 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800622e:	2b02      	cmp	r3, #2
 8006230:	d007      	beq.n	8006242 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006236:	2b03      	cmp	r3, #3
 8006238:	d003      	beq.n	8006242 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800623e:	2b07      	cmp	r3, #7
 8006240:	d102      	bne.n	8006248 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8006242:	2302      	movs	r3, #2
 8006244:	61fb      	str	r3, [r7, #28]
 8006246:	e001      	b.n	800624c <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8006248:	2301      	movs	r3, #1
 800624a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	461a      	mov	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	01db      	lsls	r3, r3, #7
 8006256:	4413      	add	r3, r2
 8006258:	3384      	adds	r3, #132	@ 0x84
 800625a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	6812      	ldr	r2, [r2, #0]
 8006260:	4611      	mov	r1, r2
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	01d2      	lsls	r2, r2, #7
 8006266:	440a      	add	r2, r1
 8006268:	3284      	adds	r2, #132	@ 0x84
 800626a:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800626e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006274:	69fa      	ldr	r2, [r7, #28]
 8006276:	fb02 f303 	mul.w	r3, r2, r3
 800627a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	6859      	ldr	r1, [r3, #4]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	1acb      	subs	r3, r1, r3
 8006286:	69f9      	ldr	r1, [r7, #28]
 8006288:	fb01 f303 	mul.w	r3, r1, r3
 800628c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800628e:	68f9      	ldr	r1, [r7, #12]
 8006290:	6809      	ldr	r1, [r1, #0]
 8006292:	4608      	mov	r0, r1
 8006294:	6879      	ldr	r1, [r7, #4]
 8006296:	01c9      	lsls	r1, r1, #7
 8006298:	4401      	add	r1, r0
 800629a:	3184      	adds	r1, #132	@ 0x84
 800629c:	4313      	orrs	r3, r2
 800629e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	461a      	mov	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	01db      	lsls	r3, r3, #7
 80062aa:	4413      	add	r3, r2
 80062ac:	3384      	adds	r3, #132	@ 0x84
 80062ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	6812      	ldr	r2, [r2, #0]
 80062b4:	4611      	mov	r1, r2
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	01d2      	lsls	r2, r2, #7
 80062ba:	440a      	add	r2, r1
 80062bc:	3284      	adds	r2, #132	@ 0x84
 80062be:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80062c2:	f023 0307 	bic.w	r3, r3, #7
 80062c6:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	461a      	mov	r2, r3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	01db      	lsls	r3, r3, #7
 80062d2:	4413      	add	r3, r2
 80062d4:	3384      	adds	r3, #132	@ 0x84
 80062d6:	461a      	mov	r2, r3
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062dc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	461a      	mov	r2, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	01db      	lsls	r3, r3, #7
 80062e8:	4413      	add	r3, r2
 80062ea:	3384      	adds	r3, #132	@ 0x84
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	4611      	mov	r1, r2
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	01d2      	lsls	r2, r2, #7
 80062f8:	440a      	add	r2, r1
 80062fa:	3284      	adds	r2, #132	@ 0x84
 80062fc:	f043 0301 	orr.w	r3, r3, #1
 8006300:	6013      	str	r3, [r2, #0]
}
 8006302:	bf00      	nop
 8006304:	3724      	adds	r7, #36	@ 0x24
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800630e:	b580      	push	{r7, lr}
 8006310:	b086      	sub	sp, #24
 8006312:	af02      	add	r7, sp, #8
 8006314:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e101      	b.n	8006524 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b00      	cmp	r3, #0
 8006330:	d106      	bne.n	8006340 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f006 fe0e 	bl	800cf5c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2203      	movs	r2, #3
 8006344:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800634e:	d102      	bne.n	8006356 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4618      	mov	r0, r3
 800635c:	f003 fd69 	bl	8009e32 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6818      	ldr	r0, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	7c1a      	ldrb	r2, [r3, #16]
 8006368:	f88d 2000 	strb.w	r2, [sp]
 800636c:	3304      	adds	r3, #4
 800636e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006370:	f003 fc48 	bl	8009c04 <USB_CoreInit>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d005      	beq.n	8006386 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2202      	movs	r2, #2
 800637e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e0ce      	b.n	8006524 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2100      	movs	r1, #0
 800638c:	4618      	mov	r0, r3
 800638e:	f003 fd61 	bl	8009e54 <USB_SetCurrentMode>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d005      	beq.n	80063a4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2202      	movs	r2, #2
 800639c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e0bf      	b.n	8006524 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80063a4:	2300      	movs	r3, #0
 80063a6:	73fb      	strb	r3, [r7, #15]
 80063a8:	e04a      	b.n	8006440 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80063aa:	7bfa      	ldrb	r2, [r7, #15]
 80063ac:	6879      	ldr	r1, [r7, #4]
 80063ae:	4613      	mov	r3, r2
 80063b0:	00db      	lsls	r3, r3, #3
 80063b2:	4413      	add	r3, r2
 80063b4:	009b      	lsls	r3, r3, #2
 80063b6:	440b      	add	r3, r1
 80063b8:	3315      	adds	r3, #21
 80063ba:	2201      	movs	r2, #1
 80063bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80063be:	7bfa      	ldrb	r2, [r7, #15]
 80063c0:	6879      	ldr	r1, [r7, #4]
 80063c2:	4613      	mov	r3, r2
 80063c4:	00db      	lsls	r3, r3, #3
 80063c6:	4413      	add	r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	440b      	add	r3, r1
 80063cc:	3314      	adds	r3, #20
 80063ce:	7bfa      	ldrb	r2, [r7, #15]
 80063d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80063d2:	7bfa      	ldrb	r2, [r7, #15]
 80063d4:	7bfb      	ldrb	r3, [r7, #15]
 80063d6:	b298      	uxth	r0, r3
 80063d8:	6879      	ldr	r1, [r7, #4]
 80063da:	4613      	mov	r3, r2
 80063dc:	00db      	lsls	r3, r3, #3
 80063de:	4413      	add	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	440b      	add	r3, r1
 80063e4:	332e      	adds	r3, #46	@ 0x2e
 80063e6:	4602      	mov	r2, r0
 80063e8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80063ea:	7bfa      	ldrb	r2, [r7, #15]
 80063ec:	6879      	ldr	r1, [r7, #4]
 80063ee:	4613      	mov	r3, r2
 80063f0:	00db      	lsls	r3, r3, #3
 80063f2:	4413      	add	r3, r2
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	440b      	add	r3, r1
 80063f8:	3318      	adds	r3, #24
 80063fa:	2200      	movs	r2, #0
 80063fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80063fe:	7bfa      	ldrb	r2, [r7, #15]
 8006400:	6879      	ldr	r1, [r7, #4]
 8006402:	4613      	mov	r3, r2
 8006404:	00db      	lsls	r3, r3, #3
 8006406:	4413      	add	r3, r2
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	440b      	add	r3, r1
 800640c:	331c      	adds	r3, #28
 800640e:	2200      	movs	r2, #0
 8006410:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006412:	7bfa      	ldrb	r2, [r7, #15]
 8006414:	6879      	ldr	r1, [r7, #4]
 8006416:	4613      	mov	r3, r2
 8006418:	00db      	lsls	r3, r3, #3
 800641a:	4413      	add	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	440b      	add	r3, r1
 8006420:	3320      	adds	r3, #32
 8006422:	2200      	movs	r2, #0
 8006424:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006426:	7bfa      	ldrb	r2, [r7, #15]
 8006428:	6879      	ldr	r1, [r7, #4]
 800642a:	4613      	mov	r3, r2
 800642c:	00db      	lsls	r3, r3, #3
 800642e:	4413      	add	r3, r2
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	440b      	add	r3, r1
 8006434:	3324      	adds	r3, #36	@ 0x24
 8006436:	2200      	movs	r2, #0
 8006438:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800643a:	7bfb      	ldrb	r3, [r7, #15]
 800643c:	3301      	adds	r3, #1
 800643e:	73fb      	strb	r3, [r7, #15]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	791b      	ldrb	r3, [r3, #4]
 8006444:	7bfa      	ldrb	r2, [r7, #15]
 8006446:	429a      	cmp	r2, r3
 8006448:	d3af      	bcc.n	80063aa <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800644a:	2300      	movs	r3, #0
 800644c:	73fb      	strb	r3, [r7, #15]
 800644e:	e044      	b.n	80064da <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006450:	7bfa      	ldrb	r2, [r7, #15]
 8006452:	6879      	ldr	r1, [r7, #4]
 8006454:	4613      	mov	r3, r2
 8006456:	00db      	lsls	r3, r3, #3
 8006458:	4413      	add	r3, r2
 800645a:	009b      	lsls	r3, r3, #2
 800645c:	440b      	add	r3, r1
 800645e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006462:	2200      	movs	r2, #0
 8006464:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006466:	7bfa      	ldrb	r2, [r7, #15]
 8006468:	6879      	ldr	r1, [r7, #4]
 800646a:	4613      	mov	r3, r2
 800646c:	00db      	lsls	r3, r3, #3
 800646e:	4413      	add	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	440b      	add	r3, r1
 8006474:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006478:	7bfa      	ldrb	r2, [r7, #15]
 800647a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800647c:	7bfa      	ldrb	r2, [r7, #15]
 800647e:	6879      	ldr	r1, [r7, #4]
 8006480:	4613      	mov	r3, r2
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	4413      	add	r3, r2
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	440b      	add	r3, r1
 800648a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800648e:	2200      	movs	r2, #0
 8006490:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006492:	7bfa      	ldrb	r2, [r7, #15]
 8006494:	6879      	ldr	r1, [r7, #4]
 8006496:	4613      	mov	r3, r2
 8006498:	00db      	lsls	r3, r3, #3
 800649a:	4413      	add	r3, r2
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	440b      	add	r3, r1
 80064a0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80064a4:	2200      	movs	r2, #0
 80064a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80064a8:	7bfa      	ldrb	r2, [r7, #15]
 80064aa:	6879      	ldr	r1, [r7, #4]
 80064ac:	4613      	mov	r3, r2
 80064ae:	00db      	lsls	r3, r3, #3
 80064b0:	4413      	add	r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	440b      	add	r3, r1
 80064b6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80064ba:	2200      	movs	r2, #0
 80064bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80064be:	7bfa      	ldrb	r2, [r7, #15]
 80064c0:	6879      	ldr	r1, [r7, #4]
 80064c2:	4613      	mov	r3, r2
 80064c4:	00db      	lsls	r3, r3, #3
 80064c6:	4413      	add	r3, r2
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	440b      	add	r3, r1
 80064cc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80064d0:	2200      	movs	r2, #0
 80064d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064d4:	7bfb      	ldrb	r3, [r7, #15]
 80064d6:	3301      	adds	r3, #1
 80064d8:	73fb      	strb	r3, [r7, #15]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	791b      	ldrb	r3, [r3, #4]
 80064de:	7bfa      	ldrb	r2, [r7, #15]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d3b5      	bcc.n	8006450 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6818      	ldr	r0, [r3, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	7c1a      	ldrb	r2, [r3, #16]
 80064ec:	f88d 2000 	strb.w	r2, [sp]
 80064f0:	3304      	adds	r3, #4
 80064f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80064f4:	f003 fcfa 	bl	8009eec <USB_DevInit>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d005      	beq.n	800650a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2202      	movs	r2, #2
 8006502:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e00c      	b.n	8006524 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4618      	mov	r0, r3
 800651e:	f004 fd44 	bl	800afaa <USB_DevDisconnect>

  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3710      	adds	r7, #16
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006540:	2b01      	cmp	r3, #1
 8006542:	d101      	bne.n	8006548 <HAL_PCD_Start+0x1c>
 8006544:	2302      	movs	r3, #2
 8006546:	e022      	b.n	800658e <HAL_PCD_Start+0x62>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006558:	2b00      	cmp	r3, #0
 800655a:	d009      	beq.n	8006570 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006560:	2b01      	cmp	r3, #1
 8006562:	d105      	bne.n	8006570 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006568:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4618      	mov	r0, r3
 8006576:	f003 fc4b 	bl	8009e10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4618      	mov	r0, r3
 8006580:	f004 fcf2 	bl	800af68 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006596:	b590      	push	{r4, r7, lr}
 8006598:	b08d      	sub	sp, #52	@ 0x34
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065a4:	6a3b      	ldr	r3, [r7, #32]
 80065a6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4618      	mov	r0, r3
 80065ae:	f004 fdb0 	bl	800b112 <USB_GetMode>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f040 848c 	bne.w	8006ed2 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4618      	mov	r0, r3
 80065c0:	f004 fd14 	bl	800afec <USB_ReadInterrupts>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	f000 8482 	beq.w	8006ed0 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	0a1b      	lsrs	r3, r3, #8
 80065d6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4618      	mov	r0, r3
 80065e6:	f004 fd01 	bl	800afec <USB_ReadInterrupts>
 80065ea:	4603      	mov	r3, r0
 80065ec:	f003 0302 	and.w	r3, r3, #2
 80065f0:	2b02      	cmp	r3, #2
 80065f2:	d107      	bne.n	8006604 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	695a      	ldr	r2, [r3, #20]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f002 0202 	and.w	r2, r2, #2
 8006602:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4618      	mov	r0, r3
 800660a:	f004 fcef 	bl	800afec <USB_ReadInterrupts>
 800660e:	4603      	mov	r3, r0
 8006610:	f003 0310 	and.w	r3, r3, #16
 8006614:	2b10      	cmp	r3, #16
 8006616:	d161      	bne.n	80066dc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	699a      	ldr	r2, [r3, #24]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f022 0210 	bic.w	r2, r2, #16
 8006626:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006628:	6a3b      	ldr	r3, [r7, #32]
 800662a:	6a1b      	ldr	r3, [r3, #32]
 800662c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	f003 020f 	and.w	r2, r3, #15
 8006634:	4613      	mov	r3, r2
 8006636:	00db      	lsls	r3, r3, #3
 8006638:	4413      	add	r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	4413      	add	r3, r2
 8006644:	3304      	adds	r3, #4
 8006646:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800664e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006652:	d124      	bne.n	800669e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006654:	69ba      	ldr	r2, [r7, #24]
 8006656:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800665a:	4013      	ands	r3, r2
 800665c:	2b00      	cmp	r3, #0
 800665e:	d035      	beq.n	80066cc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	091b      	lsrs	r3, r3, #4
 8006668:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800666a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800666e:	b29b      	uxth	r3, r3
 8006670:	461a      	mov	r2, r3
 8006672:	6a38      	ldr	r0, [r7, #32]
 8006674:	f004 fb26 	bl	800acc4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	68da      	ldr	r2, [r3, #12]
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	091b      	lsrs	r3, r3, #4
 8006680:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006684:	441a      	add	r2, r3
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	695a      	ldr	r2, [r3, #20]
 800668e:	69bb      	ldr	r3, [r7, #24]
 8006690:	091b      	lsrs	r3, r3, #4
 8006692:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006696:	441a      	add	r2, r3
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	615a      	str	r2, [r3, #20]
 800669c:	e016      	b.n	80066cc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80066a4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80066a8:	d110      	bne.n	80066cc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80066b0:	2208      	movs	r2, #8
 80066b2:	4619      	mov	r1, r3
 80066b4:	6a38      	ldr	r0, [r7, #32]
 80066b6:	f004 fb05 	bl	800acc4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	695a      	ldr	r2, [r3, #20]
 80066be:	69bb      	ldr	r3, [r7, #24]
 80066c0:	091b      	lsrs	r3, r3, #4
 80066c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80066c6:	441a      	add	r2, r3
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	699a      	ldr	r2, [r3, #24]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f042 0210 	orr.w	r2, r2, #16
 80066da:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4618      	mov	r0, r3
 80066e2:	f004 fc83 	bl	800afec <USB_ReadInterrupts>
 80066e6:	4603      	mov	r3, r0
 80066e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80066ec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80066f0:	f040 80a7 	bne.w	8006842 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80066f4:	2300      	movs	r3, #0
 80066f6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f004 fc88 	bl	800b012 <USB_ReadDevAllOutEpInterrupt>
 8006702:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006704:	e099      	b.n	800683a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b00      	cmp	r3, #0
 800670e:	f000 808e 	beq.w	800682e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006718:	b2d2      	uxtb	r2, r2
 800671a:	4611      	mov	r1, r2
 800671c:	4618      	mov	r0, r3
 800671e:	f004 fcac 	bl	800b07a <USB_ReadDevOutEPInterrupt>
 8006722:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00c      	beq.n	8006748 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800672e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006730:	015a      	lsls	r2, r3, #5
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	4413      	add	r3, r2
 8006736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800673a:	461a      	mov	r2, r3
 800673c:	2301      	movs	r3, #1
 800673e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006740:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 fe8c 	bl	8007460 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	f003 0308 	and.w	r3, r3, #8
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00c      	beq.n	800676c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006754:	015a      	lsls	r2, r3, #5
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	4413      	add	r3, r2
 800675a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800675e:	461a      	mov	r2, r3
 8006760:	2308      	movs	r3, #8
 8006762:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006764:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f000 ff62 	bl	8007630 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	f003 0310 	and.w	r3, r3, #16
 8006772:	2b00      	cmp	r3, #0
 8006774:	d008      	beq.n	8006788 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006778:	015a      	lsls	r2, r3, #5
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	4413      	add	r3, r2
 800677e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006782:	461a      	mov	r2, r3
 8006784:	2310      	movs	r3, #16
 8006786:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d030      	beq.n	80067f4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006792:	6a3b      	ldr	r3, [r7, #32]
 8006794:	695b      	ldr	r3, [r3, #20]
 8006796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800679a:	2b80      	cmp	r3, #128	@ 0x80
 800679c:	d109      	bne.n	80067b2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	69fa      	ldr	r2, [r7, #28]
 80067a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80067b0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80067b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067b4:	4613      	mov	r3, r2
 80067b6:	00db      	lsls	r3, r3, #3
 80067b8:	4413      	add	r3, r2
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	4413      	add	r3, r2
 80067c4:	3304      	adds	r3, #4
 80067c6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	78db      	ldrb	r3, [r3, #3]
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d108      	bne.n	80067e2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	2200      	movs	r2, #0
 80067d4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80067d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	4619      	mov	r1, r3
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f006 fccd 	bl	800d17c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80067e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ee:	461a      	mov	r2, r3
 80067f0:	2302      	movs	r3, #2
 80067f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	f003 0320 	and.w	r3, r3, #32
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d008      	beq.n	8006810 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80067fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006800:	015a      	lsls	r2, r3, #5
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	4413      	add	r3, r2
 8006806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800680a:	461a      	mov	r2, r3
 800680c:	2320      	movs	r3, #32
 800680e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006816:	2b00      	cmp	r3, #0
 8006818:	d009      	beq.n	800682e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800681a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681c:	015a      	lsls	r2, r3, #5
 800681e:	69fb      	ldr	r3, [r7, #28]
 8006820:	4413      	add	r3, r2
 8006822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006826:	461a      	mov	r2, r3
 8006828:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800682c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800682e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006830:	3301      	adds	r3, #1
 8006832:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006836:	085b      	lsrs	r3, r3, #1
 8006838:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800683a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683c:	2b00      	cmp	r3, #0
 800683e:	f47f af62 	bne.w	8006706 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4618      	mov	r0, r3
 8006848:	f004 fbd0 	bl	800afec <USB_ReadInterrupts>
 800684c:	4603      	mov	r3, r0
 800684e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006852:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006856:	f040 80db 	bne.w	8006a10 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4618      	mov	r0, r3
 8006860:	f004 fbf1 	bl	800b046 <USB_ReadDevAllInEpInterrupt>
 8006864:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006866:	2300      	movs	r3, #0
 8006868:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800686a:	e0cd      	b.n	8006a08 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800686c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686e:	f003 0301 	and.w	r3, r3, #1
 8006872:	2b00      	cmp	r3, #0
 8006874:	f000 80c2 	beq.w	80069fc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800687e:	b2d2      	uxtb	r2, r2
 8006880:	4611      	mov	r1, r2
 8006882:	4618      	mov	r0, r3
 8006884:	f004 fc17 	bl	800b0b6 <USB_ReadDevInEPInterrupt>
 8006888:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	f003 0301 	and.w	r3, r3, #1
 8006890:	2b00      	cmp	r3, #0
 8006892:	d057      	beq.n	8006944 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006896:	f003 030f 	and.w	r3, r3, #15
 800689a:	2201      	movs	r2, #1
 800689c:	fa02 f303 	lsl.w	r3, r2, r3
 80068a0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	43db      	mvns	r3, r3
 80068ae:	69f9      	ldr	r1, [r7, #28]
 80068b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068b4:	4013      	ands	r3, r2
 80068b6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80068b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ba:	015a      	lsls	r2, r3, #5
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	4413      	add	r3, r2
 80068c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068c4:	461a      	mov	r2, r3
 80068c6:	2301      	movs	r3, #1
 80068c8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	799b      	ldrb	r3, [r3, #6]
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d132      	bne.n	8006938 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80068d2:	6879      	ldr	r1, [r7, #4]
 80068d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068d6:	4613      	mov	r3, r2
 80068d8:	00db      	lsls	r3, r3, #3
 80068da:	4413      	add	r3, r2
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	440b      	add	r3, r1
 80068e0:	3320      	adds	r3, #32
 80068e2:	6819      	ldr	r1, [r3, #0]
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068e8:	4613      	mov	r3, r2
 80068ea:	00db      	lsls	r3, r3, #3
 80068ec:	4413      	add	r3, r2
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	4403      	add	r3, r0
 80068f2:	331c      	adds	r3, #28
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4419      	add	r1, r3
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068fc:	4613      	mov	r3, r2
 80068fe:	00db      	lsls	r3, r3, #3
 8006900:	4413      	add	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4403      	add	r3, r0
 8006906:	3320      	adds	r3, #32
 8006908:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800690a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690c:	2b00      	cmp	r3, #0
 800690e:	d113      	bne.n	8006938 <HAL_PCD_IRQHandler+0x3a2>
 8006910:	6879      	ldr	r1, [r7, #4]
 8006912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006914:	4613      	mov	r3, r2
 8006916:	00db      	lsls	r3, r3, #3
 8006918:	4413      	add	r3, r2
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	440b      	add	r3, r1
 800691e:	3324      	adds	r3, #36	@ 0x24
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d108      	bne.n	8006938 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6818      	ldr	r0, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006930:	461a      	mov	r2, r3
 8006932:	2101      	movs	r1, #1
 8006934:	f004 fc1e 	bl	800b174 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693a:	b2db      	uxtb	r3, r3
 800693c:	4619      	mov	r1, r3
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f006 fb97 	bl	800d072 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	f003 0308 	and.w	r3, r3, #8
 800694a:	2b00      	cmp	r3, #0
 800694c:	d008      	beq.n	8006960 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800694e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006950:	015a      	lsls	r2, r3, #5
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	4413      	add	r3, r2
 8006956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800695a:	461a      	mov	r2, r3
 800695c:	2308      	movs	r3, #8
 800695e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	f003 0310 	and.w	r3, r3, #16
 8006966:	2b00      	cmp	r3, #0
 8006968:	d008      	beq.n	800697c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800696a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800696c:	015a      	lsls	r2, r3, #5
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	4413      	add	r3, r2
 8006972:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006976:	461a      	mov	r2, r3
 8006978:	2310      	movs	r3, #16
 800697a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006982:	2b00      	cmp	r3, #0
 8006984:	d008      	beq.n	8006998 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006988:	015a      	lsls	r2, r3, #5
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	4413      	add	r3, r2
 800698e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006992:	461a      	mov	r2, r3
 8006994:	2340      	movs	r3, #64	@ 0x40
 8006996:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d023      	beq.n	80069ea <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80069a2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80069a4:	6a38      	ldr	r0, [r7, #32]
 80069a6:	f003 fc05 	bl	800a1b4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80069aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ac:	4613      	mov	r3, r2
 80069ae:	00db      	lsls	r3, r3, #3
 80069b0:	4413      	add	r3, r2
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	3310      	adds	r3, #16
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	4413      	add	r3, r2
 80069ba:	3304      	adds	r3, #4
 80069bc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	78db      	ldrb	r3, [r3, #3]
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d108      	bne.n	80069d8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	2200      	movs	r2, #0
 80069ca:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80069cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	4619      	mov	r1, r3
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f006 fbe4 	bl	800d1a0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80069d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069e4:	461a      	mov	r2, r3
 80069e6:	2302      	movs	r3, #2
 80069e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d003      	beq.n	80069fc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80069f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 fca5 	bl	8007346 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80069fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fe:	3301      	adds	r3, #1
 8006a00:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a04:	085b      	lsrs	r3, r3, #1
 8006a06:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	f47f af2e 	bne.w	800686c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4618      	mov	r0, r3
 8006a16:	f004 fae9 	bl	800afec <USB_ReadInterrupts>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a24:	d122      	bne.n	8006a6c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	69fa      	ldr	r2, [r7, #28]
 8006a30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a34:	f023 0301 	bic.w	r3, r3, #1
 8006a38:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d108      	bne.n	8006a56 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006a4c:	2100      	movs	r1, #0
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 fe8c 	bl	800776c <HAL_PCDEx_LPM_Callback>
 8006a54:	e002      	b.n	8006a5c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f006 fb82 	bl	800d160 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	695a      	ldr	r2, [r3, #20]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006a6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4618      	mov	r0, r3
 8006a72:	f004 fabb 	bl	800afec <USB_ReadInterrupts>
 8006a76:	4603      	mov	r3, r0
 8006a78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a80:	d112      	bne.n	8006aa8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006a82:	69fb      	ldr	r3, [r7, #28]
 8006a84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	f003 0301 	and.w	r3, r3, #1
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d102      	bne.n	8006a98 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f006 fb3e 	bl	800d114 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	695a      	ldr	r2, [r3, #20]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006aa6:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4618      	mov	r0, r3
 8006aae:	f004 fa9d 	bl	800afec <USB_ReadInterrupts>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ab8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006abc:	f040 80b7 	bne.w	8006c2e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006ac0:	69fb      	ldr	r3, [r7, #28]
 8006ac2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	69fa      	ldr	r2, [r7, #28]
 8006aca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ace:	f023 0301 	bic.w	r3, r3, #1
 8006ad2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2110      	movs	r1, #16
 8006ada:	4618      	mov	r0, r3
 8006adc:	f003 fb6a 	bl	800a1b4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ae4:	e046      	b.n	8006b74 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ae8:	015a      	lsls	r2, r3, #5
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	4413      	add	r3, r2
 8006aee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006af2:	461a      	mov	r2, r3
 8006af4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006af8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afc:	015a      	lsls	r2, r3, #5
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	4413      	add	r3, r2
 8006b02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b0a:	0151      	lsls	r1, r2, #5
 8006b0c:	69fa      	ldr	r2, [r7, #28]
 8006b0e:	440a      	add	r2, r1
 8006b10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b14:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b18:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b1c:	015a      	lsls	r2, r3, #5
 8006b1e:	69fb      	ldr	r3, [r7, #28]
 8006b20:	4413      	add	r3, r2
 8006b22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b26:	461a      	mov	r2, r3
 8006b28:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006b2c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b30:	015a      	lsls	r2, r3, #5
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	4413      	add	r3, r2
 8006b36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b3e:	0151      	lsls	r1, r2, #5
 8006b40:	69fa      	ldr	r2, [r7, #28]
 8006b42:	440a      	add	r2, r1
 8006b44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b48:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b4c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b50:	015a      	lsls	r2, r3, #5
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	4413      	add	r3, r2
 8006b56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b5e:	0151      	lsls	r1, r2, #5
 8006b60:	69fa      	ldr	r2, [r7, #28]
 8006b62:	440a      	add	r2, r1
 8006b64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b68:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006b6c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b70:	3301      	adds	r3, #1
 8006b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	791b      	ldrb	r3, [r3, #4]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d3b2      	bcc.n	8006ae6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b86:	69db      	ldr	r3, [r3, #28]
 8006b88:	69fa      	ldr	r2, [r7, #28]
 8006b8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b8e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006b92:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	7bdb      	ldrb	r3, [r3, #15]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d016      	beq.n	8006bca <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ba2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ba6:	69fa      	ldr	r2, [r7, #28]
 8006ba8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bac:	f043 030b 	orr.w	r3, r3, #11
 8006bb0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bbc:	69fa      	ldr	r2, [r7, #28]
 8006bbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bc2:	f043 030b 	orr.w	r3, r3, #11
 8006bc6:	6453      	str	r3, [r2, #68]	@ 0x44
 8006bc8:	e015      	b.n	8006bf6 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	69fa      	ldr	r2, [r7, #28]
 8006bd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bd8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006bdc:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006be0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	69fa      	ldr	r2, [r7, #28]
 8006bec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bf0:	f043 030b 	orr.w	r3, r3, #11
 8006bf4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	69fa      	ldr	r2, [r7, #28]
 8006c00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c04:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006c08:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6818      	ldr	r0, [r3, #0]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006c18:	461a      	mov	r2, r3
 8006c1a:	f004 faab 	bl	800b174 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	695a      	ldr	r2, [r3, #20]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006c2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4618      	mov	r0, r3
 8006c34:	f004 f9da 	bl	800afec <USB_ReadInterrupts>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c42:	d123      	bne.n	8006c8c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f004 fa70 	bl	800b12e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f003 fb27 	bl	800a2a6 <USB_GetDevSpeed>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681c      	ldr	r4, [r3, #0]
 8006c64:	f001 f9f2 	bl	800804c <HAL_RCC_GetHCLKFreq>
 8006c68:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006c6e:	461a      	mov	r2, r3
 8006c70:	4620      	mov	r0, r4
 8006c72:	f003 f82b 	bl	8009ccc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f006 fa23 	bl	800d0c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	695a      	ldr	r2, [r3, #20]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006c8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4618      	mov	r0, r3
 8006c92:	f004 f9ab 	bl	800afec <USB_ReadInterrupts>
 8006c96:	4603      	mov	r3, r0
 8006c98:	f003 0308 	and.w	r3, r3, #8
 8006c9c:	2b08      	cmp	r3, #8
 8006c9e:	d10a      	bne.n	8006cb6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f006 fa00 	bl	800d0a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	695a      	ldr	r2, [r3, #20]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f002 0208 	and.w	r2, r2, #8
 8006cb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f004 f996 	bl	800afec <USB_ReadInterrupts>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cc6:	2b80      	cmp	r3, #128	@ 0x80
 8006cc8:	d123      	bne.n	8006d12 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006cca:	6a3b      	ldr	r3, [r7, #32]
 8006ccc:	699b      	ldr	r3, [r3, #24]
 8006cce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cd2:	6a3b      	ldr	r3, [r7, #32]
 8006cd4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cda:	e014      	b.n	8006d06 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006cdc:	6879      	ldr	r1, [r7, #4]
 8006cde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	00db      	lsls	r3, r3, #3
 8006ce4:	4413      	add	r3, r2
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	440b      	add	r3, r1
 8006cea:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d105      	bne.n	8006d00 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 faf2 	bl	80072e4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d02:	3301      	adds	r3, #1
 8006d04:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	791b      	ldrb	r3, [r3, #4]
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d3e4      	bcc.n	8006cdc <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4618      	mov	r0, r3
 8006d18:	f004 f968 	bl	800afec <USB_ReadInterrupts>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d26:	d13c      	bne.n	8006da2 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006d28:	2301      	movs	r3, #1
 8006d2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d2c:	e02b      	b.n	8006d86 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	015a      	lsls	r2, r3, #5
 8006d32:	69fb      	ldr	r3, [r7, #28]
 8006d34:	4413      	add	r3, r2
 8006d36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006d3e:	6879      	ldr	r1, [r7, #4]
 8006d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d42:	4613      	mov	r3, r2
 8006d44:	00db      	lsls	r3, r3, #3
 8006d46:	4413      	add	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	440b      	add	r3, r1
 8006d4c:	3318      	adds	r3, #24
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d115      	bne.n	8006d80 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006d54:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	da12      	bge.n	8006d80 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006d5a:	6879      	ldr	r1, [r7, #4]
 8006d5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d5e:	4613      	mov	r3, r2
 8006d60:	00db      	lsls	r3, r3, #3
 8006d62:	4413      	add	r3, r2
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	440b      	add	r3, r1
 8006d68:	3317      	adds	r3, #23
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	4619      	mov	r1, r3
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f000 fab2 	bl	80072e4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d82:	3301      	adds	r3, #1
 8006d84:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	791b      	ldrb	r3, [r3, #4]
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d3cd      	bcc.n	8006d2e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	695a      	ldr	r2, [r3, #20]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006da0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4618      	mov	r0, r3
 8006da8:	f004 f920 	bl	800afec <USB_ReadInterrupts>
 8006dac:	4603      	mov	r3, r0
 8006dae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006db2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006db6:	d156      	bne.n	8006e66 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006db8:	2301      	movs	r3, #1
 8006dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dbc:	e045      	b.n	8006e4a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc0:	015a      	lsls	r2, r3, #5
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	4413      	add	r3, r2
 8006dc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006dce:	6879      	ldr	r1, [r7, #4]
 8006dd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	00db      	lsls	r3, r3, #3
 8006dd6:	4413      	add	r3, r2
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	440b      	add	r3, r1
 8006ddc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006de0:	781b      	ldrb	r3, [r3, #0]
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d12e      	bne.n	8006e44 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006de6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	da2b      	bge.n	8006e44 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	0c1a      	lsrs	r2, r3, #16
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006df6:	4053      	eors	r3, r2
 8006df8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d121      	bne.n	8006e44 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006e00:	6879      	ldr	r1, [r7, #4]
 8006e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e04:	4613      	mov	r3, r2
 8006e06:	00db      	lsls	r3, r3, #3
 8006e08:	4413      	add	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	440b      	add	r3, r1
 8006e0e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006e12:	2201      	movs	r2, #1
 8006e14:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006e16:	6a3b      	ldr	r3, [r7, #32]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006e1e:	6a3b      	ldr	r3, [r7, #32]
 8006e20:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006e22:	6a3b      	ldr	r3, [r7, #32]
 8006e24:	695b      	ldr	r3, [r3, #20]
 8006e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d10a      	bne.n	8006e44 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	69fa      	ldr	r2, [r7, #28]
 8006e38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006e40:	6053      	str	r3, [r2, #4]
            break;
 8006e42:	e008      	b.n	8006e56 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e46:	3301      	adds	r3, #1
 8006e48:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	791b      	ldrb	r3, [r3, #4]
 8006e4e:	461a      	mov	r2, r3
 8006e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d3b3      	bcc.n	8006dbe <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	695a      	ldr	r2, [r3, #20]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006e64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f004 f8be 	bl	800afec <USB_ReadInterrupts>
 8006e70:	4603      	mov	r3, r0
 8006e72:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006e76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e7a:	d10a      	bne.n	8006e92 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f006 f9a1 	bl	800d1c4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	695a      	ldr	r2, [r3, #20]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006e90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4618      	mov	r0, r3
 8006e98:	f004 f8a8 	bl	800afec <USB_ReadInterrupts>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	f003 0304 	and.w	r3, r3, #4
 8006ea2:	2b04      	cmp	r3, #4
 8006ea4:	d115      	bne.n	8006ed2 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d002      	beq.n	8006ebe <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f006 f991 	bl	800d1e0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	6859      	ldr	r1, [r3, #4]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	69ba      	ldr	r2, [r7, #24]
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	605a      	str	r2, [r3, #4]
 8006ece:	e000      	b.n	8006ed2 <HAL_PCD_IRQHandler+0x93c>
      return;
 8006ed0:	bf00      	nop
    }
  }
}
 8006ed2:	3734      	adds	r7, #52	@ 0x34
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd90      	pop	{r4, r7, pc}

08006ed8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d101      	bne.n	8006ef2 <HAL_PCD_SetAddress+0x1a>
 8006eee:	2302      	movs	r3, #2
 8006ef0:	e012      	b.n	8006f18 <HAL_PCD_SetAddress+0x40>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	78fa      	ldrb	r2, [r7, #3]
 8006efe:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	78fa      	ldrb	r2, [r7, #3]
 8006f06:	4611      	mov	r1, r2
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f004 f807 	bl	800af1c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	4608      	mov	r0, r1
 8006f2a:	4611      	mov	r1, r2
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	4603      	mov	r3, r0
 8006f30:	70fb      	strb	r3, [r7, #3]
 8006f32:	460b      	mov	r3, r1
 8006f34:	803b      	strh	r3, [r7, #0]
 8006f36:	4613      	mov	r3, r2
 8006f38:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006f3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	da0f      	bge.n	8006f66 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f46:	78fb      	ldrb	r3, [r7, #3]
 8006f48:	f003 020f 	and.w	r2, r3, #15
 8006f4c:	4613      	mov	r3, r2
 8006f4e:	00db      	lsls	r3, r3, #3
 8006f50:	4413      	add	r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	3310      	adds	r3, #16
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	4413      	add	r3, r2
 8006f5a:	3304      	adds	r3, #4
 8006f5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2201      	movs	r2, #1
 8006f62:	705a      	strb	r2, [r3, #1]
 8006f64:	e00f      	b.n	8006f86 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f66:	78fb      	ldrb	r3, [r7, #3]
 8006f68:	f003 020f 	and.w	r2, r3, #15
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	00db      	lsls	r3, r3, #3
 8006f70:	4413      	add	r3, r2
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	4413      	add	r3, r2
 8006f7c:	3304      	adds	r3, #4
 8006f7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006f86:	78fb      	ldrb	r3, [r7, #3]
 8006f88:	f003 030f 	and.w	r3, r3, #15
 8006f8c:	b2da      	uxtb	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006f92:	883b      	ldrh	r3, [r7, #0]
 8006f94:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	78ba      	ldrb	r2, [r7, #2]
 8006fa0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	785b      	ldrb	r3, [r3, #1]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d004      	beq.n	8006fb4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006fb4:	78bb      	ldrb	r3, [r7, #2]
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d102      	bne.n	8006fc0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d101      	bne.n	8006fce <HAL_PCD_EP_Open+0xae>
 8006fca:	2302      	movs	r3, #2
 8006fcc:	e00e      	b.n	8006fec <HAL_PCD_EP_Open+0xcc>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68f9      	ldr	r1, [r7, #12]
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f003 f987 	bl	800a2f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006fea:	7afb      	ldrb	r3, [r7, #11]
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007000:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007004:	2b00      	cmp	r3, #0
 8007006:	da0f      	bge.n	8007028 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007008:	78fb      	ldrb	r3, [r7, #3]
 800700a:	f003 020f 	and.w	r2, r3, #15
 800700e:	4613      	mov	r3, r2
 8007010:	00db      	lsls	r3, r3, #3
 8007012:	4413      	add	r3, r2
 8007014:	009b      	lsls	r3, r3, #2
 8007016:	3310      	adds	r3, #16
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	4413      	add	r3, r2
 800701c:	3304      	adds	r3, #4
 800701e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2201      	movs	r2, #1
 8007024:	705a      	strb	r2, [r3, #1]
 8007026:	e00f      	b.n	8007048 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007028:	78fb      	ldrb	r3, [r7, #3]
 800702a:	f003 020f 	and.w	r2, r3, #15
 800702e:	4613      	mov	r3, r2
 8007030:	00db      	lsls	r3, r3, #3
 8007032:	4413      	add	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	4413      	add	r3, r2
 800703e:	3304      	adds	r3, #4
 8007040:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007048:	78fb      	ldrb	r3, [r7, #3]
 800704a:	f003 030f 	and.w	r3, r3, #15
 800704e:	b2da      	uxtb	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800705a:	2b01      	cmp	r3, #1
 800705c:	d101      	bne.n	8007062 <HAL_PCD_EP_Close+0x6e>
 800705e:	2302      	movs	r3, #2
 8007060:	e00e      	b.n	8007080 <HAL_PCD_EP_Close+0x8c>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2201      	movs	r2, #1
 8007066:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68f9      	ldr	r1, [r7, #12]
 8007070:	4618      	mov	r0, r3
 8007072:	f003 f9c5 	bl	800a400 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3710      	adds	r7, #16
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b086      	sub	sp, #24
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	607a      	str	r2, [r7, #4]
 8007092:	603b      	str	r3, [r7, #0]
 8007094:	460b      	mov	r3, r1
 8007096:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007098:	7afb      	ldrb	r3, [r7, #11]
 800709a:	f003 020f 	and.w	r2, r3, #15
 800709e:	4613      	mov	r3, r2
 80070a0:	00db      	lsls	r3, r3, #3
 80070a2:	4413      	add	r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80070aa:	68fa      	ldr	r2, [r7, #12]
 80070ac:	4413      	add	r3, r2
 80070ae:	3304      	adds	r3, #4
 80070b0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	683a      	ldr	r2, [r7, #0]
 80070bc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	2200      	movs	r2, #0
 80070c2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	2200      	movs	r2, #0
 80070c8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80070ca:	7afb      	ldrb	r3, [r7, #11]
 80070cc:	f003 030f 	and.w	r3, r3, #15
 80070d0:	b2da      	uxtb	r2, r3
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	799b      	ldrb	r3, [r3, #6]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d102      	bne.n	80070e4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6818      	ldr	r0, [r3, #0]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	799b      	ldrb	r3, [r3, #6]
 80070ec:	461a      	mov	r2, r3
 80070ee:	6979      	ldr	r1, [r7, #20]
 80070f0:	f003 fa62 	bl	800a5b8 <USB_EPStartXfer>

  return HAL_OK;
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3718      	adds	r7, #24
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}

080070fe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80070fe:	b580      	push	{r7, lr}
 8007100:	b086      	sub	sp, #24
 8007102:	af00      	add	r7, sp, #0
 8007104:	60f8      	str	r0, [r7, #12]
 8007106:	607a      	str	r2, [r7, #4]
 8007108:	603b      	str	r3, [r7, #0]
 800710a:	460b      	mov	r3, r1
 800710c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800710e:	7afb      	ldrb	r3, [r7, #11]
 8007110:	f003 020f 	and.w	r2, r3, #15
 8007114:	4613      	mov	r3, r2
 8007116:	00db      	lsls	r3, r3, #3
 8007118:	4413      	add	r3, r2
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	3310      	adds	r3, #16
 800711e:	68fa      	ldr	r2, [r7, #12]
 8007120:	4413      	add	r3, r2
 8007122:	3304      	adds	r3, #4
 8007124:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	683a      	ldr	r2, [r7, #0]
 8007130:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	2200      	movs	r2, #0
 8007136:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	2201      	movs	r2, #1
 800713c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800713e:	7afb      	ldrb	r3, [r7, #11]
 8007140:	f003 030f 	and.w	r3, r3, #15
 8007144:	b2da      	uxtb	r2, r3
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	799b      	ldrb	r3, [r3, #6]
 800714e:	2b01      	cmp	r3, #1
 8007150:	d102      	bne.n	8007158 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6818      	ldr	r0, [r3, #0]
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	799b      	ldrb	r3, [r3, #6]
 8007160:	461a      	mov	r2, r3
 8007162:	6979      	ldr	r1, [r7, #20]
 8007164:	f003 fa28 	bl	800a5b8 <USB_EPStartXfer>

  return HAL_OK;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3718      	adds	r7, #24
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007172:	b580      	push	{r7, lr}
 8007174:	b084      	sub	sp, #16
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
 800717a:	460b      	mov	r3, r1
 800717c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800717e:	78fb      	ldrb	r3, [r7, #3]
 8007180:	f003 030f 	and.w	r3, r3, #15
 8007184:	687a      	ldr	r2, [r7, #4]
 8007186:	7912      	ldrb	r2, [r2, #4]
 8007188:	4293      	cmp	r3, r2
 800718a:	d901      	bls.n	8007190 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e04f      	b.n	8007230 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007190:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007194:	2b00      	cmp	r3, #0
 8007196:	da0f      	bge.n	80071b8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007198:	78fb      	ldrb	r3, [r7, #3]
 800719a:	f003 020f 	and.w	r2, r3, #15
 800719e:	4613      	mov	r3, r2
 80071a0:	00db      	lsls	r3, r3, #3
 80071a2:	4413      	add	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	3310      	adds	r3, #16
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	4413      	add	r3, r2
 80071ac:	3304      	adds	r3, #4
 80071ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2201      	movs	r2, #1
 80071b4:	705a      	strb	r2, [r3, #1]
 80071b6:	e00d      	b.n	80071d4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80071b8:	78fa      	ldrb	r2, [r7, #3]
 80071ba:	4613      	mov	r3, r2
 80071bc:	00db      	lsls	r3, r3, #3
 80071be:	4413      	add	r3, r2
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	4413      	add	r3, r2
 80071ca:	3304      	adds	r3, #4
 80071cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2200      	movs	r2, #0
 80071d2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2201      	movs	r2, #1
 80071d8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80071da:	78fb      	ldrb	r3, [r7, #3]
 80071dc:	f003 030f 	and.w	r3, r3, #15
 80071e0:	b2da      	uxtb	r2, r3
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d101      	bne.n	80071f4 <HAL_PCD_EP_SetStall+0x82>
 80071f0:	2302      	movs	r3, #2
 80071f2:	e01d      	b.n	8007230 <HAL_PCD_EP_SetStall+0xbe>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68f9      	ldr	r1, [r7, #12]
 8007202:	4618      	mov	r0, r3
 8007204:	f003 fdb6 	bl	800ad74 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007208:	78fb      	ldrb	r3, [r7, #3]
 800720a:	f003 030f 	and.w	r3, r3, #15
 800720e:	2b00      	cmp	r3, #0
 8007210:	d109      	bne.n	8007226 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6818      	ldr	r0, [r3, #0]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	7999      	ldrb	r1, [r3, #6]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007220:	461a      	mov	r2, r3
 8007222:	f003 ffa7 	bl	800b174 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3710      	adds	r7, #16
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	460b      	mov	r3, r1
 8007242:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007244:	78fb      	ldrb	r3, [r7, #3]
 8007246:	f003 030f 	and.w	r3, r3, #15
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	7912      	ldrb	r2, [r2, #4]
 800724e:	4293      	cmp	r3, r2
 8007250:	d901      	bls.n	8007256 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e042      	b.n	80072dc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007256:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800725a:	2b00      	cmp	r3, #0
 800725c:	da0f      	bge.n	800727e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800725e:	78fb      	ldrb	r3, [r7, #3]
 8007260:	f003 020f 	and.w	r2, r3, #15
 8007264:	4613      	mov	r3, r2
 8007266:	00db      	lsls	r3, r3, #3
 8007268:	4413      	add	r3, r2
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	3310      	adds	r3, #16
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	4413      	add	r3, r2
 8007272:	3304      	adds	r3, #4
 8007274:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2201      	movs	r2, #1
 800727a:	705a      	strb	r2, [r3, #1]
 800727c:	e00f      	b.n	800729e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800727e:	78fb      	ldrb	r3, [r7, #3]
 8007280:	f003 020f 	and.w	r2, r3, #15
 8007284:	4613      	mov	r3, r2
 8007286:	00db      	lsls	r3, r3, #3
 8007288:	4413      	add	r3, r2
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	4413      	add	r3, r2
 8007294:	3304      	adds	r3, #4
 8007296:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2200      	movs	r2, #0
 80072a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80072a4:	78fb      	ldrb	r3, [r7, #3]
 80072a6:	f003 030f 	and.w	r3, r3, #15
 80072aa:	b2da      	uxtb	r2, r3
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d101      	bne.n	80072be <HAL_PCD_EP_ClrStall+0x86>
 80072ba:	2302      	movs	r3, #2
 80072bc:	e00e      	b.n	80072dc <HAL_PCD_EP_ClrStall+0xa4>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2201      	movs	r2, #1
 80072c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68f9      	ldr	r1, [r7, #12]
 80072cc:	4618      	mov	r0, r3
 80072ce:	f003 fdbf 	bl	800ae50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	460b      	mov	r3, r1
 80072ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80072f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	da0c      	bge.n	8007312 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072f8:	78fb      	ldrb	r3, [r7, #3]
 80072fa:	f003 020f 	and.w	r2, r3, #15
 80072fe:	4613      	mov	r3, r2
 8007300:	00db      	lsls	r3, r3, #3
 8007302:	4413      	add	r3, r2
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	3310      	adds	r3, #16
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	4413      	add	r3, r2
 800730c:	3304      	adds	r3, #4
 800730e:	60fb      	str	r3, [r7, #12]
 8007310:	e00c      	b.n	800732c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007312:	78fb      	ldrb	r3, [r7, #3]
 8007314:	f003 020f 	and.w	r2, r3, #15
 8007318:	4613      	mov	r3, r2
 800731a:	00db      	lsls	r3, r3, #3
 800731c:	4413      	add	r3, r2
 800731e:	009b      	lsls	r3, r3, #2
 8007320:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	4413      	add	r3, r2
 8007328:	3304      	adds	r3, #4
 800732a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68f9      	ldr	r1, [r7, #12]
 8007332:	4618      	mov	r0, r3
 8007334:	f003 fbde 	bl	800aaf4 <USB_EPStopXfer>
 8007338:	4603      	mov	r3, r0
 800733a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800733c:	7afb      	ldrb	r3, [r7, #11]
}
 800733e:	4618      	mov	r0, r3
 8007340:	3710      	adds	r7, #16
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}

08007346 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007346:	b580      	push	{r7, lr}
 8007348:	b08a      	sub	sp, #40	@ 0x28
 800734a:	af02      	add	r7, sp, #8
 800734c:	6078      	str	r0, [r7, #4]
 800734e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800735a:	683a      	ldr	r2, [r7, #0]
 800735c:	4613      	mov	r3, r2
 800735e:	00db      	lsls	r3, r3, #3
 8007360:	4413      	add	r3, r2
 8007362:	009b      	lsls	r3, r3, #2
 8007364:	3310      	adds	r3, #16
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	4413      	add	r3, r2
 800736a:	3304      	adds	r3, #4
 800736c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	695a      	ldr	r2, [r3, #20]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	691b      	ldr	r3, [r3, #16]
 8007376:	429a      	cmp	r2, r3
 8007378:	d901      	bls.n	800737e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	e06b      	b.n	8007456 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	691a      	ldr	r2, [r3, #16]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	695b      	ldr	r3, [r3, #20]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	69fa      	ldr	r2, [r7, #28]
 8007390:	429a      	cmp	r2, r3
 8007392:	d902      	bls.n	800739a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800739a:	69fb      	ldr	r3, [r7, #28]
 800739c:	3303      	adds	r3, #3
 800739e:	089b      	lsrs	r3, r3, #2
 80073a0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80073a2:	e02a      	b.n	80073fa <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	691a      	ldr	r2, [r3, #16]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	695b      	ldr	r3, [r3, #20]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	69fa      	ldr	r2, [r7, #28]
 80073b6:	429a      	cmp	r2, r3
 80073b8:	d902      	bls.n	80073c0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	3303      	adds	r3, #3
 80073c4:	089b      	lsrs	r3, r3, #2
 80073c6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	68d9      	ldr	r1, [r3, #12]
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	b2da      	uxtb	r2, r3
 80073d0:	69fb      	ldr	r3, [r7, #28]
 80073d2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80073d8:	9300      	str	r3, [sp, #0]
 80073da:	4603      	mov	r3, r0
 80073dc:	6978      	ldr	r0, [r7, #20]
 80073de:	f003 fc33 	bl	800ac48 <USB_WritePacket>

    ep->xfer_buff  += len;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	68da      	ldr	r2, [r3, #12]
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	441a      	add	r2, r3
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	695a      	ldr	r2, [r3, #20]
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	441a      	add	r2, r3
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	015a      	lsls	r2, r3, #5
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	4413      	add	r3, r2
 8007402:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007406:	699b      	ldr	r3, [r3, #24]
 8007408:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800740a:	69ba      	ldr	r2, [r7, #24]
 800740c:	429a      	cmp	r2, r3
 800740e:	d809      	bhi.n	8007424 <PCD_WriteEmptyTxFifo+0xde>
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	695a      	ldr	r2, [r3, #20]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007418:	429a      	cmp	r2, r3
 800741a:	d203      	bcs.n	8007424 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	691b      	ldr	r3, [r3, #16]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d1bf      	bne.n	80073a4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	691a      	ldr	r2, [r3, #16]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	695b      	ldr	r3, [r3, #20]
 800742c:	429a      	cmp	r2, r3
 800742e:	d811      	bhi.n	8007454 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	f003 030f 	and.w	r3, r3, #15
 8007436:	2201      	movs	r2, #1
 8007438:	fa02 f303 	lsl.w	r3, r2, r3
 800743c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007444:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	43db      	mvns	r3, r3
 800744a:	6939      	ldr	r1, [r7, #16]
 800744c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007450:	4013      	ands	r3, r2
 8007452:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007454:	2300      	movs	r3, #0
}
 8007456:	4618      	mov	r0, r3
 8007458:	3720      	adds	r7, #32
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
	...

08007460 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b088      	sub	sp, #32
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007470:	69fb      	ldr	r3, [r7, #28]
 8007472:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007474:	69fb      	ldr	r3, [r7, #28]
 8007476:	333c      	adds	r3, #60	@ 0x3c
 8007478:	3304      	adds	r3, #4
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	015a      	lsls	r2, r3, #5
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	4413      	add	r3, r2
 8007486:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	799b      	ldrb	r3, [r3, #6]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d17b      	bne.n	800758e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	f003 0308 	and.w	r3, r3, #8
 800749c:	2b00      	cmp	r3, #0
 800749e:	d015      	beq.n	80074cc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	4a61      	ldr	r2, [pc, #388]	@ (8007628 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	f240 80b9 	bls.w	800761c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f000 80b3 	beq.w	800761c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	015a      	lsls	r2, r3, #5
 80074ba:	69bb      	ldr	r3, [r7, #24]
 80074bc:	4413      	add	r3, r2
 80074be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c2:	461a      	mov	r2, r3
 80074c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074c8:	6093      	str	r3, [r2, #8]
 80074ca:	e0a7      	b.n	800761c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	f003 0320 	and.w	r3, r3, #32
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d009      	beq.n	80074ea <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	015a      	lsls	r2, r3, #5
 80074da:	69bb      	ldr	r3, [r7, #24]
 80074dc:	4413      	add	r3, r2
 80074de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074e2:	461a      	mov	r2, r3
 80074e4:	2320      	movs	r3, #32
 80074e6:	6093      	str	r3, [r2, #8]
 80074e8:	e098      	b.n	800761c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	f040 8093 	bne.w	800761c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	4a4b      	ldr	r2, [pc, #300]	@ (8007628 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d90f      	bls.n	800751e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007504:	2b00      	cmp	r3, #0
 8007506:	d00a      	beq.n	800751e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	015a      	lsls	r2, r3, #5
 800750c:	69bb      	ldr	r3, [r7, #24]
 800750e:	4413      	add	r3, r2
 8007510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007514:	461a      	mov	r2, r3
 8007516:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800751a:	6093      	str	r3, [r2, #8]
 800751c:	e07e      	b.n	800761c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800751e:	683a      	ldr	r2, [r7, #0]
 8007520:	4613      	mov	r3, r2
 8007522:	00db      	lsls	r3, r3, #3
 8007524:	4413      	add	r3, r2
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800752c:	687a      	ldr	r2, [r7, #4]
 800752e:	4413      	add	r3, r2
 8007530:	3304      	adds	r3, #4
 8007532:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6a1a      	ldr	r2, [r3, #32]
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	0159      	lsls	r1, r3, #5
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	440b      	add	r3, r1
 8007540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800754a:	1ad2      	subs	r2, r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d114      	bne.n	8007580 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d109      	bne.n	8007572 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6818      	ldr	r0, [r3, #0]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007568:	461a      	mov	r2, r3
 800756a:	2101      	movs	r1, #1
 800756c:	f003 fe02 	bl	800b174 <USB_EP0_OutStart>
 8007570:	e006      	b.n	8007580 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	68da      	ldr	r2, [r3, #12]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	695b      	ldr	r3, [r3, #20]
 800757a:	441a      	add	r2, r3
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	b2db      	uxtb	r3, r3
 8007584:	4619      	mov	r1, r3
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f005 fd58 	bl	800d03c <HAL_PCD_DataOutStageCallback>
 800758c:	e046      	b.n	800761c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	4a26      	ldr	r2, [pc, #152]	@ (800762c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d124      	bne.n	80075e0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800759c:	2b00      	cmp	r3, #0
 800759e:	d00a      	beq.n	80075b6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	015a      	lsls	r2, r3, #5
 80075a4:	69bb      	ldr	r3, [r7, #24]
 80075a6:	4413      	add	r3, r2
 80075a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075ac:	461a      	mov	r2, r3
 80075ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075b2:	6093      	str	r3, [r2, #8]
 80075b4:	e032      	b.n	800761c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	f003 0320 	and.w	r3, r3, #32
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d008      	beq.n	80075d2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	015a      	lsls	r2, r3, #5
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	4413      	add	r3, r2
 80075c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075cc:	461a      	mov	r2, r3
 80075ce:	2320      	movs	r3, #32
 80075d0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	4619      	mov	r1, r3
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f005 fd2f 	bl	800d03c <HAL_PCD_DataOutStageCallback>
 80075de:	e01d      	b.n	800761c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d114      	bne.n	8007610 <PCD_EP_OutXfrComplete_int+0x1b0>
 80075e6:	6879      	ldr	r1, [r7, #4]
 80075e8:	683a      	ldr	r2, [r7, #0]
 80075ea:	4613      	mov	r3, r2
 80075ec:	00db      	lsls	r3, r3, #3
 80075ee:	4413      	add	r3, r2
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	440b      	add	r3, r1
 80075f4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d108      	bne.n	8007610 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6818      	ldr	r0, [r3, #0]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007608:	461a      	mov	r2, r3
 800760a:	2100      	movs	r1, #0
 800760c:	f003 fdb2 	bl	800b174 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	b2db      	uxtb	r3, r3
 8007614:	4619      	mov	r1, r3
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f005 fd10 	bl	800d03c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800761c:	2300      	movs	r3, #0
}
 800761e:	4618      	mov	r0, r3
 8007620:	3720      	adds	r7, #32
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	4f54300a 	.word	0x4f54300a
 800762c:	4f54310a 	.word	0x4f54310a

08007630 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b086      	sub	sp, #24
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	333c      	adds	r3, #60	@ 0x3c
 8007648:	3304      	adds	r3, #4
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	015a      	lsls	r2, r3, #5
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	4413      	add	r3, r2
 8007656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	4a15      	ldr	r2, [pc, #84]	@ (80076b8 <PCD_EP_OutSetupPacket_int+0x88>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d90e      	bls.n	8007684 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800766c:	2b00      	cmp	r3, #0
 800766e:	d009      	beq.n	8007684 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	015a      	lsls	r2, r3, #5
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	4413      	add	r3, r2
 8007678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800767c:	461a      	mov	r2, r3
 800767e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007682:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f005 fcc7 	bl	800d018 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	4a0a      	ldr	r2, [pc, #40]	@ (80076b8 <PCD_EP_OutSetupPacket_int+0x88>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d90c      	bls.n	80076ac <PCD_EP_OutSetupPacket_int+0x7c>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	799b      	ldrb	r3, [r3, #6]
 8007696:	2b01      	cmp	r3, #1
 8007698:	d108      	bne.n	80076ac <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6818      	ldr	r0, [r3, #0]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80076a4:	461a      	mov	r2, r3
 80076a6:	2101      	movs	r1, #1
 80076a8:	f003 fd64 	bl	800b174 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3718      	adds	r7, #24
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	4f54300a 	.word	0x4f54300a

080076bc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80076bc:	b480      	push	{r7}
 80076be:	b085      	sub	sp, #20
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	460b      	mov	r3, r1
 80076c6:	70fb      	strb	r3, [r7, #3]
 80076c8:	4613      	mov	r3, r2
 80076ca:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80076d4:	78fb      	ldrb	r3, [r7, #3]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d107      	bne.n	80076ea <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80076da:	883b      	ldrh	r3, [r7, #0]
 80076dc:	0419      	lsls	r1, r3, #16
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68ba      	ldr	r2, [r7, #8]
 80076e4:	430a      	orrs	r2, r1
 80076e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80076e8:	e028      	b.n	800773c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076f0:	0c1b      	lsrs	r3, r3, #16
 80076f2:	68ba      	ldr	r2, [r7, #8]
 80076f4:	4413      	add	r3, r2
 80076f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80076f8:	2300      	movs	r3, #0
 80076fa:	73fb      	strb	r3, [r7, #15]
 80076fc:	e00d      	b.n	800771a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	7bfb      	ldrb	r3, [r7, #15]
 8007704:	3340      	adds	r3, #64	@ 0x40
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	4413      	add	r3, r2
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	0c1b      	lsrs	r3, r3, #16
 800770e:	68ba      	ldr	r2, [r7, #8]
 8007710:	4413      	add	r3, r2
 8007712:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007714:	7bfb      	ldrb	r3, [r7, #15]
 8007716:	3301      	adds	r3, #1
 8007718:	73fb      	strb	r3, [r7, #15]
 800771a:	7bfa      	ldrb	r2, [r7, #15]
 800771c:	78fb      	ldrb	r3, [r7, #3]
 800771e:	3b01      	subs	r3, #1
 8007720:	429a      	cmp	r2, r3
 8007722:	d3ec      	bcc.n	80076fe <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007724:	883b      	ldrh	r3, [r7, #0]
 8007726:	0418      	lsls	r0, r3, #16
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6819      	ldr	r1, [r3, #0]
 800772c:	78fb      	ldrb	r3, [r7, #3]
 800772e:	3b01      	subs	r3, #1
 8007730:	68ba      	ldr	r2, [r7, #8]
 8007732:	4302      	orrs	r2, r0
 8007734:	3340      	adds	r3, #64	@ 0x40
 8007736:	009b      	lsls	r3, r3, #2
 8007738:	440b      	add	r3, r1
 800773a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	4618      	mov	r0, r3
 8007740:	3714      	adds	r7, #20
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr

0800774a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800774a:	b480      	push	{r7}
 800774c:	b083      	sub	sp, #12
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
 8007752:	460b      	mov	r3, r1
 8007754:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	887a      	ldrh	r2, [r7, #2]
 800775c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800775e:	2300      	movs	r3, #0
}
 8007760:	4618      	mov	r0, r3
 8007762:	370c      	adds	r7, #12
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	460b      	mov	r3, r1
 8007776:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007778:	bf00      	nop
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b086      	sub	sp, #24
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d101      	bne.n	8007796 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	e267      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f003 0301 	and.w	r3, r3, #1
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d075      	beq.n	800788e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80077a2:	4b88      	ldr	r3, [pc, #544]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	f003 030c 	and.w	r3, r3, #12
 80077aa:	2b04      	cmp	r3, #4
 80077ac:	d00c      	beq.n	80077c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80077ae:	4b85      	ldr	r3, [pc, #532]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80077b6:	2b08      	cmp	r3, #8
 80077b8:	d112      	bne.n	80077e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80077ba:	4b82      	ldr	r3, [pc, #520]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80077c6:	d10b      	bne.n	80077e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077c8:	4b7e      	ldr	r3, [pc, #504]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d05b      	beq.n	800788c <HAL_RCC_OscConfig+0x108>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d157      	bne.n	800788c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80077dc:	2301      	movs	r3, #1
 80077de:	e242      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077e8:	d106      	bne.n	80077f8 <HAL_RCC_OscConfig+0x74>
 80077ea:	4b76      	ldr	r3, [pc, #472]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a75      	ldr	r2, [pc, #468]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80077f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077f4:	6013      	str	r3, [r2, #0]
 80077f6:	e01d      	b.n	8007834 <HAL_RCC_OscConfig+0xb0>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007800:	d10c      	bne.n	800781c <HAL_RCC_OscConfig+0x98>
 8007802:	4b70      	ldr	r3, [pc, #448]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a6f      	ldr	r2, [pc, #444]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800780c:	6013      	str	r3, [r2, #0]
 800780e:	4b6d      	ldr	r3, [pc, #436]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a6c      	ldr	r2, [pc, #432]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007818:	6013      	str	r3, [r2, #0]
 800781a:	e00b      	b.n	8007834 <HAL_RCC_OscConfig+0xb0>
 800781c:	4b69      	ldr	r3, [pc, #420]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a68      	ldr	r2, [pc, #416]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007826:	6013      	str	r3, [r2, #0]
 8007828:	4b66      	ldr	r3, [pc, #408]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a65      	ldr	r2, [pc, #404]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 800782e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007832:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d013      	beq.n	8007864 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800783c:	f7fb ffee 	bl	800381c <HAL_GetTick>
 8007840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007842:	e008      	b.n	8007856 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007844:	f7fb ffea 	bl	800381c <HAL_GetTick>
 8007848:	4602      	mov	r2, r0
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	2b64      	cmp	r3, #100	@ 0x64
 8007850:	d901      	bls.n	8007856 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	e207      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007856:	4b5b      	ldr	r3, [pc, #364]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d0f0      	beq.n	8007844 <HAL_RCC_OscConfig+0xc0>
 8007862:	e014      	b.n	800788e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007864:	f7fb ffda 	bl	800381c <HAL_GetTick>
 8007868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800786a:	e008      	b.n	800787e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800786c:	f7fb ffd6 	bl	800381c <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	2b64      	cmp	r3, #100	@ 0x64
 8007878:	d901      	bls.n	800787e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	e1f3      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800787e:	4b51      	ldr	r3, [pc, #324]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007886:	2b00      	cmp	r3, #0
 8007888:	d1f0      	bne.n	800786c <HAL_RCC_OscConfig+0xe8>
 800788a:	e000      	b.n	800788e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800788c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 0302 	and.w	r3, r3, #2
 8007896:	2b00      	cmp	r3, #0
 8007898:	d063      	beq.n	8007962 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800789a:	4b4a      	ldr	r3, [pc, #296]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f003 030c 	and.w	r3, r3, #12
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d00b      	beq.n	80078be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80078a6:	4b47      	ldr	r3, [pc, #284]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80078ae:	2b08      	cmp	r3, #8
 80078b0:	d11c      	bne.n	80078ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80078b2:	4b44      	ldr	r3, [pc, #272]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d116      	bne.n	80078ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078be:	4b41      	ldr	r3, [pc, #260]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f003 0302 	and.w	r3, r3, #2
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d005      	beq.n	80078d6 <HAL_RCC_OscConfig+0x152>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	68db      	ldr	r3, [r3, #12]
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d001      	beq.n	80078d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e1c7      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078d6:	4b3b      	ldr	r3, [pc, #236]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	00db      	lsls	r3, r3, #3
 80078e4:	4937      	ldr	r1, [pc, #220]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 80078e6:	4313      	orrs	r3, r2
 80078e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078ea:	e03a      	b.n	8007962 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d020      	beq.n	8007936 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80078f4:	4b34      	ldr	r3, [pc, #208]	@ (80079c8 <HAL_RCC_OscConfig+0x244>)
 80078f6:	2201      	movs	r2, #1
 80078f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078fa:	f7fb ff8f 	bl	800381c <HAL_GetTick>
 80078fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007900:	e008      	b.n	8007914 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007902:	f7fb ff8b 	bl	800381c <HAL_GetTick>
 8007906:	4602      	mov	r2, r0
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	2b02      	cmp	r3, #2
 800790e:	d901      	bls.n	8007914 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007910:	2303      	movs	r3, #3
 8007912:	e1a8      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007914:	4b2b      	ldr	r3, [pc, #172]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f003 0302 	and.w	r3, r3, #2
 800791c:	2b00      	cmp	r3, #0
 800791e:	d0f0      	beq.n	8007902 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007920:	4b28      	ldr	r3, [pc, #160]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	691b      	ldr	r3, [r3, #16]
 800792c:	00db      	lsls	r3, r3, #3
 800792e:	4925      	ldr	r1, [pc, #148]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007930:	4313      	orrs	r3, r2
 8007932:	600b      	str	r3, [r1, #0]
 8007934:	e015      	b.n	8007962 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007936:	4b24      	ldr	r3, [pc, #144]	@ (80079c8 <HAL_RCC_OscConfig+0x244>)
 8007938:	2200      	movs	r2, #0
 800793a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800793c:	f7fb ff6e 	bl	800381c <HAL_GetTick>
 8007940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007942:	e008      	b.n	8007956 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007944:	f7fb ff6a 	bl	800381c <HAL_GetTick>
 8007948:	4602      	mov	r2, r0
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	2b02      	cmp	r3, #2
 8007950:	d901      	bls.n	8007956 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	e187      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007956:	4b1b      	ldr	r3, [pc, #108]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0302 	and.w	r3, r3, #2
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1f0      	bne.n	8007944 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 0308 	and.w	r3, r3, #8
 800796a:	2b00      	cmp	r3, #0
 800796c:	d036      	beq.n	80079dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	695b      	ldr	r3, [r3, #20]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d016      	beq.n	80079a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007976:	4b15      	ldr	r3, [pc, #84]	@ (80079cc <HAL_RCC_OscConfig+0x248>)
 8007978:	2201      	movs	r2, #1
 800797a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800797c:	f7fb ff4e 	bl	800381c <HAL_GetTick>
 8007980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007982:	e008      	b.n	8007996 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007984:	f7fb ff4a 	bl	800381c <HAL_GetTick>
 8007988:	4602      	mov	r2, r0
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	1ad3      	subs	r3, r2, r3
 800798e:	2b02      	cmp	r3, #2
 8007990:	d901      	bls.n	8007996 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007992:	2303      	movs	r3, #3
 8007994:	e167      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007996:	4b0b      	ldr	r3, [pc, #44]	@ (80079c4 <HAL_RCC_OscConfig+0x240>)
 8007998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800799a:	f003 0302 	and.w	r3, r3, #2
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d0f0      	beq.n	8007984 <HAL_RCC_OscConfig+0x200>
 80079a2:	e01b      	b.n	80079dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80079a4:	4b09      	ldr	r3, [pc, #36]	@ (80079cc <HAL_RCC_OscConfig+0x248>)
 80079a6:	2200      	movs	r2, #0
 80079a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079aa:	f7fb ff37 	bl	800381c <HAL_GetTick>
 80079ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079b0:	e00e      	b.n	80079d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079b2:	f7fb ff33 	bl	800381c <HAL_GetTick>
 80079b6:	4602      	mov	r2, r0
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	2b02      	cmp	r3, #2
 80079be:	d907      	bls.n	80079d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e150      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
 80079c4:	40023800 	.word	0x40023800
 80079c8:	42470000 	.word	0x42470000
 80079cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079d0:	4b88      	ldr	r3, [pc, #544]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 80079d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079d4:	f003 0302 	and.w	r3, r3, #2
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d1ea      	bne.n	80079b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f003 0304 	and.w	r3, r3, #4
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f000 8097 	beq.w	8007b18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80079ea:	2300      	movs	r3, #0
 80079ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80079ee:	4b81      	ldr	r3, [pc, #516]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 80079f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10f      	bne.n	8007a1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079fa:	2300      	movs	r3, #0
 80079fc:	60bb      	str	r3, [r7, #8]
 80079fe:	4b7d      	ldr	r3, [pc, #500]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a02:	4a7c      	ldr	r2, [pc, #496]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8007a0a:	4b7a      	ldr	r3, [pc, #488]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a12:	60bb      	str	r3, [r7, #8]
 8007a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a16:	2301      	movs	r3, #1
 8007a18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a1a:	4b77      	ldr	r3, [pc, #476]	@ (8007bf8 <HAL_RCC_OscConfig+0x474>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d118      	bne.n	8007a58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007a26:	4b74      	ldr	r3, [pc, #464]	@ (8007bf8 <HAL_RCC_OscConfig+0x474>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a73      	ldr	r2, [pc, #460]	@ (8007bf8 <HAL_RCC_OscConfig+0x474>)
 8007a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a32:	f7fb fef3 	bl	800381c <HAL_GetTick>
 8007a36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a38:	e008      	b.n	8007a4c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a3a:	f7fb feef 	bl	800381c <HAL_GetTick>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	1ad3      	subs	r3, r2, r3
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d901      	bls.n	8007a4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007a48:	2303      	movs	r3, #3
 8007a4a:	e10c      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a4c:	4b6a      	ldr	r3, [pc, #424]	@ (8007bf8 <HAL_RCC_OscConfig+0x474>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d0f0      	beq.n	8007a3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d106      	bne.n	8007a6e <HAL_RCC_OscConfig+0x2ea>
 8007a60:	4b64      	ldr	r3, [pc, #400]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a64:	4a63      	ldr	r2, [pc, #396]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a66:	f043 0301 	orr.w	r3, r3, #1
 8007a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a6c:	e01c      	b.n	8007aa8 <HAL_RCC_OscConfig+0x324>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	2b05      	cmp	r3, #5
 8007a74:	d10c      	bne.n	8007a90 <HAL_RCC_OscConfig+0x30c>
 8007a76:	4b5f      	ldr	r3, [pc, #380]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a7a:	4a5e      	ldr	r2, [pc, #376]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a7c:	f043 0304 	orr.w	r3, r3, #4
 8007a80:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a82:	4b5c      	ldr	r3, [pc, #368]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a86:	4a5b      	ldr	r2, [pc, #364]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a88:	f043 0301 	orr.w	r3, r3, #1
 8007a8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a8e:	e00b      	b.n	8007aa8 <HAL_RCC_OscConfig+0x324>
 8007a90:	4b58      	ldr	r3, [pc, #352]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a94:	4a57      	ldr	r2, [pc, #348]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a96:	f023 0301 	bic.w	r3, r3, #1
 8007a9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a9c:	4b55      	ldr	r3, [pc, #340]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007aa0:	4a54      	ldr	r2, [pc, #336]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007aa2:	f023 0304 	bic.w	r3, r3, #4
 8007aa6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d015      	beq.n	8007adc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ab0:	f7fb feb4 	bl	800381c <HAL_GetTick>
 8007ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ab6:	e00a      	b.n	8007ace <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ab8:	f7fb feb0 	bl	800381c <HAL_GetTick>
 8007abc:	4602      	mov	r2, r0
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	1ad3      	subs	r3, r2, r3
 8007ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d901      	bls.n	8007ace <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007aca:	2303      	movs	r3, #3
 8007acc:	e0cb      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ace:	4b49      	ldr	r3, [pc, #292]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ad2:	f003 0302 	and.w	r3, r3, #2
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d0ee      	beq.n	8007ab8 <HAL_RCC_OscConfig+0x334>
 8007ada:	e014      	b.n	8007b06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007adc:	f7fb fe9e 	bl	800381c <HAL_GetTick>
 8007ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ae2:	e00a      	b.n	8007afa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ae4:	f7fb fe9a 	bl	800381c <HAL_GetTick>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	1ad3      	subs	r3, r2, r3
 8007aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d901      	bls.n	8007afa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007af6:	2303      	movs	r3, #3
 8007af8:	e0b5      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007afa:	4b3e      	ldr	r3, [pc, #248]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007afe:	f003 0302 	and.w	r3, r3, #2
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1ee      	bne.n	8007ae4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007b06:	7dfb      	ldrb	r3, [r7, #23]
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d105      	bne.n	8007b18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b0c:	4b39      	ldr	r3, [pc, #228]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b10:	4a38      	ldr	r2, [pc, #224]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	699b      	ldr	r3, [r3, #24]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f000 80a1 	beq.w	8007c64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007b22:	4b34      	ldr	r3, [pc, #208]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	f003 030c 	and.w	r3, r3, #12
 8007b2a:	2b08      	cmp	r3, #8
 8007b2c:	d05c      	beq.n	8007be8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	699b      	ldr	r3, [r3, #24]
 8007b32:	2b02      	cmp	r3, #2
 8007b34:	d141      	bne.n	8007bba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b36:	4b31      	ldr	r3, [pc, #196]	@ (8007bfc <HAL_RCC_OscConfig+0x478>)
 8007b38:	2200      	movs	r2, #0
 8007b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b3c:	f7fb fe6e 	bl	800381c <HAL_GetTick>
 8007b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b42:	e008      	b.n	8007b56 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b44:	f7fb fe6a 	bl	800381c <HAL_GetTick>
 8007b48:	4602      	mov	r2, r0
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d901      	bls.n	8007b56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007b52:	2303      	movs	r3, #3
 8007b54:	e087      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b56:	4b27      	ldr	r3, [pc, #156]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d1f0      	bne.n	8007b44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	69da      	ldr	r2, [r3, #28]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	431a      	orrs	r2, r3
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b70:	019b      	lsls	r3, r3, #6
 8007b72:	431a      	orrs	r2, r3
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b78:	085b      	lsrs	r3, r3, #1
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	041b      	lsls	r3, r3, #16
 8007b7e:	431a      	orrs	r2, r3
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b84:	061b      	lsls	r3, r3, #24
 8007b86:	491b      	ldr	r1, [pc, #108]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8007bfc <HAL_RCC_OscConfig+0x478>)
 8007b8e:	2201      	movs	r2, #1
 8007b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b92:	f7fb fe43 	bl	800381c <HAL_GetTick>
 8007b96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b98:	e008      	b.n	8007bac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b9a:	f7fb fe3f 	bl	800381c <HAL_GetTick>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	1ad3      	subs	r3, r2, r3
 8007ba4:	2b02      	cmp	r3, #2
 8007ba6:	d901      	bls.n	8007bac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	e05c      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bac:	4b11      	ldr	r3, [pc, #68]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d0f0      	beq.n	8007b9a <HAL_RCC_OscConfig+0x416>
 8007bb8:	e054      	b.n	8007c64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bba:	4b10      	ldr	r3, [pc, #64]	@ (8007bfc <HAL_RCC_OscConfig+0x478>)
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bc0:	f7fb fe2c 	bl	800381c <HAL_GetTick>
 8007bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bc6:	e008      	b.n	8007bda <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bc8:	f7fb fe28 	bl	800381c <HAL_GetTick>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	1ad3      	subs	r3, r2, r3
 8007bd2:	2b02      	cmp	r3, #2
 8007bd4:	d901      	bls.n	8007bda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007bd6:	2303      	movs	r3, #3
 8007bd8:	e045      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bda:	4b06      	ldr	r3, [pc, #24]	@ (8007bf4 <HAL_RCC_OscConfig+0x470>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1f0      	bne.n	8007bc8 <HAL_RCC_OscConfig+0x444>
 8007be6:	e03d      	b.n	8007c64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	699b      	ldr	r3, [r3, #24]
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d107      	bne.n	8007c00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e038      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
 8007bf4:	40023800 	.word	0x40023800
 8007bf8:	40007000 	.word	0x40007000
 8007bfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007c00:	4b1b      	ldr	r3, [pc, #108]	@ (8007c70 <HAL_RCC_OscConfig+0x4ec>)
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	699b      	ldr	r3, [r3, #24]
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d028      	beq.n	8007c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d121      	bne.n	8007c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d11a      	bne.n	8007c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007c30:	4013      	ands	r3, r2
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007c36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d111      	bne.n	8007c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c46:	085b      	lsrs	r3, r3, #1
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d107      	bne.n	8007c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d001      	beq.n	8007c64 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e000      	b.n	8007c66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3718      	adds	r7, #24
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	40023800 	.word	0x40023800

08007c74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d101      	bne.n	8007c88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	e0cc      	b.n	8007e22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007c88:	4b68      	ldr	r3, [pc, #416]	@ (8007e2c <HAL_RCC_ClockConfig+0x1b8>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f003 030f 	and.w	r3, r3, #15
 8007c90:	683a      	ldr	r2, [r7, #0]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d90c      	bls.n	8007cb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c96:	4b65      	ldr	r3, [pc, #404]	@ (8007e2c <HAL_RCC_ClockConfig+0x1b8>)
 8007c98:	683a      	ldr	r2, [r7, #0]
 8007c9a:	b2d2      	uxtb	r2, r2
 8007c9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c9e:	4b63      	ldr	r3, [pc, #396]	@ (8007e2c <HAL_RCC_ClockConfig+0x1b8>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 030f 	and.w	r3, r3, #15
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d001      	beq.n	8007cb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	e0b8      	b.n	8007e22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f003 0302 	and.w	r3, r3, #2
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d020      	beq.n	8007cfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f003 0304 	and.w	r3, r3, #4
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d005      	beq.n	8007cd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007cc8:	4b59      	ldr	r3, [pc, #356]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	4a58      	ldr	r2, [pc, #352]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007cce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007cd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 0308 	and.w	r3, r3, #8
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d005      	beq.n	8007cec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ce0:	4b53      	ldr	r3, [pc, #332]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	4a52      	ldr	r2, [pc, #328]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007ce6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007cea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cec:	4b50      	ldr	r3, [pc, #320]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	494d      	ldr	r1, [pc, #308]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d044      	beq.n	8007d94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d107      	bne.n	8007d22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d12:	4b47      	ldr	r3, [pc, #284]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d119      	bne.n	8007d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e07f      	b.n	8007e22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	2b02      	cmp	r3, #2
 8007d28:	d003      	beq.n	8007d32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007d2e:	2b03      	cmp	r3, #3
 8007d30:	d107      	bne.n	8007d42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d32:	4b3f      	ldr	r3, [pc, #252]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d109      	bne.n	8007d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e06f      	b.n	8007e22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d42:	4b3b      	ldr	r3, [pc, #236]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 0302 	and.w	r3, r3, #2
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d101      	bne.n	8007d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e067      	b.n	8007e22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d52:	4b37      	ldr	r3, [pc, #220]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	f023 0203 	bic.w	r2, r3, #3
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	4934      	ldr	r1, [pc, #208]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007d60:	4313      	orrs	r3, r2
 8007d62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d64:	f7fb fd5a 	bl	800381c <HAL_GetTick>
 8007d68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d6a:	e00a      	b.n	8007d82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d6c:	f7fb fd56 	bl	800381c <HAL_GetTick>
 8007d70:	4602      	mov	r2, r0
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	1ad3      	subs	r3, r2, r3
 8007d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d901      	bls.n	8007d82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007d7e:	2303      	movs	r3, #3
 8007d80:	e04f      	b.n	8007e22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d82:	4b2b      	ldr	r3, [pc, #172]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f003 020c 	and.w	r2, r3, #12
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d1eb      	bne.n	8007d6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007d94:	4b25      	ldr	r3, [pc, #148]	@ (8007e2c <HAL_RCC_ClockConfig+0x1b8>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f003 030f 	and.w	r3, r3, #15
 8007d9c:	683a      	ldr	r2, [r7, #0]
 8007d9e:	429a      	cmp	r2, r3
 8007da0:	d20c      	bcs.n	8007dbc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007da2:	4b22      	ldr	r3, [pc, #136]	@ (8007e2c <HAL_RCC_ClockConfig+0x1b8>)
 8007da4:	683a      	ldr	r2, [r7, #0]
 8007da6:	b2d2      	uxtb	r2, r2
 8007da8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007daa:	4b20      	ldr	r3, [pc, #128]	@ (8007e2c <HAL_RCC_ClockConfig+0x1b8>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 030f 	and.w	r3, r3, #15
 8007db2:	683a      	ldr	r2, [r7, #0]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d001      	beq.n	8007dbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e032      	b.n	8007e22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0304 	and.w	r3, r3, #4
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d008      	beq.n	8007dda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007dc8:	4b19      	ldr	r3, [pc, #100]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	4916      	ldr	r1, [pc, #88]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f003 0308 	and.w	r3, r3, #8
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d009      	beq.n	8007dfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007de6:	4b12      	ldr	r3, [pc, #72]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	490e      	ldr	r1, [pc, #56]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007df6:	4313      	orrs	r3, r2
 8007df8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007dfa:	f000 f821 	bl	8007e40 <HAL_RCC_GetSysClockFreq>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	4b0b      	ldr	r3, [pc, #44]	@ (8007e30 <HAL_RCC_ClockConfig+0x1bc>)
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	091b      	lsrs	r3, r3, #4
 8007e06:	f003 030f 	and.w	r3, r3, #15
 8007e0a:	490a      	ldr	r1, [pc, #40]	@ (8007e34 <HAL_RCC_ClockConfig+0x1c0>)
 8007e0c:	5ccb      	ldrb	r3, [r1, r3]
 8007e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8007e12:	4a09      	ldr	r2, [pc, #36]	@ (8007e38 <HAL_RCC_ClockConfig+0x1c4>)
 8007e14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007e16:	4b09      	ldr	r3, [pc, #36]	@ (8007e3c <HAL_RCC_ClockConfig+0x1c8>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7fb fcba 	bl	8003794 <HAL_InitTick>

  return HAL_OK;
 8007e20:	2300      	movs	r3, #0
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3710      	adds	r7, #16
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop
 8007e2c:	40023c00 	.word	0x40023c00
 8007e30:	40023800 	.word	0x40023800
 8007e34:	0800dfc4 	.word	0x0800dfc4
 8007e38:	20000058 	.word	0x20000058
 8007e3c:	2000009c 	.word	0x2000009c

08007e40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e44:	b094      	sub	sp, #80	@ 0x50
 8007e46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007e50:	2300      	movs	r3, #0
 8007e52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007e54:	2300      	movs	r3, #0
 8007e56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e58:	4b79      	ldr	r3, [pc, #484]	@ (8008040 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	f003 030c 	and.w	r3, r3, #12
 8007e60:	2b08      	cmp	r3, #8
 8007e62:	d00d      	beq.n	8007e80 <HAL_RCC_GetSysClockFreq+0x40>
 8007e64:	2b08      	cmp	r3, #8
 8007e66:	f200 80e1 	bhi.w	800802c <HAL_RCC_GetSysClockFreq+0x1ec>
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d002      	beq.n	8007e74 <HAL_RCC_GetSysClockFreq+0x34>
 8007e6e:	2b04      	cmp	r3, #4
 8007e70:	d003      	beq.n	8007e7a <HAL_RCC_GetSysClockFreq+0x3a>
 8007e72:	e0db      	b.n	800802c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e74:	4b73      	ldr	r3, [pc, #460]	@ (8008044 <HAL_RCC_GetSysClockFreq+0x204>)
 8007e76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007e78:	e0db      	b.n	8008032 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e7a:	4b73      	ldr	r3, [pc, #460]	@ (8008048 <HAL_RCC_GetSysClockFreq+0x208>)
 8007e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007e7e:	e0d8      	b.n	8008032 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007e80:	4b6f      	ldr	r3, [pc, #444]	@ (8008040 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e8a:	4b6d      	ldr	r3, [pc, #436]	@ (8008040 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d063      	beq.n	8007f5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e96:	4b6a      	ldr	r3, [pc, #424]	@ (8008040 <HAL_RCC_GetSysClockFreq+0x200>)
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	099b      	lsrs	r3, r3, #6
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ea0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea8:	633b      	str	r3, [r7, #48]	@ 0x30
 8007eaa:	2300      	movs	r3, #0
 8007eac:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007eb2:	4622      	mov	r2, r4
 8007eb4:	462b      	mov	r3, r5
 8007eb6:	f04f 0000 	mov.w	r0, #0
 8007eba:	f04f 0100 	mov.w	r1, #0
 8007ebe:	0159      	lsls	r1, r3, #5
 8007ec0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ec4:	0150      	lsls	r0, r2, #5
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	460b      	mov	r3, r1
 8007eca:	4621      	mov	r1, r4
 8007ecc:	1a51      	subs	r1, r2, r1
 8007ece:	6139      	str	r1, [r7, #16]
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	eb63 0301 	sbc.w	r3, r3, r1
 8007ed6:	617b      	str	r3, [r7, #20]
 8007ed8:	f04f 0200 	mov.w	r2, #0
 8007edc:	f04f 0300 	mov.w	r3, #0
 8007ee0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ee4:	4659      	mov	r1, fp
 8007ee6:	018b      	lsls	r3, r1, #6
 8007ee8:	4651      	mov	r1, sl
 8007eea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007eee:	4651      	mov	r1, sl
 8007ef0:	018a      	lsls	r2, r1, #6
 8007ef2:	4651      	mov	r1, sl
 8007ef4:	ebb2 0801 	subs.w	r8, r2, r1
 8007ef8:	4659      	mov	r1, fp
 8007efa:	eb63 0901 	sbc.w	r9, r3, r1
 8007efe:	f04f 0200 	mov.w	r2, #0
 8007f02:	f04f 0300 	mov.w	r3, #0
 8007f06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f12:	4690      	mov	r8, r2
 8007f14:	4699      	mov	r9, r3
 8007f16:	4623      	mov	r3, r4
 8007f18:	eb18 0303 	adds.w	r3, r8, r3
 8007f1c:	60bb      	str	r3, [r7, #8]
 8007f1e:	462b      	mov	r3, r5
 8007f20:	eb49 0303 	adc.w	r3, r9, r3
 8007f24:	60fb      	str	r3, [r7, #12]
 8007f26:	f04f 0200 	mov.w	r2, #0
 8007f2a:	f04f 0300 	mov.w	r3, #0
 8007f2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007f32:	4629      	mov	r1, r5
 8007f34:	024b      	lsls	r3, r1, #9
 8007f36:	4621      	mov	r1, r4
 8007f38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007f3c:	4621      	mov	r1, r4
 8007f3e:	024a      	lsls	r2, r1, #9
 8007f40:	4610      	mov	r0, r2
 8007f42:	4619      	mov	r1, r3
 8007f44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f46:	2200      	movs	r2, #0
 8007f48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007f50:	f7f8 f99e 	bl	8000290 <__aeabi_uldivmod>
 8007f54:	4602      	mov	r2, r0
 8007f56:	460b      	mov	r3, r1
 8007f58:	4613      	mov	r3, r2
 8007f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f5c:	e058      	b.n	8008010 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f5e:	4b38      	ldr	r3, [pc, #224]	@ (8008040 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	099b      	lsrs	r3, r3, #6
 8007f64:	2200      	movs	r2, #0
 8007f66:	4618      	mov	r0, r3
 8007f68:	4611      	mov	r1, r2
 8007f6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007f6e:	623b      	str	r3, [r7, #32]
 8007f70:	2300      	movs	r3, #0
 8007f72:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007f78:	4642      	mov	r2, r8
 8007f7a:	464b      	mov	r3, r9
 8007f7c:	f04f 0000 	mov.w	r0, #0
 8007f80:	f04f 0100 	mov.w	r1, #0
 8007f84:	0159      	lsls	r1, r3, #5
 8007f86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f8a:	0150      	lsls	r0, r2, #5
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	460b      	mov	r3, r1
 8007f90:	4641      	mov	r1, r8
 8007f92:	ebb2 0a01 	subs.w	sl, r2, r1
 8007f96:	4649      	mov	r1, r9
 8007f98:	eb63 0b01 	sbc.w	fp, r3, r1
 8007f9c:	f04f 0200 	mov.w	r2, #0
 8007fa0:	f04f 0300 	mov.w	r3, #0
 8007fa4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007fa8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007fac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007fb0:	ebb2 040a 	subs.w	r4, r2, sl
 8007fb4:	eb63 050b 	sbc.w	r5, r3, fp
 8007fb8:	f04f 0200 	mov.w	r2, #0
 8007fbc:	f04f 0300 	mov.w	r3, #0
 8007fc0:	00eb      	lsls	r3, r5, #3
 8007fc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007fc6:	00e2      	lsls	r2, r4, #3
 8007fc8:	4614      	mov	r4, r2
 8007fca:	461d      	mov	r5, r3
 8007fcc:	4643      	mov	r3, r8
 8007fce:	18e3      	adds	r3, r4, r3
 8007fd0:	603b      	str	r3, [r7, #0]
 8007fd2:	464b      	mov	r3, r9
 8007fd4:	eb45 0303 	adc.w	r3, r5, r3
 8007fd8:	607b      	str	r3, [r7, #4]
 8007fda:	f04f 0200 	mov.w	r2, #0
 8007fde:	f04f 0300 	mov.w	r3, #0
 8007fe2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007fe6:	4629      	mov	r1, r5
 8007fe8:	028b      	lsls	r3, r1, #10
 8007fea:	4621      	mov	r1, r4
 8007fec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007ff0:	4621      	mov	r1, r4
 8007ff2:	028a      	lsls	r2, r1, #10
 8007ff4:	4610      	mov	r0, r2
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	61bb      	str	r3, [r7, #24]
 8007ffe:	61fa      	str	r2, [r7, #28]
 8008000:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008004:	f7f8 f944 	bl	8000290 <__aeabi_uldivmod>
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	4613      	mov	r3, r2
 800800e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008010:	4b0b      	ldr	r3, [pc, #44]	@ (8008040 <HAL_RCC_GetSysClockFreq+0x200>)
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	0c1b      	lsrs	r3, r3, #16
 8008016:	f003 0303 	and.w	r3, r3, #3
 800801a:	3301      	adds	r3, #1
 800801c:	005b      	lsls	r3, r3, #1
 800801e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008020:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008024:	fbb2 f3f3 	udiv	r3, r2, r3
 8008028:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800802a:	e002      	b.n	8008032 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800802c:	4b05      	ldr	r3, [pc, #20]	@ (8008044 <HAL_RCC_GetSysClockFreq+0x204>)
 800802e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008030:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008034:	4618      	mov	r0, r3
 8008036:	3750      	adds	r7, #80	@ 0x50
 8008038:	46bd      	mov	sp, r7
 800803a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800803e:	bf00      	nop
 8008040:	40023800 	.word	0x40023800
 8008044:	00f42400 	.word	0x00f42400
 8008048:	007a1200 	.word	0x007a1200

0800804c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800804c:	b480      	push	{r7}
 800804e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008050:	4b03      	ldr	r3, [pc, #12]	@ (8008060 <HAL_RCC_GetHCLKFreq+0x14>)
 8008052:	681b      	ldr	r3, [r3, #0]
}
 8008054:	4618      	mov	r0, r3
 8008056:	46bd      	mov	sp, r7
 8008058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805c:	4770      	bx	lr
 800805e:	bf00      	nop
 8008060:	20000058 	.word	0x20000058

08008064 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008068:	f7ff fff0 	bl	800804c <HAL_RCC_GetHCLKFreq>
 800806c:	4602      	mov	r2, r0
 800806e:	4b05      	ldr	r3, [pc, #20]	@ (8008084 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	0a9b      	lsrs	r3, r3, #10
 8008074:	f003 0307 	and.w	r3, r3, #7
 8008078:	4903      	ldr	r1, [pc, #12]	@ (8008088 <HAL_RCC_GetPCLK1Freq+0x24>)
 800807a:	5ccb      	ldrb	r3, [r1, r3]
 800807c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008080:	4618      	mov	r0, r3
 8008082:	bd80      	pop	{r7, pc}
 8008084:	40023800 	.word	0x40023800
 8008088:	0800dfd4 	.word	0x0800dfd4

0800808c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008090:	f7ff ffdc 	bl	800804c <HAL_RCC_GetHCLKFreq>
 8008094:	4602      	mov	r2, r0
 8008096:	4b05      	ldr	r3, [pc, #20]	@ (80080ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	0b5b      	lsrs	r3, r3, #13
 800809c:	f003 0307 	and.w	r3, r3, #7
 80080a0:	4903      	ldr	r1, [pc, #12]	@ (80080b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80080a2:	5ccb      	ldrb	r3, [r1, r3]
 80080a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	40023800 	.word	0x40023800
 80080b0:	0800dfd4 	.word	0x0800dfd4

080080b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b086      	sub	sp, #24
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80080bc:	2300      	movs	r3, #0
 80080be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80080c0:	2300      	movs	r3, #0
 80080c2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f003 0301 	and.w	r3, r3, #1
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d10b      	bne.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d105      	bne.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d075      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80080e8:	4b91      	ldr	r3, [pc, #580]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80080ea:	2200      	movs	r2, #0
 80080ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80080ee:	f7fb fb95 	bl	800381c <HAL_GetTick>
 80080f2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080f4:	e008      	b.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80080f6:	f7fb fb91 	bl	800381c <HAL_GetTick>
 80080fa:	4602      	mov	r2, r0
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	1ad3      	subs	r3, r2, r3
 8008100:	2b02      	cmp	r3, #2
 8008102:	d901      	bls.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008104:	2303      	movs	r3, #3
 8008106:	e189      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008108:	4b8a      	ldr	r3, [pc, #552]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008110:	2b00      	cmp	r3, #0
 8008112:	d1f0      	bne.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f003 0301 	and.w	r3, r3, #1
 800811c:	2b00      	cmp	r3, #0
 800811e:	d009      	beq.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	019a      	lsls	r2, r3, #6
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	071b      	lsls	r3, r3, #28
 800812c:	4981      	ldr	r1, [pc, #516]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800812e:	4313      	orrs	r3, r2
 8008130:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 0302 	and.w	r3, r3, #2
 800813c:	2b00      	cmp	r3, #0
 800813e:	d01f      	beq.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008140:	4b7c      	ldr	r3, [pc, #496]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008142:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008146:	0f1b      	lsrs	r3, r3, #28
 8008148:	f003 0307 	and.w	r3, r3, #7
 800814c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	019a      	lsls	r2, r3, #6
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	061b      	lsls	r3, r3, #24
 800815a:	431a      	orrs	r2, r3
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	071b      	lsls	r3, r3, #28
 8008160:	4974      	ldr	r1, [pc, #464]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008162:	4313      	orrs	r3, r2
 8008164:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008168:	4b72      	ldr	r3, [pc, #456]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800816a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800816e:	f023 021f 	bic.w	r2, r3, #31
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	69db      	ldr	r3, [r3, #28]
 8008176:	3b01      	subs	r3, #1
 8008178:	496e      	ldr	r1, [pc, #440]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800817a:	4313      	orrs	r3, r2
 800817c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00d      	beq.n	80081a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	019a      	lsls	r2, r3, #6
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	68db      	ldr	r3, [r3, #12]
 8008196:	061b      	lsls	r3, r3, #24
 8008198:	431a      	orrs	r2, r3
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	071b      	lsls	r3, r3, #28
 80081a0:	4964      	ldr	r1, [pc, #400]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80081a8:	4b61      	ldr	r3, [pc, #388]	@ (8008330 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80081aa:	2201      	movs	r2, #1
 80081ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80081ae:	f7fb fb35 	bl	800381c <HAL_GetTick>
 80081b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80081b4:	e008      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80081b6:	f7fb fb31 	bl	800381c <HAL_GetTick>
 80081ba:	4602      	mov	r2, r0
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	1ad3      	subs	r3, r2, r3
 80081c0:	2b02      	cmp	r3, #2
 80081c2:	d901      	bls.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081c4:	2303      	movs	r3, #3
 80081c6:	e129      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80081c8:	4b5a      	ldr	r3, [pc, #360]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d0f0      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 0304 	and.w	r3, r3, #4
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d105      	bne.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d079      	beq.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80081ec:	4b52      	ldr	r3, [pc, #328]	@ (8008338 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80081ee:	2200      	movs	r2, #0
 80081f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80081f2:	f7fb fb13 	bl	800381c <HAL_GetTick>
 80081f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80081f8:	e008      	b.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80081fa:	f7fb fb0f 	bl	800381c <HAL_GetTick>
 80081fe:	4602      	mov	r2, r0
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	1ad3      	subs	r3, r2, r3
 8008204:	2b02      	cmp	r3, #2
 8008206:	d901      	bls.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008208:	2303      	movs	r3, #3
 800820a:	e107      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800820c:	4b49      	ldr	r3, [pc, #292]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008214:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008218:	d0ef      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f003 0304 	and.w	r3, r3, #4
 8008222:	2b00      	cmp	r3, #0
 8008224:	d020      	beq.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008226:	4b43      	ldr	r3, [pc, #268]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800822c:	0f1b      	lsrs	r3, r3, #28
 800822e:	f003 0307 	and.w	r3, r3, #7
 8008232:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	691b      	ldr	r3, [r3, #16]
 8008238:	019a      	lsls	r2, r3, #6
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	695b      	ldr	r3, [r3, #20]
 800823e:	061b      	lsls	r3, r3, #24
 8008240:	431a      	orrs	r2, r3
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	071b      	lsls	r3, r3, #28
 8008246:	493b      	ldr	r1, [pc, #236]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008248:	4313      	orrs	r3, r2
 800824a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800824e:	4b39      	ldr	r3, [pc, #228]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008250:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008254:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6a1b      	ldr	r3, [r3, #32]
 800825c:	3b01      	subs	r3, #1
 800825e:	021b      	lsls	r3, r3, #8
 8008260:	4934      	ldr	r1, [pc, #208]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008262:	4313      	orrs	r3, r2
 8008264:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f003 0308 	and.w	r3, r3, #8
 8008270:	2b00      	cmp	r3, #0
 8008272:	d01e      	beq.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008274:	4b2f      	ldr	r3, [pc, #188]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800827a:	0e1b      	lsrs	r3, r3, #24
 800827c:	f003 030f 	and.w	r3, r3, #15
 8008280:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	691b      	ldr	r3, [r3, #16]
 8008286:	019a      	lsls	r2, r3, #6
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	061b      	lsls	r3, r3, #24
 800828c:	431a      	orrs	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	699b      	ldr	r3, [r3, #24]
 8008292:	071b      	lsls	r3, r3, #28
 8008294:	4927      	ldr	r1, [pc, #156]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008296:	4313      	orrs	r3, r2
 8008298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800829c:	4b25      	ldr	r3, [pc, #148]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800829e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082a2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082aa:	4922      	ldr	r1, [pc, #136]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082ac:	4313      	orrs	r3, r2
 80082ae:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80082b2:	4b21      	ldr	r3, [pc, #132]	@ (8008338 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80082b4:	2201      	movs	r2, #1
 80082b6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80082b8:	f7fb fab0 	bl	800381c <HAL_GetTick>
 80082bc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80082be:	e008      	b.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80082c0:	f7fb faac 	bl	800381c <HAL_GetTick>
 80082c4:	4602      	mov	r2, r0
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	1ad3      	subs	r3, r2, r3
 80082ca:	2b02      	cmp	r3, #2
 80082cc:	d901      	bls.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082ce:	2303      	movs	r3, #3
 80082d0:	e0a4      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80082d2:	4b18      	ldr	r3, [pc, #96]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082de:	d1ef      	bne.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f003 0320 	and.w	r3, r3, #32
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	f000 808b 	beq.w	8008404 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80082ee:	2300      	movs	r3, #0
 80082f0:	60fb      	str	r3, [r7, #12]
 80082f2:	4b10      	ldr	r3, [pc, #64]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082f6:	4a0f      	ldr	r2, [pc, #60]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80082f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80082fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008334 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008302:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008306:	60fb      	str	r3, [r7, #12]
 8008308:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800830a:	4b0c      	ldr	r3, [pc, #48]	@ (800833c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a0b      	ldr	r2, [pc, #44]	@ (800833c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8008310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008314:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008316:	f7fb fa81 	bl	800381c <HAL_GetTick>
 800831a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800831c:	e010      	b.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800831e:	f7fb fa7d 	bl	800381c <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	2b02      	cmp	r3, #2
 800832a:	d909      	bls.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800832c:	2303      	movs	r3, #3
 800832e:	e075      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8008330:	42470068 	.word	0x42470068
 8008334:	40023800 	.word	0x40023800
 8008338:	42470070 	.word	0x42470070
 800833c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008340:	4b38      	ldr	r3, [pc, #224]	@ (8008424 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008348:	2b00      	cmp	r3, #0
 800834a:	d0e8      	beq.n	800831e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800834c:	4b36      	ldr	r3, [pc, #216]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800834e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008350:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008354:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d02f      	beq.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x308>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008360:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008364:	693a      	ldr	r2, [r7, #16]
 8008366:	429a      	cmp	r2, r3
 8008368:	d028      	beq.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800836a:	4b2f      	ldr	r3, [pc, #188]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800836c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800836e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008372:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008374:	4b2d      	ldr	r3, [pc, #180]	@ (800842c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008376:	2201      	movs	r2, #1
 8008378:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800837a:	4b2c      	ldr	r3, [pc, #176]	@ (800842c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800837c:	2200      	movs	r2, #0
 800837e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008380:	4a29      	ldr	r2, [pc, #164]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008386:	4b28      	ldr	r3, [pc, #160]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800838a:	f003 0301 	and.w	r3, r3, #1
 800838e:	2b01      	cmp	r3, #1
 8008390:	d114      	bne.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008392:	f7fb fa43 	bl	800381c <HAL_GetTick>
 8008396:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008398:	e00a      	b.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800839a:	f7fb fa3f 	bl	800381c <HAL_GetTick>
 800839e:	4602      	mov	r2, r0
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	1ad3      	subs	r3, r2, r3
 80083a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d901      	bls.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80083ac:	2303      	movs	r3, #3
 80083ae:	e035      	b.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083b0:	4b1d      	ldr	r3, [pc, #116]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083b4:	f003 0302 	and.w	r3, r3, #2
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d0ee      	beq.n	800839a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083c8:	d10d      	bne.n	80083e6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80083ca:	4b17      	ldr	r3, [pc, #92]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80083da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083de:	4912      	ldr	r1, [pc, #72]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083e0:	4313      	orrs	r3, r2
 80083e2:	608b      	str	r3, [r1, #8]
 80083e4:	e005      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80083e6:	4b10      	ldr	r3, [pc, #64]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	4a0f      	ldr	r2, [pc, #60]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083ec:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80083f0:	6093      	str	r3, [r2, #8]
 80083f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083f4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083fe:	490a      	ldr	r1, [pc, #40]	@ (8008428 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008400:	4313      	orrs	r3, r2
 8008402:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f003 0310 	and.w	r3, r3, #16
 800840c:	2b00      	cmp	r3, #0
 800840e:	d004      	beq.n	800841a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8008416:	4b06      	ldr	r3, [pc, #24]	@ (8008430 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8008418:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800841a:	2300      	movs	r3, #0
}
 800841c:	4618      	mov	r0, r3
 800841e:	3718      	adds	r7, #24
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}
 8008424:	40007000 	.word	0x40007000
 8008428:	40023800 	.word	0x40023800
 800842c:	42470e40 	.word	0x42470e40
 8008430:	424711e0 	.word	0x424711e0

08008434 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d101      	bne.n	8008448 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	e025      	b.n	8008494 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800844e:	b2db      	uxtb	r3, r3
 8008450:	2b00      	cmp	r3, #0
 8008452:	d106      	bne.n	8008462 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f7f9 fc43 	bl	8001ce8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2202      	movs	r2, #2
 8008466:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	3304      	adds	r3, #4
 8008472:	4619      	mov	r1, r3
 8008474:	4610      	mov	r0, r2
 8008476:	f001 faab 	bl	80099d0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6818      	ldr	r0, [r3, #0]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	461a      	mov	r2, r3
 8008484:	6839      	ldr	r1, [r7, #0]
 8008486:	f001 fb00 	bl	8009a8a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2201      	movs	r2, #1
 800848e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8008492:	2300      	movs	r3, #0
}
 8008494:	4618      	mov	r0, r3
 8008496:	3708      	adds	r7, #8
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}

0800849c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b086      	sub	sp, #24
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	60f8      	str	r0, [r7, #12]
 80084a4:	60b9      	str	r1, [r7, #8]
 80084a6:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80084ae:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80084b0:	7dfb      	ldrb	r3, [r7, #23]
 80084b2:	2b02      	cmp	r3, #2
 80084b4:	d101      	bne.n	80084ba <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80084b6:	2302      	movs	r3, #2
 80084b8:	e021      	b.n	80084fe <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80084ba:	7dfb      	ldrb	r3, [r7, #23]
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d002      	beq.n	80084c6 <HAL_SDRAM_SendCommand+0x2a>
 80084c0:	7dfb      	ldrb	r3, [r7, #23]
 80084c2:	2b05      	cmp	r3, #5
 80084c4:	d118      	bne.n	80084f8 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2202      	movs	r2, #2
 80084ca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	68b9      	ldr	r1, [r7, #8]
 80084d6:	4618      	mov	r0, r3
 80084d8:	f001 fb40 	bl	8009b5c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b02      	cmp	r3, #2
 80084e2:	d104      	bne.n	80084ee <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2205      	movs	r2, #5
 80084e8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80084ec:	e006      	b.n	80084fc <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80084f6:	e001      	b.n	80084fc <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	e000      	b.n	80084fe <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3718      	adds	r7, #24
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}

08008506 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8008506:	b580      	push	{r7, lr}
 8008508:	b082      	sub	sp, #8
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
 800850e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008516:	b2db      	uxtb	r3, r3
 8008518:	2b02      	cmp	r3, #2
 800851a:	d101      	bne.n	8008520 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800851c:	2302      	movs	r3, #2
 800851e:	e016      	b.n	800854e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b01      	cmp	r3, #1
 800852a:	d10f      	bne.n	800854c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2202      	movs	r2, #2
 8008530:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	6839      	ldr	r1, [r7, #0]
 800853a:	4618      	mov	r0, r3
 800853c:	f001 fb4b 	bl	8009bd6 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8008548:	2300      	movs	r3, #0
 800854a:	e000      	b.n	800854e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800854c:	2301      	movs	r3, #1
}
 800854e:	4618      	mov	r0, r3
 8008550:	3708      	adds	r7, #8
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}

08008556 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b082      	sub	sp, #8
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d101      	bne.n	8008568 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	e07b      	b.n	8008660 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856c:	2b00      	cmp	r3, #0
 800856e:	d108      	bne.n	8008582 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008578:	d009      	beq.n	800858e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2200      	movs	r2, #0
 800857e:	61da      	str	r2, [r3, #28]
 8008580:	e005      	b.n	800858e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2200      	movs	r2, #0
 8008586:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2200      	movs	r2, #0
 8008592:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800859a:	b2db      	uxtb	r3, r3
 800859c:	2b00      	cmp	r3, #0
 800859e:	d106      	bne.n	80085ae <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2200      	movs	r2, #0
 80085a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f7f9 fa3b 	bl	8001a24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2202      	movs	r2, #2
 80085b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80085c4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80085d6:	431a      	orrs	r2, r3
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	68db      	ldr	r3, [r3, #12]
 80085dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085e0:	431a      	orrs	r2, r3
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	691b      	ldr	r3, [r3, #16]
 80085e6:	f003 0302 	and.w	r3, r3, #2
 80085ea:	431a      	orrs	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	695b      	ldr	r3, [r3, #20]
 80085f0:	f003 0301 	and.w	r3, r3, #1
 80085f4:	431a      	orrs	r2, r3
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	699b      	ldr	r3, [r3, #24]
 80085fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085fe:	431a      	orrs	r2, r3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	69db      	ldr	r3, [r3, #28]
 8008604:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008608:	431a      	orrs	r2, r3
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a1b      	ldr	r3, [r3, #32]
 800860e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008612:	ea42 0103 	orr.w	r1, r2, r3
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800861a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	430a      	orrs	r2, r1
 8008624:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	699b      	ldr	r3, [r3, #24]
 800862a:	0c1b      	lsrs	r3, r3, #16
 800862c:	f003 0104 	and.w	r1, r3, #4
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008634:	f003 0210 	and.w	r2, r3, #16
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	430a      	orrs	r2, r1
 800863e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	69da      	ldr	r2, [r3, #28]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800864e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2200      	movs	r2, #0
 8008654:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2201      	movs	r2, #1
 800865a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800865e:	2300      	movs	r3, #0
}
 8008660:	4618      	mov	r0, r3
 8008662:	3708      	adds	r7, #8
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b082      	sub	sp, #8
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d101      	bne.n	800867a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	e01a      	b.n	80086b0 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2202      	movs	r2, #2
 800867e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008690:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f7f9 fa0e 	bl	8001ab4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80086ae:	2300      	movs	r3, #0
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3708      	adds	r7, #8
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b088      	sub	sp, #32
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	603b      	str	r3, [r7, #0]
 80086c4:	4613      	mov	r3, r2
 80086c6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80086c8:	f7fb f8a8 	bl	800381c <HAL_GetTick>
 80086cc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80086ce:	88fb      	ldrh	r3, [r7, #6]
 80086d0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d001      	beq.n	80086e2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80086de:	2302      	movs	r3, #2
 80086e0:	e12a      	b.n	8008938 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d002      	beq.n	80086ee <HAL_SPI_Transmit+0x36>
 80086e8:	88fb      	ldrh	r3, [r7, #6]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d101      	bne.n	80086f2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80086ee:	2301      	movs	r3, #1
 80086f0:	e122      	b.n	8008938 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	d101      	bne.n	8008700 <HAL_SPI_Transmit+0x48>
 80086fc:	2302      	movs	r3, #2
 80086fe:	e11b      	b.n	8008938 <HAL_SPI_Transmit+0x280>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2201      	movs	r2, #1
 8008704:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2203      	movs	r2, #3
 800870c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2200      	movs	r2, #0
 8008714:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	68ba      	ldr	r2, [r7, #8]
 800871a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	88fa      	ldrh	r2, [r7, #6]
 8008720:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	88fa      	ldrh	r2, [r7, #6]
 8008726:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2200      	movs	r2, #0
 800872c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2200      	movs	r2, #0
 8008738:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	689b      	ldr	r3, [r3, #8]
 800874a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800874e:	d10f      	bne.n	8008770 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800875e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800876e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800877a:	2b40      	cmp	r3, #64	@ 0x40
 800877c:	d007      	beq.n	800878e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800878c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	68db      	ldr	r3, [r3, #12]
 8008792:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008796:	d152      	bne.n	800883e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	685b      	ldr	r3, [r3, #4]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d002      	beq.n	80087a6 <HAL_SPI_Transmit+0xee>
 80087a0:	8b7b      	ldrh	r3, [r7, #26]
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d145      	bne.n	8008832 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087aa:	881a      	ldrh	r2, [r3, #0]
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087b6:	1c9a      	adds	r2, r3, #2
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	3b01      	subs	r3, #1
 80087c4:	b29a      	uxth	r2, r3
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80087ca:	e032      	b.n	8008832 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	f003 0302 	and.w	r3, r3, #2
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d112      	bne.n	8008800 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087de:	881a      	ldrh	r2, [r3, #0]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ea:	1c9a      	adds	r2, r3, #2
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	3b01      	subs	r3, #1
 80087f8:	b29a      	uxth	r2, r3
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80087fe:	e018      	b.n	8008832 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008800:	f7fb f80c 	bl	800381c <HAL_GetTick>
 8008804:	4602      	mov	r2, r0
 8008806:	69fb      	ldr	r3, [r7, #28]
 8008808:	1ad3      	subs	r3, r2, r3
 800880a:	683a      	ldr	r2, [r7, #0]
 800880c:	429a      	cmp	r2, r3
 800880e:	d803      	bhi.n	8008818 <HAL_SPI_Transmit+0x160>
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008816:	d102      	bne.n	800881e <HAL_SPI_Transmit+0x166>
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d109      	bne.n	8008832 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2201      	movs	r2, #1
 8008822:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2200      	movs	r2, #0
 800882a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800882e:	2303      	movs	r3, #3
 8008830:	e082      	b.n	8008938 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008836:	b29b      	uxth	r3, r3
 8008838:	2b00      	cmp	r3, #0
 800883a:	d1c7      	bne.n	80087cc <HAL_SPI_Transmit+0x114>
 800883c:	e053      	b.n	80088e6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d002      	beq.n	800884c <HAL_SPI_Transmit+0x194>
 8008846:	8b7b      	ldrh	r3, [r7, #26]
 8008848:	2b01      	cmp	r3, #1
 800884a:	d147      	bne.n	80088dc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	330c      	adds	r3, #12
 8008856:	7812      	ldrb	r2, [r2, #0]
 8008858:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800885e:	1c5a      	adds	r2, r3, #1
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008868:	b29b      	uxth	r3, r3
 800886a:	3b01      	subs	r3, #1
 800886c:	b29a      	uxth	r2, r3
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008872:	e033      	b.n	80088dc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	689b      	ldr	r3, [r3, #8]
 800887a:	f003 0302 	and.w	r3, r3, #2
 800887e:	2b02      	cmp	r3, #2
 8008880:	d113      	bne.n	80088aa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	330c      	adds	r3, #12
 800888c:	7812      	ldrb	r2, [r2, #0]
 800888e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008894:	1c5a      	adds	r2, r3, #1
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800889e:	b29b      	uxth	r3, r3
 80088a0:	3b01      	subs	r3, #1
 80088a2:	b29a      	uxth	r2, r3
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80088a8:	e018      	b.n	80088dc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088aa:	f7fa ffb7 	bl	800381c <HAL_GetTick>
 80088ae:	4602      	mov	r2, r0
 80088b0:	69fb      	ldr	r3, [r7, #28]
 80088b2:	1ad3      	subs	r3, r2, r3
 80088b4:	683a      	ldr	r2, [r7, #0]
 80088b6:	429a      	cmp	r2, r3
 80088b8:	d803      	bhi.n	80088c2 <HAL_SPI_Transmit+0x20a>
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088c0:	d102      	bne.n	80088c8 <HAL_SPI_Transmit+0x210>
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d109      	bne.n	80088dc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2201      	movs	r2, #1
 80088cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80088d8:	2303      	movs	r3, #3
 80088da:	e02d      	b.n	8008938 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d1c6      	bne.n	8008874 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80088e6:	69fa      	ldr	r2, [r7, #28]
 80088e8:	6839      	ldr	r1, [r7, #0]
 80088ea:	68f8      	ldr	r0, [r7, #12]
 80088ec:	f000 fbe6 	bl	80090bc <SPI_EndRxTxTransaction>
 80088f0:	4603      	mov	r3, r0
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d002      	beq.n	80088fc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2220      	movs	r2, #32
 80088fa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d10a      	bne.n	800891a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008904:	2300      	movs	r3, #0
 8008906:	617b      	str	r3, [r7, #20]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68db      	ldr	r3, [r3, #12]
 800890e:	617b      	str	r3, [r7, #20]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	617b      	str	r3, [r7, #20]
 8008918:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	2201      	movs	r2, #1
 800891e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2200      	movs	r2, #0
 8008926:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800892e:	2b00      	cmp	r3, #0
 8008930:	d001      	beq.n	8008936 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008932:	2301      	movs	r3, #1
 8008934:	e000      	b.n	8008938 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008936:	2300      	movs	r3, #0
  }
}
 8008938:	4618      	mov	r0, r3
 800893a:	3720      	adds	r7, #32
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b088      	sub	sp, #32
 8008944:	af02      	add	r7, sp, #8
 8008946:	60f8      	str	r0, [r7, #12]
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	603b      	str	r3, [r7, #0]
 800894c:	4613      	mov	r3, r2
 800894e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b01      	cmp	r3, #1
 800895a:	d001      	beq.n	8008960 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800895c:	2302      	movs	r3, #2
 800895e:	e104      	b.n	8008b6a <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d002      	beq.n	800896c <HAL_SPI_Receive+0x2c>
 8008966:	88fb      	ldrh	r3, [r7, #6]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d101      	bne.n	8008970 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	e0fc      	b.n	8008b6a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008978:	d112      	bne.n	80089a0 <HAL_SPI_Receive+0x60>
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d10e      	bne.n	80089a0 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2204      	movs	r2, #4
 8008986:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800898a:	88fa      	ldrh	r2, [r7, #6]
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	9300      	str	r3, [sp, #0]
 8008990:	4613      	mov	r3, r2
 8008992:	68ba      	ldr	r2, [r7, #8]
 8008994:	68b9      	ldr	r1, [r7, #8]
 8008996:	68f8      	ldr	r0, [r7, #12]
 8008998:	f000 f8eb 	bl	8008b72 <HAL_SPI_TransmitReceive>
 800899c:	4603      	mov	r3, r0
 800899e:	e0e4      	b.n	8008b6a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80089a0:	f7fa ff3c 	bl	800381c <HAL_GetTick>
 80089a4:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80089ac:	2b01      	cmp	r3, #1
 80089ae:	d101      	bne.n	80089b4 <HAL_SPI_Receive+0x74>
 80089b0:	2302      	movs	r3, #2
 80089b2:	e0da      	b.n	8008b6a <HAL_SPI_Receive+0x22a>
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2204      	movs	r2, #4
 80089c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2200      	movs	r2, #0
 80089c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	88fa      	ldrh	r2, [r7, #6]
 80089d4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	88fa      	ldrh	r2, [r7, #6]
 80089da:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2200      	movs	r2, #0
 80089e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2200      	movs	r2, #0
 80089e6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2200      	movs	r2, #0
 80089ec:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2200      	movs	r2, #0
 80089f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2200      	movs	r2, #0
 80089f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a02:	d10f      	bne.n	8008a24 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008a22:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a2e:	2b40      	cmp	r3, #64	@ 0x40
 8008a30:	d007      	beq.n	8008a42 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a40:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d170      	bne.n	8008b2c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008a4a:	e035      	b.n	8008ab8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	f003 0301 	and.w	r3, r3, #1
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d115      	bne.n	8008a86 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f103 020c 	add.w	r2, r3, #12
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a66:	7812      	ldrb	r2, [r2, #0]
 8008a68:	b2d2      	uxtb	r2, r2
 8008a6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a70:	1c5a      	adds	r2, r3, #1
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a7a:	b29b      	uxth	r3, r3
 8008a7c:	3b01      	subs	r3, #1
 8008a7e:	b29a      	uxth	r2, r3
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008a84:	e018      	b.n	8008ab8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a86:	f7fa fec9 	bl	800381c <HAL_GetTick>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	1ad3      	subs	r3, r2, r3
 8008a90:	683a      	ldr	r2, [r7, #0]
 8008a92:	429a      	cmp	r2, r3
 8008a94:	d803      	bhi.n	8008a9e <HAL_SPI_Receive+0x15e>
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a9c:	d102      	bne.n	8008aa4 <HAL_SPI_Receive+0x164>
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d109      	bne.n	8008ab8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008ab4:	2303      	movs	r3, #3
 8008ab6:	e058      	b.n	8008b6a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1c4      	bne.n	8008a4c <HAL_SPI_Receive+0x10c>
 8008ac2:	e038      	b.n	8008b36 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	689b      	ldr	r3, [r3, #8]
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d113      	bne.n	8008afa <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	68da      	ldr	r2, [r3, #12]
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008adc:	b292      	uxth	r2, r2
 8008ade:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ae4:	1c9a      	adds	r2, r3, #2
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008aee:	b29b      	uxth	r3, r3
 8008af0:	3b01      	subs	r3, #1
 8008af2:	b29a      	uxth	r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008af8:	e018      	b.n	8008b2c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008afa:	f7fa fe8f 	bl	800381c <HAL_GetTick>
 8008afe:	4602      	mov	r2, r0
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	1ad3      	subs	r3, r2, r3
 8008b04:	683a      	ldr	r2, [r7, #0]
 8008b06:	429a      	cmp	r2, r3
 8008b08:	d803      	bhi.n	8008b12 <HAL_SPI_Receive+0x1d2>
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b10:	d102      	bne.n	8008b18 <HAL_SPI_Receive+0x1d8>
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d109      	bne.n	8008b2c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008b28:	2303      	movs	r3, #3
 8008b2a:	e01e      	b.n	8008b6a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d1c6      	bne.n	8008ac4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	6839      	ldr	r1, [r7, #0]
 8008b3a:	68f8      	ldr	r0, [r7, #12]
 8008b3c:	f000 fa58 	bl	8008ff0 <SPI_EndRxTransaction>
 8008b40:	4603      	mov	r3, r0
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d002      	beq.n	8008b4c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2220      	movs	r2, #32
 8008b4a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d001      	beq.n	8008b68 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008b64:	2301      	movs	r3, #1
 8008b66:	e000      	b.n	8008b6a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8008b68:	2300      	movs	r3, #0
  }
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3718      	adds	r7, #24
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b08a      	sub	sp, #40	@ 0x28
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	60f8      	str	r0, [r7, #12]
 8008b7a:	60b9      	str	r1, [r7, #8]
 8008b7c:	607a      	str	r2, [r7, #4]
 8008b7e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008b80:	2301      	movs	r3, #1
 8008b82:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b84:	f7fa fe4a 	bl	800381c <HAL_GetTick>
 8008b88:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b90:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008b98:	887b      	ldrh	r3, [r7, #2]
 8008b9a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008b9c:	7ffb      	ldrb	r3, [r7, #31]
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d00c      	beq.n	8008bbc <HAL_SPI_TransmitReceive+0x4a>
 8008ba2:	69bb      	ldr	r3, [r7, #24]
 8008ba4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ba8:	d106      	bne.n	8008bb8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d102      	bne.n	8008bb8 <HAL_SPI_TransmitReceive+0x46>
 8008bb2:	7ffb      	ldrb	r3, [r7, #31]
 8008bb4:	2b04      	cmp	r3, #4
 8008bb6:	d001      	beq.n	8008bbc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008bb8:	2302      	movs	r3, #2
 8008bba:	e17f      	b.n	8008ebc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d005      	beq.n	8008bce <HAL_SPI_TransmitReceive+0x5c>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d002      	beq.n	8008bce <HAL_SPI_TransmitReceive+0x5c>
 8008bc8:	887b      	ldrh	r3, [r7, #2]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d101      	bne.n	8008bd2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e174      	b.n	8008ebc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d101      	bne.n	8008be0 <HAL_SPI_TransmitReceive+0x6e>
 8008bdc:	2302      	movs	r3, #2
 8008bde:	e16d      	b.n	8008ebc <HAL_SPI_TransmitReceive+0x34a>
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2201      	movs	r2, #1
 8008be4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008bee:	b2db      	uxtb	r3, r3
 8008bf0:	2b04      	cmp	r3, #4
 8008bf2:	d003      	beq.n	8008bfc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2205      	movs	r2, #5
 8008bf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	687a      	ldr	r2, [r7, #4]
 8008c06:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	887a      	ldrh	r2, [r7, #2]
 8008c0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	887a      	ldrh	r2, [r7, #2]
 8008c12:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	887a      	ldrh	r2, [r7, #2]
 8008c1e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	887a      	ldrh	r2, [r7, #2]
 8008c24:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c3c:	2b40      	cmp	r3, #64	@ 0x40
 8008c3e:	d007      	beq.n	8008c50 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	681a      	ldr	r2, [r3, #0]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	68db      	ldr	r3, [r3, #12]
 8008c54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c58:	d17e      	bne.n	8008d58 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d002      	beq.n	8008c68 <HAL_SPI_TransmitReceive+0xf6>
 8008c62:	8afb      	ldrh	r3, [r7, #22]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d16c      	bne.n	8008d42 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c6c:	881a      	ldrh	r2, [r3, #0]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c78:	1c9a      	adds	r2, r3, #2
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	3b01      	subs	r3, #1
 8008c86:	b29a      	uxth	r2, r3
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c8c:	e059      	b.n	8008d42 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	f003 0302 	and.w	r3, r3, #2
 8008c98:	2b02      	cmp	r3, #2
 8008c9a:	d11b      	bne.n	8008cd4 <HAL_SPI_TransmitReceive+0x162>
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d016      	beq.n	8008cd4 <HAL_SPI_TransmitReceive+0x162>
 8008ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d113      	bne.n	8008cd4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cb0:	881a      	ldrh	r2, [r3, #0]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cbc:	1c9a      	adds	r2, r3, #2
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	b29a      	uxth	r2, r3
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	f003 0301 	and.w	r3, r3, #1
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d119      	bne.n	8008d16 <HAL_SPI_TransmitReceive+0x1a4>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d014      	beq.n	8008d16 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf6:	b292      	uxth	r2, r2
 8008cf8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cfe:	1c9a      	adds	r2, r3, #2
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	b29a      	uxth	r2, r3
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d12:	2301      	movs	r3, #1
 8008d14:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008d16:	f7fa fd81 	bl	800381c <HAL_GetTick>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	6a3b      	ldr	r3, [r7, #32]
 8008d1e:	1ad3      	subs	r3, r2, r3
 8008d20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d80d      	bhi.n	8008d42 <HAL_SPI_TransmitReceive+0x1d0>
 8008d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d2c:	d009      	beq.n	8008d42 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2201      	movs	r2, #1
 8008d32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008d3e:	2303      	movs	r3, #3
 8008d40:	e0bc      	b.n	8008ebc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d1a0      	bne.n	8008c8e <HAL_SPI_TransmitReceive+0x11c>
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d19b      	bne.n	8008c8e <HAL_SPI_TransmitReceive+0x11c>
 8008d56:	e082      	b.n	8008e5e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d002      	beq.n	8008d66 <HAL_SPI_TransmitReceive+0x1f4>
 8008d60:	8afb      	ldrh	r3, [r7, #22]
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d171      	bne.n	8008e4a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	330c      	adds	r3, #12
 8008d70:	7812      	ldrb	r2, [r2, #0]
 8008d72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d78:	1c5a      	adds	r2, r3, #1
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	3b01      	subs	r3, #1
 8008d86:	b29a      	uxth	r2, r3
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d8c:	e05d      	b.n	8008e4a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	689b      	ldr	r3, [r3, #8]
 8008d94:	f003 0302 	and.w	r3, r3, #2
 8008d98:	2b02      	cmp	r3, #2
 8008d9a:	d11c      	bne.n	8008dd6 <HAL_SPI_TransmitReceive+0x264>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d017      	beq.n	8008dd6 <HAL_SPI_TransmitReceive+0x264>
 8008da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d114      	bne.n	8008dd6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	330c      	adds	r3, #12
 8008db6:	7812      	ldrb	r2, [r2, #0]
 8008db8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dbe:	1c5a      	adds	r2, r3, #1
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	b29a      	uxth	r2, r3
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	689b      	ldr	r3, [r3, #8]
 8008ddc:	f003 0301 	and.w	r3, r3, #1
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d119      	bne.n	8008e18 <HAL_SPI_TransmitReceive+0x2a6>
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d014      	beq.n	8008e18 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	68da      	ldr	r2, [r3, #12]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008df8:	b2d2      	uxtb	r2, r2
 8008dfa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e00:	1c5a      	adds	r2, r3, #1
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	b29a      	uxth	r2, r3
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e14:	2301      	movs	r3, #1
 8008e16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e18:	f7fa fd00 	bl	800381c <HAL_GetTick>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	6a3b      	ldr	r3, [r7, #32]
 8008e20:	1ad3      	subs	r3, r2, r3
 8008e22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d803      	bhi.n	8008e30 <HAL_SPI_TransmitReceive+0x2be>
 8008e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e2e:	d102      	bne.n	8008e36 <HAL_SPI_TransmitReceive+0x2c4>
 8008e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d109      	bne.n	8008e4a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2201      	movs	r2, #1
 8008e3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2200      	movs	r2, #0
 8008e42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008e46:	2303      	movs	r3, #3
 8008e48:	e038      	b.n	8008ebc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d19c      	bne.n	8008d8e <HAL_SPI_TransmitReceive+0x21c>
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d197      	bne.n	8008d8e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008e5e:	6a3a      	ldr	r2, [r7, #32]
 8008e60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008e62:	68f8      	ldr	r0, [r7, #12]
 8008e64:	f000 f92a 	bl	80090bc <SPI_EndRxTxTransaction>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d008      	beq.n	8008e80 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2220      	movs	r2, #32
 8008e72:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2200      	movs	r2, #0
 8008e78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e01d      	b.n	8008ebc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d10a      	bne.n	8008e9e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e88:	2300      	movs	r3, #0
 8008e8a:	613b      	str	r3, [r7, #16]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68db      	ldr	r3, [r3, #12]
 8008e92:	613b      	str	r3, [r7, #16]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	613b      	str	r3, [r7, #16]
 8008e9c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d001      	beq.n	8008eba <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e000      	b.n	8008ebc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008eba:	2300      	movs	r3, #0
  }
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3728      	adds	r7, #40	@ 0x28
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008ed2:	b2db      	uxtb	r3, r3
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	370c      	adds	r7, #12
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b088      	sub	sp, #32
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	603b      	str	r3, [r7, #0]
 8008eec:	4613      	mov	r3, r2
 8008eee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008ef0:	f7fa fc94 	bl	800381c <HAL_GetTick>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef8:	1a9b      	subs	r3, r3, r2
 8008efa:	683a      	ldr	r2, [r7, #0]
 8008efc:	4413      	add	r3, r2
 8008efe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008f00:	f7fa fc8c 	bl	800381c <HAL_GetTick>
 8008f04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008f06:	4b39      	ldr	r3, [pc, #228]	@ (8008fec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	015b      	lsls	r3, r3, #5
 8008f0c:	0d1b      	lsrs	r3, r3, #20
 8008f0e:	69fa      	ldr	r2, [r7, #28]
 8008f10:	fb02 f303 	mul.w	r3, r2, r3
 8008f14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f16:	e055      	b.n	8008fc4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f1e:	d051      	beq.n	8008fc4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f20:	f7fa fc7c 	bl	800381c <HAL_GetTick>
 8008f24:	4602      	mov	r2, r0
 8008f26:	69bb      	ldr	r3, [r7, #24]
 8008f28:	1ad3      	subs	r3, r2, r3
 8008f2a:	69fa      	ldr	r2, [r7, #28]
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d902      	bls.n	8008f36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008f30:	69fb      	ldr	r3, [r7, #28]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d13d      	bne.n	8008fb2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	685a      	ldr	r2, [r3, #4]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008f44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f4e:	d111      	bne.n	8008f74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f58:	d004      	beq.n	8008f64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f62:	d107      	bne.n	8008f74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	681a      	ldr	r2, [r3, #0]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f7c:	d10f      	bne.n	8008f9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f8c:	601a      	str	r2, [r3, #0]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008fae:	2303      	movs	r3, #3
 8008fb0:	e018      	b.n	8008fe4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d102      	bne.n	8008fbe <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	61fb      	str	r3, [r7, #28]
 8008fbc:	e002      	b.n	8008fc4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	3b01      	subs	r3, #1
 8008fc2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	689a      	ldr	r2, [r3, #8]
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	4013      	ands	r3, r2
 8008fce:	68ba      	ldr	r2, [r7, #8]
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	bf0c      	ite	eq
 8008fd4:	2301      	moveq	r3, #1
 8008fd6:	2300      	movne	r3, #0
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	461a      	mov	r2, r3
 8008fdc:	79fb      	ldrb	r3, [r7, #7]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d19a      	bne.n	8008f18 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008fe2:	2300      	movs	r3, #0
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3720      	adds	r7, #32
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}
 8008fec:	20000058 	.word	0x20000058

08008ff0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b086      	sub	sp, #24
 8008ff4:	af02      	add	r7, sp, #8
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009004:	d111      	bne.n	800902a <SPI_EndRxTransaction+0x3a>
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	689b      	ldr	r3, [r3, #8]
 800900a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800900e:	d004      	beq.n	800901a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009018:	d107      	bne.n	800902a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009028:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009032:	d12a      	bne.n	800908a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800903c:	d012      	beq.n	8009064 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	9300      	str	r3, [sp, #0]
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	2200      	movs	r2, #0
 8009046:	2180      	movs	r1, #128	@ 0x80
 8009048:	68f8      	ldr	r0, [r7, #12]
 800904a:	f7ff ff49 	bl	8008ee0 <SPI_WaitFlagStateUntilTimeout>
 800904e:	4603      	mov	r3, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	d02d      	beq.n	80090b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009058:	f043 0220 	orr.w	r2, r3, #32
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	e026      	b.n	80090b2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	9300      	str	r3, [sp, #0]
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	2200      	movs	r2, #0
 800906c:	2101      	movs	r1, #1
 800906e:	68f8      	ldr	r0, [r7, #12]
 8009070:	f7ff ff36 	bl	8008ee0 <SPI_WaitFlagStateUntilTimeout>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d01a      	beq.n	80090b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800907e:	f043 0220 	orr.w	r2, r3, #32
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009086:	2303      	movs	r3, #3
 8009088:	e013      	b.n	80090b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	9300      	str	r3, [sp, #0]
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	2200      	movs	r2, #0
 8009092:	2101      	movs	r1, #1
 8009094:	68f8      	ldr	r0, [r7, #12]
 8009096:	f7ff ff23 	bl	8008ee0 <SPI_WaitFlagStateUntilTimeout>
 800909a:	4603      	mov	r3, r0
 800909c:	2b00      	cmp	r3, #0
 800909e:	d007      	beq.n	80090b0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090a4:	f043 0220 	orr.w	r2, r3, #32
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80090ac:	2303      	movs	r3, #3
 80090ae:	e000      	b.n	80090b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80090b0:	2300      	movs	r3, #0
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3710      	adds	r7, #16
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
	...

080090bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b088      	sub	sp, #32
 80090c0:	af02      	add	r7, sp, #8
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	9300      	str	r3, [sp, #0]
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	2201      	movs	r2, #1
 80090d0:	2102      	movs	r1, #2
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	f7ff ff04 	bl	8008ee0 <SPI_WaitFlagStateUntilTimeout>
 80090d8:	4603      	mov	r3, r0
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d007      	beq.n	80090ee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090e2:	f043 0220 	orr.w	r2, r3, #32
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80090ea:	2303      	movs	r3, #3
 80090ec:	e032      	b.n	8009154 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80090ee:	4b1b      	ldr	r3, [pc, #108]	@ (800915c <SPI_EndRxTxTransaction+0xa0>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a1b      	ldr	r2, [pc, #108]	@ (8009160 <SPI_EndRxTxTransaction+0xa4>)
 80090f4:	fba2 2303 	umull	r2, r3, r2, r3
 80090f8:	0d5b      	lsrs	r3, r3, #21
 80090fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80090fe:	fb02 f303 	mul.w	r3, r2, r3
 8009102:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800910c:	d112      	bne.n	8009134 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	9300      	str	r3, [sp, #0]
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	2200      	movs	r2, #0
 8009116:	2180      	movs	r1, #128	@ 0x80
 8009118:	68f8      	ldr	r0, [r7, #12]
 800911a:	f7ff fee1 	bl	8008ee0 <SPI_WaitFlagStateUntilTimeout>
 800911e:	4603      	mov	r3, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	d016      	beq.n	8009152 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009128:	f043 0220 	orr.w	r2, r3, #32
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009130:	2303      	movs	r3, #3
 8009132:	e00f      	b.n	8009154 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d00a      	beq.n	8009150 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	3b01      	subs	r3, #1
 800913e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	689b      	ldr	r3, [r3, #8]
 8009146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800914a:	2b80      	cmp	r3, #128	@ 0x80
 800914c:	d0f2      	beq.n	8009134 <SPI_EndRxTxTransaction+0x78>
 800914e:	e000      	b.n	8009152 <SPI_EndRxTxTransaction+0x96>
        break;
 8009150:	bf00      	nop
  }

  return HAL_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3718      	adds	r7, #24
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}
 800915c:	20000058 	.word	0x20000058
 8009160:	165e9f81 	.word	0x165e9f81

08009164 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b082      	sub	sp, #8
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d101      	bne.n	8009176 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	e041      	b.n	80091fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800917c:	b2db      	uxtb	r3, r3
 800917e:	2b00      	cmp	r3, #0
 8009180:	d106      	bne.n	8009190 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2200      	movs	r2, #0
 8009186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f7f8 fcb0 	bl	8001af0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2202      	movs	r2, #2
 8009194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	3304      	adds	r3, #4
 80091a0:	4619      	mov	r1, r3
 80091a2:	4610      	mov	r0, r2
 80091a4:	f000 f82e 	bl	8009204 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2201      	movs	r2, #1
 80091b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2201      	movs	r2, #1
 80091bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2201      	movs	r2, #1
 80091d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2201      	movs	r2, #1
 80091dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2201      	movs	r2, #1
 80091e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2201      	movs	r2, #1
 80091ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2201      	movs	r2, #1
 80091f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3708      	adds	r7, #8
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
	...

08009204 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009204:	b480      	push	{r7}
 8009206:	b085      	sub	sp, #20
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	4a43      	ldr	r2, [pc, #268]	@ (8009324 <TIM_Base_SetConfig+0x120>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d013      	beq.n	8009244 <TIM_Base_SetConfig+0x40>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009222:	d00f      	beq.n	8009244 <TIM_Base_SetConfig+0x40>
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	4a40      	ldr	r2, [pc, #256]	@ (8009328 <TIM_Base_SetConfig+0x124>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d00b      	beq.n	8009244 <TIM_Base_SetConfig+0x40>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	4a3f      	ldr	r2, [pc, #252]	@ (800932c <TIM_Base_SetConfig+0x128>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d007      	beq.n	8009244 <TIM_Base_SetConfig+0x40>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	4a3e      	ldr	r2, [pc, #248]	@ (8009330 <TIM_Base_SetConfig+0x12c>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d003      	beq.n	8009244 <TIM_Base_SetConfig+0x40>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	4a3d      	ldr	r2, [pc, #244]	@ (8009334 <TIM_Base_SetConfig+0x130>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d108      	bne.n	8009256 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800924a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	68fa      	ldr	r2, [r7, #12]
 8009252:	4313      	orrs	r3, r2
 8009254:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	4a32      	ldr	r2, [pc, #200]	@ (8009324 <TIM_Base_SetConfig+0x120>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d02b      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009264:	d027      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	4a2f      	ldr	r2, [pc, #188]	@ (8009328 <TIM_Base_SetConfig+0x124>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d023      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	4a2e      	ldr	r2, [pc, #184]	@ (800932c <TIM_Base_SetConfig+0x128>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d01f      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	4a2d      	ldr	r2, [pc, #180]	@ (8009330 <TIM_Base_SetConfig+0x12c>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d01b      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	4a2c      	ldr	r2, [pc, #176]	@ (8009334 <TIM_Base_SetConfig+0x130>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d017      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	4a2b      	ldr	r2, [pc, #172]	@ (8009338 <TIM_Base_SetConfig+0x134>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d013      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	4a2a      	ldr	r2, [pc, #168]	@ (800933c <TIM_Base_SetConfig+0x138>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d00f      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	4a29      	ldr	r2, [pc, #164]	@ (8009340 <TIM_Base_SetConfig+0x13c>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d00b      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	4a28      	ldr	r2, [pc, #160]	@ (8009344 <TIM_Base_SetConfig+0x140>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d007      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	4a27      	ldr	r2, [pc, #156]	@ (8009348 <TIM_Base_SetConfig+0x144>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d003      	beq.n	80092b6 <TIM_Base_SetConfig+0xb2>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	4a26      	ldr	r2, [pc, #152]	@ (800934c <TIM_Base_SetConfig+0x148>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d108      	bne.n	80092c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	68db      	ldr	r3, [r3, #12]
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	695b      	ldr	r3, [r3, #20]
 80092d2:	4313      	orrs	r3, r2
 80092d4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	689a      	ldr	r2, [r3, #8]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	681a      	ldr	r2, [r3, #0]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	4a0e      	ldr	r2, [pc, #56]	@ (8009324 <TIM_Base_SetConfig+0x120>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d003      	beq.n	80092f6 <TIM_Base_SetConfig+0xf2>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	4a10      	ldr	r2, [pc, #64]	@ (8009334 <TIM_Base_SetConfig+0x130>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d103      	bne.n	80092fe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	691a      	ldr	r2, [r3, #16]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f043 0204 	orr.w	r2, r3, #4
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2201      	movs	r2, #1
 800930e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	601a      	str	r2, [r3, #0]
}
 8009316:	bf00      	nop
 8009318:	3714      	adds	r7, #20
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	40010000 	.word	0x40010000
 8009328:	40000400 	.word	0x40000400
 800932c:	40000800 	.word	0x40000800
 8009330:	40000c00 	.word	0x40000c00
 8009334:	40010400 	.word	0x40010400
 8009338:	40014000 	.word	0x40014000
 800933c:	40014400 	.word	0x40014400
 8009340:	40014800 	.word	0x40014800
 8009344:	40001800 	.word	0x40001800
 8009348:	40001c00 	.word	0x40001c00
 800934c:	40002000 	.word	0x40002000

08009350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009350:	b480      	push	{r7}
 8009352:	b085      	sub	sp, #20
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
 8009358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009360:	2b01      	cmp	r3, #1
 8009362:	d101      	bne.n	8009368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009364:	2302      	movs	r3, #2
 8009366:	e05a      	b.n	800941e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2201      	movs	r2, #1
 800936c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2202      	movs	r2, #2
 8009374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800938e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68fa      	ldr	r2, [r7, #12]
 8009396:	4313      	orrs	r3, r2
 8009398:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	68fa      	ldr	r2, [r7, #12]
 80093a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a21      	ldr	r2, [pc, #132]	@ (800942c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d022      	beq.n	80093f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093b4:	d01d      	beq.n	80093f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a1d      	ldr	r2, [pc, #116]	@ (8009430 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d018      	beq.n	80093f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a1b      	ldr	r2, [pc, #108]	@ (8009434 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d013      	beq.n	80093f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4a1a      	ldr	r2, [pc, #104]	@ (8009438 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d00e      	beq.n	80093f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a18      	ldr	r2, [pc, #96]	@ (800943c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d009      	beq.n	80093f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a17      	ldr	r2, [pc, #92]	@ (8009440 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d004      	beq.n	80093f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a15      	ldr	r2, [pc, #84]	@ (8009444 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d10c      	bne.n	800940c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	68ba      	ldr	r2, [r7, #8]
 8009400:	4313      	orrs	r3, r2
 8009402:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	68ba      	ldr	r2, [r7, #8]
 800940a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2201      	movs	r2, #1
 8009410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	3714      	adds	r7, #20
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr
 800942a:	bf00      	nop
 800942c:	40010000 	.word	0x40010000
 8009430:	40000400 	.word	0x40000400
 8009434:	40000800 	.word	0x40000800
 8009438:	40000c00 	.word	0x40000c00
 800943c:	40010400 	.word	0x40010400
 8009440:	40014000 	.word	0x40014000
 8009444:	40001800 	.word	0x40001800

08009448 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b082      	sub	sp, #8
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d101      	bne.n	800945a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	e042      	b.n	80094e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009460:	b2db      	uxtb	r3, r3
 8009462:	2b00      	cmp	r3, #0
 8009464:	d106      	bne.n	8009474 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2200      	movs	r2, #0
 800946a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f7f8 fb60 	bl	8001b34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2224      	movs	r2, #36	@ 0x24
 8009478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	68da      	ldr	r2, [r3, #12]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800948a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 f82b 	bl	80094e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	691a      	ldr	r2, [r3, #16]
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80094a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	695a      	ldr	r2, [r3, #20]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80094b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	68da      	ldr	r2, [r3, #12]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80094c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2220      	movs	r2, #32
 80094cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2220      	movs	r2, #32
 80094d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80094de:	2300      	movs	r3, #0
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	3708      	adds	r7, #8
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}

080094e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80094e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80094ec:	b0c0      	sub	sp, #256	@ 0x100
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80094f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	691b      	ldr	r3, [r3, #16]
 80094fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009504:	68d9      	ldr	r1, [r3, #12]
 8009506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	ea40 0301 	orr.w	r3, r0, r1
 8009510:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009516:	689a      	ldr	r2, [r3, #8]
 8009518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800951c:	691b      	ldr	r3, [r3, #16]
 800951e:	431a      	orrs	r2, r3
 8009520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009524:	695b      	ldr	r3, [r3, #20]
 8009526:	431a      	orrs	r2, r3
 8009528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800952c:	69db      	ldr	r3, [r3, #28]
 800952e:	4313      	orrs	r3, r2
 8009530:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	68db      	ldr	r3, [r3, #12]
 800953c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009540:	f021 010c 	bic.w	r1, r1, #12
 8009544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800954e:	430b      	orrs	r3, r1
 8009550:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	695b      	ldr	r3, [r3, #20]
 800955a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800955e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009562:	6999      	ldr	r1, [r3, #24]
 8009564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009568:	681a      	ldr	r2, [r3, #0]
 800956a:	ea40 0301 	orr.w	r3, r0, r1
 800956e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	4b8f      	ldr	r3, [pc, #572]	@ (80097b4 <UART_SetConfig+0x2cc>)
 8009578:	429a      	cmp	r2, r3
 800957a:	d005      	beq.n	8009588 <UART_SetConfig+0xa0>
 800957c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	4b8d      	ldr	r3, [pc, #564]	@ (80097b8 <UART_SetConfig+0x2d0>)
 8009584:	429a      	cmp	r2, r3
 8009586:	d104      	bne.n	8009592 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009588:	f7fe fd80 	bl	800808c <HAL_RCC_GetPCLK2Freq>
 800958c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009590:	e003      	b.n	800959a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009592:	f7fe fd67 	bl	8008064 <HAL_RCC_GetPCLK1Freq>
 8009596:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800959a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800959e:	69db      	ldr	r3, [r3, #28]
 80095a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095a4:	f040 810c 	bne.w	80097c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80095a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095ac:	2200      	movs	r2, #0
 80095ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80095b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80095b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80095ba:	4622      	mov	r2, r4
 80095bc:	462b      	mov	r3, r5
 80095be:	1891      	adds	r1, r2, r2
 80095c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80095c2:	415b      	adcs	r3, r3
 80095c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80095c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80095ca:	4621      	mov	r1, r4
 80095cc:	eb12 0801 	adds.w	r8, r2, r1
 80095d0:	4629      	mov	r1, r5
 80095d2:	eb43 0901 	adc.w	r9, r3, r1
 80095d6:	f04f 0200 	mov.w	r2, #0
 80095da:	f04f 0300 	mov.w	r3, #0
 80095de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80095e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80095e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80095ea:	4690      	mov	r8, r2
 80095ec:	4699      	mov	r9, r3
 80095ee:	4623      	mov	r3, r4
 80095f0:	eb18 0303 	adds.w	r3, r8, r3
 80095f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80095f8:	462b      	mov	r3, r5
 80095fa:	eb49 0303 	adc.w	r3, r9, r3
 80095fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	2200      	movs	r2, #0
 800960a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800960e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009612:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009616:	460b      	mov	r3, r1
 8009618:	18db      	adds	r3, r3, r3
 800961a:	653b      	str	r3, [r7, #80]	@ 0x50
 800961c:	4613      	mov	r3, r2
 800961e:	eb42 0303 	adc.w	r3, r2, r3
 8009622:	657b      	str	r3, [r7, #84]	@ 0x54
 8009624:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009628:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800962c:	f7f6 fe30 	bl	8000290 <__aeabi_uldivmod>
 8009630:	4602      	mov	r2, r0
 8009632:	460b      	mov	r3, r1
 8009634:	4b61      	ldr	r3, [pc, #388]	@ (80097bc <UART_SetConfig+0x2d4>)
 8009636:	fba3 2302 	umull	r2, r3, r3, r2
 800963a:	095b      	lsrs	r3, r3, #5
 800963c:	011c      	lsls	r4, r3, #4
 800963e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009642:	2200      	movs	r2, #0
 8009644:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009648:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800964c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009650:	4642      	mov	r2, r8
 8009652:	464b      	mov	r3, r9
 8009654:	1891      	adds	r1, r2, r2
 8009656:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009658:	415b      	adcs	r3, r3
 800965a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800965c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009660:	4641      	mov	r1, r8
 8009662:	eb12 0a01 	adds.w	sl, r2, r1
 8009666:	4649      	mov	r1, r9
 8009668:	eb43 0b01 	adc.w	fp, r3, r1
 800966c:	f04f 0200 	mov.w	r2, #0
 8009670:	f04f 0300 	mov.w	r3, #0
 8009674:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009678:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800967c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009680:	4692      	mov	sl, r2
 8009682:	469b      	mov	fp, r3
 8009684:	4643      	mov	r3, r8
 8009686:	eb1a 0303 	adds.w	r3, sl, r3
 800968a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800968e:	464b      	mov	r3, r9
 8009690:	eb4b 0303 	adc.w	r3, fp, r3
 8009694:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80096a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80096a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80096ac:	460b      	mov	r3, r1
 80096ae:	18db      	adds	r3, r3, r3
 80096b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80096b2:	4613      	mov	r3, r2
 80096b4:	eb42 0303 	adc.w	r3, r2, r3
 80096b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80096ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80096be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80096c2:	f7f6 fde5 	bl	8000290 <__aeabi_uldivmod>
 80096c6:	4602      	mov	r2, r0
 80096c8:	460b      	mov	r3, r1
 80096ca:	4611      	mov	r1, r2
 80096cc:	4b3b      	ldr	r3, [pc, #236]	@ (80097bc <UART_SetConfig+0x2d4>)
 80096ce:	fba3 2301 	umull	r2, r3, r3, r1
 80096d2:	095b      	lsrs	r3, r3, #5
 80096d4:	2264      	movs	r2, #100	@ 0x64
 80096d6:	fb02 f303 	mul.w	r3, r2, r3
 80096da:	1acb      	subs	r3, r1, r3
 80096dc:	00db      	lsls	r3, r3, #3
 80096de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80096e2:	4b36      	ldr	r3, [pc, #216]	@ (80097bc <UART_SetConfig+0x2d4>)
 80096e4:	fba3 2302 	umull	r2, r3, r3, r2
 80096e8:	095b      	lsrs	r3, r3, #5
 80096ea:	005b      	lsls	r3, r3, #1
 80096ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80096f0:	441c      	add	r4, r3
 80096f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096f6:	2200      	movs	r2, #0
 80096f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80096fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009700:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009704:	4642      	mov	r2, r8
 8009706:	464b      	mov	r3, r9
 8009708:	1891      	adds	r1, r2, r2
 800970a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800970c:	415b      	adcs	r3, r3
 800970e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009710:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009714:	4641      	mov	r1, r8
 8009716:	1851      	adds	r1, r2, r1
 8009718:	6339      	str	r1, [r7, #48]	@ 0x30
 800971a:	4649      	mov	r1, r9
 800971c:	414b      	adcs	r3, r1
 800971e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009720:	f04f 0200 	mov.w	r2, #0
 8009724:	f04f 0300 	mov.w	r3, #0
 8009728:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800972c:	4659      	mov	r1, fp
 800972e:	00cb      	lsls	r3, r1, #3
 8009730:	4651      	mov	r1, sl
 8009732:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009736:	4651      	mov	r1, sl
 8009738:	00ca      	lsls	r2, r1, #3
 800973a:	4610      	mov	r0, r2
 800973c:	4619      	mov	r1, r3
 800973e:	4603      	mov	r3, r0
 8009740:	4642      	mov	r2, r8
 8009742:	189b      	adds	r3, r3, r2
 8009744:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009748:	464b      	mov	r3, r9
 800974a:	460a      	mov	r2, r1
 800974c:	eb42 0303 	adc.w	r3, r2, r3
 8009750:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	2200      	movs	r2, #0
 800975c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009760:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009764:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009768:	460b      	mov	r3, r1
 800976a:	18db      	adds	r3, r3, r3
 800976c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800976e:	4613      	mov	r3, r2
 8009770:	eb42 0303 	adc.w	r3, r2, r3
 8009774:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009776:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800977a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800977e:	f7f6 fd87 	bl	8000290 <__aeabi_uldivmod>
 8009782:	4602      	mov	r2, r0
 8009784:	460b      	mov	r3, r1
 8009786:	4b0d      	ldr	r3, [pc, #52]	@ (80097bc <UART_SetConfig+0x2d4>)
 8009788:	fba3 1302 	umull	r1, r3, r3, r2
 800978c:	095b      	lsrs	r3, r3, #5
 800978e:	2164      	movs	r1, #100	@ 0x64
 8009790:	fb01 f303 	mul.w	r3, r1, r3
 8009794:	1ad3      	subs	r3, r2, r3
 8009796:	00db      	lsls	r3, r3, #3
 8009798:	3332      	adds	r3, #50	@ 0x32
 800979a:	4a08      	ldr	r2, [pc, #32]	@ (80097bc <UART_SetConfig+0x2d4>)
 800979c:	fba2 2303 	umull	r2, r3, r2, r3
 80097a0:	095b      	lsrs	r3, r3, #5
 80097a2:	f003 0207 	and.w	r2, r3, #7
 80097a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4422      	add	r2, r4
 80097ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80097b0:	e106      	b.n	80099c0 <UART_SetConfig+0x4d8>
 80097b2:	bf00      	nop
 80097b4:	40011000 	.word	0x40011000
 80097b8:	40011400 	.word	0x40011400
 80097bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80097c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097c4:	2200      	movs	r2, #0
 80097c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80097ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80097ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80097d2:	4642      	mov	r2, r8
 80097d4:	464b      	mov	r3, r9
 80097d6:	1891      	adds	r1, r2, r2
 80097d8:	6239      	str	r1, [r7, #32]
 80097da:	415b      	adcs	r3, r3
 80097dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80097de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80097e2:	4641      	mov	r1, r8
 80097e4:	1854      	adds	r4, r2, r1
 80097e6:	4649      	mov	r1, r9
 80097e8:	eb43 0501 	adc.w	r5, r3, r1
 80097ec:	f04f 0200 	mov.w	r2, #0
 80097f0:	f04f 0300 	mov.w	r3, #0
 80097f4:	00eb      	lsls	r3, r5, #3
 80097f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80097fa:	00e2      	lsls	r2, r4, #3
 80097fc:	4614      	mov	r4, r2
 80097fe:	461d      	mov	r5, r3
 8009800:	4643      	mov	r3, r8
 8009802:	18e3      	adds	r3, r4, r3
 8009804:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009808:	464b      	mov	r3, r9
 800980a:	eb45 0303 	adc.w	r3, r5, r3
 800980e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009816:	685b      	ldr	r3, [r3, #4]
 8009818:	2200      	movs	r2, #0
 800981a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800981e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009822:	f04f 0200 	mov.w	r2, #0
 8009826:	f04f 0300 	mov.w	r3, #0
 800982a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800982e:	4629      	mov	r1, r5
 8009830:	008b      	lsls	r3, r1, #2
 8009832:	4621      	mov	r1, r4
 8009834:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009838:	4621      	mov	r1, r4
 800983a:	008a      	lsls	r2, r1, #2
 800983c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009840:	f7f6 fd26 	bl	8000290 <__aeabi_uldivmod>
 8009844:	4602      	mov	r2, r0
 8009846:	460b      	mov	r3, r1
 8009848:	4b60      	ldr	r3, [pc, #384]	@ (80099cc <UART_SetConfig+0x4e4>)
 800984a:	fba3 2302 	umull	r2, r3, r3, r2
 800984e:	095b      	lsrs	r3, r3, #5
 8009850:	011c      	lsls	r4, r3, #4
 8009852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009856:	2200      	movs	r2, #0
 8009858:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800985c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009860:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009864:	4642      	mov	r2, r8
 8009866:	464b      	mov	r3, r9
 8009868:	1891      	adds	r1, r2, r2
 800986a:	61b9      	str	r1, [r7, #24]
 800986c:	415b      	adcs	r3, r3
 800986e:	61fb      	str	r3, [r7, #28]
 8009870:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009874:	4641      	mov	r1, r8
 8009876:	1851      	adds	r1, r2, r1
 8009878:	6139      	str	r1, [r7, #16]
 800987a:	4649      	mov	r1, r9
 800987c:	414b      	adcs	r3, r1
 800987e:	617b      	str	r3, [r7, #20]
 8009880:	f04f 0200 	mov.w	r2, #0
 8009884:	f04f 0300 	mov.w	r3, #0
 8009888:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800988c:	4659      	mov	r1, fp
 800988e:	00cb      	lsls	r3, r1, #3
 8009890:	4651      	mov	r1, sl
 8009892:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009896:	4651      	mov	r1, sl
 8009898:	00ca      	lsls	r2, r1, #3
 800989a:	4610      	mov	r0, r2
 800989c:	4619      	mov	r1, r3
 800989e:	4603      	mov	r3, r0
 80098a0:	4642      	mov	r2, r8
 80098a2:	189b      	adds	r3, r3, r2
 80098a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80098a8:	464b      	mov	r3, r9
 80098aa:	460a      	mov	r2, r1
 80098ac:	eb42 0303 	adc.w	r3, r2, r3
 80098b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80098b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	2200      	movs	r2, #0
 80098bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80098be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80098c0:	f04f 0200 	mov.w	r2, #0
 80098c4:	f04f 0300 	mov.w	r3, #0
 80098c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80098cc:	4649      	mov	r1, r9
 80098ce:	008b      	lsls	r3, r1, #2
 80098d0:	4641      	mov	r1, r8
 80098d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80098d6:	4641      	mov	r1, r8
 80098d8:	008a      	lsls	r2, r1, #2
 80098da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80098de:	f7f6 fcd7 	bl	8000290 <__aeabi_uldivmod>
 80098e2:	4602      	mov	r2, r0
 80098e4:	460b      	mov	r3, r1
 80098e6:	4611      	mov	r1, r2
 80098e8:	4b38      	ldr	r3, [pc, #224]	@ (80099cc <UART_SetConfig+0x4e4>)
 80098ea:	fba3 2301 	umull	r2, r3, r3, r1
 80098ee:	095b      	lsrs	r3, r3, #5
 80098f0:	2264      	movs	r2, #100	@ 0x64
 80098f2:	fb02 f303 	mul.w	r3, r2, r3
 80098f6:	1acb      	subs	r3, r1, r3
 80098f8:	011b      	lsls	r3, r3, #4
 80098fa:	3332      	adds	r3, #50	@ 0x32
 80098fc:	4a33      	ldr	r2, [pc, #204]	@ (80099cc <UART_SetConfig+0x4e4>)
 80098fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009902:	095b      	lsrs	r3, r3, #5
 8009904:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009908:	441c      	add	r4, r3
 800990a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800990e:	2200      	movs	r2, #0
 8009910:	673b      	str	r3, [r7, #112]	@ 0x70
 8009912:	677a      	str	r2, [r7, #116]	@ 0x74
 8009914:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009918:	4642      	mov	r2, r8
 800991a:	464b      	mov	r3, r9
 800991c:	1891      	adds	r1, r2, r2
 800991e:	60b9      	str	r1, [r7, #8]
 8009920:	415b      	adcs	r3, r3
 8009922:	60fb      	str	r3, [r7, #12]
 8009924:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009928:	4641      	mov	r1, r8
 800992a:	1851      	adds	r1, r2, r1
 800992c:	6039      	str	r1, [r7, #0]
 800992e:	4649      	mov	r1, r9
 8009930:	414b      	adcs	r3, r1
 8009932:	607b      	str	r3, [r7, #4]
 8009934:	f04f 0200 	mov.w	r2, #0
 8009938:	f04f 0300 	mov.w	r3, #0
 800993c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009940:	4659      	mov	r1, fp
 8009942:	00cb      	lsls	r3, r1, #3
 8009944:	4651      	mov	r1, sl
 8009946:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800994a:	4651      	mov	r1, sl
 800994c:	00ca      	lsls	r2, r1, #3
 800994e:	4610      	mov	r0, r2
 8009950:	4619      	mov	r1, r3
 8009952:	4603      	mov	r3, r0
 8009954:	4642      	mov	r2, r8
 8009956:	189b      	adds	r3, r3, r2
 8009958:	66bb      	str	r3, [r7, #104]	@ 0x68
 800995a:	464b      	mov	r3, r9
 800995c:	460a      	mov	r2, r1
 800995e:	eb42 0303 	adc.w	r3, r2, r3
 8009962:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	2200      	movs	r2, #0
 800996c:	663b      	str	r3, [r7, #96]	@ 0x60
 800996e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009970:	f04f 0200 	mov.w	r2, #0
 8009974:	f04f 0300 	mov.w	r3, #0
 8009978:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800997c:	4649      	mov	r1, r9
 800997e:	008b      	lsls	r3, r1, #2
 8009980:	4641      	mov	r1, r8
 8009982:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009986:	4641      	mov	r1, r8
 8009988:	008a      	lsls	r2, r1, #2
 800998a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800998e:	f7f6 fc7f 	bl	8000290 <__aeabi_uldivmod>
 8009992:	4602      	mov	r2, r0
 8009994:	460b      	mov	r3, r1
 8009996:	4b0d      	ldr	r3, [pc, #52]	@ (80099cc <UART_SetConfig+0x4e4>)
 8009998:	fba3 1302 	umull	r1, r3, r3, r2
 800999c:	095b      	lsrs	r3, r3, #5
 800999e:	2164      	movs	r1, #100	@ 0x64
 80099a0:	fb01 f303 	mul.w	r3, r1, r3
 80099a4:	1ad3      	subs	r3, r2, r3
 80099a6:	011b      	lsls	r3, r3, #4
 80099a8:	3332      	adds	r3, #50	@ 0x32
 80099aa:	4a08      	ldr	r2, [pc, #32]	@ (80099cc <UART_SetConfig+0x4e4>)
 80099ac:	fba2 2303 	umull	r2, r3, r2, r3
 80099b0:	095b      	lsrs	r3, r3, #5
 80099b2:	f003 020f 	and.w	r2, r3, #15
 80099b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4422      	add	r2, r4
 80099be:	609a      	str	r2, [r3, #8]
}
 80099c0:	bf00      	nop
 80099c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80099c6:	46bd      	mov	sp, r7
 80099c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80099cc:	51eb851f 	.word	0x51eb851f

080099d0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d123      	bne.n	8009a2a <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80099ea:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80099ee:	683a      	ldr	r2, [r7, #0]
 80099f0:	6851      	ldr	r1, [r2, #4]
 80099f2:	683a      	ldr	r2, [r7, #0]
 80099f4:	6892      	ldr	r2, [r2, #8]
 80099f6:	4311      	orrs	r1, r2
 80099f8:	683a      	ldr	r2, [r7, #0]
 80099fa:	68d2      	ldr	r2, [r2, #12]
 80099fc:	4311      	orrs	r1, r2
 80099fe:	683a      	ldr	r2, [r7, #0]
 8009a00:	6912      	ldr	r2, [r2, #16]
 8009a02:	4311      	orrs	r1, r2
 8009a04:	683a      	ldr	r2, [r7, #0]
 8009a06:	6952      	ldr	r2, [r2, #20]
 8009a08:	4311      	orrs	r1, r2
 8009a0a:	683a      	ldr	r2, [r7, #0]
 8009a0c:	6992      	ldr	r2, [r2, #24]
 8009a0e:	4311      	orrs	r1, r2
 8009a10:	683a      	ldr	r2, [r7, #0]
 8009a12:	69d2      	ldr	r2, [r2, #28]
 8009a14:	4311      	orrs	r1, r2
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	6a12      	ldr	r2, [r2, #32]
 8009a1a:	4311      	orrs	r1, r2
 8009a1c:	683a      	ldr	r2, [r7, #0]
 8009a1e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009a20:	430a      	orrs	r2, r1
 8009a22:	431a      	orrs	r2, r3
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	601a      	str	r2, [r3, #0]
 8009a28:	e028      	b.n	8009a7c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	69d9      	ldr	r1, [r3, #28]
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	6a1b      	ldr	r3, [r3, #32]
 8009a3a:	4319      	orrs	r1, r3
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a40:	430b      	orrs	r3, r1
 8009a42:	431a      	orrs	r2, r3
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	685b      	ldr	r3, [r3, #4]
 8009a4c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009a50:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009a54:	683a      	ldr	r2, [r7, #0]
 8009a56:	6851      	ldr	r1, [r2, #4]
 8009a58:	683a      	ldr	r2, [r7, #0]
 8009a5a:	6892      	ldr	r2, [r2, #8]
 8009a5c:	4311      	orrs	r1, r2
 8009a5e:	683a      	ldr	r2, [r7, #0]
 8009a60:	68d2      	ldr	r2, [r2, #12]
 8009a62:	4311      	orrs	r1, r2
 8009a64:	683a      	ldr	r2, [r7, #0]
 8009a66:	6912      	ldr	r2, [r2, #16]
 8009a68:	4311      	orrs	r1, r2
 8009a6a:	683a      	ldr	r2, [r7, #0]
 8009a6c:	6952      	ldr	r2, [r2, #20]
 8009a6e:	4311      	orrs	r1, r2
 8009a70:	683a      	ldr	r2, [r7, #0]
 8009a72:	6992      	ldr	r2, [r2, #24]
 8009a74:	430a      	orrs	r2, r1
 8009a76:	431a      	orrs	r2, r3
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8009a7c:	2300      	movs	r3, #0
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	370c      	adds	r7, #12
 8009a82:	46bd      	mov	sp, r7
 8009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a88:	4770      	bx	lr

08009a8a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009a8a:	b480      	push	{r7}
 8009a8c:	b085      	sub	sp, #20
 8009a8e:	af00      	add	r7, sp, #0
 8009a90:	60f8      	str	r0, [r7, #12]
 8009a92:	60b9      	str	r1, [r7, #8]
 8009a94:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d128      	bne.n	8009aee <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	689b      	ldr	r3, [r3, #8]
 8009aa0:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	1e59      	subs	r1, r3, #1
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	3b01      	subs	r3, #1
 8009ab0:	011b      	lsls	r3, r3, #4
 8009ab2:	4319      	orrs	r1, r3
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	3b01      	subs	r3, #1
 8009aba:	021b      	lsls	r3, r3, #8
 8009abc:	4319      	orrs	r1, r3
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	68db      	ldr	r3, [r3, #12]
 8009ac2:	3b01      	subs	r3, #1
 8009ac4:	031b      	lsls	r3, r3, #12
 8009ac6:	4319      	orrs	r1, r3
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	691b      	ldr	r3, [r3, #16]
 8009acc:	3b01      	subs	r3, #1
 8009ace:	041b      	lsls	r3, r3, #16
 8009ad0:	4319      	orrs	r1, r3
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	695b      	ldr	r3, [r3, #20]
 8009ad6:	3b01      	subs	r3, #1
 8009ad8:	051b      	lsls	r3, r3, #20
 8009ada:	4319      	orrs	r1, r3
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	699b      	ldr	r3, [r3, #24]
 8009ae0:	3b01      	subs	r3, #1
 8009ae2:	061b      	lsls	r3, r3, #24
 8009ae4:	430b      	orrs	r3, r1
 8009ae6:	431a      	orrs	r2, r3
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	609a      	str	r2, [r3, #8]
 8009aec:	e02f      	b.n	8009b4e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009af6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009afa:	68ba      	ldr	r2, [r7, #8]
 8009afc:	68d2      	ldr	r2, [r2, #12]
 8009afe:	3a01      	subs	r2, #1
 8009b00:	0311      	lsls	r1, r2, #12
 8009b02:	68ba      	ldr	r2, [r7, #8]
 8009b04:	6952      	ldr	r2, [r2, #20]
 8009b06:	3a01      	subs	r2, #1
 8009b08:	0512      	lsls	r2, r2, #20
 8009b0a:	430a      	orrs	r2, r1
 8009b0c:	431a      	orrs	r2, r3
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	68db      	ldr	r3, [r3, #12]
 8009b16:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	1e59      	subs	r1, r3, #1
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	3b01      	subs	r3, #1
 8009b26:	011b      	lsls	r3, r3, #4
 8009b28:	4319      	orrs	r1, r3
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	689b      	ldr	r3, [r3, #8]
 8009b2e:	3b01      	subs	r3, #1
 8009b30:	021b      	lsls	r3, r3, #8
 8009b32:	4319      	orrs	r1, r3
 8009b34:	68bb      	ldr	r3, [r7, #8]
 8009b36:	691b      	ldr	r3, [r3, #16]
 8009b38:	3b01      	subs	r3, #1
 8009b3a:	041b      	lsls	r3, r3, #16
 8009b3c:	4319      	orrs	r1, r3
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	699b      	ldr	r3, [r3, #24]
 8009b42:	3b01      	subs	r3, #1
 8009b44:	061b      	lsls	r3, r3, #24
 8009b46:	430b      	orrs	r3, r1
 8009b48:	431a      	orrs	r2, r3
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8009b4e:	2300      	movs	r3, #0
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3714      	adds	r7, #20
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr

08009b5c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b086      	sub	sp, #24
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	60b9      	str	r1, [r7, #8]
 8009b66:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	691b      	ldr	r3, [r3, #16]
 8009b70:	0d9b      	lsrs	r3, r3, #22
 8009b72:	059b      	lsls	r3, r3, #22
 8009b74:	68ba      	ldr	r2, [r7, #8]
 8009b76:	6811      	ldr	r1, [r2, #0]
 8009b78:	68ba      	ldr	r2, [r7, #8]
 8009b7a:	6852      	ldr	r2, [r2, #4]
 8009b7c:	4311      	orrs	r1, r2
 8009b7e:	68ba      	ldr	r2, [r7, #8]
 8009b80:	6892      	ldr	r2, [r2, #8]
 8009b82:	3a01      	subs	r2, #1
 8009b84:	0152      	lsls	r2, r2, #5
 8009b86:	4311      	orrs	r1, r2
 8009b88:	68ba      	ldr	r2, [r7, #8]
 8009b8a:	68d2      	ldr	r2, [r2, #12]
 8009b8c:	0252      	lsls	r2, r2, #9
 8009b8e:	430a      	orrs	r2, r1
 8009b90:	431a      	orrs	r2, r3
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8009b96:	f7f9 fe41 	bl	800381c <HAL_GetTick>
 8009b9a:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8009b9c:	e010      	b.n	8009bc0 <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ba4:	d00c      	beq.n	8009bc0 <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d007      	beq.n	8009bbc <FMC_SDRAM_SendCommand+0x60>
 8009bac:	f7f9 fe36 	bl	800381c <HAL_GetTick>
 8009bb0:	4602      	mov	r2, r0
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	1ad3      	subs	r3, r2, r3
 8009bb6:	687a      	ldr	r2, [r7, #4]
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d201      	bcs.n	8009bc0 <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8009bbc:	2303      	movs	r3, #3
 8009bbe:	e006      	b.n	8009bce <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	699b      	ldr	r3, [r3, #24]
 8009bc4:	f003 0320 	and.w	r3, r3, #32
 8009bc8:	2b20      	cmp	r3, #32
 8009bca:	d0e8      	beq.n	8009b9e <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3718      	adds	r7, #24
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009bd6:	b480      	push	{r7}
 8009bd8:	b083      	sub	sp, #12
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
 8009bde:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	695b      	ldr	r3, [r3, #20]
 8009be4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009be8:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8009bec:	683a      	ldr	r2, [r7, #0]
 8009bee:	0052      	lsls	r2, r2, #1
 8009bf0:	431a      	orrs	r2, r3
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009bf6:	2300      	movs	r3, #0
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	370c      	adds	r7, #12
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr

08009c04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009c04:	b084      	sub	sp, #16
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b084      	sub	sp, #16
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
 8009c0e:	f107 001c 	add.w	r0, r7, #28
 8009c12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009c16:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d123      	bne.n	8009c66 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009c32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	68db      	ldr	r3, [r3, #12]
 8009c3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009c46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d105      	bne.n	8009c5a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f001 fae8 	bl	800b230 <USB_CoreReset>
 8009c60:	4603      	mov	r3, r0
 8009c62:	73fb      	strb	r3, [r7, #15]
 8009c64:	e01b      	b.n	8009c9e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	68db      	ldr	r3, [r3, #12]
 8009c6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f001 fadc 	bl	800b230 <USB_CoreReset>
 8009c78:	4603      	mov	r3, r0
 8009c7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009c7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d106      	bne.n	8009c92 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c88:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8009c90:	e005      	b.n	8009c9e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009c9e:	7fbb      	ldrb	r3, [r7, #30]
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	d10b      	bne.n	8009cbc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	f043 0206 	orr.w	r2, r3, #6
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	f043 0220 	orr.w	r2, r3, #32
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009cc8:	b004      	add	sp, #16
 8009cca:	4770      	bx	lr

08009ccc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b087      	sub	sp, #28
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	60f8      	str	r0, [r7, #12]
 8009cd4:	60b9      	str	r1, [r7, #8]
 8009cd6:	4613      	mov	r3, r2
 8009cd8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009cda:	79fb      	ldrb	r3, [r7, #7]
 8009cdc:	2b02      	cmp	r3, #2
 8009cde:	d165      	bne.n	8009dac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	4a41      	ldr	r2, [pc, #260]	@ (8009de8 <USB_SetTurnaroundTime+0x11c>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d906      	bls.n	8009cf6 <USB_SetTurnaroundTime+0x2a>
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	4a40      	ldr	r2, [pc, #256]	@ (8009dec <USB_SetTurnaroundTime+0x120>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d202      	bcs.n	8009cf6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009cf0:	230f      	movs	r3, #15
 8009cf2:	617b      	str	r3, [r7, #20]
 8009cf4:	e062      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	4a3c      	ldr	r2, [pc, #240]	@ (8009dec <USB_SetTurnaroundTime+0x120>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d306      	bcc.n	8009d0c <USB_SetTurnaroundTime+0x40>
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	4a3b      	ldr	r2, [pc, #236]	@ (8009df0 <USB_SetTurnaroundTime+0x124>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d202      	bcs.n	8009d0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009d06:	230e      	movs	r3, #14
 8009d08:	617b      	str	r3, [r7, #20]
 8009d0a:	e057      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	4a38      	ldr	r2, [pc, #224]	@ (8009df0 <USB_SetTurnaroundTime+0x124>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d306      	bcc.n	8009d22 <USB_SetTurnaroundTime+0x56>
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	4a37      	ldr	r2, [pc, #220]	@ (8009df4 <USB_SetTurnaroundTime+0x128>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d202      	bcs.n	8009d22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009d1c:	230d      	movs	r3, #13
 8009d1e:	617b      	str	r3, [r7, #20]
 8009d20:	e04c      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	4a33      	ldr	r2, [pc, #204]	@ (8009df4 <USB_SetTurnaroundTime+0x128>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d306      	bcc.n	8009d38 <USB_SetTurnaroundTime+0x6c>
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	4a32      	ldr	r2, [pc, #200]	@ (8009df8 <USB_SetTurnaroundTime+0x12c>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d802      	bhi.n	8009d38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009d32:	230c      	movs	r3, #12
 8009d34:	617b      	str	r3, [r7, #20]
 8009d36:	e041      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8009df8 <USB_SetTurnaroundTime+0x12c>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d906      	bls.n	8009d4e <USB_SetTurnaroundTime+0x82>
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	4a2e      	ldr	r2, [pc, #184]	@ (8009dfc <USB_SetTurnaroundTime+0x130>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d802      	bhi.n	8009d4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009d48:	230b      	movs	r3, #11
 8009d4a:	617b      	str	r3, [r7, #20]
 8009d4c:	e036      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	4a2a      	ldr	r2, [pc, #168]	@ (8009dfc <USB_SetTurnaroundTime+0x130>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d906      	bls.n	8009d64 <USB_SetTurnaroundTime+0x98>
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	4a29      	ldr	r2, [pc, #164]	@ (8009e00 <USB_SetTurnaroundTime+0x134>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d802      	bhi.n	8009d64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009d5e:	230a      	movs	r3, #10
 8009d60:	617b      	str	r3, [r7, #20]
 8009d62:	e02b      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	4a26      	ldr	r2, [pc, #152]	@ (8009e00 <USB_SetTurnaroundTime+0x134>)
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d906      	bls.n	8009d7a <USB_SetTurnaroundTime+0xae>
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	4a25      	ldr	r2, [pc, #148]	@ (8009e04 <USB_SetTurnaroundTime+0x138>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d202      	bcs.n	8009d7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009d74:	2309      	movs	r3, #9
 8009d76:	617b      	str	r3, [r7, #20]
 8009d78:	e020      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	4a21      	ldr	r2, [pc, #132]	@ (8009e04 <USB_SetTurnaroundTime+0x138>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d306      	bcc.n	8009d90 <USB_SetTurnaroundTime+0xc4>
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	4a20      	ldr	r2, [pc, #128]	@ (8009e08 <USB_SetTurnaroundTime+0x13c>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d802      	bhi.n	8009d90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009d8a:	2308      	movs	r3, #8
 8009d8c:	617b      	str	r3, [r7, #20]
 8009d8e:	e015      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	4a1d      	ldr	r2, [pc, #116]	@ (8009e08 <USB_SetTurnaroundTime+0x13c>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d906      	bls.n	8009da6 <USB_SetTurnaroundTime+0xda>
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8009e0c <USB_SetTurnaroundTime+0x140>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d202      	bcs.n	8009da6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009da0:	2307      	movs	r3, #7
 8009da2:	617b      	str	r3, [r7, #20]
 8009da4:	e00a      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009da6:	2306      	movs	r3, #6
 8009da8:	617b      	str	r3, [r7, #20]
 8009daa:	e007      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009dac:	79fb      	ldrb	r3, [r7, #7]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d102      	bne.n	8009db8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009db2:	2309      	movs	r3, #9
 8009db4:	617b      	str	r3, [r7, #20]
 8009db6:	e001      	b.n	8009dbc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009db8:	2309      	movs	r3, #9
 8009dba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	68db      	ldr	r3, [r3, #12]
 8009dc0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	68da      	ldr	r2, [r3, #12]
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	029b      	lsls	r3, r3, #10
 8009dd0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009dd4:	431a      	orrs	r2, r3
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009dda:	2300      	movs	r3, #0
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	371c      	adds	r7, #28
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr
 8009de8:	00d8acbf 	.word	0x00d8acbf
 8009dec:	00e4e1c0 	.word	0x00e4e1c0
 8009df0:	00f42400 	.word	0x00f42400
 8009df4:	01067380 	.word	0x01067380
 8009df8:	011a499f 	.word	0x011a499f
 8009dfc:	01312cff 	.word	0x01312cff
 8009e00:	014ca43f 	.word	0x014ca43f
 8009e04:	016e3600 	.word	0x016e3600
 8009e08:	01a6ab1f 	.word	0x01a6ab1f
 8009e0c:	01e84800 	.word	0x01e84800

08009e10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b083      	sub	sp, #12
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	f043 0201 	orr.w	r2, r3, #1
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009e24:	2300      	movs	r3, #0
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	370c      	adds	r7, #12
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e30:	4770      	bx	lr

08009e32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e32:	b480      	push	{r7}
 8009e34:	b083      	sub	sp, #12
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	689b      	ldr	r3, [r3, #8]
 8009e3e:	f023 0201 	bic.w	r2, r3, #1
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009e46:	2300      	movs	r3, #0
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	370c      	adds	r7, #12
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr

08009e54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009e60:	2300      	movs	r3, #0
 8009e62:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	68db      	ldr	r3, [r3, #12]
 8009e68:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009e70:	78fb      	ldrb	r3, [r7, #3]
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d115      	bne.n	8009ea2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009e82:	200a      	movs	r0, #10
 8009e84:	f7f9 fcd6 	bl	8003834 <HAL_Delay>
      ms += 10U;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	330a      	adds	r3, #10
 8009e8c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f001 f93f 	bl	800b112 <USB_GetMode>
 8009e94:	4603      	mov	r3, r0
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d01e      	beq.n	8009ed8 <USB_SetCurrentMode+0x84>
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	2bc7      	cmp	r3, #199	@ 0xc7
 8009e9e:	d9f0      	bls.n	8009e82 <USB_SetCurrentMode+0x2e>
 8009ea0:	e01a      	b.n	8009ed8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009ea2:	78fb      	ldrb	r3, [r7, #3]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d115      	bne.n	8009ed4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	68db      	ldr	r3, [r3, #12]
 8009eac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009eb4:	200a      	movs	r0, #10
 8009eb6:	f7f9 fcbd 	bl	8003834 <HAL_Delay>
      ms += 10U;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	330a      	adds	r3, #10
 8009ebe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f001 f926 	bl	800b112 <USB_GetMode>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d005      	beq.n	8009ed8 <USB_SetCurrentMode+0x84>
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2bc7      	cmp	r3, #199	@ 0xc7
 8009ed0:	d9f0      	bls.n	8009eb4 <USB_SetCurrentMode+0x60>
 8009ed2:	e001      	b.n	8009ed8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e005      	b.n	8009ee4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	2bc8      	cmp	r3, #200	@ 0xc8
 8009edc:	d101      	bne.n	8009ee2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e000      	b.n	8009ee4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009ee2:	2300      	movs	r3, #0
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3710      	adds	r7, #16
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}

08009eec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009eec:	b084      	sub	sp, #16
 8009eee:	b580      	push	{r7, lr}
 8009ef0:	b086      	sub	sp, #24
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
 8009ef6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009efa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009efe:	2300      	movs	r3, #0
 8009f00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009f06:	2300      	movs	r3, #0
 8009f08:	613b      	str	r3, [r7, #16]
 8009f0a:	e009      	b.n	8009f20 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	3340      	adds	r3, #64	@ 0x40
 8009f12:	009b      	lsls	r3, r3, #2
 8009f14:	4413      	add	r3, r2
 8009f16:	2200      	movs	r2, #0
 8009f18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	613b      	str	r3, [r7, #16]
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	2b0e      	cmp	r3, #14
 8009f24:	d9f2      	bls.n	8009f0c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009f26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d11c      	bne.n	8009f68 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	68fa      	ldr	r2, [r7, #12]
 8009f38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f3c:	f043 0302 	orr.w	r3, r3, #2
 8009f40:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f46:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f52:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f5e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	639a      	str	r2, [r3, #56]	@ 0x38
 8009f66:	e00b      	b.n	8009f80 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f6c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f78:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009f86:	461a      	mov	r2, r3
 8009f88:	2300      	movs	r3, #0
 8009f8a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009f8c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	d10d      	bne.n	8009fb0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009f94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d104      	bne.n	8009fa6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009f9c:	2100      	movs	r1, #0
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 f968 	bl	800a274 <USB_SetDevSpeed>
 8009fa4:	e008      	b.n	8009fb8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009fa6:	2101      	movs	r1, #1
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f000 f963 	bl	800a274 <USB_SetDevSpeed>
 8009fae:	e003      	b.n	8009fb8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009fb0:	2103      	movs	r1, #3
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 f95e 	bl	800a274 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009fb8:	2110      	movs	r1, #16
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 f8fa 	bl	800a1b4 <USB_FlushTxFifo>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d001      	beq.n	8009fca <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f924 	bl	800a218 <USB_FlushRxFifo>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d001      	beq.n	8009fda <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fec:	461a      	mov	r2, r3
 8009fee:	2300      	movs	r3, #0
 8009ff0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ffe:	2300      	movs	r3, #0
 800a000:	613b      	str	r3, [r7, #16]
 800a002:	e043      	b.n	800a08c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	015a      	lsls	r2, r3, #5
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	4413      	add	r3, r2
 800a00c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a016:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a01a:	d118      	bne.n	800a04e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800a01c:	693b      	ldr	r3, [r7, #16]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d10a      	bne.n	800a038 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	015a      	lsls	r2, r3, #5
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	4413      	add	r3, r2
 800a02a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a02e:	461a      	mov	r2, r3
 800a030:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a034:	6013      	str	r3, [r2, #0]
 800a036:	e013      	b.n	800a060 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	015a      	lsls	r2, r3, #5
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	4413      	add	r3, r2
 800a040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a044:	461a      	mov	r2, r3
 800a046:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a04a:	6013      	str	r3, [r2, #0]
 800a04c:	e008      	b.n	800a060 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	015a      	lsls	r2, r3, #5
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	4413      	add	r3, r2
 800a056:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a05a:	461a      	mov	r2, r3
 800a05c:	2300      	movs	r3, #0
 800a05e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	015a      	lsls	r2, r3, #5
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	4413      	add	r3, r2
 800a068:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a06c:	461a      	mov	r2, r3
 800a06e:	2300      	movs	r3, #0
 800a070:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	015a      	lsls	r2, r3, #5
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	4413      	add	r3, r2
 800a07a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a07e:	461a      	mov	r2, r3
 800a080:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a084:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	3301      	adds	r3, #1
 800a08a:	613b      	str	r3, [r7, #16]
 800a08c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a090:	461a      	mov	r2, r3
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	4293      	cmp	r3, r2
 800a096:	d3b5      	bcc.n	800a004 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a098:	2300      	movs	r3, #0
 800a09a:	613b      	str	r3, [r7, #16]
 800a09c:	e043      	b.n	800a126 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	015a      	lsls	r2, r3, #5
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	4413      	add	r3, r2
 800a0a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a0b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0b4:	d118      	bne.n	800a0e8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d10a      	bne.n	800a0d2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	015a      	lsls	r2, r3, #5
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	4413      	add	r3, r2
 800a0c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0c8:	461a      	mov	r2, r3
 800a0ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a0ce:	6013      	str	r3, [r2, #0]
 800a0d0:	e013      	b.n	800a0fa <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	015a      	lsls	r2, r3, #5
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	4413      	add	r3, r2
 800a0da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0de:	461a      	mov	r2, r3
 800a0e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a0e4:	6013      	str	r3, [r2, #0]
 800a0e6:	e008      	b.n	800a0fa <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	015a      	lsls	r2, r3, #5
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	4413      	add	r3, r2
 800a0f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	015a      	lsls	r2, r3, #5
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	4413      	add	r3, r2
 800a102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a106:	461a      	mov	r2, r3
 800a108:	2300      	movs	r3, #0
 800a10a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	015a      	lsls	r2, r3, #5
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	4413      	add	r3, r2
 800a114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a118:	461a      	mov	r2, r3
 800a11a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a11e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	3301      	adds	r3, #1
 800a124:	613b      	str	r3, [r7, #16]
 800a126:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a12a:	461a      	mov	r2, r3
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	4293      	cmp	r3, r2
 800a130:	d3b5      	bcc.n	800a09e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a138:	691b      	ldr	r3, [r3, #16]
 800a13a:	68fa      	ldr	r2, [r7, #12]
 800a13c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a144:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2200      	movs	r2, #0
 800a14a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a152:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a154:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d105      	bne.n	800a168 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	699b      	ldr	r3, [r3, #24]
 800a160:	f043 0210 	orr.w	r2, r3, #16
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	699a      	ldr	r2, [r3, #24]
 800a16c:	4b10      	ldr	r3, [pc, #64]	@ (800a1b0 <USB_DevInit+0x2c4>)
 800a16e:	4313      	orrs	r3, r2
 800a170:	687a      	ldr	r2, [r7, #4]
 800a172:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a174:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d005      	beq.n	800a188 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	699b      	ldr	r3, [r3, #24]
 800a180:	f043 0208 	orr.w	r2, r3, #8
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a188:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a18c:	2b01      	cmp	r3, #1
 800a18e:	d107      	bne.n	800a1a0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	699b      	ldr	r3, [r3, #24]
 800a194:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a198:	f043 0304 	orr.w	r3, r3, #4
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a1a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3718      	adds	r7, #24
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a1ac:	b004      	add	sp, #16
 800a1ae:	4770      	bx	lr
 800a1b0:	803c3800 	.word	0x803c3800

0800a1b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b085      	sub	sp, #20
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
 800a1bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	3301      	adds	r3, #1
 800a1c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1ce:	d901      	bls.n	800a1d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a1d0:	2303      	movs	r3, #3
 800a1d2:	e01b      	b.n	800a20c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	691b      	ldr	r3, [r3, #16]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	daf2      	bge.n	800a1c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	019b      	lsls	r3, r3, #6
 800a1e4:	f043 0220 	orr.w	r2, r3, #32
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1f8:	d901      	bls.n	800a1fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a1fa:	2303      	movs	r3, #3
 800a1fc:	e006      	b.n	800a20c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	691b      	ldr	r3, [r3, #16]
 800a202:	f003 0320 	and.w	r3, r3, #32
 800a206:	2b20      	cmp	r3, #32
 800a208:	d0f0      	beq.n	800a1ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a20a:	2300      	movs	r3, #0
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3714      	adds	r7, #20
 800a210:	46bd      	mov	sp, r7
 800a212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a216:	4770      	bx	lr

0800a218 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a218:	b480      	push	{r7}
 800a21a:	b085      	sub	sp, #20
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a220:	2300      	movs	r3, #0
 800a222:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	3301      	adds	r3, #1
 800a228:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a230:	d901      	bls.n	800a236 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a232:	2303      	movs	r3, #3
 800a234:	e018      	b.n	800a268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	691b      	ldr	r3, [r3, #16]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	daf2      	bge.n	800a224 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a23e:	2300      	movs	r3, #0
 800a240:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2210      	movs	r2, #16
 800a246:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	3301      	adds	r3, #1
 800a24c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a254:	d901      	bls.n	800a25a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a256:	2303      	movs	r3, #3
 800a258:	e006      	b.n	800a268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	691b      	ldr	r3, [r3, #16]
 800a25e:	f003 0310 	and.w	r3, r3, #16
 800a262:	2b10      	cmp	r3, #16
 800a264:	d0f0      	beq.n	800a248 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a266:	2300      	movs	r3, #0
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3714      	adds	r7, #20
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr

0800a274 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a274:	b480      	push	{r7}
 800a276:	b085      	sub	sp, #20
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
 800a27c:	460b      	mov	r3, r1
 800a27e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a28a:	681a      	ldr	r2, [r3, #0]
 800a28c:	78fb      	ldrb	r3, [r7, #3]
 800a28e:	68f9      	ldr	r1, [r7, #12]
 800a290:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a294:	4313      	orrs	r3, r2
 800a296:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a298:	2300      	movs	r3, #0
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3714      	adds	r7, #20
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr

0800a2a6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a2a6:	b480      	push	{r7}
 800a2a8:	b087      	sub	sp, #28
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2b8:	689b      	ldr	r3, [r3, #8]
 800a2ba:	f003 0306 	and.w	r3, r3, #6
 800a2be:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d102      	bne.n	800a2cc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	75fb      	strb	r3, [r7, #23]
 800a2ca:	e00a      	b.n	800a2e2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2b02      	cmp	r3, #2
 800a2d0:	d002      	beq.n	800a2d8 <USB_GetDevSpeed+0x32>
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	2b06      	cmp	r3, #6
 800a2d6:	d102      	bne.n	800a2de <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a2d8:	2302      	movs	r3, #2
 800a2da:	75fb      	strb	r3, [r7, #23]
 800a2dc:	e001      	b.n	800a2e2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a2de:	230f      	movs	r3, #15
 800a2e0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a2e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	371c      	adds	r7, #28
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr

0800a2f0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b085      	sub	sp, #20
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	785b      	ldrb	r3, [r3, #1]
 800a308:	2b01      	cmp	r3, #1
 800a30a:	d13a      	bne.n	800a382 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a312:	69da      	ldr	r2, [r3, #28]
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	781b      	ldrb	r3, [r3, #0]
 800a318:	f003 030f 	and.w	r3, r3, #15
 800a31c:	2101      	movs	r1, #1
 800a31e:	fa01 f303 	lsl.w	r3, r1, r3
 800a322:	b29b      	uxth	r3, r3
 800a324:	68f9      	ldr	r1, [r7, #12]
 800a326:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a32a:	4313      	orrs	r3, r2
 800a32c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	015a      	lsls	r2, r3, #5
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	4413      	add	r3, r2
 800a336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a340:	2b00      	cmp	r3, #0
 800a342:	d155      	bne.n	800a3f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	015a      	lsls	r2, r3, #5
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	4413      	add	r3, r2
 800a34c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a350:	681a      	ldr	r2, [r3, #0]
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	689b      	ldr	r3, [r3, #8]
 800a356:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	791b      	ldrb	r3, [r3, #4]
 800a35e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a360:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	059b      	lsls	r3, r3, #22
 800a366:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a368:	4313      	orrs	r3, r2
 800a36a:	68ba      	ldr	r2, [r7, #8]
 800a36c:	0151      	lsls	r1, r2, #5
 800a36e:	68fa      	ldr	r2, [r7, #12]
 800a370:	440a      	add	r2, r1
 800a372:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a37a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a37e:	6013      	str	r3, [r2, #0]
 800a380:	e036      	b.n	800a3f0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a388:	69da      	ldr	r2, [r3, #28]
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	781b      	ldrb	r3, [r3, #0]
 800a38e:	f003 030f 	and.w	r3, r3, #15
 800a392:	2101      	movs	r1, #1
 800a394:	fa01 f303 	lsl.w	r3, r1, r3
 800a398:	041b      	lsls	r3, r3, #16
 800a39a:	68f9      	ldr	r1, [r7, #12]
 800a39c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	015a      	lsls	r2, r3, #5
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	4413      	add	r3, r2
 800a3ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d11a      	bne.n	800a3f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	015a      	lsls	r2, r3, #5
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	4413      	add	r3, r2
 800a3c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	689b      	ldr	r3, [r3, #8]
 800a3cc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	791b      	ldrb	r3, [r3, #4]
 800a3d4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a3d6:	430b      	orrs	r3, r1
 800a3d8:	4313      	orrs	r3, r2
 800a3da:	68ba      	ldr	r2, [r7, #8]
 800a3dc:	0151      	lsls	r1, r2, #5
 800a3de:	68fa      	ldr	r2, [r7, #12]
 800a3e0:	440a      	add	r2, r1
 800a3e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a3e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a3ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a3ee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a3f0:	2300      	movs	r3, #0
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	3714      	adds	r7, #20
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr
	...

0800a400 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a400:	b480      	push	{r7}
 800a402:	b085      	sub	sp, #20
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	781b      	ldrb	r3, [r3, #0]
 800a412:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	785b      	ldrb	r3, [r3, #1]
 800a418:	2b01      	cmp	r3, #1
 800a41a:	d161      	bne.n	800a4e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	015a      	lsls	r2, r3, #5
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	4413      	add	r3, r2
 800a424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a42e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a432:	d11f      	bne.n	800a474 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	015a      	lsls	r2, r3, #5
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	4413      	add	r3, r2
 800a43c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	68ba      	ldr	r2, [r7, #8]
 800a444:	0151      	lsls	r1, r2, #5
 800a446:	68fa      	ldr	r2, [r7, #12]
 800a448:	440a      	add	r2, r1
 800a44a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a44e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a452:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	015a      	lsls	r2, r3, #5
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	4413      	add	r3, r2
 800a45c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	68ba      	ldr	r2, [r7, #8]
 800a464:	0151      	lsls	r1, r2, #5
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	440a      	add	r2, r1
 800a46a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a46e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a472:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a47a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	f003 030f 	and.w	r3, r3, #15
 800a484:	2101      	movs	r1, #1
 800a486:	fa01 f303 	lsl.w	r3, r1, r3
 800a48a:	b29b      	uxth	r3, r3
 800a48c:	43db      	mvns	r3, r3
 800a48e:	68f9      	ldr	r1, [r7, #12]
 800a490:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a494:	4013      	ands	r3, r2
 800a496:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a49e:	69da      	ldr	r2, [r3, #28]
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	f003 030f 	and.w	r3, r3, #15
 800a4a8:	2101      	movs	r1, #1
 800a4aa:	fa01 f303 	lsl.w	r3, r1, r3
 800a4ae:	b29b      	uxth	r3, r3
 800a4b0:	43db      	mvns	r3, r3
 800a4b2:	68f9      	ldr	r1, [r7, #12]
 800a4b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a4b8:	4013      	ands	r3, r2
 800a4ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	015a      	lsls	r2, r3, #5
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4c8:	681a      	ldr	r2, [r3, #0]
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	0159      	lsls	r1, r3, #5
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	440b      	add	r3, r1
 800a4d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4d6:	4619      	mov	r1, r3
 800a4d8:	4b35      	ldr	r3, [pc, #212]	@ (800a5b0 <USB_DeactivateEndpoint+0x1b0>)
 800a4da:	4013      	ands	r3, r2
 800a4dc:	600b      	str	r3, [r1, #0]
 800a4de:	e060      	b.n	800a5a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a4e0:	68bb      	ldr	r3, [r7, #8]
 800a4e2:	015a      	lsls	r2, r3, #5
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	4413      	add	r3, r2
 800a4e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4f6:	d11f      	bne.n	800a538 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	015a      	lsls	r2, r3, #5
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	4413      	add	r3, r2
 800a500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	68ba      	ldr	r2, [r7, #8]
 800a508:	0151      	lsls	r1, r2, #5
 800a50a:	68fa      	ldr	r2, [r7, #12]
 800a50c:	440a      	add	r2, r1
 800a50e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a512:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a516:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	015a      	lsls	r2, r3, #5
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	4413      	add	r3, r2
 800a520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	68ba      	ldr	r2, [r7, #8]
 800a528:	0151      	lsls	r1, r2, #5
 800a52a:	68fa      	ldr	r2, [r7, #12]
 800a52c:	440a      	add	r2, r1
 800a52e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a532:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a536:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a53e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	781b      	ldrb	r3, [r3, #0]
 800a544:	f003 030f 	and.w	r3, r3, #15
 800a548:	2101      	movs	r1, #1
 800a54a:	fa01 f303 	lsl.w	r3, r1, r3
 800a54e:	041b      	lsls	r3, r3, #16
 800a550:	43db      	mvns	r3, r3
 800a552:	68f9      	ldr	r1, [r7, #12]
 800a554:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a558:	4013      	ands	r3, r2
 800a55a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a562:	69da      	ldr	r2, [r3, #28]
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	781b      	ldrb	r3, [r3, #0]
 800a568:	f003 030f 	and.w	r3, r3, #15
 800a56c:	2101      	movs	r1, #1
 800a56e:	fa01 f303 	lsl.w	r3, r1, r3
 800a572:	041b      	lsls	r3, r3, #16
 800a574:	43db      	mvns	r3, r3
 800a576:	68f9      	ldr	r1, [r7, #12]
 800a578:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a57c:	4013      	ands	r3, r2
 800a57e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	015a      	lsls	r2, r3, #5
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	4413      	add	r3, r2
 800a588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a58c:	681a      	ldr	r2, [r3, #0]
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	0159      	lsls	r1, r3, #5
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	440b      	add	r3, r1
 800a596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a59a:	4619      	mov	r1, r3
 800a59c:	4b05      	ldr	r3, [pc, #20]	@ (800a5b4 <USB_DeactivateEndpoint+0x1b4>)
 800a59e:	4013      	ands	r3, r2
 800a5a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3714      	adds	r7, #20
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ae:	4770      	bx	lr
 800a5b0:	ec337800 	.word	0xec337800
 800a5b4:	eff37800 	.word	0xeff37800

0800a5b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b08a      	sub	sp, #40	@ 0x28
 800a5bc:	af02      	add	r7, sp, #8
 800a5be:	60f8      	str	r0, [r7, #12]
 800a5c0:	60b9      	str	r1, [r7, #8]
 800a5c2:	4613      	mov	r3, r2
 800a5c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	785b      	ldrb	r3, [r3, #1]
 800a5d4:	2b01      	cmp	r3, #1
 800a5d6:	f040 817f 	bne.w	800a8d8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	691b      	ldr	r3, [r3, #16]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d132      	bne.n	800a648 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	015a      	lsls	r2, r3, #5
 800a5e6:	69fb      	ldr	r3, [r7, #28]
 800a5e8:	4413      	add	r3, r2
 800a5ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5ee:	691b      	ldr	r3, [r3, #16]
 800a5f0:	69ba      	ldr	r2, [r7, #24]
 800a5f2:	0151      	lsls	r1, r2, #5
 800a5f4:	69fa      	ldr	r2, [r7, #28]
 800a5f6:	440a      	add	r2, r1
 800a5f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5fc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a600:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a604:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a606:	69bb      	ldr	r3, [r7, #24]
 800a608:	015a      	lsls	r2, r3, #5
 800a60a:	69fb      	ldr	r3, [r7, #28]
 800a60c:	4413      	add	r3, r2
 800a60e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a612:	691b      	ldr	r3, [r3, #16]
 800a614:	69ba      	ldr	r2, [r7, #24]
 800a616:	0151      	lsls	r1, r2, #5
 800a618:	69fa      	ldr	r2, [r7, #28]
 800a61a:	440a      	add	r2, r1
 800a61c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a620:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a624:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a626:	69bb      	ldr	r3, [r7, #24]
 800a628:	015a      	lsls	r2, r3, #5
 800a62a:	69fb      	ldr	r3, [r7, #28]
 800a62c:	4413      	add	r3, r2
 800a62e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a632:	691b      	ldr	r3, [r3, #16]
 800a634:	69ba      	ldr	r2, [r7, #24]
 800a636:	0151      	lsls	r1, r2, #5
 800a638:	69fa      	ldr	r2, [r7, #28]
 800a63a:	440a      	add	r2, r1
 800a63c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a640:	0cdb      	lsrs	r3, r3, #19
 800a642:	04db      	lsls	r3, r3, #19
 800a644:	6113      	str	r3, [r2, #16]
 800a646:	e097      	b.n	800a778 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a648:	69bb      	ldr	r3, [r7, #24]
 800a64a:	015a      	lsls	r2, r3, #5
 800a64c:	69fb      	ldr	r3, [r7, #28]
 800a64e:	4413      	add	r3, r2
 800a650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a654:	691b      	ldr	r3, [r3, #16]
 800a656:	69ba      	ldr	r2, [r7, #24]
 800a658:	0151      	lsls	r1, r2, #5
 800a65a:	69fa      	ldr	r2, [r7, #28]
 800a65c:	440a      	add	r2, r1
 800a65e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a662:	0cdb      	lsrs	r3, r3, #19
 800a664:	04db      	lsls	r3, r3, #19
 800a666:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a668:	69bb      	ldr	r3, [r7, #24]
 800a66a:	015a      	lsls	r2, r3, #5
 800a66c:	69fb      	ldr	r3, [r7, #28]
 800a66e:	4413      	add	r3, r2
 800a670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	69ba      	ldr	r2, [r7, #24]
 800a678:	0151      	lsls	r1, r2, #5
 800a67a:	69fa      	ldr	r2, [r7, #28]
 800a67c:	440a      	add	r2, r1
 800a67e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a682:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a686:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a68a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a68c:	69bb      	ldr	r3, [r7, #24]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d11a      	bne.n	800a6c8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	691a      	ldr	r2, [r3, #16]
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	689b      	ldr	r3, [r3, #8]
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d903      	bls.n	800a6a6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	689a      	ldr	r2, [r3, #8]
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a6a6:	69bb      	ldr	r3, [r7, #24]
 800a6a8:	015a      	lsls	r2, r3, #5
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	4413      	add	r3, r2
 800a6ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6b2:	691b      	ldr	r3, [r3, #16]
 800a6b4:	69ba      	ldr	r2, [r7, #24]
 800a6b6:	0151      	lsls	r1, r2, #5
 800a6b8:	69fa      	ldr	r2, [r7, #28]
 800a6ba:	440a      	add	r2, r1
 800a6bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a6c4:	6113      	str	r3, [r2, #16]
 800a6c6:	e044      	b.n	800a752 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	691a      	ldr	r2, [r3, #16]
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	4413      	add	r3, r2
 800a6d2:	1e5a      	subs	r2, r3, #1
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	689b      	ldr	r3, [r3, #8]
 800a6d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6dc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800a6de:	69bb      	ldr	r3, [r7, #24]
 800a6e0:	015a      	lsls	r2, r3, #5
 800a6e2:	69fb      	ldr	r3, [r7, #28]
 800a6e4:	4413      	add	r3, r2
 800a6e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6ea:	691a      	ldr	r2, [r3, #16]
 800a6ec:	8afb      	ldrh	r3, [r7, #22]
 800a6ee:	04d9      	lsls	r1, r3, #19
 800a6f0:	4ba4      	ldr	r3, [pc, #656]	@ (800a984 <USB_EPStartXfer+0x3cc>)
 800a6f2:	400b      	ands	r3, r1
 800a6f4:	69b9      	ldr	r1, [r7, #24]
 800a6f6:	0148      	lsls	r0, r1, #5
 800a6f8:	69f9      	ldr	r1, [r7, #28]
 800a6fa:	4401      	add	r1, r0
 800a6fc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a700:	4313      	orrs	r3, r2
 800a702:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	791b      	ldrb	r3, [r3, #4]
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d122      	bne.n	800a752 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a70c:	69bb      	ldr	r3, [r7, #24]
 800a70e:	015a      	lsls	r2, r3, #5
 800a710:	69fb      	ldr	r3, [r7, #28]
 800a712:	4413      	add	r3, r2
 800a714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a718:	691b      	ldr	r3, [r3, #16]
 800a71a:	69ba      	ldr	r2, [r7, #24]
 800a71c:	0151      	lsls	r1, r2, #5
 800a71e:	69fa      	ldr	r2, [r7, #28]
 800a720:	440a      	add	r2, r1
 800a722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a726:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a72a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800a72c:	69bb      	ldr	r3, [r7, #24]
 800a72e:	015a      	lsls	r2, r3, #5
 800a730:	69fb      	ldr	r3, [r7, #28]
 800a732:	4413      	add	r3, r2
 800a734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a738:	691a      	ldr	r2, [r3, #16]
 800a73a:	8afb      	ldrh	r3, [r7, #22]
 800a73c:	075b      	lsls	r3, r3, #29
 800a73e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800a742:	69b9      	ldr	r1, [r7, #24]
 800a744:	0148      	lsls	r0, r1, #5
 800a746:	69f9      	ldr	r1, [r7, #28]
 800a748:	4401      	add	r1, r0
 800a74a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a74e:	4313      	orrs	r3, r2
 800a750:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a752:	69bb      	ldr	r3, [r7, #24]
 800a754:	015a      	lsls	r2, r3, #5
 800a756:	69fb      	ldr	r3, [r7, #28]
 800a758:	4413      	add	r3, r2
 800a75a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a75e:	691a      	ldr	r2, [r3, #16]
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	691b      	ldr	r3, [r3, #16]
 800a764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a768:	69b9      	ldr	r1, [r7, #24]
 800a76a:	0148      	lsls	r0, r1, #5
 800a76c:	69f9      	ldr	r1, [r7, #28]
 800a76e:	4401      	add	r1, r0
 800a770:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a774:	4313      	orrs	r3, r2
 800a776:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a778:	79fb      	ldrb	r3, [r7, #7]
 800a77a:	2b01      	cmp	r3, #1
 800a77c:	d14b      	bne.n	800a816 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	69db      	ldr	r3, [r3, #28]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d009      	beq.n	800a79a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a786:	69bb      	ldr	r3, [r7, #24]
 800a788:	015a      	lsls	r2, r3, #5
 800a78a:	69fb      	ldr	r3, [r7, #28]
 800a78c:	4413      	add	r3, r2
 800a78e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a792:	461a      	mov	r2, r3
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	69db      	ldr	r3, [r3, #28]
 800a798:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	791b      	ldrb	r3, [r3, #4]
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d128      	bne.n	800a7f4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a7a2:	69fb      	ldr	r3, [r7, #28]
 800a7a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d110      	bne.n	800a7d4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a7b2:	69bb      	ldr	r3, [r7, #24]
 800a7b4:	015a      	lsls	r2, r3, #5
 800a7b6:	69fb      	ldr	r3, [r7, #28]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	69ba      	ldr	r2, [r7, #24]
 800a7c2:	0151      	lsls	r1, r2, #5
 800a7c4:	69fa      	ldr	r2, [r7, #28]
 800a7c6:	440a      	add	r2, r1
 800a7c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a7d0:	6013      	str	r3, [r2, #0]
 800a7d2:	e00f      	b.n	800a7f4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a7d4:	69bb      	ldr	r3, [r7, #24]
 800a7d6:	015a      	lsls	r2, r3, #5
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	4413      	add	r3, r2
 800a7dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	69ba      	ldr	r2, [r7, #24]
 800a7e4:	0151      	lsls	r1, r2, #5
 800a7e6:	69fa      	ldr	r2, [r7, #28]
 800a7e8:	440a      	add	r2, r1
 800a7ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7f2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a7f4:	69bb      	ldr	r3, [r7, #24]
 800a7f6:	015a      	lsls	r2, r3, #5
 800a7f8:	69fb      	ldr	r3, [r7, #28]
 800a7fa:	4413      	add	r3, r2
 800a7fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	69ba      	ldr	r2, [r7, #24]
 800a804:	0151      	lsls	r1, r2, #5
 800a806:	69fa      	ldr	r2, [r7, #28]
 800a808:	440a      	add	r2, r1
 800a80a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a80e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a812:	6013      	str	r3, [r2, #0]
 800a814:	e166      	b.n	800aae4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a816:	69bb      	ldr	r3, [r7, #24]
 800a818:	015a      	lsls	r2, r3, #5
 800a81a:	69fb      	ldr	r3, [r7, #28]
 800a81c:	4413      	add	r3, r2
 800a81e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	69ba      	ldr	r2, [r7, #24]
 800a826:	0151      	lsls	r1, r2, #5
 800a828:	69fa      	ldr	r2, [r7, #28]
 800a82a:	440a      	add	r2, r1
 800a82c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a830:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a834:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	791b      	ldrb	r3, [r3, #4]
 800a83a:	2b01      	cmp	r3, #1
 800a83c:	d015      	beq.n	800a86a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a83e:	68bb      	ldr	r3, [r7, #8]
 800a840:	691b      	ldr	r3, [r3, #16]
 800a842:	2b00      	cmp	r3, #0
 800a844:	f000 814e 	beq.w	800aae4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a848:	69fb      	ldr	r3, [r7, #28]
 800a84a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a84e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	f003 030f 	and.w	r3, r3, #15
 800a858:	2101      	movs	r1, #1
 800a85a:	fa01 f303 	lsl.w	r3, r1, r3
 800a85e:	69f9      	ldr	r1, [r7, #28]
 800a860:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a864:	4313      	orrs	r3, r2
 800a866:	634b      	str	r3, [r1, #52]	@ 0x34
 800a868:	e13c      	b.n	800aae4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a86a:	69fb      	ldr	r3, [r7, #28]
 800a86c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a870:	689b      	ldr	r3, [r3, #8]
 800a872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a876:	2b00      	cmp	r3, #0
 800a878:	d110      	bne.n	800a89c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a87a:	69bb      	ldr	r3, [r7, #24]
 800a87c:	015a      	lsls	r2, r3, #5
 800a87e:	69fb      	ldr	r3, [r7, #28]
 800a880:	4413      	add	r3, r2
 800a882:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	69ba      	ldr	r2, [r7, #24]
 800a88a:	0151      	lsls	r1, r2, #5
 800a88c:	69fa      	ldr	r2, [r7, #28]
 800a88e:	440a      	add	r2, r1
 800a890:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a894:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a898:	6013      	str	r3, [r2, #0]
 800a89a:	e00f      	b.n	800a8bc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a89c:	69bb      	ldr	r3, [r7, #24]
 800a89e:	015a      	lsls	r2, r3, #5
 800a8a0:	69fb      	ldr	r3, [r7, #28]
 800a8a2:	4413      	add	r3, r2
 800a8a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	69ba      	ldr	r2, [r7, #24]
 800a8ac:	0151      	lsls	r1, r2, #5
 800a8ae:	69fa      	ldr	r2, [r7, #28]
 800a8b0:	440a      	add	r2, r1
 800a8b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a8b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8ba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	68d9      	ldr	r1, [r3, #12]
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	781a      	ldrb	r2, [r3, #0]
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	691b      	ldr	r3, [r3, #16]
 800a8c8:	b298      	uxth	r0, r3
 800a8ca:	79fb      	ldrb	r3, [r7, #7]
 800a8cc:	9300      	str	r3, [sp, #0]
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	f000 f9b9 	bl	800ac48 <USB_WritePacket>
 800a8d6:	e105      	b.n	800aae4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a8d8:	69bb      	ldr	r3, [r7, #24]
 800a8da:	015a      	lsls	r2, r3, #5
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	4413      	add	r3, r2
 800a8e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8e4:	691b      	ldr	r3, [r3, #16]
 800a8e6:	69ba      	ldr	r2, [r7, #24]
 800a8e8:	0151      	lsls	r1, r2, #5
 800a8ea:	69fa      	ldr	r2, [r7, #28]
 800a8ec:	440a      	add	r2, r1
 800a8ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8f2:	0cdb      	lsrs	r3, r3, #19
 800a8f4:	04db      	lsls	r3, r3, #19
 800a8f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	015a      	lsls	r2, r3, #5
 800a8fc:	69fb      	ldr	r3, [r7, #28]
 800a8fe:	4413      	add	r3, r2
 800a900:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a904:	691b      	ldr	r3, [r3, #16]
 800a906:	69ba      	ldr	r2, [r7, #24]
 800a908:	0151      	lsls	r1, r2, #5
 800a90a:	69fa      	ldr	r2, [r7, #28]
 800a90c:	440a      	add	r2, r1
 800a90e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a912:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a916:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a91a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a91c:	69bb      	ldr	r3, [r7, #24]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d132      	bne.n	800a988 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	691b      	ldr	r3, [r3, #16]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d003      	beq.n	800a932 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	689a      	ldr	r2, [r3, #8]
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	689a      	ldr	r2, [r3, #8]
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a93a:	69bb      	ldr	r3, [r7, #24]
 800a93c:	015a      	lsls	r2, r3, #5
 800a93e:	69fb      	ldr	r3, [r7, #28]
 800a940:	4413      	add	r3, r2
 800a942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a946:	691a      	ldr	r2, [r3, #16]
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	6a1b      	ldr	r3, [r3, #32]
 800a94c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a950:	69b9      	ldr	r1, [r7, #24]
 800a952:	0148      	lsls	r0, r1, #5
 800a954:	69f9      	ldr	r1, [r7, #28]
 800a956:	4401      	add	r1, r0
 800a958:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a95c:	4313      	orrs	r3, r2
 800a95e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a960:	69bb      	ldr	r3, [r7, #24]
 800a962:	015a      	lsls	r2, r3, #5
 800a964:	69fb      	ldr	r3, [r7, #28]
 800a966:	4413      	add	r3, r2
 800a968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a96c:	691b      	ldr	r3, [r3, #16]
 800a96e:	69ba      	ldr	r2, [r7, #24]
 800a970:	0151      	lsls	r1, r2, #5
 800a972:	69fa      	ldr	r2, [r7, #28]
 800a974:	440a      	add	r2, r1
 800a976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a97a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a97e:	6113      	str	r3, [r2, #16]
 800a980:	e062      	b.n	800aa48 <USB_EPStartXfer+0x490>
 800a982:	bf00      	nop
 800a984:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	691b      	ldr	r3, [r3, #16]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d123      	bne.n	800a9d8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a990:	69bb      	ldr	r3, [r7, #24]
 800a992:	015a      	lsls	r2, r3, #5
 800a994:	69fb      	ldr	r3, [r7, #28]
 800a996:	4413      	add	r3, r2
 800a998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a99c:	691a      	ldr	r2, [r3, #16]
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	689b      	ldr	r3, [r3, #8]
 800a9a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9a6:	69b9      	ldr	r1, [r7, #24]
 800a9a8:	0148      	lsls	r0, r1, #5
 800a9aa:	69f9      	ldr	r1, [r7, #28]
 800a9ac:	4401      	add	r1, r0
 800a9ae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a9b2:	4313      	orrs	r3, r2
 800a9b4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a9b6:	69bb      	ldr	r3, [r7, #24]
 800a9b8:	015a      	lsls	r2, r3, #5
 800a9ba:	69fb      	ldr	r3, [r7, #28]
 800a9bc:	4413      	add	r3, r2
 800a9be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9c2:	691b      	ldr	r3, [r3, #16]
 800a9c4:	69ba      	ldr	r2, [r7, #24]
 800a9c6:	0151      	lsls	r1, r2, #5
 800a9c8:	69fa      	ldr	r2, [r7, #28]
 800a9ca:	440a      	add	r2, r1
 800a9cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a9d4:	6113      	str	r3, [r2, #16]
 800a9d6:	e037      	b.n	800aa48 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	691a      	ldr	r2, [r3, #16]
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	4413      	add	r3, r2
 800a9e2:	1e5a      	subs	r2, r3, #1
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9ec:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	689b      	ldr	r3, [r3, #8]
 800a9f2:	8afa      	ldrh	r2, [r7, #22]
 800a9f4:	fb03 f202 	mul.w	r2, r3, r2
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a9fc:	69bb      	ldr	r3, [r7, #24]
 800a9fe:	015a      	lsls	r2, r3, #5
 800aa00:	69fb      	ldr	r3, [r7, #28]
 800aa02:	4413      	add	r3, r2
 800aa04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa08:	691a      	ldr	r2, [r3, #16]
 800aa0a:	8afb      	ldrh	r3, [r7, #22]
 800aa0c:	04d9      	lsls	r1, r3, #19
 800aa0e:	4b38      	ldr	r3, [pc, #224]	@ (800aaf0 <USB_EPStartXfer+0x538>)
 800aa10:	400b      	ands	r3, r1
 800aa12:	69b9      	ldr	r1, [r7, #24]
 800aa14:	0148      	lsls	r0, r1, #5
 800aa16:	69f9      	ldr	r1, [r7, #28]
 800aa18:	4401      	add	r1, r0
 800aa1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	015a      	lsls	r2, r3, #5
 800aa26:	69fb      	ldr	r3, [r7, #28]
 800aa28:	4413      	add	r3, r2
 800aa2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa2e:	691a      	ldr	r2, [r3, #16]
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	6a1b      	ldr	r3, [r3, #32]
 800aa34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa38:	69b9      	ldr	r1, [r7, #24]
 800aa3a:	0148      	lsls	r0, r1, #5
 800aa3c:	69f9      	ldr	r1, [r7, #28]
 800aa3e:	4401      	add	r1, r0
 800aa40:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aa44:	4313      	orrs	r3, r2
 800aa46:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800aa48:	79fb      	ldrb	r3, [r7, #7]
 800aa4a:	2b01      	cmp	r3, #1
 800aa4c:	d10d      	bne.n	800aa6a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	68db      	ldr	r3, [r3, #12]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d009      	beq.n	800aa6a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	68d9      	ldr	r1, [r3, #12]
 800aa5a:	69bb      	ldr	r3, [r7, #24]
 800aa5c:	015a      	lsls	r2, r3, #5
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	4413      	add	r3, r2
 800aa62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa66:	460a      	mov	r2, r1
 800aa68:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	791b      	ldrb	r3, [r3, #4]
 800aa6e:	2b01      	cmp	r3, #1
 800aa70:	d128      	bne.n	800aac4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa72:	69fb      	ldr	r3, [r7, #28]
 800aa74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa78:	689b      	ldr	r3, [r3, #8]
 800aa7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d110      	bne.n	800aaa4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800aa82:	69bb      	ldr	r3, [r7, #24]
 800aa84:	015a      	lsls	r2, r3, #5
 800aa86:	69fb      	ldr	r3, [r7, #28]
 800aa88:	4413      	add	r3, r2
 800aa8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	69ba      	ldr	r2, [r7, #24]
 800aa92:	0151      	lsls	r1, r2, #5
 800aa94:	69fa      	ldr	r2, [r7, #28]
 800aa96:	440a      	add	r2, r1
 800aa98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa9c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aaa0:	6013      	str	r3, [r2, #0]
 800aaa2:	e00f      	b.n	800aac4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800aaa4:	69bb      	ldr	r3, [r7, #24]
 800aaa6:	015a      	lsls	r2, r3, #5
 800aaa8:	69fb      	ldr	r3, [r7, #28]
 800aaaa:	4413      	add	r3, r2
 800aaac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	69ba      	ldr	r2, [r7, #24]
 800aab4:	0151      	lsls	r1, r2, #5
 800aab6:	69fa      	ldr	r2, [r7, #28]
 800aab8:	440a      	add	r2, r1
 800aaba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aabe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aac2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800aac4:	69bb      	ldr	r3, [r7, #24]
 800aac6:	015a      	lsls	r2, r3, #5
 800aac8:	69fb      	ldr	r3, [r7, #28]
 800aaca:	4413      	add	r3, r2
 800aacc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	69ba      	ldr	r2, [r7, #24]
 800aad4:	0151      	lsls	r1, r2, #5
 800aad6:	69fa      	ldr	r2, [r7, #28]
 800aad8:	440a      	add	r2, r1
 800aada:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aade:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aae2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aae4:	2300      	movs	r3, #0
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3720      	adds	r7, #32
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}
 800aaee:	bf00      	nop
 800aaf0:	1ff80000 	.word	0x1ff80000

0800aaf4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b087      	sub	sp, #28
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
 800aafc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800aafe:	2300      	movs	r3, #0
 800ab00:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ab02:	2300      	movs	r3, #0
 800ab04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	785b      	ldrb	r3, [r3, #1]
 800ab0e:	2b01      	cmp	r3, #1
 800ab10:	d14a      	bne.n	800aba8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	015a      	lsls	r2, r3, #5
 800ab18:	693b      	ldr	r3, [r7, #16]
 800ab1a:	4413      	add	r3, r2
 800ab1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab2a:	f040 8086 	bne.w	800ac3a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	781b      	ldrb	r3, [r3, #0]
 800ab32:	015a      	lsls	r2, r3, #5
 800ab34:	693b      	ldr	r3, [r7, #16]
 800ab36:	4413      	add	r3, r2
 800ab38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	683a      	ldr	r2, [r7, #0]
 800ab40:	7812      	ldrb	r2, [r2, #0]
 800ab42:	0151      	lsls	r1, r2, #5
 800ab44:	693a      	ldr	r2, [r7, #16]
 800ab46:	440a      	add	r2, r1
 800ab48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ab50:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	781b      	ldrb	r3, [r3, #0]
 800ab56:	015a      	lsls	r2, r3, #5
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	4413      	add	r3, r2
 800ab5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	683a      	ldr	r2, [r7, #0]
 800ab64:	7812      	ldrb	r2, [r2, #0]
 800ab66:	0151      	lsls	r1, r2, #5
 800ab68:	693a      	ldr	r2, [r7, #16]
 800ab6a:	440a      	add	r2, r1
 800ab6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ab74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	3301      	adds	r3, #1
 800ab7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d902      	bls.n	800ab8c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ab86:	2301      	movs	r3, #1
 800ab88:	75fb      	strb	r3, [r7, #23]
          break;
 800ab8a:	e056      	b.n	800ac3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	781b      	ldrb	r3, [r3, #0]
 800ab90:	015a      	lsls	r2, r3, #5
 800ab92:	693b      	ldr	r3, [r7, #16]
 800ab94:	4413      	add	r3, r2
 800ab96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aba0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aba4:	d0e7      	beq.n	800ab76 <USB_EPStopXfer+0x82>
 800aba6:	e048      	b.n	800ac3a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	781b      	ldrb	r3, [r3, #0]
 800abac:	015a      	lsls	r2, r3, #5
 800abae:	693b      	ldr	r3, [r7, #16]
 800abb0:	4413      	add	r3, r2
 800abb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800abbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800abc0:	d13b      	bne.n	800ac3a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	781b      	ldrb	r3, [r3, #0]
 800abc6:	015a      	lsls	r2, r3, #5
 800abc8:	693b      	ldr	r3, [r7, #16]
 800abca:	4413      	add	r3, r2
 800abcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	683a      	ldr	r2, [r7, #0]
 800abd4:	7812      	ldrb	r2, [r2, #0]
 800abd6:	0151      	lsls	r1, r2, #5
 800abd8:	693a      	ldr	r2, [r7, #16]
 800abda:	440a      	add	r2, r1
 800abdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abe0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800abe4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	015a      	lsls	r2, r3, #5
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	4413      	add	r3, r2
 800abf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	683a      	ldr	r2, [r7, #0]
 800abf8:	7812      	ldrb	r2, [r2, #0]
 800abfa:	0151      	lsls	r1, r2, #5
 800abfc:	693a      	ldr	r2, [r7, #16]
 800abfe:	440a      	add	r2, r1
 800ac00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ac08:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d902      	bls.n	800ac20 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	75fb      	strb	r3, [r7, #23]
          break;
 800ac1e:	e00c      	b.n	800ac3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	781b      	ldrb	r3, [r3, #0]
 800ac24:	015a      	lsls	r2, r3, #5
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	4413      	add	r3, r2
 800ac2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ac34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac38:	d0e7      	beq.n	800ac0a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ac3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	371c      	adds	r7, #28
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr

0800ac48 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b089      	sub	sp, #36	@ 0x24
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	60f8      	str	r0, [r7, #12]
 800ac50:	60b9      	str	r1, [r7, #8]
 800ac52:	4611      	mov	r1, r2
 800ac54:	461a      	mov	r2, r3
 800ac56:	460b      	mov	r3, r1
 800ac58:	71fb      	strb	r3, [r7, #7]
 800ac5a:	4613      	mov	r3, r2
 800ac5c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ac66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d123      	bne.n	800acb6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ac6e:	88bb      	ldrh	r3, [r7, #4]
 800ac70:	3303      	adds	r3, #3
 800ac72:	089b      	lsrs	r3, r3, #2
 800ac74:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ac76:	2300      	movs	r3, #0
 800ac78:	61bb      	str	r3, [r7, #24]
 800ac7a:	e018      	b.n	800acae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ac7c:	79fb      	ldrb	r3, [r7, #7]
 800ac7e:	031a      	lsls	r2, r3, #12
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	4413      	add	r3, r2
 800ac84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac88:	461a      	mov	r2, r3
 800ac8a:	69fb      	ldr	r3, [r7, #28]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	3301      	adds	r3, #1
 800ac94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ac96:	69fb      	ldr	r3, [r7, #28]
 800ac98:	3301      	adds	r3, #1
 800ac9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ac9c:	69fb      	ldr	r3, [r7, #28]
 800ac9e:	3301      	adds	r3, #1
 800aca0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800aca2:	69fb      	ldr	r3, [r7, #28]
 800aca4:	3301      	adds	r3, #1
 800aca6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	3301      	adds	r3, #1
 800acac:	61bb      	str	r3, [r7, #24]
 800acae:	69ba      	ldr	r2, [r7, #24]
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d3e2      	bcc.n	800ac7c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800acb6:	2300      	movs	r3, #0
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3724      	adds	r7, #36	@ 0x24
 800acbc:	46bd      	mov	sp, r7
 800acbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc2:	4770      	bx	lr

0800acc4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b08b      	sub	sp, #44	@ 0x2c
 800acc8:	af00      	add	r7, sp, #0
 800acca:	60f8      	str	r0, [r7, #12]
 800accc:	60b9      	str	r1, [r7, #8]
 800acce:	4613      	mov	r3, r2
 800acd0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800acda:	88fb      	ldrh	r3, [r7, #6]
 800acdc:	089b      	lsrs	r3, r3, #2
 800acde:	b29b      	uxth	r3, r3
 800ace0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ace2:	88fb      	ldrh	r3, [r7, #6]
 800ace4:	f003 0303 	and.w	r3, r3, #3
 800ace8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800acea:	2300      	movs	r3, #0
 800acec:	623b      	str	r3, [r7, #32]
 800acee:	e014      	b.n	800ad1a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800acf0:	69bb      	ldr	r3, [r7, #24]
 800acf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800acf6:	681a      	ldr	r2, [r3, #0]
 800acf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfa:	601a      	str	r2, [r3, #0]
    pDest++;
 800acfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfe:	3301      	adds	r3, #1
 800ad00:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ad02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad04:	3301      	adds	r3, #1
 800ad06:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ad08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ad0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad10:	3301      	adds	r3, #1
 800ad12:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800ad14:	6a3b      	ldr	r3, [r7, #32]
 800ad16:	3301      	adds	r3, #1
 800ad18:	623b      	str	r3, [r7, #32]
 800ad1a:	6a3a      	ldr	r2, [r7, #32]
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d3e6      	bcc.n	800acf0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800ad22:	8bfb      	ldrh	r3, [r7, #30]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d01e      	beq.n	800ad66 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ad2c:	69bb      	ldr	r3, [r7, #24]
 800ad2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ad32:	461a      	mov	r2, r3
 800ad34:	f107 0310 	add.w	r3, r7, #16
 800ad38:	6812      	ldr	r2, [r2, #0]
 800ad3a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ad3c:	693a      	ldr	r2, [r7, #16]
 800ad3e:	6a3b      	ldr	r3, [r7, #32]
 800ad40:	b2db      	uxtb	r3, r3
 800ad42:	00db      	lsls	r3, r3, #3
 800ad44:	fa22 f303 	lsr.w	r3, r2, r3
 800ad48:	b2da      	uxtb	r2, r3
 800ad4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad4c:	701a      	strb	r2, [r3, #0]
      i++;
 800ad4e:	6a3b      	ldr	r3, [r7, #32]
 800ad50:	3301      	adds	r3, #1
 800ad52:	623b      	str	r3, [r7, #32]
      pDest++;
 800ad54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad56:	3301      	adds	r3, #1
 800ad58:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800ad5a:	8bfb      	ldrh	r3, [r7, #30]
 800ad5c:	3b01      	subs	r3, #1
 800ad5e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800ad60:	8bfb      	ldrh	r3, [r7, #30]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d1ea      	bne.n	800ad3c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800ad66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ad68:	4618      	mov	r0, r3
 800ad6a:	372c      	adds	r7, #44	@ 0x2c
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad72:	4770      	bx	lr

0800ad74 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ad74:	b480      	push	{r7}
 800ad76:	b085      	sub	sp, #20
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
 800ad7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	785b      	ldrb	r3, [r3, #1]
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d12c      	bne.n	800adea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ad90:	68bb      	ldr	r3, [r7, #8]
 800ad92:	015a      	lsls	r2, r3, #5
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	4413      	add	r3, r2
 800ad98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	db12      	blt.n	800adc8 <USB_EPSetStall+0x54>
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d00f      	beq.n	800adc8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	015a      	lsls	r2, r3, #5
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	4413      	add	r3, r2
 800adb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	68ba      	ldr	r2, [r7, #8]
 800adb8:	0151      	lsls	r1, r2, #5
 800adba:	68fa      	ldr	r2, [r7, #12]
 800adbc:	440a      	add	r2, r1
 800adbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800adc2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800adc6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	015a      	lsls	r2, r3, #5
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	4413      	add	r3, r2
 800add0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	68ba      	ldr	r2, [r7, #8]
 800add8:	0151      	lsls	r1, r2, #5
 800adda:	68fa      	ldr	r2, [r7, #12]
 800addc:	440a      	add	r2, r1
 800adde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ade2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ade6:	6013      	str	r3, [r2, #0]
 800ade8:	e02b      	b.n	800ae42 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	015a      	lsls	r2, r3, #5
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	4413      	add	r3, r2
 800adf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	db12      	blt.n	800ae22 <USB_EPSetStall+0xae>
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d00f      	beq.n	800ae22 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ae02:	68bb      	ldr	r3, [r7, #8]
 800ae04:	015a      	lsls	r2, r3, #5
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	4413      	add	r3, r2
 800ae0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	68ba      	ldr	r2, [r7, #8]
 800ae12:	0151      	lsls	r1, r2, #5
 800ae14:	68fa      	ldr	r2, [r7, #12]
 800ae16:	440a      	add	r2, r1
 800ae18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae1c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ae20:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	015a      	lsls	r2, r3, #5
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	4413      	add	r3, r2
 800ae2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	68ba      	ldr	r2, [r7, #8]
 800ae32:	0151      	lsls	r1, r2, #5
 800ae34:	68fa      	ldr	r2, [r7, #12]
 800ae36:	440a      	add	r2, r1
 800ae38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ae40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ae42:	2300      	movs	r3, #0
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3714      	adds	r7, #20
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	781b      	ldrb	r3, [r3, #0]
 800ae62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	785b      	ldrb	r3, [r3, #1]
 800ae68:	2b01      	cmp	r3, #1
 800ae6a:	d128      	bne.n	800aebe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	015a      	lsls	r2, r3, #5
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	4413      	add	r3, r2
 800ae74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	68ba      	ldr	r2, [r7, #8]
 800ae7c:	0151      	lsls	r1, r2, #5
 800ae7e:	68fa      	ldr	r2, [r7, #12]
 800ae80:	440a      	add	r2, r1
 800ae82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ae8a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	791b      	ldrb	r3, [r3, #4]
 800ae90:	2b03      	cmp	r3, #3
 800ae92:	d003      	beq.n	800ae9c <USB_EPClearStall+0x4c>
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	791b      	ldrb	r3, [r3, #4]
 800ae98:	2b02      	cmp	r3, #2
 800ae9a:	d138      	bne.n	800af0e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	015a      	lsls	r2, r3, #5
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	4413      	add	r3, r2
 800aea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	68ba      	ldr	r2, [r7, #8]
 800aeac:	0151      	lsls	r1, r2, #5
 800aeae:	68fa      	ldr	r2, [r7, #12]
 800aeb0:	440a      	add	r2, r1
 800aeb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aeb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aeba:	6013      	str	r3, [r2, #0]
 800aebc:	e027      	b.n	800af0e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	015a      	lsls	r2, r3, #5
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	4413      	add	r3, r2
 800aec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	68ba      	ldr	r2, [r7, #8]
 800aece:	0151      	lsls	r1, r2, #5
 800aed0:	68fa      	ldr	r2, [r7, #12]
 800aed2:	440a      	add	r2, r1
 800aed4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aed8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aedc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	791b      	ldrb	r3, [r3, #4]
 800aee2:	2b03      	cmp	r3, #3
 800aee4:	d003      	beq.n	800aeee <USB_EPClearStall+0x9e>
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	791b      	ldrb	r3, [r3, #4]
 800aeea:	2b02      	cmp	r3, #2
 800aeec:	d10f      	bne.n	800af0e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	015a      	lsls	r2, r3, #5
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	4413      	add	r3, r2
 800aef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	68ba      	ldr	r2, [r7, #8]
 800aefe:	0151      	lsls	r1, r2, #5
 800af00:	68fa      	ldr	r2, [r7, #12]
 800af02:	440a      	add	r2, r1
 800af04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af0c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800af0e:	2300      	movs	r3, #0
}
 800af10:	4618      	mov	r0, r3
 800af12:	3714      	adds	r7, #20
 800af14:	46bd      	mov	sp, r7
 800af16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1a:	4770      	bx	lr

0800af1c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b085      	sub	sp, #20
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	460b      	mov	r3, r1
 800af26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	68fa      	ldr	r2, [r7, #12]
 800af36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800af3a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800af3e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af46:	681a      	ldr	r2, [r3, #0]
 800af48:	78fb      	ldrb	r3, [r7, #3]
 800af4a:	011b      	lsls	r3, r3, #4
 800af4c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800af50:	68f9      	ldr	r1, [r7, #12]
 800af52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800af56:	4313      	orrs	r3, r2
 800af58:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800af5a:	2300      	movs	r3, #0
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3714      	adds	r7, #20
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800af68:	b480      	push	{r7}
 800af6a:	b085      	sub	sp, #20
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	68fa      	ldr	r2, [r7, #12]
 800af7e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800af82:	f023 0303 	bic.w	r3, r3, #3
 800af86:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	68fa      	ldr	r2, [r7, #12]
 800af92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800af96:	f023 0302 	bic.w	r3, r3, #2
 800af9a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800af9c:	2300      	movs	r3, #0
}
 800af9e:	4618      	mov	r0, r3
 800afa0:	3714      	adds	r7, #20
 800afa2:	46bd      	mov	sp, r7
 800afa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa8:	4770      	bx	lr

0800afaa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800afaa:	b480      	push	{r7}
 800afac:	b085      	sub	sp, #20
 800afae:	af00      	add	r7, sp, #0
 800afb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	68fa      	ldr	r2, [r7, #12]
 800afc0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800afc4:	f023 0303 	bic.w	r3, r3, #3
 800afc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800afd8:	f043 0302 	orr.w	r3, r3, #2
 800afdc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800afde:	2300      	movs	r3, #0
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3714      	adds	r7, #20
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800afec:	b480      	push	{r7}
 800afee:	b085      	sub	sp, #20
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	695b      	ldr	r3, [r3, #20]
 800aff8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	699b      	ldr	r3, [r3, #24]
 800affe:	68fa      	ldr	r2, [r7, #12]
 800b000:	4013      	ands	r3, r2
 800b002:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b004:	68fb      	ldr	r3, [r7, #12]
}
 800b006:	4618      	mov	r0, r3
 800b008:	3714      	adds	r7, #20
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr

0800b012 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b012:	b480      	push	{r7}
 800b014:	b085      	sub	sp, #20
 800b016:	af00      	add	r7, sp, #0
 800b018:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b024:	699b      	ldr	r3, [r3, #24]
 800b026:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b02e:	69db      	ldr	r3, [r3, #28]
 800b030:	68ba      	ldr	r2, [r7, #8]
 800b032:	4013      	ands	r3, r2
 800b034:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	0c1b      	lsrs	r3, r3, #16
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3714      	adds	r7, #20
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr

0800b046 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b046:	b480      	push	{r7}
 800b048:	b085      	sub	sp, #20
 800b04a:	af00      	add	r7, sp, #0
 800b04c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b058:	699b      	ldr	r3, [r3, #24]
 800b05a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b062:	69db      	ldr	r3, [r3, #28]
 800b064:	68ba      	ldr	r2, [r7, #8]
 800b066:	4013      	ands	r3, r2
 800b068:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	b29b      	uxth	r3, r3
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3714      	adds	r7, #20
 800b072:	46bd      	mov	sp, r7
 800b074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b078:	4770      	bx	lr

0800b07a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b07a:	b480      	push	{r7}
 800b07c:	b085      	sub	sp, #20
 800b07e:	af00      	add	r7, sp, #0
 800b080:	6078      	str	r0, [r7, #4]
 800b082:	460b      	mov	r3, r1
 800b084:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b08a:	78fb      	ldrb	r3, [r7, #3]
 800b08c:	015a      	lsls	r2, r3, #5
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	4413      	add	r3, r2
 800b092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0a0:	695b      	ldr	r3, [r3, #20]
 800b0a2:	68ba      	ldr	r2, [r7, #8]
 800b0a4:	4013      	ands	r3, r2
 800b0a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b0a8:	68bb      	ldr	r3, [r7, #8]
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3714      	adds	r7, #20
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b4:	4770      	bx	lr

0800b0b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b0b6:	b480      	push	{r7}
 800b0b8:	b087      	sub	sp, #28
 800b0ba:	af00      	add	r7, sp, #0
 800b0bc:	6078      	str	r0, [r7, #4]
 800b0be:	460b      	mov	r3, r1
 800b0c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0cc:	691b      	ldr	r3, [r3, #16]
 800b0ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b0da:	78fb      	ldrb	r3, [r7, #3]
 800b0dc:	f003 030f 	and.w	r3, r3, #15
 800b0e0:	68fa      	ldr	r2, [r7, #12]
 800b0e2:	fa22 f303 	lsr.w	r3, r2, r3
 800b0e6:	01db      	lsls	r3, r3, #7
 800b0e8:	b2db      	uxtb	r3, r3
 800b0ea:	693a      	ldr	r2, [r7, #16]
 800b0ec:	4313      	orrs	r3, r2
 800b0ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b0f0:	78fb      	ldrb	r3, [r7, #3]
 800b0f2:	015a      	lsls	r2, r3, #5
 800b0f4:	697b      	ldr	r3, [r7, #20]
 800b0f6:	4413      	add	r3, r2
 800b0f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0fc:	689b      	ldr	r3, [r3, #8]
 800b0fe:	693a      	ldr	r2, [r7, #16]
 800b100:	4013      	ands	r3, r2
 800b102:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b104:	68bb      	ldr	r3, [r7, #8]
}
 800b106:	4618      	mov	r0, r3
 800b108:	371c      	adds	r7, #28
 800b10a:	46bd      	mov	sp, r7
 800b10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b110:	4770      	bx	lr

0800b112 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b112:	b480      	push	{r7}
 800b114:	b083      	sub	sp, #12
 800b116:	af00      	add	r7, sp, #0
 800b118:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	695b      	ldr	r3, [r3, #20]
 800b11e:	f003 0301 	and.w	r3, r3, #1
}
 800b122:	4618      	mov	r0, r3
 800b124:	370c      	adds	r7, #12
 800b126:	46bd      	mov	sp, r7
 800b128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12c:	4770      	bx	lr

0800b12e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b12e:	b480      	push	{r7}
 800b130:	b085      	sub	sp, #20
 800b132:	af00      	add	r7, sp, #0
 800b134:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	68fa      	ldr	r2, [r7, #12]
 800b144:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b148:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b14c:	f023 0307 	bic.w	r3, r3, #7
 800b150:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b158:	685b      	ldr	r3, [r3, #4]
 800b15a:	68fa      	ldr	r2, [r7, #12]
 800b15c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b164:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b166:	2300      	movs	r3, #0
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3714      	adds	r7, #20
 800b16c:	46bd      	mov	sp, r7
 800b16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b172:	4770      	bx	lr

0800b174 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b174:	b480      	push	{r7}
 800b176:	b087      	sub	sp, #28
 800b178:	af00      	add	r7, sp, #0
 800b17a:	60f8      	str	r0, [r7, #12]
 800b17c:	460b      	mov	r3, r1
 800b17e:	607a      	str	r2, [r7, #4]
 800b180:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	333c      	adds	r3, #60	@ 0x3c
 800b18a:	3304      	adds	r3, #4
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	4a26      	ldr	r2, [pc, #152]	@ (800b22c <USB_EP0_OutStart+0xb8>)
 800b194:	4293      	cmp	r3, r2
 800b196:	d90a      	bls.n	800b1ae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b198:	697b      	ldr	r3, [r7, #20]
 800b19a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b1a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b1a8:	d101      	bne.n	800b1ae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	e037      	b.n	800b21e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1c0:	691b      	ldr	r3, [r3, #16]
 800b1c2:	697a      	ldr	r2, [r7, #20]
 800b1c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b1cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1d4:	691b      	ldr	r3, [r3, #16]
 800b1d6:	697a      	ldr	r2, [r7, #20]
 800b1d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1dc:	f043 0318 	orr.w	r3, r3, #24
 800b1e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1e8:	691b      	ldr	r3, [r3, #16]
 800b1ea:	697a      	ldr	r2, [r7, #20]
 800b1ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1f0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b1f4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b1f6:	7afb      	ldrb	r3, [r7, #11]
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d10f      	bne.n	800b21c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b202:	461a      	mov	r2, r3
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	697a      	ldr	r2, [r7, #20]
 800b212:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b216:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b21a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b21c:	2300      	movs	r3, #0
}
 800b21e:	4618      	mov	r0, r3
 800b220:	371c      	adds	r7, #28
 800b222:	46bd      	mov	sp, r7
 800b224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b228:	4770      	bx	lr
 800b22a:	bf00      	nop
 800b22c:	4f54300a 	.word	0x4f54300a

0800b230 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b230:	b480      	push	{r7}
 800b232:	b085      	sub	sp, #20
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b238:	2300      	movs	r3, #0
 800b23a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	3301      	adds	r3, #1
 800b240:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b248:	d901      	bls.n	800b24e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b24a:	2303      	movs	r3, #3
 800b24c:	e022      	b.n	800b294 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	691b      	ldr	r3, [r3, #16]
 800b252:	2b00      	cmp	r3, #0
 800b254:	daf2      	bge.n	800b23c <USB_CoreReset+0xc>

  count = 10U;
 800b256:	230a      	movs	r3, #10
 800b258:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b25a:	e002      	b.n	800b262 <USB_CoreReset+0x32>
  {
    count--;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	3b01      	subs	r3, #1
 800b260:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d1f9      	bne.n	800b25c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	691b      	ldr	r3, [r3, #16]
 800b26c:	f043 0201 	orr.w	r2, r3, #1
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	3301      	adds	r3, #1
 800b278:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b280:	d901      	bls.n	800b286 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b282:	2303      	movs	r3, #3
 800b284:	e006      	b.n	800b294 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	691b      	ldr	r3, [r3, #16]
 800b28a:	f003 0301 	and.w	r3, r3, #1
 800b28e:	2b01      	cmp	r3, #1
 800b290:	d0f0      	beq.n	800b274 <USB_CoreReset+0x44>

  return HAL_OK;
 800b292:	2300      	movs	r3, #0
}
 800b294:	4618      	mov	r0, r3
 800b296:	3714      	adds	r7, #20
 800b298:	46bd      	mov	sp, r7
 800b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29e:	4770      	bx	lr

0800b2a0 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b084      	sub	sp, #16
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
 800b2a8:	460b      	mov	r3, r1
 800b2aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800b2ac:	2010      	movs	r0, #16
 800b2ae:	f002 f923 	bl	800d4f8 <USBD_static_malloc>
 800b2b2:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d109      	bne.n	800b2ce <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	32b0      	adds	r2, #176	@ 0xb0
 800b2c4:	2100      	movs	r1, #0
 800b2c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b2ca:	2302      	movs	r3, #2
 800b2cc:	e048      	b.n	800b360 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	32b0      	adds	r2, #176	@ 0xb0
 800b2d8:	68f9      	ldr	r1, [r7, #12]
 800b2da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	32b0      	adds	r2, #176	@ 0xb0
 800b2e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	7c1b      	ldrb	r3, [r3, #16]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d10d      	bne.n	800b316 <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 800b2fa:	4b1b      	ldr	r3, [pc, #108]	@ (800b368 <USBD_HID_Init+0xc8>)
 800b2fc:	781b      	ldrb	r3, [r3, #0]
 800b2fe:	f003 020f 	and.w	r2, r3, #15
 800b302:	6879      	ldr	r1, [r7, #4]
 800b304:	4613      	mov	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	4413      	add	r3, r2
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	440b      	add	r3, r1
 800b30e:	331c      	adds	r3, #28
 800b310:	2207      	movs	r2, #7
 800b312:	601a      	str	r2, [r3, #0]
 800b314:	e00c      	b.n	800b330 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 800b316:	4b14      	ldr	r3, [pc, #80]	@ (800b368 <USBD_HID_Init+0xc8>)
 800b318:	781b      	ldrb	r3, [r3, #0]
 800b31a:	f003 020f 	and.w	r2, r3, #15
 800b31e:	6879      	ldr	r1, [r7, #4]
 800b320:	4613      	mov	r3, r2
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	4413      	add	r3, r2
 800b326:	009b      	lsls	r3, r3, #2
 800b328:	440b      	add	r3, r1
 800b32a:	331c      	adds	r3, #28
 800b32c:	220a      	movs	r2, #10
 800b32e:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800b330:	4b0d      	ldr	r3, [pc, #52]	@ (800b368 <USBD_HID_Init+0xc8>)
 800b332:	7819      	ldrb	r1, [r3, #0]
 800b334:	2304      	movs	r3, #4
 800b336:	2203      	movs	r2, #3
 800b338:	6878      	ldr	r0, [r7, #4]
 800b33a:	f001 ffcc 	bl	800d2d6 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 800b33e:	4b0a      	ldr	r3, [pc, #40]	@ (800b368 <USBD_HID_Init+0xc8>)
 800b340:	781b      	ldrb	r3, [r3, #0]
 800b342:	f003 020f 	and.w	r2, r3, #15
 800b346:	6879      	ldr	r1, [r7, #4]
 800b348:	4613      	mov	r3, r2
 800b34a:	009b      	lsls	r3, r3, #2
 800b34c:	4413      	add	r3, r2
 800b34e:	009b      	lsls	r3, r3, #2
 800b350:	440b      	add	r3, r1
 800b352:	3323      	adds	r3, #35	@ 0x23
 800b354:	2201      	movs	r2, #1
 800b356:	701a      	strb	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	2200      	movs	r2, #0
 800b35c:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800b35e:	2300      	movs	r3, #0
}
 800b360:	4618      	mov	r0, r3
 800b362:	3710      	adds	r7, #16
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}
 800b368:	20000162 	.word	0x20000162

0800b36c <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b082      	sub	sp, #8
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
 800b374:	460b      	mov	r3, r1
 800b376:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 800b378:	4b1f      	ldr	r3, [pc, #124]	@ (800b3f8 <USBD_HID_DeInit+0x8c>)
 800b37a:	781b      	ldrb	r3, [r3, #0]
 800b37c:	4619      	mov	r1, r3
 800b37e:	6878      	ldr	r0, [r7, #4]
 800b380:	f001 ffcf 	bl	800d322 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 800b384:	4b1c      	ldr	r3, [pc, #112]	@ (800b3f8 <USBD_HID_DeInit+0x8c>)
 800b386:	781b      	ldrb	r3, [r3, #0]
 800b388:	f003 020f 	and.w	r2, r3, #15
 800b38c:	6879      	ldr	r1, [r7, #4]
 800b38e:	4613      	mov	r3, r2
 800b390:	009b      	lsls	r3, r3, #2
 800b392:	4413      	add	r3, r2
 800b394:	009b      	lsls	r3, r3, #2
 800b396:	440b      	add	r3, r1
 800b398:	3323      	adds	r3, #35	@ 0x23
 800b39a:	2200      	movs	r2, #0
 800b39c:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 800b39e:	4b16      	ldr	r3, [pc, #88]	@ (800b3f8 <USBD_HID_DeInit+0x8c>)
 800b3a0:	781b      	ldrb	r3, [r3, #0]
 800b3a2:	f003 020f 	and.w	r2, r3, #15
 800b3a6:	6879      	ldr	r1, [r7, #4]
 800b3a8:	4613      	mov	r3, r2
 800b3aa:	009b      	lsls	r3, r3, #2
 800b3ac:	4413      	add	r3, r2
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	440b      	add	r3, r1
 800b3b2:	331c      	adds	r3, #28
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	32b0      	adds	r2, #176	@ 0xb0
 800b3c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d011      	beq.n	800b3ee <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	32b0      	adds	r2, #176	@ 0xb0
 800b3d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3d8:	4618      	mov	r0, r3
 800b3da:	f002 f89b 	bl	800d514 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	32b0      	adds	r2, #176	@ 0xb0
 800b3e8:	2100      	movs	r1, #0
 800b3ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 800b3ee:	2300      	movs	r3, #0
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3708      	adds	r7, #8
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}
 800b3f8:	20000162 	.word	0x20000162

0800b3fc <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b086      	sub	sp, #24
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	32b0      	adds	r2, #176	@ 0xb0
 800b410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b414:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800b416:	2300      	movs	r3, #0
 800b418:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800b41a:	2300      	movs	r3, #0
 800b41c:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d101      	bne.n	800b428 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800b424:	2303      	movs	r3, #3
 800b426:	e0e8      	b.n	800b5fa <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b430:	2b00      	cmp	r3, #0
 800b432:	d046      	beq.n	800b4c2 <USBD_HID_Setup+0xc6>
 800b434:	2b20      	cmp	r3, #32
 800b436:	f040 80d8 	bne.w	800b5ea <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	785b      	ldrb	r3, [r3, #1]
 800b43e:	3b02      	subs	r3, #2
 800b440:	2b09      	cmp	r3, #9
 800b442:	d836      	bhi.n	800b4b2 <USBD_HID_Setup+0xb6>
 800b444:	a201      	add	r2, pc, #4	@ (adr r2, 800b44c <USBD_HID_Setup+0x50>)
 800b446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b44a:	bf00      	nop
 800b44c:	0800b4a3 	.word	0x0800b4a3
 800b450:	0800b483 	.word	0x0800b483
 800b454:	0800b4b3 	.word	0x0800b4b3
 800b458:	0800b4b3 	.word	0x0800b4b3
 800b45c:	0800b4b3 	.word	0x0800b4b3
 800b460:	0800b4b3 	.word	0x0800b4b3
 800b464:	0800b4b3 	.word	0x0800b4b3
 800b468:	0800b4b3 	.word	0x0800b4b3
 800b46c:	0800b491 	.word	0x0800b491
 800b470:	0800b475 	.word	0x0800b475
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	885b      	ldrh	r3, [r3, #2]
 800b478:	b2db      	uxtb	r3, r3
 800b47a:	461a      	mov	r2, r3
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	601a      	str	r2, [r3, #0]
          break;
 800b480:	e01e      	b.n	800b4c0 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	2201      	movs	r2, #1
 800b486:	4619      	mov	r1, r3
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f001 fbcb 	bl	800cc24 <USBD_CtlSendData>
          break;
 800b48e:	e017      	b.n	800b4c0 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	885b      	ldrh	r3, [r3, #2]
 800b494:	0a1b      	lsrs	r3, r3, #8
 800b496:	b29b      	uxth	r3, r3
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	461a      	mov	r2, r3
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	605a      	str	r2, [r3, #4]
          break;
 800b4a0:	e00e      	b.n	800b4c0 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	3304      	adds	r3, #4
 800b4a6:	2201      	movs	r2, #1
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f001 fbba 	bl	800cc24 <USBD_CtlSendData>
          break;
 800b4b0:	e006      	b.n	800b4c0 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b4b2:	6839      	ldr	r1, [r7, #0]
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f001 fb38 	bl	800cb2a <USBD_CtlError>
          ret = USBD_FAIL;
 800b4ba:	2303      	movs	r3, #3
 800b4bc:	75fb      	strb	r3, [r7, #23]
          break;
 800b4be:	bf00      	nop
      }
      break;
 800b4c0:	e09a      	b.n	800b5f8 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	785b      	ldrb	r3, [r3, #1]
 800b4c6:	2b0b      	cmp	r3, #11
 800b4c8:	f200 8086 	bhi.w	800b5d8 <USBD_HID_Setup+0x1dc>
 800b4cc:	a201      	add	r2, pc, #4	@ (adr r2, 800b4d4 <USBD_HID_Setup+0xd8>)
 800b4ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4d2:	bf00      	nop
 800b4d4:	0800b505 	.word	0x0800b505
 800b4d8:	0800b5e7 	.word	0x0800b5e7
 800b4dc:	0800b5d9 	.word	0x0800b5d9
 800b4e0:	0800b5d9 	.word	0x0800b5d9
 800b4e4:	0800b5d9 	.word	0x0800b5d9
 800b4e8:	0800b5d9 	.word	0x0800b5d9
 800b4ec:	0800b52f 	.word	0x0800b52f
 800b4f0:	0800b5d9 	.word	0x0800b5d9
 800b4f4:	0800b5d9 	.word	0x0800b5d9
 800b4f8:	0800b5d9 	.word	0x0800b5d9
 800b4fc:	0800b587 	.word	0x0800b587
 800b500:	0800b5b1 	.word	0x0800b5b1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	2b03      	cmp	r3, #3
 800b50e:	d107      	bne.n	800b520 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b510:	f107 030a 	add.w	r3, r7, #10
 800b514:	2202      	movs	r2, #2
 800b516:	4619      	mov	r1, r3
 800b518:	6878      	ldr	r0, [r7, #4]
 800b51a:	f001 fb83 	bl	800cc24 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b51e:	e063      	b.n	800b5e8 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800b520:	6839      	ldr	r1, [r7, #0]
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f001 fb01 	bl	800cb2a <USBD_CtlError>
            ret = USBD_FAIL;
 800b528:	2303      	movs	r3, #3
 800b52a:	75fb      	strb	r3, [r7, #23]
          break;
 800b52c:	e05c      	b.n	800b5e8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	885b      	ldrh	r3, [r3, #2]
 800b532:	0a1b      	lsrs	r3, r3, #8
 800b534:	b29b      	uxth	r3, r3
 800b536:	2b22      	cmp	r3, #34	@ 0x22
 800b538:	d108      	bne.n	800b54c <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	88db      	ldrh	r3, [r3, #6]
 800b53e:	2b4a      	cmp	r3, #74	@ 0x4a
 800b540:	bf28      	it	cs
 800b542:	234a      	movcs	r3, #74	@ 0x4a
 800b544:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 800b546:	4b2f      	ldr	r3, [pc, #188]	@ (800b604 <USBD_HID_Setup+0x208>)
 800b548:	613b      	str	r3, [r7, #16]
 800b54a:	e015      	b.n	800b578 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	885b      	ldrh	r3, [r3, #2]
 800b550:	0a1b      	lsrs	r3, r3, #8
 800b552:	b29b      	uxth	r3, r3
 800b554:	2b21      	cmp	r3, #33	@ 0x21
 800b556:	d108      	bne.n	800b56a <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 800b558:	4b2b      	ldr	r3, [pc, #172]	@ (800b608 <USBD_HID_Setup+0x20c>)
 800b55a:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	88db      	ldrh	r3, [r3, #6]
 800b560:	2b09      	cmp	r3, #9
 800b562:	bf28      	it	cs
 800b564:	2309      	movcs	r3, #9
 800b566:	82bb      	strh	r3, [r7, #20]
 800b568:	e006      	b.n	800b578 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800b56a:	6839      	ldr	r1, [r7, #0]
 800b56c:	6878      	ldr	r0, [r7, #4]
 800b56e:	f001 fadc 	bl	800cb2a <USBD_CtlError>
            ret = USBD_FAIL;
 800b572:	2303      	movs	r3, #3
 800b574:	75fb      	strb	r3, [r7, #23]
            break;
 800b576:	e037      	b.n	800b5e8 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 800b578:	8abb      	ldrh	r3, [r7, #20]
 800b57a:	461a      	mov	r2, r3
 800b57c:	6939      	ldr	r1, [r7, #16]
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f001 fb50 	bl	800cc24 <USBD_CtlSendData>
          break;
 800b584:	e030      	b.n	800b5e8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b58c:	b2db      	uxtb	r3, r3
 800b58e:	2b03      	cmp	r3, #3
 800b590:	d107      	bne.n	800b5a2 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	3308      	adds	r3, #8
 800b596:	2201      	movs	r2, #1
 800b598:	4619      	mov	r1, r3
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	f001 fb42 	bl	800cc24 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b5a0:	e022      	b.n	800b5e8 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800b5a2:	6839      	ldr	r1, [r7, #0]
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f001 fac0 	bl	800cb2a <USBD_CtlError>
            ret = USBD_FAIL;
 800b5aa:	2303      	movs	r3, #3
 800b5ac:	75fb      	strb	r3, [r7, #23]
          break;
 800b5ae:	e01b      	b.n	800b5e8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5b6:	b2db      	uxtb	r3, r3
 800b5b8:	2b03      	cmp	r3, #3
 800b5ba:	d106      	bne.n	800b5ca <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	885b      	ldrh	r3, [r3, #2]
 800b5c0:	b2db      	uxtb	r3, r3
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b5c8:	e00e      	b.n	800b5e8 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800b5ca:	6839      	ldr	r1, [r7, #0]
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f001 faac 	bl	800cb2a <USBD_CtlError>
            ret = USBD_FAIL;
 800b5d2:	2303      	movs	r3, #3
 800b5d4:	75fb      	strb	r3, [r7, #23]
          break;
 800b5d6:	e007      	b.n	800b5e8 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b5d8:	6839      	ldr	r1, [r7, #0]
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f001 faa5 	bl	800cb2a <USBD_CtlError>
          ret = USBD_FAIL;
 800b5e0:	2303      	movs	r3, #3
 800b5e2:	75fb      	strb	r3, [r7, #23]
          break;
 800b5e4:	e000      	b.n	800b5e8 <USBD_HID_Setup+0x1ec>
          break;
 800b5e6:	bf00      	nop
      }
      break;
 800b5e8:	e006      	b.n	800b5f8 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 800b5ea:	6839      	ldr	r1, [r7, #0]
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	f001 fa9c 	bl	800cb2a <USBD_CtlError>
      ret = USBD_FAIL;
 800b5f2:	2303      	movs	r3, #3
 800b5f4:	75fb      	strb	r3, [r7, #23]
      break;
 800b5f6:	bf00      	nop
  }

  return (uint8_t)ret;
 800b5f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	3718      	adds	r7, #24
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bd80      	pop	{r7, pc}
 800b602:	bf00      	nop
 800b604:	20000118 	.word	0x20000118
 800b608:	20000100 	.word	0x20000100

0800b60c <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b084      	sub	sp, #16
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800b614:	2181      	movs	r1, #129	@ 0x81
 800b616:	4809      	ldr	r0, [pc, #36]	@ (800b63c <USBD_HID_GetFSCfgDesc+0x30>)
 800b618:	f000 fc4e 	bl	800beb8 <USBD_GetEpDesc>
 800b61c:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d002      	beq.n	800b62a <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	220a      	movs	r2, #10
 800b628:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2222      	movs	r2, #34	@ 0x22
 800b62e:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800b630:	4b02      	ldr	r3, [pc, #8]	@ (800b63c <USBD_HID_GetFSCfgDesc+0x30>)
}
 800b632:	4618      	mov	r0, r3
 800b634:	3710      	adds	r7, #16
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}
 800b63a:	bf00      	nop
 800b63c:	200000dc 	.word	0x200000dc

0800b640 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b084      	sub	sp, #16
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800b648:	2181      	movs	r1, #129	@ 0x81
 800b64a:	4809      	ldr	r0, [pc, #36]	@ (800b670 <USBD_HID_GetHSCfgDesc+0x30>)
 800b64c:	f000 fc34 	bl	800beb8 <USBD_GetEpDesc>
 800b650:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d002      	beq.n	800b65e <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	2207      	movs	r2, #7
 800b65c:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2222      	movs	r2, #34	@ 0x22
 800b662:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800b664:	4b02      	ldr	r3, [pc, #8]	@ (800b670 <USBD_HID_GetHSCfgDesc+0x30>)
}
 800b666:	4618      	mov	r0, r3
 800b668:	3710      	adds	r7, #16
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}
 800b66e:	bf00      	nop
 800b670:	200000dc 	.word	0x200000dc

0800b674 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b084      	sub	sp, #16
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800b67c:	2181      	movs	r1, #129	@ 0x81
 800b67e:	4809      	ldr	r0, [pc, #36]	@ (800b6a4 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 800b680:	f000 fc1a 	bl	800beb8 <USBD_GetEpDesc>
 800b684:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d002      	beq.n	800b692 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	220a      	movs	r2, #10
 800b690:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2222      	movs	r2, #34	@ 0x22
 800b696:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800b698:	4b02      	ldr	r3, [pc, #8]	@ (800b6a4 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	3710      	adds	r7, #16
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	200000dc 	.word	0x200000dc

0800b6a8 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b083      	sub	sp, #12
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	32b0      	adds	r2, #176	@ 0xb0
 800b6be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800b6c6:	2300      	movs	r3, #0
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b083      	sub	sp, #12
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	220a      	movs	r2, #10
 800b6e0:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 800b6e2:	4b03      	ldr	r3, [pc, #12]	@ (800b6f0 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	370c      	adds	r7, #12
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ee:	4770      	bx	lr
 800b6f0:	2000010c 	.word	0x2000010c

0800b6f4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b086      	sub	sp, #24
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	60f8      	str	r0, [r7, #12]
 800b6fc:	60b9      	str	r1, [r7, #8]
 800b6fe:	4613      	mov	r3, r2
 800b700:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d101      	bne.n	800b70c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b708:	2303      	movs	r3, #3
 800b70a:	e01f      	b.n	800b74c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	2200      	movs	r2, #0
 800b710:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	2200      	movs	r2, #0
 800b718:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2200      	movs	r2, #0
 800b720:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d003      	beq.n	800b732 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	68ba      	ldr	r2, [r7, #8]
 800b72e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	2201      	movs	r2, #1
 800b736:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	79fa      	ldrb	r2, [r7, #7]
 800b73e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b740:	68f8      	ldr	r0, [r7, #12]
 800b742:	f001 fd5b 	bl	800d1fc <USBD_LL_Init>
 800b746:	4603      	mov	r3, r0
 800b748:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b74a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3718      	adds	r7, #24
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}

0800b754 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b084      	sub	sp, #16
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b75e:	2300      	movs	r3, #0
 800b760:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d101      	bne.n	800b76c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b768:	2303      	movs	r3, #3
 800b76a:	e025      	b.n	800b7b8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	683a      	ldr	r2, [r7, #0]
 800b770:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	32ae      	adds	r2, #174	@ 0xae
 800b77e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b784:	2b00      	cmp	r3, #0
 800b786:	d00f      	beq.n	800b7a8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	32ae      	adds	r2, #174	@ 0xae
 800b792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b798:	f107 020e 	add.w	r2, r7, #14
 800b79c:	4610      	mov	r0, r2
 800b79e:	4798      	blx	r3
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b7ae:	1c5a      	adds	r2, r3, #1
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b7b6:	2300      	movs	r3, #0
}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3710      	adds	r7, #16
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}

0800b7c0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b082      	sub	sp, #8
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b7c8:	6878      	ldr	r0, [r7, #4]
 800b7ca:	f001 fd69 	bl	800d2a0 <USBD_LL_Start>
 800b7ce:	4603      	mov	r3, r0
}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	3708      	adds	r7, #8
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}

0800b7d8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b083      	sub	sp, #12
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b7e0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	370c      	adds	r7, #12
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ec:	4770      	bx	lr

0800b7ee <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b7ee:	b580      	push	{r7, lr}
 800b7f0:	b084      	sub	sp, #16
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	6078      	str	r0, [r7, #4]
 800b7f6:	460b      	mov	r3, r1
 800b7f8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b804:	2b00      	cmp	r3, #0
 800b806:	d009      	beq.n	800b81c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	78fa      	ldrb	r2, [r7, #3]
 800b812:	4611      	mov	r1, r2
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	4798      	blx	r3
 800b818:	4603      	mov	r3, r0
 800b81a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b81c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3710      	adds	r7, #16
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}

0800b826 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b826:	b580      	push	{r7, lr}
 800b828:	b084      	sub	sp, #16
 800b82a:	af00      	add	r7, sp, #0
 800b82c:	6078      	str	r0, [r7, #4]
 800b82e:	460b      	mov	r3, r1
 800b830:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b832:	2300      	movs	r3, #0
 800b834:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b83c:	685b      	ldr	r3, [r3, #4]
 800b83e:	78fa      	ldrb	r2, [r7, #3]
 800b840:	4611      	mov	r1, r2
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	4798      	blx	r3
 800b846:	4603      	mov	r3, r0
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d001      	beq.n	800b850 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b84c:	2303      	movs	r3, #3
 800b84e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b850:	7bfb      	ldrb	r3, [r7, #15]
}
 800b852:	4618      	mov	r0, r3
 800b854:	3710      	adds	r7, #16
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b084      	sub	sp, #16
 800b85e:	af00      	add	r7, sp, #0
 800b860:	6078      	str	r0, [r7, #4]
 800b862:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b86a:	6839      	ldr	r1, [r7, #0]
 800b86c:	4618      	mov	r0, r3
 800b86e:	f001 f922 	bl	800cab6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2201      	movs	r2, #1
 800b876:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b880:	461a      	mov	r2, r3
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b88e:	f003 031f 	and.w	r3, r3, #31
 800b892:	2b02      	cmp	r3, #2
 800b894:	d01a      	beq.n	800b8cc <USBD_LL_SetupStage+0x72>
 800b896:	2b02      	cmp	r3, #2
 800b898:	d822      	bhi.n	800b8e0 <USBD_LL_SetupStage+0x86>
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d002      	beq.n	800b8a4 <USBD_LL_SetupStage+0x4a>
 800b89e:	2b01      	cmp	r3, #1
 800b8a0:	d00a      	beq.n	800b8b8 <USBD_LL_SetupStage+0x5e>
 800b8a2:	e01d      	b.n	800b8e0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	f000 fb77 	bl	800bfa0 <USBD_StdDevReq>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	73fb      	strb	r3, [r7, #15]
      break;
 800b8b6:	e020      	b.n	800b8fa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b8be:	4619      	mov	r1, r3
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f000 fbdf 	bl	800c084 <USBD_StdItfReq>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	73fb      	strb	r3, [r7, #15]
      break;
 800b8ca:	e016      	b.n	800b8fa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f000 fc41 	bl	800c15c <USBD_StdEPReq>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	73fb      	strb	r3, [r7, #15]
      break;
 800b8de:	e00c      	b.n	800b8fa <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b8e6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b8ea:	b2db      	uxtb	r3, r3
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f001 fd36 	bl	800d360 <USBD_LL_StallEP>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	73fb      	strb	r3, [r7, #15]
      break;
 800b8f8:	bf00      	nop
  }

  return ret;
 800b8fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3710      	adds	r7, #16
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}

0800b904 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b086      	sub	sp, #24
 800b908:	af00      	add	r7, sp, #0
 800b90a:	60f8      	str	r0, [r7, #12]
 800b90c:	460b      	mov	r3, r1
 800b90e:	607a      	str	r2, [r7, #4]
 800b910:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b912:	2300      	movs	r3, #0
 800b914:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b916:	7afb      	ldrb	r3, [r7, #11]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d177      	bne.n	800ba0c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b922:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b92a:	2b03      	cmp	r3, #3
 800b92c:	f040 80a1 	bne.w	800ba72 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800b930:	693b      	ldr	r3, [r7, #16]
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	693a      	ldr	r2, [r7, #16]
 800b936:	8992      	ldrh	r2, [r2, #12]
 800b938:	4293      	cmp	r3, r2
 800b93a:	d91c      	bls.n	800b976 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800b93c:	693b      	ldr	r3, [r7, #16]
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	693a      	ldr	r2, [r7, #16]
 800b942:	8992      	ldrh	r2, [r2, #12]
 800b944:	1a9a      	subs	r2, r3, r2
 800b946:	693b      	ldr	r3, [r7, #16]
 800b948:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	691b      	ldr	r3, [r3, #16]
 800b94e:	693a      	ldr	r2, [r7, #16]
 800b950:	8992      	ldrh	r2, [r2, #12]
 800b952:	441a      	add	r2, r3
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800b958:	693b      	ldr	r3, [r7, #16]
 800b95a:	6919      	ldr	r1, [r3, #16]
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	899b      	ldrh	r3, [r3, #12]
 800b960:	461a      	mov	r2, r3
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	685b      	ldr	r3, [r3, #4]
 800b966:	4293      	cmp	r3, r2
 800b968:	bf38      	it	cc
 800b96a:	4613      	movcc	r3, r2
 800b96c:	461a      	mov	r2, r3
 800b96e:	68f8      	ldr	r0, [r7, #12]
 800b970:	f001 f987 	bl	800cc82 <USBD_CtlContinueRx>
 800b974:	e07d      	b.n	800ba72 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b97c:	f003 031f 	and.w	r3, r3, #31
 800b980:	2b02      	cmp	r3, #2
 800b982:	d014      	beq.n	800b9ae <USBD_LL_DataOutStage+0xaa>
 800b984:	2b02      	cmp	r3, #2
 800b986:	d81d      	bhi.n	800b9c4 <USBD_LL_DataOutStage+0xc0>
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d002      	beq.n	800b992 <USBD_LL_DataOutStage+0x8e>
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	d003      	beq.n	800b998 <USBD_LL_DataOutStage+0x94>
 800b990:	e018      	b.n	800b9c4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b992:	2300      	movs	r3, #0
 800b994:	75bb      	strb	r3, [r7, #22]
            break;
 800b996:	e018      	b.n	800b9ca <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b99e:	b2db      	uxtb	r3, r3
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	68f8      	ldr	r0, [r7, #12]
 800b9a4:	f000 fa6e 	bl	800be84 <USBD_CoreFindIF>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	75bb      	strb	r3, [r7, #22]
            break;
 800b9ac:	e00d      	b.n	800b9ca <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b9b4:	b2db      	uxtb	r3, r3
 800b9b6:	4619      	mov	r1, r3
 800b9b8:	68f8      	ldr	r0, [r7, #12]
 800b9ba:	f000 fa70 	bl	800be9e <USBD_CoreFindEP>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	75bb      	strb	r3, [r7, #22]
            break;
 800b9c2:	e002      	b.n	800b9ca <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	75bb      	strb	r3, [r7, #22]
            break;
 800b9c8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b9ca:	7dbb      	ldrb	r3, [r7, #22]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d119      	bne.n	800ba04 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9d6:	b2db      	uxtb	r3, r3
 800b9d8:	2b03      	cmp	r3, #3
 800b9da:	d113      	bne.n	800ba04 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b9dc:	7dba      	ldrb	r2, [r7, #22]
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	32ae      	adds	r2, #174	@ 0xae
 800b9e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9e6:	691b      	ldr	r3, [r3, #16]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d00b      	beq.n	800ba04 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800b9ec:	7dba      	ldrb	r2, [r7, #22]
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b9f4:	7dba      	ldrb	r2, [r7, #22]
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	32ae      	adds	r2, #174	@ 0xae
 800b9fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9fe:	691b      	ldr	r3, [r3, #16]
 800ba00:	68f8      	ldr	r0, [r7, #12]
 800ba02:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ba04:	68f8      	ldr	r0, [r7, #12]
 800ba06:	f001 f94d 	bl	800cca4 <USBD_CtlSendStatus>
 800ba0a:	e032      	b.n	800ba72 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ba0c:	7afb      	ldrb	r3, [r7, #11]
 800ba0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba12:	b2db      	uxtb	r3, r3
 800ba14:	4619      	mov	r1, r3
 800ba16:	68f8      	ldr	r0, [r7, #12]
 800ba18:	f000 fa41 	bl	800be9e <USBD_CoreFindEP>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ba20:	7dbb      	ldrb	r3, [r7, #22]
 800ba22:	2bff      	cmp	r3, #255	@ 0xff
 800ba24:	d025      	beq.n	800ba72 <USBD_LL_DataOutStage+0x16e>
 800ba26:	7dbb      	ldrb	r3, [r7, #22]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d122      	bne.n	800ba72 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba32:	b2db      	uxtb	r3, r3
 800ba34:	2b03      	cmp	r3, #3
 800ba36:	d117      	bne.n	800ba68 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ba38:	7dba      	ldrb	r2, [r7, #22]
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	32ae      	adds	r2, #174	@ 0xae
 800ba3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba42:	699b      	ldr	r3, [r3, #24]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d00f      	beq.n	800ba68 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800ba48:	7dba      	ldrb	r2, [r7, #22]
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ba50:	7dba      	ldrb	r2, [r7, #22]
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	32ae      	adds	r2, #174	@ 0xae
 800ba56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba5a:	699b      	ldr	r3, [r3, #24]
 800ba5c:	7afa      	ldrb	r2, [r7, #11]
 800ba5e:	4611      	mov	r1, r2
 800ba60:	68f8      	ldr	r0, [r7, #12]
 800ba62:	4798      	blx	r3
 800ba64:	4603      	mov	r3, r0
 800ba66:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ba68:	7dfb      	ldrb	r3, [r7, #23]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d001      	beq.n	800ba72 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800ba6e:	7dfb      	ldrb	r3, [r7, #23]
 800ba70:	e000      	b.n	800ba74 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800ba72:	2300      	movs	r3, #0
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3718      	adds	r7, #24
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}

0800ba7c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b086      	sub	sp, #24
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	60f8      	str	r0, [r7, #12]
 800ba84:	460b      	mov	r3, r1
 800ba86:	607a      	str	r2, [r7, #4]
 800ba88:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ba8a:	7afb      	ldrb	r3, [r7, #11]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d178      	bne.n	800bb82 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	3314      	adds	r3, #20
 800ba94:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ba9c:	2b02      	cmp	r3, #2
 800ba9e:	d163      	bne.n	800bb68 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800baa0:	693b      	ldr	r3, [r7, #16]
 800baa2:	685b      	ldr	r3, [r3, #4]
 800baa4:	693a      	ldr	r2, [r7, #16]
 800baa6:	8992      	ldrh	r2, [r2, #12]
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d91c      	bls.n	800bae6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	685b      	ldr	r3, [r3, #4]
 800bab0:	693a      	ldr	r2, [r7, #16]
 800bab2:	8992      	ldrh	r2, [r2, #12]
 800bab4:	1a9a      	subs	r2, r3, r2
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	691b      	ldr	r3, [r3, #16]
 800babe:	693a      	ldr	r2, [r7, #16]
 800bac0:	8992      	ldrh	r2, [r2, #12]
 800bac2:	441a      	add	r2, r3
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800bac8:	693b      	ldr	r3, [r7, #16]
 800baca:	6919      	ldr	r1, [r3, #16]
 800bacc:	693b      	ldr	r3, [r7, #16]
 800bace:	685b      	ldr	r3, [r3, #4]
 800bad0:	461a      	mov	r2, r3
 800bad2:	68f8      	ldr	r0, [r7, #12]
 800bad4:	f001 f8c4 	bl	800cc60 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bad8:	2300      	movs	r3, #0
 800bada:	2200      	movs	r2, #0
 800badc:	2100      	movs	r1, #0
 800bade:	68f8      	ldr	r0, [r7, #12]
 800bae0:	f001 fce8 	bl	800d4b4 <USBD_LL_PrepareReceive>
 800bae4:	e040      	b.n	800bb68 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bae6:	693b      	ldr	r3, [r7, #16]
 800bae8:	899b      	ldrh	r3, [r3, #12]
 800baea:	461a      	mov	r2, r3
 800baec:	693b      	ldr	r3, [r7, #16]
 800baee:	685b      	ldr	r3, [r3, #4]
 800baf0:	429a      	cmp	r2, r3
 800baf2:	d11c      	bne.n	800bb2e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	693a      	ldr	r2, [r7, #16]
 800bafa:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bafc:	4293      	cmp	r3, r2
 800bafe:	d316      	bcc.n	800bb2e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800bb00:	693b      	ldr	r3, [r7, #16]
 800bb02:	681a      	ldr	r2, [r3, #0]
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d20f      	bcs.n	800bb2e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bb0e:	2200      	movs	r2, #0
 800bb10:	2100      	movs	r1, #0
 800bb12:	68f8      	ldr	r0, [r7, #12]
 800bb14:	f001 f8a4 	bl	800cc60 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb20:	2300      	movs	r3, #0
 800bb22:	2200      	movs	r2, #0
 800bb24:	2100      	movs	r1, #0
 800bb26:	68f8      	ldr	r0, [r7, #12]
 800bb28:	f001 fcc4 	bl	800d4b4 <USBD_LL_PrepareReceive>
 800bb2c:	e01c      	b.n	800bb68 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	2b03      	cmp	r3, #3
 800bb38:	d10f      	bne.n	800bb5a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb40:	68db      	ldr	r3, [r3, #12]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d009      	beq.n	800bb5a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb54:	68db      	ldr	r3, [r3, #12]
 800bb56:	68f8      	ldr	r0, [r7, #12]
 800bb58:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bb5a:	2180      	movs	r1, #128	@ 0x80
 800bb5c:	68f8      	ldr	r0, [r7, #12]
 800bb5e:	f001 fbff 	bl	800d360 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bb62:	68f8      	ldr	r0, [r7, #12]
 800bb64:	f001 f8b1 	bl	800ccca <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d03a      	beq.n	800bbe8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800bb72:	68f8      	ldr	r0, [r7, #12]
 800bb74:	f7ff fe30 	bl	800b7d8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800bb80:	e032      	b.n	800bbe8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800bb82:	7afb      	ldrb	r3, [r7, #11]
 800bb84:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bb88:	b2db      	uxtb	r3, r3
 800bb8a:	4619      	mov	r1, r3
 800bb8c:	68f8      	ldr	r0, [r7, #12]
 800bb8e:	f000 f986 	bl	800be9e <USBD_CoreFindEP>
 800bb92:	4603      	mov	r3, r0
 800bb94:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bb96:	7dfb      	ldrb	r3, [r7, #23]
 800bb98:	2bff      	cmp	r3, #255	@ 0xff
 800bb9a:	d025      	beq.n	800bbe8 <USBD_LL_DataInStage+0x16c>
 800bb9c:	7dfb      	ldrb	r3, [r7, #23]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d122      	bne.n	800bbe8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bba8:	b2db      	uxtb	r3, r3
 800bbaa:	2b03      	cmp	r3, #3
 800bbac:	d11c      	bne.n	800bbe8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800bbae:	7dfa      	ldrb	r2, [r7, #23]
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	32ae      	adds	r2, #174	@ 0xae
 800bbb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbb8:	695b      	ldr	r3, [r3, #20]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d014      	beq.n	800bbe8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800bbbe:	7dfa      	ldrb	r2, [r7, #23]
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800bbc6:	7dfa      	ldrb	r2, [r7, #23]
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	32ae      	adds	r2, #174	@ 0xae
 800bbcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbd0:	695b      	ldr	r3, [r3, #20]
 800bbd2:	7afa      	ldrb	r2, [r7, #11]
 800bbd4:	4611      	mov	r1, r2
 800bbd6:	68f8      	ldr	r0, [r7, #12]
 800bbd8:	4798      	blx	r3
 800bbda:	4603      	mov	r3, r0
 800bbdc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800bbde:	7dbb      	ldrb	r3, [r7, #22]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d001      	beq.n	800bbe8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800bbe4:	7dbb      	ldrb	r3, [r7, #22]
 800bbe6:	e000      	b.n	800bbea <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800bbe8:	2300      	movs	r3, #0
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	3718      	adds	r7, #24
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}

0800bbf2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bbf2:	b580      	push	{r7, lr}
 800bbf4:	b084      	sub	sp, #16
 800bbf6:	af00      	add	r7, sp, #0
 800bbf8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2201      	movs	r2, #1
 800bc02:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2200      	movs	r2, #0
 800bc12:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2200      	movs	r2, #0
 800bc18:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	2200      	movs	r2, #0
 800bc20:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d014      	beq.n	800bc58 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc34:	685b      	ldr	r3, [r3, #4]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d00e      	beq.n	800bc58 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc40:	685b      	ldr	r3, [r3, #4]
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	6852      	ldr	r2, [r2, #4]
 800bc46:	b2d2      	uxtb	r2, r2
 800bc48:	4611      	mov	r1, r2
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	4798      	blx	r3
 800bc4e:	4603      	mov	r3, r0
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d001      	beq.n	800bc58 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800bc54:	2303      	movs	r3, #3
 800bc56:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bc58:	2340      	movs	r3, #64	@ 0x40
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	2100      	movs	r1, #0
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f001 fb39 	bl	800d2d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2201      	movs	r2, #1
 800bc68:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2240      	movs	r2, #64	@ 0x40
 800bc70:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bc74:	2340      	movs	r3, #64	@ 0x40
 800bc76:	2200      	movs	r2, #0
 800bc78:	2180      	movs	r1, #128	@ 0x80
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f001 fb2b 	bl	800d2d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2201      	movs	r2, #1
 800bc84:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2240      	movs	r2, #64	@ 0x40
 800bc8c:	841a      	strh	r2, [r3, #32]

  return ret;
 800bc8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc90:	4618      	mov	r0, r3
 800bc92:	3710      	adds	r7, #16
 800bc94:	46bd      	mov	sp, r7
 800bc96:	bd80      	pop	{r7, pc}

0800bc98 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bc98:	b480      	push	{r7}
 800bc9a:	b083      	sub	sp, #12
 800bc9c:	af00      	add	r7, sp, #0
 800bc9e:	6078      	str	r0, [r7, #4]
 800bca0:	460b      	mov	r3, r1
 800bca2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	78fa      	ldrb	r2, [r7, #3]
 800bca8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bcaa:	2300      	movs	r3, #0
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	370c      	adds	r7, #12
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr

0800bcb8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b083      	sub	sp, #12
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcc6:	b2db      	uxtb	r3, r3
 800bcc8:	2b04      	cmp	r3, #4
 800bcca:	d006      	beq.n	800bcda <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcd2:	b2da      	uxtb	r2, r3
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2204      	movs	r2, #4
 800bcde:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800bce2:	2300      	movs	r3, #0
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	370c      	adds	r7, #12
 800bce8:	46bd      	mov	sp, r7
 800bcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcee:	4770      	bx	lr

0800bcf0 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bcf0:	b480      	push	{r7}
 800bcf2:	b083      	sub	sp, #12
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcfe:	b2db      	uxtb	r3, r3
 800bd00:	2b04      	cmp	r3, #4
 800bd02:	d106      	bne.n	800bd12 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800bd0a:	b2da      	uxtb	r2, r3
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800bd12:	2300      	movs	r3, #0
}
 800bd14:	4618      	mov	r0, r3
 800bd16:	370c      	adds	r7, #12
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1e:	4770      	bx	lr

0800bd20 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b082      	sub	sp, #8
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd2e:	b2db      	uxtb	r3, r3
 800bd30:	2b03      	cmp	r3, #3
 800bd32:	d110      	bne.n	800bd56 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d00b      	beq.n	800bd56 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd44:	69db      	ldr	r3, [r3, #28]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d005      	beq.n	800bd56 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd50:	69db      	ldr	r3, [r3, #28]
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bd56:	2300      	movs	r3, #0
}
 800bd58:	4618      	mov	r0, r3
 800bd5a:	3708      	adds	r7, #8
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}

0800bd60 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b082      	sub	sp, #8
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	460b      	mov	r3, r1
 800bd6a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	32ae      	adds	r2, #174	@ 0xae
 800bd76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d101      	bne.n	800bd82 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800bd7e:	2303      	movs	r3, #3
 800bd80:	e01c      	b.n	800bdbc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd88:	b2db      	uxtb	r3, r3
 800bd8a:	2b03      	cmp	r3, #3
 800bd8c:	d115      	bne.n	800bdba <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	32ae      	adds	r2, #174	@ 0xae
 800bd98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd9c:	6a1b      	ldr	r3, [r3, #32]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d00b      	beq.n	800bdba <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	32ae      	adds	r2, #174	@ 0xae
 800bdac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdb0:	6a1b      	ldr	r3, [r3, #32]
 800bdb2:	78fa      	ldrb	r2, [r7, #3]
 800bdb4:	4611      	mov	r1, r2
 800bdb6:	6878      	ldr	r0, [r7, #4]
 800bdb8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bdba:	2300      	movs	r3, #0
}
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	3708      	adds	r7, #8
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	bd80      	pop	{r7, pc}

0800bdc4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b082      	sub	sp, #8
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
 800bdcc:	460b      	mov	r3, r1
 800bdce:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	32ae      	adds	r2, #174	@ 0xae
 800bdda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d101      	bne.n	800bde6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800bde2:	2303      	movs	r3, #3
 800bde4:	e01c      	b.n	800be20 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdec:	b2db      	uxtb	r3, r3
 800bdee:	2b03      	cmp	r3, #3
 800bdf0:	d115      	bne.n	800be1e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	32ae      	adds	r2, #174	@ 0xae
 800bdfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be02:	2b00      	cmp	r3, #0
 800be04:	d00b      	beq.n	800be1e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	32ae      	adds	r2, #174	@ 0xae
 800be10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be16:	78fa      	ldrb	r2, [r7, #3]
 800be18:	4611      	mov	r1, r2
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800be1e:	2300      	movs	r3, #0
}
 800be20:	4618      	mov	r0, r3
 800be22:	3708      	adds	r7, #8
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}

0800be28 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800be28:	b480      	push	{r7}
 800be2a:	b083      	sub	sp, #12
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800be30:	2300      	movs	r3, #0
}
 800be32:	4618      	mov	r0, r3
 800be34:	370c      	adds	r7, #12
 800be36:	46bd      	mov	sp, r7
 800be38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3c:	4770      	bx	lr

0800be3e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800be3e:	b580      	push	{r7, lr}
 800be40:	b084      	sub	sp, #16
 800be42:	af00      	add	r7, sp, #0
 800be44:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800be46:	2300      	movs	r3, #0
 800be48:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2201      	movs	r2, #1
 800be4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d00e      	beq.n	800be7a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be62:	685b      	ldr	r3, [r3, #4]
 800be64:	687a      	ldr	r2, [r7, #4]
 800be66:	6852      	ldr	r2, [r2, #4]
 800be68:	b2d2      	uxtb	r2, r2
 800be6a:	4611      	mov	r1, r2
 800be6c:	6878      	ldr	r0, [r7, #4]
 800be6e:	4798      	blx	r3
 800be70:	4603      	mov	r3, r0
 800be72:	2b00      	cmp	r3, #0
 800be74:	d001      	beq.n	800be7a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800be76:	2303      	movs	r3, #3
 800be78:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800be7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be7c:	4618      	mov	r0, r3
 800be7e:	3710      	adds	r7, #16
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}

0800be84 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800be84:	b480      	push	{r7}
 800be86:	b083      	sub	sp, #12
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
 800be8c:	460b      	mov	r3, r1
 800be8e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800be90:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800be92:	4618      	mov	r0, r3
 800be94:	370c      	adds	r7, #12
 800be96:	46bd      	mov	sp, r7
 800be98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9c:	4770      	bx	lr

0800be9e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800be9e:	b480      	push	{r7}
 800bea0:	b083      	sub	sp, #12
 800bea2:	af00      	add	r7, sp, #0
 800bea4:	6078      	str	r0, [r7, #4]
 800bea6:	460b      	mov	r3, r1
 800bea8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800beaa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800beac:	4618      	mov	r0, r3
 800beae:	370c      	adds	r7, #12
 800beb0:	46bd      	mov	sp, r7
 800beb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb6:	4770      	bx	lr

0800beb8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b086      	sub	sp, #24
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
 800bec0:	460b      	mov	r3, r1
 800bec2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800becc:	2300      	movs	r3, #0
 800bece:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	885b      	ldrh	r3, [r3, #2]
 800bed4:	b29b      	uxth	r3, r3
 800bed6:	68fa      	ldr	r2, [r7, #12]
 800bed8:	7812      	ldrb	r2, [r2, #0]
 800beda:	4293      	cmp	r3, r2
 800bedc:	d91f      	bls.n	800bf1e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	781b      	ldrb	r3, [r3, #0]
 800bee2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bee4:	e013      	b.n	800bf0e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bee6:	f107 030a 	add.w	r3, r7, #10
 800beea:	4619      	mov	r1, r3
 800beec:	6978      	ldr	r0, [r7, #20]
 800beee:	f000 f81b 	bl	800bf28 <USBD_GetNextDesc>
 800bef2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bef4:	697b      	ldr	r3, [r7, #20]
 800bef6:	785b      	ldrb	r3, [r3, #1]
 800bef8:	2b05      	cmp	r3, #5
 800befa:	d108      	bne.n	800bf0e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800befc:	697b      	ldr	r3, [r7, #20]
 800befe:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bf00:	693b      	ldr	r3, [r7, #16]
 800bf02:	789b      	ldrb	r3, [r3, #2]
 800bf04:	78fa      	ldrb	r2, [r7, #3]
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d008      	beq.n	800bf1c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	885b      	ldrh	r3, [r3, #2]
 800bf12:	b29a      	uxth	r2, r3
 800bf14:	897b      	ldrh	r3, [r7, #10]
 800bf16:	429a      	cmp	r2, r3
 800bf18:	d8e5      	bhi.n	800bee6 <USBD_GetEpDesc+0x2e>
 800bf1a:	e000      	b.n	800bf1e <USBD_GetEpDesc+0x66>
          break;
 800bf1c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bf1e:	693b      	ldr	r3, [r7, #16]
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3718      	adds	r7, #24
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b085      	sub	sp, #20
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	881b      	ldrh	r3, [r3, #0]
 800bf3a:	68fa      	ldr	r2, [r7, #12]
 800bf3c:	7812      	ldrb	r2, [r2, #0]
 800bf3e:	4413      	add	r3, r2
 800bf40:	b29a      	uxth	r2, r3
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	781b      	ldrb	r3, [r3, #0]
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	4413      	add	r3, r2
 800bf50:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bf52:	68fb      	ldr	r3, [r7, #12]
}
 800bf54:	4618      	mov	r0, r3
 800bf56:	3714      	adds	r7, #20
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5e:	4770      	bx	lr

0800bf60 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bf60:	b480      	push	{r7}
 800bf62:	b087      	sub	sp, #28
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bf6c:	697b      	ldr	r3, [r7, #20]
 800bf6e:	781b      	ldrb	r3, [r3, #0]
 800bf70:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	3301      	adds	r3, #1
 800bf76:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bf78:	697b      	ldr	r3, [r7, #20]
 800bf7a:	781b      	ldrb	r3, [r3, #0]
 800bf7c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bf7e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bf82:	021b      	lsls	r3, r3, #8
 800bf84:	b21a      	sxth	r2, r3
 800bf86:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bf8a:	4313      	orrs	r3, r2
 800bf8c:	b21b      	sxth	r3, r3
 800bf8e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bf90:	89fb      	ldrh	r3, [r7, #14]
}
 800bf92:	4618      	mov	r0, r3
 800bf94:	371c      	adds	r7, #28
 800bf96:	46bd      	mov	sp, r7
 800bf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9c:	4770      	bx	lr
	...

0800bfa0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b084      	sub	sp, #16
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
 800bfa8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bfaa:	2300      	movs	r3, #0
 800bfac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	781b      	ldrb	r3, [r3, #0]
 800bfb2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bfb6:	2b40      	cmp	r3, #64	@ 0x40
 800bfb8:	d005      	beq.n	800bfc6 <USBD_StdDevReq+0x26>
 800bfba:	2b40      	cmp	r3, #64	@ 0x40
 800bfbc:	d857      	bhi.n	800c06e <USBD_StdDevReq+0xce>
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d00f      	beq.n	800bfe2 <USBD_StdDevReq+0x42>
 800bfc2:	2b20      	cmp	r3, #32
 800bfc4:	d153      	bne.n	800c06e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	32ae      	adds	r2, #174	@ 0xae
 800bfd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfd4:	689b      	ldr	r3, [r3, #8]
 800bfd6:	6839      	ldr	r1, [r7, #0]
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	4798      	blx	r3
 800bfdc:	4603      	mov	r3, r0
 800bfde:	73fb      	strb	r3, [r7, #15]
      break;
 800bfe0:	e04a      	b.n	800c078 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	785b      	ldrb	r3, [r3, #1]
 800bfe6:	2b09      	cmp	r3, #9
 800bfe8:	d83b      	bhi.n	800c062 <USBD_StdDevReq+0xc2>
 800bfea:	a201      	add	r2, pc, #4	@ (adr r2, 800bff0 <USBD_StdDevReq+0x50>)
 800bfec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bff0:	0800c045 	.word	0x0800c045
 800bff4:	0800c059 	.word	0x0800c059
 800bff8:	0800c063 	.word	0x0800c063
 800bffc:	0800c04f 	.word	0x0800c04f
 800c000:	0800c063 	.word	0x0800c063
 800c004:	0800c023 	.word	0x0800c023
 800c008:	0800c019 	.word	0x0800c019
 800c00c:	0800c063 	.word	0x0800c063
 800c010:	0800c03b 	.word	0x0800c03b
 800c014:	0800c02d 	.word	0x0800c02d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c018:	6839      	ldr	r1, [r7, #0]
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f000 fa3e 	bl	800c49c <USBD_GetDescriptor>
          break;
 800c020:	e024      	b.n	800c06c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c022:	6839      	ldr	r1, [r7, #0]
 800c024:	6878      	ldr	r0, [r7, #4]
 800c026:	f000 fba3 	bl	800c770 <USBD_SetAddress>
          break;
 800c02a:	e01f      	b.n	800c06c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c02c:	6839      	ldr	r1, [r7, #0]
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f000 fbe2 	bl	800c7f8 <USBD_SetConfig>
 800c034:	4603      	mov	r3, r0
 800c036:	73fb      	strb	r3, [r7, #15]
          break;
 800c038:	e018      	b.n	800c06c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c03a:	6839      	ldr	r1, [r7, #0]
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	f000 fc85 	bl	800c94c <USBD_GetConfig>
          break;
 800c042:	e013      	b.n	800c06c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c044:	6839      	ldr	r1, [r7, #0]
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	f000 fcb6 	bl	800c9b8 <USBD_GetStatus>
          break;
 800c04c:	e00e      	b.n	800c06c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c04e:	6839      	ldr	r1, [r7, #0]
 800c050:	6878      	ldr	r0, [r7, #4]
 800c052:	f000 fce5 	bl	800ca20 <USBD_SetFeature>
          break;
 800c056:	e009      	b.n	800c06c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c058:	6839      	ldr	r1, [r7, #0]
 800c05a:	6878      	ldr	r0, [r7, #4]
 800c05c:	f000 fd09 	bl	800ca72 <USBD_ClrFeature>
          break;
 800c060:	e004      	b.n	800c06c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c062:	6839      	ldr	r1, [r7, #0]
 800c064:	6878      	ldr	r0, [r7, #4]
 800c066:	f000 fd60 	bl	800cb2a <USBD_CtlError>
          break;
 800c06a:	bf00      	nop
      }
      break;
 800c06c:	e004      	b.n	800c078 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c06e:	6839      	ldr	r1, [r7, #0]
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f000 fd5a 	bl	800cb2a <USBD_CtlError>
      break;
 800c076:	bf00      	nop
  }

  return ret;
 800c078:	7bfb      	ldrb	r3, [r7, #15]
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	3710      	adds	r7, #16
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}
 800c082:	bf00      	nop

0800c084 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b084      	sub	sp, #16
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
 800c08c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c08e:	2300      	movs	r3, #0
 800c090:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	781b      	ldrb	r3, [r3, #0]
 800c096:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c09a:	2b40      	cmp	r3, #64	@ 0x40
 800c09c:	d005      	beq.n	800c0aa <USBD_StdItfReq+0x26>
 800c09e:	2b40      	cmp	r3, #64	@ 0x40
 800c0a0:	d852      	bhi.n	800c148 <USBD_StdItfReq+0xc4>
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d001      	beq.n	800c0aa <USBD_StdItfReq+0x26>
 800c0a6:	2b20      	cmp	r3, #32
 800c0a8:	d14e      	bne.n	800c148 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c0b0:	b2db      	uxtb	r3, r3
 800c0b2:	3b01      	subs	r3, #1
 800c0b4:	2b02      	cmp	r3, #2
 800c0b6:	d840      	bhi.n	800c13a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	889b      	ldrh	r3, [r3, #4]
 800c0bc:	b2db      	uxtb	r3, r3
 800c0be:	2b01      	cmp	r3, #1
 800c0c0:	d836      	bhi.n	800c130 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	889b      	ldrh	r3, [r3, #4]
 800c0c6:	b2db      	uxtb	r3, r3
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f7ff feda 	bl	800be84 <USBD_CoreFindIF>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c0d4:	7bbb      	ldrb	r3, [r7, #14]
 800c0d6:	2bff      	cmp	r3, #255	@ 0xff
 800c0d8:	d01d      	beq.n	800c116 <USBD_StdItfReq+0x92>
 800c0da:	7bbb      	ldrb	r3, [r7, #14]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d11a      	bne.n	800c116 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c0e0:	7bba      	ldrb	r2, [r7, #14]
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	32ae      	adds	r2, #174	@ 0xae
 800c0e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0ea:	689b      	ldr	r3, [r3, #8]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d00f      	beq.n	800c110 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c0f0:	7bba      	ldrb	r2, [r7, #14]
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c0f8:	7bba      	ldrb	r2, [r7, #14]
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	32ae      	adds	r2, #174	@ 0xae
 800c0fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c102:	689b      	ldr	r3, [r3, #8]
 800c104:	6839      	ldr	r1, [r7, #0]
 800c106:	6878      	ldr	r0, [r7, #4]
 800c108:	4798      	blx	r3
 800c10a:	4603      	mov	r3, r0
 800c10c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c10e:	e004      	b.n	800c11a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c110:	2303      	movs	r3, #3
 800c112:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c114:	e001      	b.n	800c11a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c116:	2303      	movs	r3, #3
 800c118:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	88db      	ldrh	r3, [r3, #6]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d110      	bne.n	800c144 <USBD_StdItfReq+0xc0>
 800c122:	7bfb      	ldrb	r3, [r7, #15]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d10d      	bne.n	800c144 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c128:	6878      	ldr	r0, [r7, #4]
 800c12a:	f000 fdbb 	bl	800cca4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c12e:	e009      	b.n	800c144 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c130:	6839      	ldr	r1, [r7, #0]
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 fcf9 	bl	800cb2a <USBD_CtlError>
          break;
 800c138:	e004      	b.n	800c144 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c13a:	6839      	ldr	r1, [r7, #0]
 800c13c:	6878      	ldr	r0, [r7, #4]
 800c13e:	f000 fcf4 	bl	800cb2a <USBD_CtlError>
          break;
 800c142:	e000      	b.n	800c146 <USBD_StdItfReq+0xc2>
          break;
 800c144:	bf00      	nop
      }
      break;
 800c146:	e004      	b.n	800c152 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c148:	6839      	ldr	r1, [r7, #0]
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	f000 fced 	bl	800cb2a <USBD_CtlError>
      break;
 800c150:	bf00      	nop
  }

  return ret;
 800c152:	7bfb      	ldrb	r3, [r7, #15]
}
 800c154:	4618      	mov	r0, r3
 800c156:	3710      	adds	r7, #16
 800c158:	46bd      	mov	sp, r7
 800c15a:	bd80      	pop	{r7, pc}

0800c15c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b084      	sub	sp, #16
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
 800c164:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c166:	2300      	movs	r3, #0
 800c168:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	889b      	ldrh	r3, [r3, #4]
 800c16e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c178:	2b40      	cmp	r3, #64	@ 0x40
 800c17a:	d007      	beq.n	800c18c <USBD_StdEPReq+0x30>
 800c17c:	2b40      	cmp	r3, #64	@ 0x40
 800c17e:	f200 8181 	bhi.w	800c484 <USBD_StdEPReq+0x328>
 800c182:	2b00      	cmp	r3, #0
 800c184:	d02a      	beq.n	800c1dc <USBD_StdEPReq+0x80>
 800c186:	2b20      	cmp	r3, #32
 800c188:	f040 817c 	bne.w	800c484 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c18c:	7bbb      	ldrb	r3, [r7, #14]
 800c18e:	4619      	mov	r1, r3
 800c190:	6878      	ldr	r0, [r7, #4]
 800c192:	f7ff fe84 	bl	800be9e <USBD_CoreFindEP>
 800c196:	4603      	mov	r3, r0
 800c198:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c19a:	7b7b      	ldrb	r3, [r7, #13]
 800c19c:	2bff      	cmp	r3, #255	@ 0xff
 800c19e:	f000 8176 	beq.w	800c48e <USBD_StdEPReq+0x332>
 800c1a2:	7b7b      	ldrb	r3, [r7, #13]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	f040 8172 	bne.w	800c48e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800c1aa:	7b7a      	ldrb	r2, [r7, #13]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c1b2:	7b7a      	ldrb	r2, [r7, #13]
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	32ae      	adds	r2, #174	@ 0xae
 800c1b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1bc:	689b      	ldr	r3, [r3, #8]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	f000 8165 	beq.w	800c48e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c1c4:	7b7a      	ldrb	r2, [r7, #13]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	32ae      	adds	r2, #174	@ 0xae
 800c1ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1ce:	689b      	ldr	r3, [r3, #8]
 800c1d0:	6839      	ldr	r1, [r7, #0]
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	4798      	blx	r3
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c1da:	e158      	b.n	800c48e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	785b      	ldrb	r3, [r3, #1]
 800c1e0:	2b03      	cmp	r3, #3
 800c1e2:	d008      	beq.n	800c1f6 <USBD_StdEPReq+0x9a>
 800c1e4:	2b03      	cmp	r3, #3
 800c1e6:	f300 8147 	bgt.w	800c478 <USBD_StdEPReq+0x31c>
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	f000 809b 	beq.w	800c326 <USBD_StdEPReq+0x1ca>
 800c1f0:	2b01      	cmp	r3, #1
 800c1f2:	d03c      	beq.n	800c26e <USBD_StdEPReq+0x112>
 800c1f4:	e140      	b.n	800c478 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c1fc:	b2db      	uxtb	r3, r3
 800c1fe:	2b02      	cmp	r3, #2
 800c200:	d002      	beq.n	800c208 <USBD_StdEPReq+0xac>
 800c202:	2b03      	cmp	r3, #3
 800c204:	d016      	beq.n	800c234 <USBD_StdEPReq+0xd8>
 800c206:	e02c      	b.n	800c262 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c208:	7bbb      	ldrb	r3, [r7, #14]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d00d      	beq.n	800c22a <USBD_StdEPReq+0xce>
 800c20e:	7bbb      	ldrb	r3, [r7, #14]
 800c210:	2b80      	cmp	r3, #128	@ 0x80
 800c212:	d00a      	beq.n	800c22a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c214:	7bbb      	ldrb	r3, [r7, #14]
 800c216:	4619      	mov	r1, r3
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f001 f8a1 	bl	800d360 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c21e:	2180      	movs	r1, #128	@ 0x80
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f001 f89d 	bl	800d360 <USBD_LL_StallEP>
 800c226:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c228:	e020      	b.n	800c26c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c22a:	6839      	ldr	r1, [r7, #0]
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f000 fc7c 	bl	800cb2a <USBD_CtlError>
              break;
 800c232:	e01b      	b.n	800c26c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c234:	683b      	ldr	r3, [r7, #0]
 800c236:	885b      	ldrh	r3, [r3, #2]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d10e      	bne.n	800c25a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c23c:	7bbb      	ldrb	r3, [r7, #14]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00b      	beq.n	800c25a <USBD_StdEPReq+0xfe>
 800c242:	7bbb      	ldrb	r3, [r7, #14]
 800c244:	2b80      	cmp	r3, #128	@ 0x80
 800c246:	d008      	beq.n	800c25a <USBD_StdEPReq+0xfe>
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	88db      	ldrh	r3, [r3, #6]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d104      	bne.n	800c25a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c250:	7bbb      	ldrb	r3, [r7, #14]
 800c252:	4619      	mov	r1, r3
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f001 f883 	bl	800d360 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f000 fd22 	bl	800cca4 <USBD_CtlSendStatus>

              break;
 800c260:	e004      	b.n	800c26c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c262:	6839      	ldr	r1, [r7, #0]
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f000 fc60 	bl	800cb2a <USBD_CtlError>
              break;
 800c26a:	bf00      	nop
          }
          break;
 800c26c:	e109      	b.n	800c482 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c274:	b2db      	uxtb	r3, r3
 800c276:	2b02      	cmp	r3, #2
 800c278:	d002      	beq.n	800c280 <USBD_StdEPReq+0x124>
 800c27a:	2b03      	cmp	r3, #3
 800c27c:	d016      	beq.n	800c2ac <USBD_StdEPReq+0x150>
 800c27e:	e04b      	b.n	800c318 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c280:	7bbb      	ldrb	r3, [r7, #14]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d00d      	beq.n	800c2a2 <USBD_StdEPReq+0x146>
 800c286:	7bbb      	ldrb	r3, [r7, #14]
 800c288:	2b80      	cmp	r3, #128	@ 0x80
 800c28a:	d00a      	beq.n	800c2a2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c28c:	7bbb      	ldrb	r3, [r7, #14]
 800c28e:	4619      	mov	r1, r3
 800c290:	6878      	ldr	r0, [r7, #4]
 800c292:	f001 f865 	bl	800d360 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c296:	2180      	movs	r1, #128	@ 0x80
 800c298:	6878      	ldr	r0, [r7, #4]
 800c29a:	f001 f861 	bl	800d360 <USBD_LL_StallEP>
 800c29e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c2a0:	e040      	b.n	800c324 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c2a2:	6839      	ldr	r1, [r7, #0]
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 fc40 	bl	800cb2a <USBD_CtlError>
              break;
 800c2aa:	e03b      	b.n	800c324 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	885b      	ldrh	r3, [r3, #2]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d136      	bne.n	800c322 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c2b4:	7bbb      	ldrb	r3, [r7, #14]
 800c2b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d004      	beq.n	800c2c8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c2be:	7bbb      	ldrb	r3, [r7, #14]
 800c2c0:	4619      	mov	r1, r3
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f001 f86b 	bl	800d39e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c2c8:	6878      	ldr	r0, [r7, #4]
 800c2ca:	f000 fceb 	bl	800cca4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c2ce:	7bbb      	ldrb	r3, [r7, #14]
 800c2d0:	4619      	mov	r1, r3
 800c2d2:	6878      	ldr	r0, [r7, #4]
 800c2d4:	f7ff fde3 	bl	800be9e <USBD_CoreFindEP>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c2dc:	7b7b      	ldrb	r3, [r7, #13]
 800c2de:	2bff      	cmp	r3, #255	@ 0xff
 800c2e0:	d01f      	beq.n	800c322 <USBD_StdEPReq+0x1c6>
 800c2e2:	7b7b      	ldrb	r3, [r7, #13]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d11c      	bne.n	800c322 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c2e8:	7b7a      	ldrb	r2, [r7, #13]
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c2f0:	7b7a      	ldrb	r2, [r7, #13]
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	32ae      	adds	r2, #174	@ 0xae
 800c2f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2fa:	689b      	ldr	r3, [r3, #8]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d010      	beq.n	800c322 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c300:	7b7a      	ldrb	r2, [r7, #13]
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	32ae      	adds	r2, #174	@ 0xae
 800c306:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	6839      	ldr	r1, [r7, #0]
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	4798      	blx	r3
 800c312:	4603      	mov	r3, r0
 800c314:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c316:	e004      	b.n	800c322 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c318:	6839      	ldr	r1, [r7, #0]
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f000 fc05 	bl	800cb2a <USBD_CtlError>
              break;
 800c320:	e000      	b.n	800c324 <USBD_StdEPReq+0x1c8>
              break;
 800c322:	bf00      	nop
          }
          break;
 800c324:	e0ad      	b.n	800c482 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c32c:	b2db      	uxtb	r3, r3
 800c32e:	2b02      	cmp	r3, #2
 800c330:	d002      	beq.n	800c338 <USBD_StdEPReq+0x1dc>
 800c332:	2b03      	cmp	r3, #3
 800c334:	d033      	beq.n	800c39e <USBD_StdEPReq+0x242>
 800c336:	e099      	b.n	800c46c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c338:	7bbb      	ldrb	r3, [r7, #14]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d007      	beq.n	800c34e <USBD_StdEPReq+0x1f2>
 800c33e:	7bbb      	ldrb	r3, [r7, #14]
 800c340:	2b80      	cmp	r3, #128	@ 0x80
 800c342:	d004      	beq.n	800c34e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c344:	6839      	ldr	r1, [r7, #0]
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f000 fbef 	bl	800cb2a <USBD_CtlError>
                break;
 800c34c:	e093      	b.n	800c476 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c34e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c352:	2b00      	cmp	r3, #0
 800c354:	da0b      	bge.n	800c36e <USBD_StdEPReq+0x212>
 800c356:	7bbb      	ldrb	r3, [r7, #14]
 800c358:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c35c:	4613      	mov	r3, r2
 800c35e:	009b      	lsls	r3, r3, #2
 800c360:	4413      	add	r3, r2
 800c362:	009b      	lsls	r3, r3, #2
 800c364:	3310      	adds	r3, #16
 800c366:	687a      	ldr	r2, [r7, #4]
 800c368:	4413      	add	r3, r2
 800c36a:	3304      	adds	r3, #4
 800c36c:	e00b      	b.n	800c386 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c36e:	7bbb      	ldrb	r3, [r7, #14]
 800c370:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c374:	4613      	mov	r3, r2
 800c376:	009b      	lsls	r3, r3, #2
 800c378:	4413      	add	r3, r2
 800c37a:	009b      	lsls	r3, r3, #2
 800c37c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c380:	687a      	ldr	r2, [r7, #4]
 800c382:	4413      	add	r3, r2
 800c384:	3304      	adds	r3, #4
 800c386:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	2200      	movs	r2, #0
 800c38c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c38e:	68bb      	ldr	r3, [r7, #8]
 800c390:	330e      	adds	r3, #14
 800c392:	2202      	movs	r2, #2
 800c394:	4619      	mov	r1, r3
 800c396:	6878      	ldr	r0, [r7, #4]
 800c398:	f000 fc44 	bl	800cc24 <USBD_CtlSendData>
              break;
 800c39c:	e06b      	b.n	800c476 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c39e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	da11      	bge.n	800c3ca <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c3a6:	7bbb      	ldrb	r3, [r7, #14]
 800c3a8:	f003 020f 	and.w	r2, r3, #15
 800c3ac:	6879      	ldr	r1, [r7, #4]
 800c3ae:	4613      	mov	r3, r2
 800c3b0:	009b      	lsls	r3, r3, #2
 800c3b2:	4413      	add	r3, r2
 800c3b4:	009b      	lsls	r3, r3, #2
 800c3b6:	440b      	add	r3, r1
 800c3b8:	3323      	adds	r3, #35	@ 0x23
 800c3ba:	781b      	ldrb	r3, [r3, #0]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d117      	bne.n	800c3f0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c3c0:	6839      	ldr	r1, [r7, #0]
 800c3c2:	6878      	ldr	r0, [r7, #4]
 800c3c4:	f000 fbb1 	bl	800cb2a <USBD_CtlError>
                  break;
 800c3c8:	e055      	b.n	800c476 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c3ca:	7bbb      	ldrb	r3, [r7, #14]
 800c3cc:	f003 020f 	and.w	r2, r3, #15
 800c3d0:	6879      	ldr	r1, [r7, #4]
 800c3d2:	4613      	mov	r3, r2
 800c3d4:	009b      	lsls	r3, r3, #2
 800c3d6:	4413      	add	r3, r2
 800c3d8:	009b      	lsls	r3, r3, #2
 800c3da:	440b      	add	r3, r1
 800c3dc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c3e0:	781b      	ldrb	r3, [r3, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d104      	bne.n	800c3f0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c3e6:	6839      	ldr	r1, [r7, #0]
 800c3e8:	6878      	ldr	r0, [r7, #4]
 800c3ea:	f000 fb9e 	bl	800cb2a <USBD_CtlError>
                  break;
 800c3ee:	e042      	b.n	800c476 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	da0b      	bge.n	800c410 <USBD_StdEPReq+0x2b4>
 800c3f8:	7bbb      	ldrb	r3, [r7, #14]
 800c3fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c3fe:	4613      	mov	r3, r2
 800c400:	009b      	lsls	r3, r3, #2
 800c402:	4413      	add	r3, r2
 800c404:	009b      	lsls	r3, r3, #2
 800c406:	3310      	adds	r3, #16
 800c408:	687a      	ldr	r2, [r7, #4]
 800c40a:	4413      	add	r3, r2
 800c40c:	3304      	adds	r3, #4
 800c40e:	e00b      	b.n	800c428 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c410:	7bbb      	ldrb	r3, [r7, #14]
 800c412:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c416:	4613      	mov	r3, r2
 800c418:	009b      	lsls	r3, r3, #2
 800c41a:	4413      	add	r3, r2
 800c41c:	009b      	lsls	r3, r3, #2
 800c41e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c422:	687a      	ldr	r2, [r7, #4]
 800c424:	4413      	add	r3, r2
 800c426:	3304      	adds	r3, #4
 800c428:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c42a:	7bbb      	ldrb	r3, [r7, #14]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d002      	beq.n	800c436 <USBD_StdEPReq+0x2da>
 800c430:	7bbb      	ldrb	r3, [r7, #14]
 800c432:	2b80      	cmp	r3, #128	@ 0x80
 800c434:	d103      	bne.n	800c43e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	2200      	movs	r2, #0
 800c43a:	739a      	strb	r2, [r3, #14]
 800c43c:	e00e      	b.n	800c45c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c43e:	7bbb      	ldrb	r3, [r7, #14]
 800c440:	4619      	mov	r1, r3
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f000 ffca 	bl	800d3dc <USBD_LL_IsStallEP>
 800c448:	4603      	mov	r3, r0
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d003      	beq.n	800c456 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	2201      	movs	r2, #1
 800c452:	739a      	strb	r2, [r3, #14]
 800c454:	e002      	b.n	800c45c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	2200      	movs	r2, #0
 800c45a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	330e      	adds	r3, #14
 800c460:	2202      	movs	r2, #2
 800c462:	4619      	mov	r1, r3
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f000 fbdd 	bl	800cc24 <USBD_CtlSendData>
              break;
 800c46a:	e004      	b.n	800c476 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800c46c:	6839      	ldr	r1, [r7, #0]
 800c46e:	6878      	ldr	r0, [r7, #4]
 800c470:	f000 fb5b 	bl	800cb2a <USBD_CtlError>
              break;
 800c474:	bf00      	nop
          }
          break;
 800c476:	e004      	b.n	800c482 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800c478:	6839      	ldr	r1, [r7, #0]
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f000 fb55 	bl	800cb2a <USBD_CtlError>
          break;
 800c480:	bf00      	nop
      }
      break;
 800c482:	e005      	b.n	800c490 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800c484:	6839      	ldr	r1, [r7, #0]
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f000 fb4f 	bl	800cb2a <USBD_CtlError>
      break;
 800c48c:	e000      	b.n	800c490 <USBD_StdEPReq+0x334>
      break;
 800c48e:	bf00      	nop
  }

  return ret;
 800c490:	7bfb      	ldrb	r3, [r7, #15]
}
 800c492:	4618      	mov	r0, r3
 800c494:	3710      	adds	r7, #16
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
	...

0800c49c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b084      	sub	sp, #16
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	885b      	ldrh	r3, [r3, #2]
 800c4b6:	0a1b      	lsrs	r3, r3, #8
 800c4b8:	b29b      	uxth	r3, r3
 800c4ba:	3b01      	subs	r3, #1
 800c4bc:	2b06      	cmp	r3, #6
 800c4be:	f200 8128 	bhi.w	800c712 <USBD_GetDescriptor+0x276>
 800c4c2:	a201      	add	r2, pc, #4	@ (adr r2, 800c4c8 <USBD_GetDescriptor+0x2c>)
 800c4c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4c8:	0800c4e5 	.word	0x0800c4e5
 800c4cc:	0800c4fd 	.word	0x0800c4fd
 800c4d0:	0800c53d 	.word	0x0800c53d
 800c4d4:	0800c713 	.word	0x0800c713
 800c4d8:	0800c713 	.word	0x0800c713
 800c4dc:	0800c6b3 	.word	0x0800c6b3
 800c4e0:	0800c6df 	.word	0x0800c6df
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	687a      	ldr	r2, [r7, #4]
 800c4ee:	7c12      	ldrb	r2, [r2, #16]
 800c4f0:	f107 0108 	add.w	r1, r7, #8
 800c4f4:	4610      	mov	r0, r2
 800c4f6:	4798      	blx	r3
 800c4f8:	60f8      	str	r0, [r7, #12]
      break;
 800c4fa:	e112      	b.n	800c722 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	7c1b      	ldrb	r3, [r3, #16]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d10d      	bne.n	800c520 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c50a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c50c:	f107 0208 	add.w	r2, r7, #8
 800c510:	4610      	mov	r0, r2
 800c512:	4798      	blx	r3
 800c514:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	3301      	adds	r3, #1
 800c51a:	2202      	movs	r2, #2
 800c51c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c51e:	e100      	b.n	800c722 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c528:	f107 0208 	add.w	r2, r7, #8
 800c52c:	4610      	mov	r0, r2
 800c52e:	4798      	blx	r3
 800c530:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	3301      	adds	r3, #1
 800c536:	2202      	movs	r2, #2
 800c538:	701a      	strb	r2, [r3, #0]
      break;
 800c53a:	e0f2      	b.n	800c722 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c53c:	683b      	ldr	r3, [r7, #0]
 800c53e:	885b      	ldrh	r3, [r3, #2]
 800c540:	b2db      	uxtb	r3, r3
 800c542:	2b05      	cmp	r3, #5
 800c544:	f200 80ac 	bhi.w	800c6a0 <USBD_GetDescriptor+0x204>
 800c548:	a201      	add	r2, pc, #4	@ (adr r2, 800c550 <USBD_GetDescriptor+0xb4>)
 800c54a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c54e:	bf00      	nop
 800c550:	0800c569 	.word	0x0800c569
 800c554:	0800c59d 	.word	0x0800c59d
 800c558:	0800c5d1 	.word	0x0800c5d1
 800c55c:	0800c605 	.word	0x0800c605
 800c560:	0800c639 	.word	0x0800c639
 800c564:	0800c66d 	.word	0x0800c66d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c56e:	685b      	ldr	r3, [r3, #4]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d00b      	beq.n	800c58c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c57a:	685b      	ldr	r3, [r3, #4]
 800c57c:	687a      	ldr	r2, [r7, #4]
 800c57e:	7c12      	ldrb	r2, [r2, #16]
 800c580:	f107 0108 	add.w	r1, r7, #8
 800c584:	4610      	mov	r0, r2
 800c586:	4798      	blx	r3
 800c588:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c58a:	e091      	b.n	800c6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c58c:	6839      	ldr	r1, [r7, #0]
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	f000 facb 	bl	800cb2a <USBD_CtlError>
            err++;
 800c594:	7afb      	ldrb	r3, [r7, #11]
 800c596:	3301      	adds	r3, #1
 800c598:	72fb      	strb	r3, [r7, #11]
          break;
 800c59a:	e089      	b.n	800c6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c5a2:	689b      	ldr	r3, [r3, #8]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d00b      	beq.n	800c5c0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c5ae:	689b      	ldr	r3, [r3, #8]
 800c5b0:	687a      	ldr	r2, [r7, #4]
 800c5b2:	7c12      	ldrb	r2, [r2, #16]
 800c5b4:	f107 0108 	add.w	r1, r7, #8
 800c5b8:	4610      	mov	r0, r2
 800c5ba:	4798      	blx	r3
 800c5bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c5be:	e077      	b.n	800c6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c5c0:	6839      	ldr	r1, [r7, #0]
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	f000 fab1 	bl	800cb2a <USBD_CtlError>
            err++;
 800c5c8:	7afb      	ldrb	r3, [r7, #11]
 800c5ca:	3301      	adds	r3, #1
 800c5cc:	72fb      	strb	r3, [r7, #11]
          break;
 800c5ce:	e06f      	b.n	800c6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c5d6:	68db      	ldr	r3, [r3, #12]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d00b      	beq.n	800c5f4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	687a      	ldr	r2, [r7, #4]
 800c5e6:	7c12      	ldrb	r2, [r2, #16]
 800c5e8:	f107 0108 	add.w	r1, r7, #8
 800c5ec:	4610      	mov	r0, r2
 800c5ee:	4798      	blx	r3
 800c5f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c5f2:	e05d      	b.n	800c6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c5f4:	6839      	ldr	r1, [r7, #0]
 800c5f6:	6878      	ldr	r0, [r7, #4]
 800c5f8:	f000 fa97 	bl	800cb2a <USBD_CtlError>
            err++;
 800c5fc:	7afb      	ldrb	r3, [r7, #11]
 800c5fe:	3301      	adds	r3, #1
 800c600:	72fb      	strb	r3, [r7, #11]
          break;
 800c602:	e055      	b.n	800c6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c60a:	691b      	ldr	r3, [r3, #16]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d00b      	beq.n	800c628 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c616:	691b      	ldr	r3, [r3, #16]
 800c618:	687a      	ldr	r2, [r7, #4]
 800c61a:	7c12      	ldrb	r2, [r2, #16]
 800c61c:	f107 0108 	add.w	r1, r7, #8
 800c620:	4610      	mov	r0, r2
 800c622:	4798      	blx	r3
 800c624:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c626:	e043      	b.n	800c6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c628:	6839      	ldr	r1, [r7, #0]
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f000 fa7d 	bl	800cb2a <USBD_CtlError>
            err++;
 800c630:	7afb      	ldrb	r3, [r7, #11]
 800c632:	3301      	adds	r3, #1
 800c634:	72fb      	strb	r3, [r7, #11]
          break;
 800c636:	e03b      	b.n	800c6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c63e:	695b      	ldr	r3, [r3, #20]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d00b      	beq.n	800c65c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c64a:	695b      	ldr	r3, [r3, #20]
 800c64c:	687a      	ldr	r2, [r7, #4]
 800c64e:	7c12      	ldrb	r2, [r2, #16]
 800c650:	f107 0108 	add.w	r1, r7, #8
 800c654:	4610      	mov	r0, r2
 800c656:	4798      	blx	r3
 800c658:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c65a:	e029      	b.n	800c6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c65c:	6839      	ldr	r1, [r7, #0]
 800c65e:	6878      	ldr	r0, [r7, #4]
 800c660:	f000 fa63 	bl	800cb2a <USBD_CtlError>
            err++;
 800c664:	7afb      	ldrb	r3, [r7, #11]
 800c666:	3301      	adds	r3, #1
 800c668:	72fb      	strb	r3, [r7, #11]
          break;
 800c66a:	e021      	b.n	800c6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c672:	699b      	ldr	r3, [r3, #24]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d00b      	beq.n	800c690 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c67e:	699b      	ldr	r3, [r3, #24]
 800c680:	687a      	ldr	r2, [r7, #4]
 800c682:	7c12      	ldrb	r2, [r2, #16]
 800c684:	f107 0108 	add.w	r1, r7, #8
 800c688:	4610      	mov	r0, r2
 800c68a:	4798      	blx	r3
 800c68c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c68e:	e00f      	b.n	800c6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c690:	6839      	ldr	r1, [r7, #0]
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	f000 fa49 	bl	800cb2a <USBD_CtlError>
            err++;
 800c698:	7afb      	ldrb	r3, [r7, #11]
 800c69a:	3301      	adds	r3, #1
 800c69c:	72fb      	strb	r3, [r7, #11]
          break;
 800c69e:	e007      	b.n	800c6b0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c6a0:	6839      	ldr	r1, [r7, #0]
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f000 fa41 	bl	800cb2a <USBD_CtlError>
          err++;
 800c6a8:	7afb      	ldrb	r3, [r7, #11]
 800c6aa:	3301      	adds	r3, #1
 800c6ac:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c6ae:	bf00      	nop
      }
      break;
 800c6b0:	e037      	b.n	800c722 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	7c1b      	ldrb	r3, [r3, #16]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d109      	bne.n	800c6ce <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c6c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6c2:	f107 0208 	add.w	r2, r7, #8
 800c6c6:	4610      	mov	r0, r2
 800c6c8:	4798      	blx	r3
 800c6ca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c6cc:	e029      	b.n	800c722 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c6ce:	6839      	ldr	r1, [r7, #0]
 800c6d0:	6878      	ldr	r0, [r7, #4]
 800c6d2:	f000 fa2a 	bl	800cb2a <USBD_CtlError>
        err++;
 800c6d6:	7afb      	ldrb	r3, [r7, #11]
 800c6d8:	3301      	adds	r3, #1
 800c6da:	72fb      	strb	r3, [r7, #11]
      break;
 800c6dc:	e021      	b.n	800c722 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	7c1b      	ldrb	r3, [r3, #16]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d10d      	bne.n	800c702 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c6ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6ee:	f107 0208 	add.w	r2, r7, #8
 800c6f2:	4610      	mov	r0, r2
 800c6f4:	4798      	blx	r3
 800c6f6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	2207      	movs	r2, #7
 800c6fe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c700:	e00f      	b.n	800c722 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c702:	6839      	ldr	r1, [r7, #0]
 800c704:	6878      	ldr	r0, [r7, #4]
 800c706:	f000 fa10 	bl	800cb2a <USBD_CtlError>
        err++;
 800c70a:	7afb      	ldrb	r3, [r7, #11]
 800c70c:	3301      	adds	r3, #1
 800c70e:	72fb      	strb	r3, [r7, #11]
      break;
 800c710:	e007      	b.n	800c722 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c712:	6839      	ldr	r1, [r7, #0]
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f000 fa08 	bl	800cb2a <USBD_CtlError>
      err++;
 800c71a:	7afb      	ldrb	r3, [r7, #11]
 800c71c:	3301      	adds	r3, #1
 800c71e:	72fb      	strb	r3, [r7, #11]
      break;
 800c720:	bf00      	nop
  }

  if (err != 0U)
 800c722:	7afb      	ldrb	r3, [r7, #11]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d11e      	bne.n	800c766 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	88db      	ldrh	r3, [r3, #6]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d016      	beq.n	800c75e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c730:	893b      	ldrh	r3, [r7, #8]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d00e      	beq.n	800c754 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	88da      	ldrh	r2, [r3, #6]
 800c73a:	893b      	ldrh	r3, [r7, #8]
 800c73c:	4293      	cmp	r3, r2
 800c73e:	bf28      	it	cs
 800c740:	4613      	movcs	r3, r2
 800c742:	b29b      	uxth	r3, r3
 800c744:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c746:	893b      	ldrh	r3, [r7, #8]
 800c748:	461a      	mov	r2, r3
 800c74a:	68f9      	ldr	r1, [r7, #12]
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	f000 fa69 	bl	800cc24 <USBD_CtlSendData>
 800c752:	e009      	b.n	800c768 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c754:	6839      	ldr	r1, [r7, #0]
 800c756:	6878      	ldr	r0, [r7, #4]
 800c758:	f000 f9e7 	bl	800cb2a <USBD_CtlError>
 800c75c:	e004      	b.n	800c768 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f000 faa0 	bl	800cca4 <USBD_CtlSendStatus>
 800c764:	e000      	b.n	800c768 <USBD_GetDescriptor+0x2cc>
    return;
 800c766:	bf00      	nop
  }
}
 800c768:	3710      	adds	r7, #16
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	bf00      	nop

0800c770 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b084      	sub	sp, #16
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
 800c778:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	889b      	ldrh	r3, [r3, #4]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d131      	bne.n	800c7e6 <USBD_SetAddress+0x76>
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	88db      	ldrh	r3, [r3, #6]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d12d      	bne.n	800c7e6 <USBD_SetAddress+0x76>
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	885b      	ldrh	r3, [r3, #2]
 800c78e:	2b7f      	cmp	r3, #127	@ 0x7f
 800c790:	d829      	bhi.n	800c7e6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	885b      	ldrh	r3, [r3, #2]
 800c796:	b2db      	uxtb	r3, r3
 800c798:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c79c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7a4:	b2db      	uxtb	r3, r3
 800c7a6:	2b03      	cmp	r3, #3
 800c7a8:	d104      	bne.n	800c7b4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c7aa:	6839      	ldr	r1, [r7, #0]
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f000 f9bc 	bl	800cb2a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c7b2:	e01d      	b.n	800c7f0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	7bfa      	ldrb	r2, [r7, #15]
 800c7b8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c7bc:	7bfb      	ldrb	r3, [r7, #15]
 800c7be:	4619      	mov	r1, r3
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f000 fe37 	bl	800d434 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c7c6:	6878      	ldr	r0, [r7, #4]
 800c7c8:	f000 fa6c 	bl	800cca4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c7cc:	7bfb      	ldrb	r3, [r7, #15]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d004      	beq.n	800c7dc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2202      	movs	r2, #2
 800c7d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c7da:	e009      	b.n	800c7f0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	2201      	movs	r2, #1
 800c7e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c7e4:	e004      	b.n	800c7f0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c7e6:	6839      	ldr	r1, [r7, #0]
 800c7e8:	6878      	ldr	r0, [r7, #4]
 800c7ea:	f000 f99e 	bl	800cb2a <USBD_CtlError>
  }
}
 800c7ee:	bf00      	nop
 800c7f0:	bf00      	nop
 800c7f2:	3710      	adds	r7, #16
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b084      	sub	sp, #16
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
 800c800:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c802:	2300      	movs	r3, #0
 800c804:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	885b      	ldrh	r3, [r3, #2]
 800c80a:	b2da      	uxtb	r2, r3
 800c80c:	4b4e      	ldr	r3, [pc, #312]	@ (800c948 <USBD_SetConfig+0x150>)
 800c80e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c810:	4b4d      	ldr	r3, [pc, #308]	@ (800c948 <USBD_SetConfig+0x150>)
 800c812:	781b      	ldrb	r3, [r3, #0]
 800c814:	2b01      	cmp	r3, #1
 800c816:	d905      	bls.n	800c824 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c818:	6839      	ldr	r1, [r7, #0]
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f000 f985 	bl	800cb2a <USBD_CtlError>
    return USBD_FAIL;
 800c820:	2303      	movs	r3, #3
 800c822:	e08c      	b.n	800c93e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c82a:	b2db      	uxtb	r3, r3
 800c82c:	2b02      	cmp	r3, #2
 800c82e:	d002      	beq.n	800c836 <USBD_SetConfig+0x3e>
 800c830:	2b03      	cmp	r3, #3
 800c832:	d029      	beq.n	800c888 <USBD_SetConfig+0x90>
 800c834:	e075      	b.n	800c922 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c836:	4b44      	ldr	r3, [pc, #272]	@ (800c948 <USBD_SetConfig+0x150>)
 800c838:	781b      	ldrb	r3, [r3, #0]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d020      	beq.n	800c880 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c83e:	4b42      	ldr	r3, [pc, #264]	@ (800c948 <USBD_SetConfig+0x150>)
 800c840:	781b      	ldrb	r3, [r3, #0]
 800c842:	461a      	mov	r2, r3
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c848:	4b3f      	ldr	r3, [pc, #252]	@ (800c948 <USBD_SetConfig+0x150>)
 800c84a:	781b      	ldrb	r3, [r3, #0]
 800c84c:	4619      	mov	r1, r3
 800c84e:	6878      	ldr	r0, [r7, #4]
 800c850:	f7fe ffcd 	bl	800b7ee <USBD_SetClassConfig>
 800c854:	4603      	mov	r3, r0
 800c856:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c858:	7bfb      	ldrb	r3, [r7, #15]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d008      	beq.n	800c870 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c85e:	6839      	ldr	r1, [r7, #0]
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f000 f962 	bl	800cb2a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2202      	movs	r2, #2
 800c86a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c86e:	e065      	b.n	800c93c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f000 fa17 	bl	800cca4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	2203      	movs	r2, #3
 800c87a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c87e:	e05d      	b.n	800c93c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c880:	6878      	ldr	r0, [r7, #4]
 800c882:	f000 fa0f 	bl	800cca4 <USBD_CtlSendStatus>
      break;
 800c886:	e059      	b.n	800c93c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c888:	4b2f      	ldr	r3, [pc, #188]	@ (800c948 <USBD_SetConfig+0x150>)
 800c88a:	781b      	ldrb	r3, [r3, #0]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d112      	bne.n	800c8b6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2202      	movs	r2, #2
 800c894:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c898:	4b2b      	ldr	r3, [pc, #172]	@ (800c948 <USBD_SetConfig+0x150>)
 800c89a:	781b      	ldrb	r3, [r3, #0]
 800c89c:	461a      	mov	r2, r3
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c8a2:	4b29      	ldr	r3, [pc, #164]	@ (800c948 <USBD_SetConfig+0x150>)
 800c8a4:	781b      	ldrb	r3, [r3, #0]
 800c8a6:	4619      	mov	r1, r3
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f7fe ffbc 	bl	800b826 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f000 f9f8 	bl	800cca4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c8b4:	e042      	b.n	800c93c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c8b6:	4b24      	ldr	r3, [pc, #144]	@ (800c948 <USBD_SetConfig+0x150>)
 800c8b8:	781b      	ldrb	r3, [r3, #0]
 800c8ba:	461a      	mov	r2, r3
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	429a      	cmp	r2, r3
 800c8c2:	d02a      	beq.n	800c91a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	685b      	ldr	r3, [r3, #4]
 800c8c8:	b2db      	uxtb	r3, r3
 800c8ca:	4619      	mov	r1, r3
 800c8cc:	6878      	ldr	r0, [r7, #4]
 800c8ce:	f7fe ffaa 	bl	800b826 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c8d2:	4b1d      	ldr	r3, [pc, #116]	@ (800c948 <USBD_SetConfig+0x150>)
 800c8d4:	781b      	ldrb	r3, [r3, #0]
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c8dc:	4b1a      	ldr	r3, [pc, #104]	@ (800c948 <USBD_SetConfig+0x150>)
 800c8de:	781b      	ldrb	r3, [r3, #0]
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	6878      	ldr	r0, [r7, #4]
 800c8e4:	f7fe ff83 	bl	800b7ee <USBD_SetClassConfig>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c8ec:	7bfb      	ldrb	r3, [r7, #15]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d00f      	beq.n	800c912 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c8f2:	6839      	ldr	r1, [r7, #0]
 800c8f4:	6878      	ldr	r0, [r7, #4]
 800c8f6:	f000 f918 	bl	800cb2a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	685b      	ldr	r3, [r3, #4]
 800c8fe:	b2db      	uxtb	r3, r3
 800c900:	4619      	mov	r1, r3
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f7fe ff8f 	bl	800b826 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2202      	movs	r2, #2
 800c90c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c910:	e014      	b.n	800c93c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f000 f9c6 	bl	800cca4 <USBD_CtlSendStatus>
      break;
 800c918:	e010      	b.n	800c93c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f000 f9c2 	bl	800cca4 <USBD_CtlSendStatus>
      break;
 800c920:	e00c      	b.n	800c93c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c922:	6839      	ldr	r1, [r7, #0]
 800c924:	6878      	ldr	r0, [r7, #4]
 800c926:	f000 f900 	bl	800cb2a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c92a:	4b07      	ldr	r3, [pc, #28]	@ (800c948 <USBD_SetConfig+0x150>)
 800c92c:	781b      	ldrb	r3, [r3, #0]
 800c92e:	4619      	mov	r1, r3
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f7fe ff78 	bl	800b826 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c936:	2303      	movs	r3, #3
 800c938:	73fb      	strb	r3, [r7, #15]
      break;
 800c93a:	bf00      	nop
  }

  return ret;
 800c93c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c93e:	4618      	mov	r0, r3
 800c940:	3710      	adds	r7, #16
 800c942:	46bd      	mov	sp, r7
 800c944:	bd80      	pop	{r7, pc}
 800c946:	bf00      	nop
 800c948:	20000754 	.word	0x20000754

0800c94c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b082      	sub	sp, #8
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
 800c954:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	88db      	ldrh	r3, [r3, #6]
 800c95a:	2b01      	cmp	r3, #1
 800c95c:	d004      	beq.n	800c968 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c95e:	6839      	ldr	r1, [r7, #0]
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f000 f8e2 	bl	800cb2a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c966:	e023      	b.n	800c9b0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c96e:	b2db      	uxtb	r3, r3
 800c970:	2b02      	cmp	r3, #2
 800c972:	dc02      	bgt.n	800c97a <USBD_GetConfig+0x2e>
 800c974:	2b00      	cmp	r3, #0
 800c976:	dc03      	bgt.n	800c980 <USBD_GetConfig+0x34>
 800c978:	e015      	b.n	800c9a6 <USBD_GetConfig+0x5a>
 800c97a:	2b03      	cmp	r3, #3
 800c97c:	d00b      	beq.n	800c996 <USBD_GetConfig+0x4a>
 800c97e:	e012      	b.n	800c9a6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	2200      	movs	r2, #0
 800c984:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	3308      	adds	r3, #8
 800c98a:	2201      	movs	r2, #1
 800c98c:	4619      	mov	r1, r3
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f000 f948 	bl	800cc24 <USBD_CtlSendData>
        break;
 800c994:	e00c      	b.n	800c9b0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	3304      	adds	r3, #4
 800c99a:	2201      	movs	r2, #1
 800c99c:	4619      	mov	r1, r3
 800c99e:	6878      	ldr	r0, [r7, #4]
 800c9a0:	f000 f940 	bl	800cc24 <USBD_CtlSendData>
        break;
 800c9a4:	e004      	b.n	800c9b0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c9a6:	6839      	ldr	r1, [r7, #0]
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f000 f8be 	bl	800cb2a <USBD_CtlError>
        break;
 800c9ae:	bf00      	nop
}
 800c9b0:	bf00      	nop
 800c9b2:	3708      	adds	r7, #8
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}

0800c9b8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b082      	sub	sp, #8
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
 800c9c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c9c8:	b2db      	uxtb	r3, r3
 800c9ca:	3b01      	subs	r3, #1
 800c9cc:	2b02      	cmp	r3, #2
 800c9ce:	d81e      	bhi.n	800ca0e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	88db      	ldrh	r3, [r3, #6]
 800c9d4:	2b02      	cmp	r3, #2
 800c9d6:	d004      	beq.n	800c9e2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c9d8:	6839      	ldr	r1, [r7, #0]
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	f000 f8a5 	bl	800cb2a <USBD_CtlError>
        break;
 800c9e0:	e01a      	b.n	800ca18 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d005      	beq.n	800c9fe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	68db      	ldr	r3, [r3, #12]
 800c9f6:	f043 0202 	orr.w	r2, r3, #2
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	330c      	adds	r3, #12
 800ca02:	2202      	movs	r2, #2
 800ca04:	4619      	mov	r1, r3
 800ca06:	6878      	ldr	r0, [r7, #4]
 800ca08:	f000 f90c 	bl	800cc24 <USBD_CtlSendData>
      break;
 800ca0c:	e004      	b.n	800ca18 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ca0e:	6839      	ldr	r1, [r7, #0]
 800ca10:	6878      	ldr	r0, [r7, #4]
 800ca12:	f000 f88a 	bl	800cb2a <USBD_CtlError>
      break;
 800ca16:	bf00      	nop
  }
}
 800ca18:	bf00      	nop
 800ca1a:	3708      	adds	r7, #8
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	bd80      	pop	{r7, pc}

0800ca20 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b082      	sub	sp, #8
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	6078      	str	r0, [r7, #4]
 800ca28:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	885b      	ldrh	r3, [r3, #2]
 800ca2e:	2b01      	cmp	r3, #1
 800ca30:	d107      	bne.n	800ca42 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2201      	movs	r2, #1
 800ca36:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f000 f932 	bl	800cca4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ca40:	e013      	b.n	800ca6a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ca42:	683b      	ldr	r3, [r7, #0]
 800ca44:	885b      	ldrh	r3, [r3, #2]
 800ca46:	2b02      	cmp	r3, #2
 800ca48:	d10b      	bne.n	800ca62 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ca4a:	683b      	ldr	r3, [r7, #0]
 800ca4c:	889b      	ldrh	r3, [r3, #4]
 800ca4e:	0a1b      	lsrs	r3, r3, #8
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	b2da      	uxtb	r2, r3
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	f000 f922 	bl	800cca4 <USBD_CtlSendStatus>
}
 800ca60:	e003      	b.n	800ca6a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ca62:	6839      	ldr	r1, [r7, #0]
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f000 f860 	bl	800cb2a <USBD_CtlError>
}
 800ca6a:	bf00      	nop
 800ca6c:	3708      	adds	r7, #8
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}

0800ca72 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca72:	b580      	push	{r7, lr}
 800ca74:	b082      	sub	sp, #8
 800ca76:	af00      	add	r7, sp, #0
 800ca78:	6078      	str	r0, [r7, #4]
 800ca7a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca82:	b2db      	uxtb	r3, r3
 800ca84:	3b01      	subs	r3, #1
 800ca86:	2b02      	cmp	r3, #2
 800ca88:	d80b      	bhi.n	800caa2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	885b      	ldrh	r3, [r3, #2]
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d10c      	bne.n	800caac <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	2200      	movs	r2, #0
 800ca96:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ca9a:	6878      	ldr	r0, [r7, #4]
 800ca9c:	f000 f902 	bl	800cca4 <USBD_CtlSendStatus>
      }
      break;
 800caa0:	e004      	b.n	800caac <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800caa2:	6839      	ldr	r1, [r7, #0]
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f000 f840 	bl	800cb2a <USBD_CtlError>
      break;
 800caaa:	e000      	b.n	800caae <USBD_ClrFeature+0x3c>
      break;
 800caac:	bf00      	nop
  }
}
 800caae:	bf00      	nop
 800cab0:	3708      	adds	r7, #8
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}

0800cab6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cab6:	b580      	push	{r7, lr}
 800cab8:	b084      	sub	sp, #16
 800caba:	af00      	add	r7, sp, #0
 800cabc:	6078      	str	r0, [r7, #4]
 800cabe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	781a      	ldrb	r2, [r3, #0]
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	3301      	adds	r3, #1
 800cad0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	781a      	ldrb	r2, [r3, #0]
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	3301      	adds	r3, #1
 800cade:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cae0:	68f8      	ldr	r0, [r7, #12]
 800cae2:	f7ff fa3d 	bl	800bf60 <SWAPBYTE>
 800cae6:	4603      	mov	r3, r0
 800cae8:	461a      	mov	r2, r3
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	3301      	adds	r3, #1
 800caf2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	3301      	adds	r3, #1
 800caf8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cafa:	68f8      	ldr	r0, [r7, #12]
 800cafc:	f7ff fa30 	bl	800bf60 <SWAPBYTE>
 800cb00:	4603      	mov	r3, r0
 800cb02:	461a      	mov	r2, r3
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	3301      	adds	r3, #1
 800cb12:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cb14:	68f8      	ldr	r0, [r7, #12]
 800cb16:	f7ff fa23 	bl	800bf60 <SWAPBYTE>
 800cb1a:	4603      	mov	r3, r0
 800cb1c:	461a      	mov	r2, r3
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	80da      	strh	r2, [r3, #6]
}
 800cb22:	bf00      	nop
 800cb24:	3710      	adds	r7, #16
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}

0800cb2a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb2a:	b580      	push	{r7, lr}
 800cb2c:	b082      	sub	sp, #8
 800cb2e:	af00      	add	r7, sp, #0
 800cb30:	6078      	str	r0, [r7, #4]
 800cb32:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cb34:	2180      	movs	r1, #128	@ 0x80
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f000 fc12 	bl	800d360 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cb3c:	2100      	movs	r1, #0
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f000 fc0e 	bl	800d360 <USBD_LL_StallEP>
}
 800cb44:	bf00      	nop
 800cb46:	3708      	adds	r7, #8
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}

0800cb4c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b086      	sub	sp, #24
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	60f8      	str	r0, [r7, #12]
 800cb54:	60b9      	str	r1, [r7, #8]
 800cb56:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cb58:	2300      	movs	r3, #0
 800cb5a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d042      	beq.n	800cbe8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800cb66:	6938      	ldr	r0, [r7, #16]
 800cb68:	f000 f842 	bl	800cbf0 <USBD_GetLen>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	3301      	adds	r3, #1
 800cb70:	005b      	lsls	r3, r3, #1
 800cb72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb76:	d808      	bhi.n	800cb8a <USBD_GetString+0x3e>
 800cb78:	6938      	ldr	r0, [r7, #16]
 800cb7a:	f000 f839 	bl	800cbf0 <USBD_GetLen>
 800cb7e:	4603      	mov	r3, r0
 800cb80:	3301      	adds	r3, #1
 800cb82:	b29b      	uxth	r3, r3
 800cb84:	005b      	lsls	r3, r3, #1
 800cb86:	b29a      	uxth	r2, r3
 800cb88:	e001      	b.n	800cb8e <USBD_GetString+0x42>
 800cb8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cb92:	7dfb      	ldrb	r3, [r7, #23]
 800cb94:	68ba      	ldr	r2, [r7, #8]
 800cb96:	4413      	add	r3, r2
 800cb98:	687a      	ldr	r2, [r7, #4]
 800cb9a:	7812      	ldrb	r2, [r2, #0]
 800cb9c:	701a      	strb	r2, [r3, #0]
  idx++;
 800cb9e:	7dfb      	ldrb	r3, [r7, #23]
 800cba0:	3301      	adds	r3, #1
 800cba2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cba4:	7dfb      	ldrb	r3, [r7, #23]
 800cba6:	68ba      	ldr	r2, [r7, #8]
 800cba8:	4413      	add	r3, r2
 800cbaa:	2203      	movs	r2, #3
 800cbac:	701a      	strb	r2, [r3, #0]
  idx++;
 800cbae:	7dfb      	ldrb	r3, [r7, #23]
 800cbb0:	3301      	adds	r3, #1
 800cbb2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cbb4:	e013      	b.n	800cbde <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800cbb6:	7dfb      	ldrb	r3, [r7, #23]
 800cbb8:	68ba      	ldr	r2, [r7, #8]
 800cbba:	4413      	add	r3, r2
 800cbbc:	693a      	ldr	r2, [r7, #16]
 800cbbe:	7812      	ldrb	r2, [r2, #0]
 800cbc0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cbc2:	693b      	ldr	r3, [r7, #16]
 800cbc4:	3301      	adds	r3, #1
 800cbc6:	613b      	str	r3, [r7, #16]
    idx++;
 800cbc8:	7dfb      	ldrb	r3, [r7, #23]
 800cbca:	3301      	adds	r3, #1
 800cbcc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cbce:	7dfb      	ldrb	r3, [r7, #23]
 800cbd0:	68ba      	ldr	r2, [r7, #8]
 800cbd2:	4413      	add	r3, r2
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	701a      	strb	r2, [r3, #0]
    idx++;
 800cbd8:	7dfb      	ldrb	r3, [r7, #23]
 800cbda:	3301      	adds	r3, #1
 800cbdc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cbde:	693b      	ldr	r3, [r7, #16]
 800cbe0:	781b      	ldrb	r3, [r3, #0]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d1e7      	bne.n	800cbb6 <USBD_GetString+0x6a>
 800cbe6:	e000      	b.n	800cbea <USBD_GetString+0x9e>
    return;
 800cbe8:	bf00      	nop
  }
}
 800cbea:	3718      	adds	r7, #24
 800cbec:	46bd      	mov	sp, r7
 800cbee:	bd80      	pop	{r7, pc}

0800cbf0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	b085      	sub	sp, #20
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cc00:	e005      	b.n	800cc0e <USBD_GetLen+0x1e>
  {
    len++;
 800cc02:	7bfb      	ldrb	r3, [r7, #15]
 800cc04:	3301      	adds	r3, #1
 800cc06:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cc0e:	68bb      	ldr	r3, [r7, #8]
 800cc10:	781b      	ldrb	r3, [r3, #0]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d1f5      	bne.n	800cc02 <USBD_GetLen+0x12>
  }

  return len;
 800cc16:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3714      	adds	r7, #20
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc22:	4770      	bx	lr

0800cc24 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b084      	sub	sp, #16
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	60f8      	str	r0, [r7, #12]
 800cc2c:	60b9      	str	r1, [r7, #8]
 800cc2e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	2202      	movs	r2, #2
 800cc34:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	687a      	ldr	r2, [r7, #4]
 800cc3c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	68ba      	ldr	r2, [r7, #8]
 800cc42:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	687a      	ldr	r2, [r7, #4]
 800cc48:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	68ba      	ldr	r2, [r7, #8]
 800cc4e:	2100      	movs	r1, #0
 800cc50:	68f8      	ldr	r0, [r7, #12]
 800cc52:	f000 fc0e 	bl	800d472 <USBD_LL_Transmit>

  return USBD_OK;
 800cc56:	2300      	movs	r3, #0
}
 800cc58:	4618      	mov	r0, r3
 800cc5a:	3710      	adds	r7, #16
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	bd80      	pop	{r7, pc}

0800cc60 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b084      	sub	sp, #16
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	60f8      	str	r0, [r7, #12]
 800cc68:	60b9      	str	r1, [r7, #8]
 800cc6a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	68ba      	ldr	r2, [r7, #8]
 800cc70:	2100      	movs	r1, #0
 800cc72:	68f8      	ldr	r0, [r7, #12]
 800cc74:	f000 fbfd 	bl	800d472 <USBD_LL_Transmit>

  return USBD_OK;
 800cc78:	2300      	movs	r3, #0
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3710      	adds	r7, #16
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bd80      	pop	{r7, pc}

0800cc82 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cc82:	b580      	push	{r7, lr}
 800cc84:	b084      	sub	sp, #16
 800cc86:	af00      	add	r7, sp, #0
 800cc88:	60f8      	str	r0, [r7, #12]
 800cc8a:	60b9      	str	r1, [r7, #8]
 800cc8c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	68ba      	ldr	r2, [r7, #8]
 800cc92:	2100      	movs	r1, #0
 800cc94:	68f8      	ldr	r0, [r7, #12]
 800cc96:	f000 fc0d 	bl	800d4b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cc9a:	2300      	movs	r3, #0
}
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	3710      	adds	r7, #16
 800cca0:	46bd      	mov	sp, r7
 800cca2:	bd80      	pop	{r7, pc}

0800cca4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cca4:	b580      	push	{r7, lr}
 800cca6:	b082      	sub	sp, #8
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2204      	movs	r2, #4
 800ccb0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	2100      	movs	r1, #0
 800ccba:	6878      	ldr	r0, [r7, #4]
 800ccbc:	f000 fbd9 	bl	800d472 <USBD_LL_Transmit>

  return USBD_OK;
 800ccc0:	2300      	movs	r3, #0
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3708      	adds	r7, #8
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	bd80      	pop	{r7, pc}

0800ccca <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ccca:	b580      	push	{r7, lr}
 800cccc:	b082      	sub	sp, #8
 800ccce:	af00      	add	r7, sp, #0
 800ccd0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2205      	movs	r2, #5
 800ccd6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ccda:	2300      	movs	r3, #0
 800ccdc:	2200      	movs	r2, #0
 800ccde:	2100      	movs	r1, #0
 800cce0:	6878      	ldr	r0, [r7, #4]
 800cce2:	f000 fbe7 	bl	800d4b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cce6:	2300      	movs	r3, #0
}
 800cce8:	4618      	mov	r0, r3
 800ccea:	3708      	adds	r7, #8
 800ccec:	46bd      	mov	sp, r7
 800ccee:	bd80      	pop	{r7, pc}

0800ccf0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800ccf4:	2201      	movs	r2, #1
 800ccf6:	490e      	ldr	r1, [pc, #56]	@ (800cd30 <MX_USB_DEVICE_Init+0x40>)
 800ccf8:	480e      	ldr	r0, [pc, #56]	@ (800cd34 <MX_USB_DEVICE_Init+0x44>)
 800ccfa:	f7fe fcfb 	bl	800b6f4 <USBD_Init>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d001      	beq.n	800cd08 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cd04:	f7f4 fc32 	bl	800156c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_HID) != USBD_OK)
 800cd08:	490b      	ldr	r1, [pc, #44]	@ (800cd38 <MX_USB_DEVICE_Init+0x48>)
 800cd0a:	480a      	ldr	r0, [pc, #40]	@ (800cd34 <MX_USB_DEVICE_Init+0x44>)
 800cd0c:	f7fe fd22 	bl	800b754 <USBD_RegisterClass>
 800cd10:	4603      	mov	r3, r0
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d001      	beq.n	800cd1a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800cd16:	f7f4 fc29 	bl	800156c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800cd1a:	4806      	ldr	r0, [pc, #24]	@ (800cd34 <MX_USB_DEVICE_Init+0x44>)
 800cd1c:	f7fe fd50 	bl	800b7c0 <USBD_Start>
 800cd20:	4603      	mov	r3, r0
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d001      	beq.n	800cd2a <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800cd26:	f7f4 fc21 	bl	800156c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cd2a:	bf00      	nop
 800cd2c:	bd80      	pop	{r7, pc}
 800cd2e:	bf00      	nop
 800cd30:	20000164 	.word	0x20000164
 800cd34:	20000758 	.word	0x20000758
 800cd38:	200000a4 	.word	0x200000a4

0800cd3c <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b083      	sub	sp, #12
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	4603      	mov	r3, r0
 800cd44:	6039      	str	r1, [r7, #0]
 800cd46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800cd48:	683b      	ldr	r3, [r7, #0]
 800cd4a:	2212      	movs	r2, #18
 800cd4c:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800cd4e:	4b03      	ldr	r3, [pc, #12]	@ (800cd5c <USBD_HS_DeviceDescriptor+0x20>)
}
 800cd50:	4618      	mov	r0, r3
 800cd52:	370c      	adds	r7, #12
 800cd54:	46bd      	mov	sp, r7
 800cd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5a:	4770      	bx	lr
 800cd5c:	20000180 	.word	0x20000180

0800cd60 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b083      	sub	sp, #12
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	4603      	mov	r3, r0
 800cd68:	6039      	str	r1, [r7, #0]
 800cd6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	2204      	movs	r2, #4
 800cd70:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cd72:	4b03      	ldr	r3, [pc, #12]	@ (800cd80 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	370c      	adds	r7, #12
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr
 800cd80:	20000194 	.word	0x20000194

0800cd84 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b082      	sub	sp, #8
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	6039      	str	r1, [r7, #0]
 800cd8e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cd90:	79fb      	ldrb	r3, [r7, #7]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d105      	bne.n	800cda2 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800cd96:	683a      	ldr	r2, [r7, #0]
 800cd98:	4907      	ldr	r1, [pc, #28]	@ (800cdb8 <USBD_HS_ProductStrDescriptor+0x34>)
 800cd9a:	4808      	ldr	r0, [pc, #32]	@ (800cdbc <USBD_HS_ProductStrDescriptor+0x38>)
 800cd9c:	f7ff fed6 	bl	800cb4c <USBD_GetString>
 800cda0:	e004      	b.n	800cdac <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800cda2:	683a      	ldr	r2, [r7, #0]
 800cda4:	4904      	ldr	r1, [pc, #16]	@ (800cdb8 <USBD_HS_ProductStrDescriptor+0x34>)
 800cda6:	4805      	ldr	r0, [pc, #20]	@ (800cdbc <USBD_HS_ProductStrDescriptor+0x38>)
 800cda8:	f7ff fed0 	bl	800cb4c <USBD_GetString>
  }
  return USBD_StrDesc;
 800cdac:	4b02      	ldr	r3, [pc, #8]	@ (800cdb8 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	3708      	adds	r7, #8
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd80      	pop	{r7, pc}
 800cdb6:	bf00      	nop
 800cdb8:	20000a34 	.word	0x20000a34
 800cdbc:	0800df7c 	.word	0x0800df7c

0800cdc0 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cdc0:	b580      	push	{r7, lr}
 800cdc2:	b082      	sub	sp, #8
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	6039      	str	r1, [r7, #0]
 800cdca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cdcc:	683a      	ldr	r2, [r7, #0]
 800cdce:	4904      	ldr	r1, [pc, #16]	@ (800cde0 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800cdd0:	4804      	ldr	r0, [pc, #16]	@ (800cde4 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800cdd2:	f7ff febb 	bl	800cb4c <USBD_GetString>
  return USBD_StrDesc;
 800cdd6:	4b02      	ldr	r3, [pc, #8]	@ (800cde0 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	3708      	adds	r7, #8
 800cddc:	46bd      	mov	sp, r7
 800cdde:	bd80      	pop	{r7, pc}
 800cde0:	20000a34 	.word	0x20000a34
 800cde4:	0800df94 	.word	0x0800df94

0800cde8 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b082      	sub	sp, #8
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	4603      	mov	r3, r0
 800cdf0:	6039      	str	r1, [r7, #0]
 800cdf2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	221a      	movs	r2, #26
 800cdf8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cdfa:	f000 f843 	bl	800ce84 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800cdfe:	4b02      	ldr	r3, [pc, #8]	@ (800ce08 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3708      	adds	r7, #8
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}
 800ce08:	20000198 	.word	0x20000198

0800ce0c <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b082      	sub	sp, #8
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	4603      	mov	r3, r0
 800ce14:	6039      	str	r1, [r7, #0]
 800ce16:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ce18:	79fb      	ldrb	r3, [r7, #7]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d105      	bne.n	800ce2a <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800ce1e:	683a      	ldr	r2, [r7, #0]
 800ce20:	4907      	ldr	r1, [pc, #28]	@ (800ce40 <USBD_HS_ConfigStrDescriptor+0x34>)
 800ce22:	4808      	ldr	r0, [pc, #32]	@ (800ce44 <USBD_HS_ConfigStrDescriptor+0x38>)
 800ce24:	f7ff fe92 	bl	800cb4c <USBD_GetString>
 800ce28:	e004      	b.n	800ce34 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800ce2a:	683a      	ldr	r2, [r7, #0]
 800ce2c:	4904      	ldr	r1, [pc, #16]	@ (800ce40 <USBD_HS_ConfigStrDescriptor+0x34>)
 800ce2e:	4805      	ldr	r0, [pc, #20]	@ (800ce44 <USBD_HS_ConfigStrDescriptor+0x38>)
 800ce30:	f7ff fe8c 	bl	800cb4c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ce34:	4b02      	ldr	r3, [pc, #8]	@ (800ce40 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800ce36:	4618      	mov	r0, r3
 800ce38:	3708      	adds	r7, #8
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	bd80      	pop	{r7, pc}
 800ce3e:	bf00      	nop
 800ce40:	20000a34 	.word	0x20000a34
 800ce44:	0800dfa8 	.word	0x0800dfa8

0800ce48 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b082      	sub	sp, #8
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	4603      	mov	r3, r0
 800ce50:	6039      	str	r1, [r7, #0]
 800ce52:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ce54:	79fb      	ldrb	r3, [r7, #7]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d105      	bne.n	800ce66 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800ce5a:	683a      	ldr	r2, [r7, #0]
 800ce5c:	4907      	ldr	r1, [pc, #28]	@ (800ce7c <USBD_HS_InterfaceStrDescriptor+0x34>)
 800ce5e:	4808      	ldr	r0, [pc, #32]	@ (800ce80 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800ce60:	f7ff fe74 	bl	800cb4c <USBD_GetString>
 800ce64:	e004      	b.n	800ce70 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800ce66:	683a      	ldr	r2, [r7, #0]
 800ce68:	4904      	ldr	r1, [pc, #16]	@ (800ce7c <USBD_HS_InterfaceStrDescriptor+0x34>)
 800ce6a:	4805      	ldr	r0, [pc, #20]	@ (800ce80 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800ce6c:	f7ff fe6e 	bl	800cb4c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ce70:	4b02      	ldr	r3, [pc, #8]	@ (800ce7c <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800ce72:	4618      	mov	r0, r3
 800ce74:	3708      	adds	r7, #8
 800ce76:	46bd      	mov	sp, r7
 800ce78:	bd80      	pop	{r7, pc}
 800ce7a:	bf00      	nop
 800ce7c:	20000a34 	.word	0x20000a34
 800ce80:	0800dfb4 	.word	0x0800dfb4

0800ce84 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b084      	sub	sp, #16
 800ce88:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ce8a:	4b0f      	ldr	r3, [pc, #60]	@ (800cec8 <Get_SerialNum+0x44>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ce90:	4b0e      	ldr	r3, [pc, #56]	@ (800cecc <Get_SerialNum+0x48>)
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ce96:	4b0e      	ldr	r3, [pc, #56]	@ (800ced0 <Get_SerialNum+0x4c>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ce9c:	68fa      	ldr	r2, [r7, #12]
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	4413      	add	r3, r2
 800cea2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d009      	beq.n	800cebe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ceaa:	2208      	movs	r2, #8
 800ceac:	4909      	ldr	r1, [pc, #36]	@ (800ced4 <Get_SerialNum+0x50>)
 800ceae:	68f8      	ldr	r0, [r7, #12]
 800ceb0:	f000 f814 	bl	800cedc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ceb4:	2204      	movs	r2, #4
 800ceb6:	4908      	ldr	r1, [pc, #32]	@ (800ced8 <Get_SerialNum+0x54>)
 800ceb8:	68b8      	ldr	r0, [r7, #8]
 800ceba:	f000 f80f 	bl	800cedc <IntToUnicode>
  }
}
 800cebe:	bf00      	nop
 800cec0:	3710      	adds	r7, #16
 800cec2:	46bd      	mov	sp, r7
 800cec4:	bd80      	pop	{r7, pc}
 800cec6:	bf00      	nop
 800cec8:	1fff7a10 	.word	0x1fff7a10
 800cecc:	1fff7a14 	.word	0x1fff7a14
 800ced0:	1fff7a18 	.word	0x1fff7a18
 800ced4:	2000019a 	.word	0x2000019a
 800ced8:	200001aa 	.word	0x200001aa

0800cedc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cedc:	b480      	push	{r7}
 800cede:	b087      	sub	sp, #28
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	60f8      	str	r0, [r7, #12]
 800cee4:	60b9      	str	r1, [r7, #8]
 800cee6:	4613      	mov	r3, r2
 800cee8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ceea:	2300      	movs	r3, #0
 800ceec:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ceee:	2300      	movs	r3, #0
 800cef0:	75fb      	strb	r3, [r7, #23]
 800cef2:	e027      	b.n	800cf44 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	0f1b      	lsrs	r3, r3, #28
 800cef8:	2b09      	cmp	r3, #9
 800cefa:	d80b      	bhi.n	800cf14 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	0f1b      	lsrs	r3, r3, #28
 800cf00:	b2da      	uxtb	r2, r3
 800cf02:	7dfb      	ldrb	r3, [r7, #23]
 800cf04:	005b      	lsls	r3, r3, #1
 800cf06:	4619      	mov	r1, r3
 800cf08:	68bb      	ldr	r3, [r7, #8]
 800cf0a:	440b      	add	r3, r1
 800cf0c:	3230      	adds	r2, #48	@ 0x30
 800cf0e:	b2d2      	uxtb	r2, r2
 800cf10:	701a      	strb	r2, [r3, #0]
 800cf12:	e00a      	b.n	800cf2a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	0f1b      	lsrs	r3, r3, #28
 800cf18:	b2da      	uxtb	r2, r3
 800cf1a:	7dfb      	ldrb	r3, [r7, #23]
 800cf1c:	005b      	lsls	r3, r3, #1
 800cf1e:	4619      	mov	r1, r3
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	440b      	add	r3, r1
 800cf24:	3237      	adds	r2, #55	@ 0x37
 800cf26:	b2d2      	uxtb	r2, r2
 800cf28:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	011b      	lsls	r3, r3, #4
 800cf2e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cf30:	7dfb      	ldrb	r3, [r7, #23]
 800cf32:	005b      	lsls	r3, r3, #1
 800cf34:	3301      	adds	r3, #1
 800cf36:	68ba      	ldr	r2, [r7, #8]
 800cf38:	4413      	add	r3, r2
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cf3e:	7dfb      	ldrb	r3, [r7, #23]
 800cf40:	3301      	adds	r3, #1
 800cf42:	75fb      	strb	r3, [r7, #23]
 800cf44:	7dfa      	ldrb	r2, [r7, #23]
 800cf46:	79fb      	ldrb	r3, [r7, #7]
 800cf48:	429a      	cmp	r2, r3
 800cf4a:	d3d3      	bcc.n	800cef4 <IntToUnicode+0x18>
  }
}
 800cf4c:	bf00      	nop
 800cf4e:	bf00      	nop
 800cf50:	371c      	adds	r7, #28
 800cf52:	46bd      	mov	sp, r7
 800cf54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf58:	4770      	bx	lr
	...

0800cf5c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b08a      	sub	sp, #40	@ 0x28
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf64:	f107 0314 	add.w	r3, r7, #20
 800cf68:	2200      	movs	r2, #0
 800cf6a:	601a      	str	r2, [r3, #0]
 800cf6c:	605a      	str	r2, [r3, #4]
 800cf6e:	609a      	str	r2, [r3, #8]
 800cf70:	60da      	str	r2, [r3, #12]
 800cf72:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	4a24      	ldr	r2, [pc, #144]	@ (800d00c <HAL_PCD_MspInit+0xb0>)
 800cf7a:	4293      	cmp	r3, r2
 800cf7c:	d141      	bne.n	800d002 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cf7e:	2300      	movs	r3, #0
 800cf80:	613b      	str	r3, [r7, #16]
 800cf82:	4b23      	ldr	r3, [pc, #140]	@ (800d010 <HAL_PCD_MspInit+0xb4>)
 800cf84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf86:	4a22      	ldr	r2, [pc, #136]	@ (800d010 <HAL_PCD_MspInit+0xb4>)
 800cf88:	f043 0302 	orr.w	r3, r3, #2
 800cf8c:	6313      	str	r3, [r2, #48]	@ 0x30
 800cf8e:	4b20      	ldr	r3, [pc, #128]	@ (800d010 <HAL_PCD_MspInit+0xb4>)
 800cf90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf92:	f003 0302 	and.w	r3, r3, #2
 800cf96:	613b      	str	r3, [r7, #16]
 800cf98:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800cf9a:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800cf9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cfa0:	2302      	movs	r3, #2
 800cfa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800cfac:	230c      	movs	r3, #12
 800cfae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cfb0:	f107 0314 	add.w	r3, r7, #20
 800cfb4:	4619      	mov	r1, r3
 800cfb6:	4817      	ldr	r0, [pc, #92]	@ (800d014 <HAL_PCD_MspInit+0xb8>)
 800cfb8:	f7f7 fbc0 	bl	800473c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800cfbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cfc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800cfca:	f107 0314 	add.w	r3, r7, #20
 800cfce:	4619      	mov	r1, r3
 800cfd0:	4810      	ldr	r0, [pc, #64]	@ (800d014 <HAL_PCD_MspInit+0xb8>)
 800cfd2:	f7f7 fbb3 	bl	800473c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	60fb      	str	r3, [r7, #12]
 800cfda:	4b0d      	ldr	r3, [pc, #52]	@ (800d010 <HAL_PCD_MspInit+0xb4>)
 800cfdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfde:	4a0c      	ldr	r2, [pc, #48]	@ (800d010 <HAL_PCD_MspInit+0xb4>)
 800cfe0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800cfe4:	6313      	str	r3, [r2, #48]	@ 0x30
 800cfe6:	4b0a      	ldr	r3, [pc, #40]	@ (800d010 <HAL_PCD_MspInit+0xb4>)
 800cfe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cfee:	60fb      	str	r3, [r7, #12]
 800cff0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800cff2:	2200      	movs	r2, #0
 800cff4:	2100      	movs	r1, #0
 800cff6:	204d      	movs	r0, #77	@ 0x4d
 800cff8:	f7f6 fd1b 	bl	8003a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800cffc:	204d      	movs	r0, #77	@ 0x4d
 800cffe:	f7f6 fd34 	bl	8003a6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800d002:	bf00      	nop
 800d004:	3728      	adds	r7, #40	@ 0x28
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}
 800d00a:	bf00      	nop
 800d00c:	40040000 	.word	0x40040000
 800d010:	40023800 	.word	0x40023800
 800d014:	40020400 	.word	0x40020400

0800d018 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b082      	sub	sp, #8
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d02c:	4619      	mov	r1, r3
 800d02e:	4610      	mov	r0, r2
 800d030:	f7fe fc13 	bl	800b85a <USBD_LL_SetupStage>
}
 800d034:	bf00      	nop
 800d036:	3708      	adds	r7, #8
 800d038:	46bd      	mov	sp, r7
 800d03a:	bd80      	pop	{r7, pc}

0800d03c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d03c:	b580      	push	{r7, lr}
 800d03e:	b082      	sub	sp, #8
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
 800d044:	460b      	mov	r3, r1
 800d046:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d04e:	78fa      	ldrb	r2, [r7, #3]
 800d050:	6879      	ldr	r1, [r7, #4]
 800d052:	4613      	mov	r3, r2
 800d054:	00db      	lsls	r3, r3, #3
 800d056:	4413      	add	r3, r2
 800d058:	009b      	lsls	r3, r3, #2
 800d05a:	440b      	add	r3, r1
 800d05c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d060:	681a      	ldr	r2, [r3, #0]
 800d062:	78fb      	ldrb	r3, [r7, #3]
 800d064:	4619      	mov	r1, r3
 800d066:	f7fe fc4d 	bl	800b904 <USBD_LL_DataOutStage>
}
 800d06a:	bf00      	nop
 800d06c:	3708      	adds	r7, #8
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}

0800d072 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d072:	b580      	push	{r7, lr}
 800d074:	b082      	sub	sp, #8
 800d076:	af00      	add	r7, sp, #0
 800d078:	6078      	str	r0, [r7, #4]
 800d07a:	460b      	mov	r3, r1
 800d07c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d084:	78fa      	ldrb	r2, [r7, #3]
 800d086:	6879      	ldr	r1, [r7, #4]
 800d088:	4613      	mov	r3, r2
 800d08a:	00db      	lsls	r3, r3, #3
 800d08c:	4413      	add	r3, r2
 800d08e:	009b      	lsls	r3, r3, #2
 800d090:	440b      	add	r3, r1
 800d092:	3320      	adds	r3, #32
 800d094:	681a      	ldr	r2, [r3, #0]
 800d096:	78fb      	ldrb	r3, [r7, #3]
 800d098:	4619      	mov	r1, r3
 800d09a:	f7fe fcef 	bl	800ba7c <USBD_LL_DataInStage>
}
 800d09e:	bf00      	nop
 800d0a0:	3708      	adds	r7, #8
 800d0a2:	46bd      	mov	sp, r7
 800d0a4:	bd80      	pop	{r7, pc}

0800d0a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0a6:	b580      	push	{r7, lr}
 800d0a8:	b082      	sub	sp, #8
 800d0aa:	af00      	add	r7, sp, #0
 800d0ac:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	f7fe fe33 	bl	800bd20 <USBD_LL_SOF>
}
 800d0ba:	bf00      	nop
 800d0bc:	3708      	adds	r7, #8
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bd80      	pop	{r7, pc}

0800d0c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0c2:	b580      	push	{r7, lr}
 800d0c4:	b084      	sub	sp, #16
 800d0c6:	af00      	add	r7, sp, #0
 800d0c8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d0ca:	2301      	movs	r3, #1
 800d0cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	79db      	ldrb	r3, [r3, #7]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d102      	bne.n	800d0dc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	73fb      	strb	r3, [r7, #15]
 800d0da:	e008      	b.n	800d0ee <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	79db      	ldrb	r3, [r3, #7]
 800d0e0:	2b02      	cmp	r3, #2
 800d0e2:	d102      	bne.n	800d0ea <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d0e4:	2301      	movs	r3, #1
 800d0e6:	73fb      	strb	r3, [r7, #15]
 800d0e8:	e001      	b.n	800d0ee <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d0ea:	f7f4 fa3f 	bl	800156c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0f4:	7bfa      	ldrb	r2, [r7, #15]
 800d0f6:	4611      	mov	r1, r2
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	f7fe fdcd 	bl	800bc98 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d104:	4618      	mov	r0, r3
 800d106:	f7fe fd74 	bl	800bbf2 <USBD_LL_Reset>
}
 800d10a:	bf00      	nop
 800d10c:	3710      	adds	r7, #16
 800d10e:	46bd      	mov	sp, r7
 800d110:	bd80      	pop	{r7, pc}
	...

0800d114 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d114:	b580      	push	{r7, lr}
 800d116:	b082      	sub	sp, #8
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d122:	4618      	mov	r0, r3
 800d124:	f7fe fdc8 	bl	800bcb8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	687a      	ldr	r2, [r7, #4]
 800d134:	6812      	ldr	r2, [r2, #0]
 800d136:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d13a:	f043 0301 	orr.w	r3, r3, #1
 800d13e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	7adb      	ldrb	r3, [r3, #11]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d005      	beq.n	800d154 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d148:	4b04      	ldr	r3, [pc, #16]	@ (800d15c <HAL_PCD_SuspendCallback+0x48>)
 800d14a:	691b      	ldr	r3, [r3, #16]
 800d14c:	4a03      	ldr	r2, [pc, #12]	@ (800d15c <HAL_PCD_SuspendCallback+0x48>)
 800d14e:	f043 0306 	orr.w	r3, r3, #6
 800d152:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d154:	bf00      	nop
 800d156:	3708      	adds	r7, #8
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}
 800d15c:	e000ed00 	.word	0xe000ed00

0800d160 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b082      	sub	sp, #8
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d16e:	4618      	mov	r0, r3
 800d170:	f7fe fdbe 	bl	800bcf0 <USBD_LL_Resume>
}
 800d174:	bf00      	nop
 800d176:	3708      	adds	r7, #8
 800d178:	46bd      	mov	sp, r7
 800d17a:	bd80      	pop	{r7, pc}

0800d17c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b082      	sub	sp, #8
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
 800d184:	460b      	mov	r3, r1
 800d186:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d18e:	78fa      	ldrb	r2, [r7, #3]
 800d190:	4611      	mov	r1, r2
 800d192:	4618      	mov	r0, r3
 800d194:	f7fe fe16 	bl	800bdc4 <USBD_LL_IsoOUTIncomplete>
}
 800d198:	bf00      	nop
 800d19a:	3708      	adds	r7, #8
 800d19c:	46bd      	mov	sp, r7
 800d19e:	bd80      	pop	{r7, pc}

0800d1a0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b082      	sub	sp, #8
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	6078      	str	r0, [r7, #4]
 800d1a8:	460b      	mov	r3, r1
 800d1aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d1b2:	78fa      	ldrb	r2, [r7, #3]
 800d1b4:	4611      	mov	r1, r2
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	f7fe fdd2 	bl	800bd60 <USBD_LL_IsoINIncomplete>
}
 800d1bc:	bf00      	nop
 800d1be:	3708      	adds	r7, #8
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	bd80      	pop	{r7, pc}

0800d1c4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d1c4:	b580      	push	{r7, lr}
 800d1c6:	b082      	sub	sp, #8
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f7fe fe28 	bl	800be28 <USBD_LL_DevConnected>
}
 800d1d8:	bf00      	nop
 800d1da:	3708      	adds	r7, #8
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bd80      	pop	{r7, pc}

0800d1e0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b082      	sub	sp, #8
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f7fe fe25 	bl	800be3e <USBD_LL_DevDisconnected>
}
 800d1f4:	bf00      	nop
 800d1f6:	3708      	adds	r7, #8
 800d1f8:	46bd      	mov	sp, r7
 800d1fa:	bd80      	pop	{r7, pc}

0800d1fc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b082      	sub	sp, #8
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	781b      	ldrb	r3, [r3, #0]
 800d208:	2b01      	cmp	r3, #1
 800d20a:	d140      	bne.n	800d28e <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800d20c:	4a22      	ldr	r2, [pc, #136]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	4a20      	ldr	r2, [pc, #128]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d218:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800d21c:	4b1e      	ldr	r3, [pc, #120]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d21e:	4a1f      	ldr	r2, [pc, #124]	@ (800d29c <USBD_LL_Init+0xa0>)
 800d220:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800d222:	4b1d      	ldr	r3, [pc, #116]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d224:	2206      	movs	r2, #6
 800d226:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800d228:	4b1b      	ldr	r3, [pc, #108]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d22a:	2202      	movs	r2, #2
 800d22c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800d22e:	4b1a      	ldr	r3, [pc, #104]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d230:	2200      	movs	r2, #0
 800d232:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800d234:	4b18      	ldr	r3, [pc, #96]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d236:	2202      	movs	r2, #2
 800d238:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800d23a:	4b17      	ldr	r3, [pc, #92]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d23c:	2200      	movs	r2, #0
 800d23e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800d240:	4b15      	ldr	r3, [pc, #84]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d242:	2200      	movs	r2, #0
 800d244:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800d246:	4b14      	ldr	r3, [pc, #80]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d248:	2200      	movs	r2, #0
 800d24a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800d24c:	4b12      	ldr	r3, [pc, #72]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d24e:	2200      	movs	r2, #0
 800d250:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800d252:	4b11      	ldr	r3, [pc, #68]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d254:	2200      	movs	r2, #0
 800d256:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800d258:	4b0f      	ldr	r3, [pc, #60]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d25a:	2200      	movs	r2, #0
 800d25c:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800d25e:	480e      	ldr	r0, [pc, #56]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d260:	f7f9 f855 	bl	800630e <HAL_PCD_Init>
 800d264:	4603      	mov	r3, r0
 800d266:	2b00      	cmp	r3, #0
 800d268:	d001      	beq.n	800d26e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800d26a:	f7f4 f97f 	bl	800156c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800d26e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d272:	4809      	ldr	r0, [pc, #36]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d274:	f7fa fa69 	bl	800774a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800d278:	2280      	movs	r2, #128	@ 0x80
 800d27a:	2100      	movs	r1, #0
 800d27c:	4806      	ldr	r0, [pc, #24]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d27e:	f7fa fa1d 	bl	80076bc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800d282:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800d286:	2101      	movs	r1, #1
 800d288:	4803      	ldr	r0, [pc, #12]	@ (800d298 <USBD_LL_Init+0x9c>)
 800d28a:	f7fa fa17 	bl	80076bc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d28e:	2300      	movs	r3, #0
}
 800d290:	4618      	mov	r0, r3
 800d292:	3708      	adds	r7, #8
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}
 800d298:	20000c34 	.word	0x20000c34
 800d29c:	40040000 	.word	0x40040000

0800d2a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d2a0:	b580      	push	{r7, lr}
 800d2a2:	b084      	sub	sp, #16
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f7f9 f938 	bl	800652c <HAL_PCD_Start>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2c0:	7bfb      	ldrb	r3, [r7, #15]
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	f000 f930 	bl	800d528 <USBD_Get_USB_Status>
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	3710      	adds	r7, #16
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	bd80      	pop	{r7, pc}

0800d2d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d2d6:	b580      	push	{r7, lr}
 800d2d8:	b084      	sub	sp, #16
 800d2da:	af00      	add	r7, sp, #0
 800d2dc:	6078      	str	r0, [r7, #4]
 800d2de:	4608      	mov	r0, r1
 800d2e0:	4611      	mov	r1, r2
 800d2e2:	461a      	mov	r2, r3
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	70fb      	strb	r3, [r7, #3]
 800d2e8:	460b      	mov	r3, r1
 800d2ea:	70bb      	strb	r3, [r7, #2]
 800d2ec:	4613      	mov	r3, r2
 800d2ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d2fe:	78bb      	ldrb	r3, [r7, #2]
 800d300:	883a      	ldrh	r2, [r7, #0]
 800d302:	78f9      	ldrb	r1, [r7, #3]
 800d304:	f7f9 fe0c 	bl	8006f20 <HAL_PCD_EP_Open>
 800d308:	4603      	mov	r3, r0
 800d30a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d30c:	7bfb      	ldrb	r3, [r7, #15]
 800d30e:	4618      	mov	r0, r3
 800d310:	f000 f90a 	bl	800d528 <USBD_Get_USB_Status>
 800d314:	4603      	mov	r3, r0
 800d316:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d318:	7bbb      	ldrb	r3, [r7, #14]
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	3710      	adds	r7, #16
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}

0800d322 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d322:	b580      	push	{r7, lr}
 800d324:	b084      	sub	sp, #16
 800d326:	af00      	add	r7, sp, #0
 800d328:	6078      	str	r0, [r7, #4]
 800d32a:	460b      	mov	r3, r1
 800d32c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d32e:	2300      	movs	r3, #0
 800d330:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d332:	2300      	movs	r3, #0
 800d334:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d33c:	78fa      	ldrb	r2, [r7, #3]
 800d33e:	4611      	mov	r1, r2
 800d340:	4618      	mov	r0, r3
 800d342:	f7f9 fe57 	bl	8006ff4 <HAL_PCD_EP_Close>
 800d346:	4603      	mov	r3, r0
 800d348:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d34a:	7bfb      	ldrb	r3, [r7, #15]
 800d34c:	4618      	mov	r0, r3
 800d34e:	f000 f8eb 	bl	800d528 <USBD_Get_USB_Status>
 800d352:	4603      	mov	r3, r0
 800d354:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d356:	7bbb      	ldrb	r3, [r7, #14]
}
 800d358:	4618      	mov	r0, r3
 800d35a:	3710      	adds	r7, #16
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bd80      	pop	{r7, pc}

0800d360 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b084      	sub	sp, #16
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	460b      	mov	r3, r1
 800d36a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d36c:	2300      	movs	r3, #0
 800d36e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d370:	2300      	movs	r3, #0
 800d372:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d37a:	78fa      	ldrb	r2, [r7, #3]
 800d37c:	4611      	mov	r1, r2
 800d37e:	4618      	mov	r0, r3
 800d380:	f7f9 fef7 	bl	8007172 <HAL_PCD_EP_SetStall>
 800d384:	4603      	mov	r3, r0
 800d386:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d388:	7bfb      	ldrb	r3, [r7, #15]
 800d38a:	4618      	mov	r0, r3
 800d38c:	f000 f8cc 	bl	800d528 <USBD_Get_USB_Status>
 800d390:	4603      	mov	r3, r0
 800d392:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d394:	7bbb      	ldrb	r3, [r7, #14]
}
 800d396:	4618      	mov	r0, r3
 800d398:	3710      	adds	r7, #16
 800d39a:	46bd      	mov	sp, r7
 800d39c:	bd80      	pop	{r7, pc}

0800d39e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d39e:	b580      	push	{r7, lr}
 800d3a0:	b084      	sub	sp, #16
 800d3a2:	af00      	add	r7, sp, #0
 800d3a4:	6078      	str	r0, [r7, #4]
 800d3a6:	460b      	mov	r3, r1
 800d3a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d3b8:	78fa      	ldrb	r2, [r7, #3]
 800d3ba:	4611      	mov	r1, r2
 800d3bc:	4618      	mov	r0, r3
 800d3be:	f7f9 ff3b 	bl	8007238 <HAL_PCD_EP_ClrStall>
 800d3c2:	4603      	mov	r3, r0
 800d3c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d3c6:	7bfb      	ldrb	r3, [r7, #15]
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	f000 f8ad 	bl	800d528 <USBD_Get_USB_Status>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d3d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	3710      	adds	r7, #16
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bd80      	pop	{r7, pc}

0800d3dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d3dc:	b480      	push	{r7}
 800d3de:	b085      	sub	sp, #20
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
 800d3e4:	460b      	mov	r3, r1
 800d3e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d3ee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d3f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	da0b      	bge.n	800d410 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d3f8:	78fb      	ldrb	r3, [r7, #3]
 800d3fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d3fe:	68f9      	ldr	r1, [r7, #12]
 800d400:	4613      	mov	r3, r2
 800d402:	00db      	lsls	r3, r3, #3
 800d404:	4413      	add	r3, r2
 800d406:	009b      	lsls	r3, r3, #2
 800d408:	440b      	add	r3, r1
 800d40a:	3316      	adds	r3, #22
 800d40c:	781b      	ldrb	r3, [r3, #0]
 800d40e:	e00b      	b.n	800d428 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d410:	78fb      	ldrb	r3, [r7, #3]
 800d412:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d416:	68f9      	ldr	r1, [r7, #12]
 800d418:	4613      	mov	r3, r2
 800d41a:	00db      	lsls	r3, r3, #3
 800d41c:	4413      	add	r3, r2
 800d41e:	009b      	lsls	r3, r3, #2
 800d420:	440b      	add	r3, r1
 800d422:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d426:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d428:	4618      	mov	r0, r3
 800d42a:	3714      	adds	r7, #20
 800d42c:	46bd      	mov	sp, r7
 800d42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d432:	4770      	bx	lr

0800d434 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b084      	sub	sp, #16
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
 800d43c:	460b      	mov	r3, r1
 800d43e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d440:	2300      	movs	r3, #0
 800d442:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d444:	2300      	movs	r3, #0
 800d446:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d44e:	78fa      	ldrb	r2, [r7, #3]
 800d450:	4611      	mov	r1, r2
 800d452:	4618      	mov	r0, r3
 800d454:	f7f9 fd40 	bl	8006ed8 <HAL_PCD_SetAddress>
 800d458:	4603      	mov	r3, r0
 800d45a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d45c:	7bfb      	ldrb	r3, [r7, #15]
 800d45e:	4618      	mov	r0, r3
 800d460:	f000 f862 	bl	800d528 <USBD_Get_USB_Status>
 800d464:	4603      	mov	r3, r0
 800d466:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d468:	7bbb      	ldrb	r3, [r7, #14]
}
 800d46a:	4618      	mov	r0, r3
 800d46c:	3710      	adds	r7, #16
 800d46e:	46bd      	mov	sp, r7
 800d470:	bd80      	pop	{r7, pc}

0800d472 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d472:	b580      	push	{r7, lr}
 800d474:	b086      	sub	sp, #24
 800d476:	af00      	add	r7, sp, #0
 800d478:	60f8      	str	r0, [r7, #12]
 800d47a:	607a      	str	r2, [r7, #4]
 800d47c:	603b      	str	r3, [r7, #0]
 800d47e:	460b      	mov	r3, r1
 800d480:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d482:	2300      	movs	r3, #0
 800d484:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d486:	2300      	movs	r3, #0
 800d488:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d490:	7af9      	ldrb	r1, [r7, #11]
 800d492:	683b      	ldr	r3, [r7, #0]
 800d494:	687a      	ldr	r2, [r7, #4]
 800d496:	f7f9 fe32 	bl	80070fe <HAL_PCD_EP_Transmit>
 800d49a:	4603      	mov	r3, r0
 800d49c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d49e:	7dfb      	ldrb	r3, [r7, #23]
 800d4a0:	4618      	mov	r0, r3
 800d4a2:	f000 f841 	bl	800d528 <USBD_Get_USB_Status>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d4aa:	7dbb      	ldrb	r3, [r7, #22]
}
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	3718      	adds	r7, #24
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	bd80      	pop	{r7, pc}

0800d4b4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b086      	sub	sp, #24
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	60f8      	str	r0, [r7, #12]
 800d4bc:	607a      	str	r2, [r7, #4]
 800d4be:	603b      	str	r3, [r7, #0]
 800d4c0:	460b      	mov	r3, r1
 800d4c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d4c8:	2300      	movs	r3, #0
 800d4ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d4d2:	7af9      	ldrb	r1, [r7, #11]
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	687a      	ldr	r2, [r7, #4]
 800d4d8:	f7f9 fdd6 	bl	8007088 <HAL_PCD_EP_Receive>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d4e0:	7dfb      	ldrb	r3, [r7, #23]
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	f000 f820 	bl	800d528 <USBD_Get_USB_Status>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d4ec:	7dbb      	ldrb	r3, [r7, #22]
}
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	3718      	adds	r7, #24
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	bd80      	pop	{r7, pc}
	...

0800d4f8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d4f8:	b480      	push	{r7}
 800d4fa:	b083      	sub	sp, #12
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d500:	4b03      	ldr	r3, [pc, #12]	@ (800d510 <USBD_static_malloc+0x18>)
}
 800d502:	4618      	mov	r0, r3
 800d504:	370c      	adds	r7, #12
 800d506:	46bd      	mov	sp, r7
 800d508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50c:	4770      	bx	lr
 800d50e:	bf00      	nop
 800d510:	20001118 	.word	0x20001118

0800d514 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d514:	b480      	push	{r7}
 800d516:	b083      	sub	sp, #12
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]

}
 800d51c:	bf00      	nop
 800d51e:	370c      	adds	r7, #12
 800d520:	46bd      	mov	sp, r7
 800d522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d526:	4770      	bx	lr

0800d528 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d528:	b480      	push	{r7}
 800d52a:	b085      	sub	sp, #20
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	4603      	mov	r3, r0
 800d530:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d532:	2300      	movs	r3, #0
 800d534:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d536:	79fb      	ldrb	r3, [r7, #7]
 800d538:	2b03      	cmp	r3, #3
 800d53a:	d817      	bhi.n	800d56c <USBD_Get_USB_Status+0x44>
 800d53c:	a201      	add	r2, pc, #4	@ (adr r2, 800d544 <USBD_Get_USB_Status+0x1c>)
 800d53e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d542:	bf00      	nop
 800d544:	0800d555 	.word	0x0800d555
 800d548:	0800d55b 	.word	0x0800d55b
 800d54c:	0800d561 	.word	0x0800d561
 800d550:	0800d567 	.word	0x0800d567
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d554:	2300      	movs	r3, #0
 800d556:	73fb      	strb	r3, [r7, #15]
    break;
 800d558:	e00b      	b.n	800d572 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d55a:	2303      	movs	r3, #3
 800d55c:	73fb      	strb	r3, [r7, #15]
    break;
 800d55e:	e008      	b.n	800d572 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d560:	2301      	movs	r3, #1
 800d562:	73fb      	strb	r3, [r7, #15]
    break;
 800d564:	e005      	b.n	800d572 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d566:	2303      	movs	r3, #3
 800d568:	73fb      	strb	r3, [r7, #15]
    break;
 800d56a:	e002      	b.n	800d572 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d56c:	2303      	movs	r3, #3
 800d56e:	73fb      	strb	r3, [r7, #15]
    break;
 800d570:	bf00      	nop
  }
  return usb_status;
 800d572:	7bfb      	ldrb	r3, [r7, #15]
}
 800d574:	4618      	mov	r0, r3
 800d576:	3714      	adds	r7, #20
 800d578:	46bd      	mov	sp, r7
 800d57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57e:	4770      	bx	lr

0800d580 <siprintf>:
 800d580:	b40e      	push	{r1, r2, r3}
 800d582:	b510      	push	{r4, lr}
 800d584:	b09d      	sub	sp, #116	@ 0x74
 800d586:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d588:	9002      	str	r0, [sp, #8]
 800d58a:	9006      	str	r0, [sp, #24]
 800d58c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d590:	480a      	ldr	r0, [pc, #40]	@ (800d5bc <siprintf+0x3c>)
 800d592:	9107      	str	r1, [sp, #28]
 800d594:	9104      	str	r1, [sp, #16]
 800d596:	490a      	ldr	r1, [pc, #40]	@ (800d5c0 <siprintf+0x40>)
 800d598:	f853 2b04 	ldr.w	r2, [r3], #4
 800d59c:	9105      	str	r1, [sp, #20]
 800d59e:	2400      	movs	r4, #0
 800d5a0:	a902      	add	r1, sp, #8
 800d5a2:	6800      	ldr	r0, [r0, #0]
 800d5a4:	9301      	str	r3, [sp, #4]
 800d5a6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d5a8:	f000 f994 	bl	800d8d4 <_svfiprintf_r>
 800d5ac:	9b02      	ldr	r3, [sp, #8]
 800d5ae:	701c      	strb	r4, [r3, #0]
 800d5b0:	b01d      	add	sp, #116	@ 0x74
 800d5b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5b6:	b003      	add	sp, #12
 800d5b8:	4770      	bx	lr
 800d5ba:	bf00      	nop
 800d5bc:	200001b4 	.word	0x200001b4
 800d5c0:	ffff0208 	.word	0xffff0208

0800d5c4 <memset>:
 800d5c4:	4402      	add	r2, r0
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	4293      	cmp	r3, r2
 800d5ca:	d100      	bne.n	800d5ce <memset+0xa>
 800d5cc:	4770      	bx	lr
 800d5ce:	f803 1b01 	strb.w	r1, [r3], #1
 800d5d2:	e7f9      	b.n	800d5c8 <memset+0x4>

0800d5d4 <__errno>:
 800d5d4:	4b01      	ldr	r3, [pc, #4]	@ (800d5dc <__errno+0x8>)
 800d5d6:	6818      	ldr	r0, [r3, #0]
 800d5d8:	4770      	bx	lr
 800d5da:	bf00      	nop
 800d5dc:	200001b4 	.word	0x200001b4

0800d5e0 <__libc_init_array>:
 800d5e0:	b570      	push	{r4, r5, r6, lr}
 800d5e2:	4d0d      	ldr	r5, [pc, #52]	@ (800d618 <__libc_init_array+0x38>)
 800d5e4:	4c0d      	ldr	r4, [pc, #52]	@ (800d61c <__libc_init_array+0x3c>)
 800d5e6:	1b64      	subs	r4, r4, r5
 800d5e8:	10a4      	asrs	r4, r4, #2
 800d5ea:	2600      	movs	r6, #0
 800d5ec:	42a6      	cmp	r6, r4
 800d5ee:	d109      	bne.n	800d604 <__libc_init_array+0x24>
 800d5f0:	4d0b      	ldr	r5, [pc, #44]	@ (800d620 <__libc_init_array+0x40>)
 800d5f2:	4c0c      	ldr	r4, [pc, #48]	@ (800d624 <__libc_init_array+0x44>)
 800d5f4:	f000 fc64 	bl	800dec0 <_init>
 800d5f8:	1b64      	subs	r4, r4, r5
 800d5fa:	10a4      	asrs	r4, r4, #2
 800d5fc:	2600      	movs	r6, #0
 800d5fe:	42a6      	cmp	r6, r4
 800d600:	d105      	bne.n	800d60e <__libc_init_array+0x2e>
 800d602:	bd70      	pop	{r4, r5, r6, pc}
 800d604:	f855 3b04 	ldr.w	r3, [r5], #4
 800d608:	4798      	blx	r3
 800d60a:	3601      	adds	r6, #1
 800d60c:	e7ee      	b.n	800d5ec <__libc_init_array+0xc>
 800d60e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d612:	4798      	blx	r3
 800d614:	3601      	adds	r6, #1
 800d616:	e7f2      	b.n	800d5fe <__libc_init_array+0x1e>
 800d618:	080106b8 	.word	0x080106b8
 800d61c:	080106b8 	.word	0x080106b8
 800d620:	080106b8 	.word	0x080106b8
 800d624:	080106bc 	.word	0x080106bc

0800d628 <__retarget_lock_acquire_recursive>:
 800d628:	4770      	bx	lr

0800d62a <__retarget_lock_release_recursive>:
 800d62a:	4770      	bx	lr

0800d62c <_free_r>:
 800d62c:	b538      	push	{r3, r4, r5, lr}
 800d62e:	4605      	mov	r5, r0
 800d630:	2900      	cmp	r1, #0
 800d632:	d041      	beq.n	800d6b8 <_free_r+0x8c>
 800d634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d638:	1f0c      	subs	r4, r1, #4
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	bfb8      	it	lt
 800d63e:	18e4      	addlt	r4, r4, r3
 800d640:	f000 f8e0 	bl	800d804 <__malloc_lock>
 800d644:	4a1d      	ldr	r2, [pc, #116]	@ (800d6bc <_free_r+0x90>)
 800d646:	6813      	ldr	r3, [r2, #0]
 800d648:	b933      	cbnz	r3, 800d658 <_free_r+0x2c>
 800d64a:	6063      	str	r3, [r4, #4]
 800d64c:	6014      	str	r4, [r2, #0]
 800d64e:	4628      	mov	r0, r5
 800d650:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d654:	f000 b8dc 	b.w	800d810 <__malloc_unlock>
 800d658:	42a3      	cmp	r3, r4
 800d65a:	d908      	bls.n	800d66e <_free_r+0x42>
 800d65c:	6820      	ldr	r0, [r4, #0]
 800d65e:	1821      	adds	r1, r4, r0
 800d660:	428b      	cmp	r3, r1
 800d662:	bf01      	itttt	eq
 800d664:	6819      	ldreq	r1, [r3, #0]
 800d666:	685b      	ldreq	r3, [r3, #4]
 800d668:	1809      	addeq	r1, r1, r0
 800d66a:	6021      	streq	r1, [r4, #0]
 800d66c:	e7ed      	b.n	800d64a <_free_r+0x1e>
 800d66e:	461a      	mov	r2, r3
 800d670:	685b      	ldr	r3, [r3, #4]
 800d672:	b10b      	cbz	r3, 800d678 <_free_r+0x4c>
 800d674:	42a3      	cmp	r3, r4
 800d676:	d9fa      	bls.n	800d66e <_free_r+0x42>
 800d678:	6811      	ldr	r1, [r2, #0]
 800d67a:	1850      	adds	r0, r2, r1
 800d67c:	42a0      	cmp	r0, r4
 800d67e:	d10b      	bne.n	800d698 <_free_r+0x6c>
 800d680:	6820      	ldr	r0, [r4, #0]
 800d682:	4401      	add	r1, r0
 800d684:	1850      	adds	r0, r2, r1
 800d686:	4283      	cmp	r3, r0
 800d688:	6011      	str	r1, [r2, #0]
 800d68a:	d1e0      	bne.n	800d64e <_free_r+0x22>
 800d68c:	6818      	ldr	r0, [r3, #0]
 800d68e:	685b      	ldr	r3, [r3, #4]
 800d690:	6053      	str	r3, [r2, #4]
 800d692:	4408      	add	r0, r1
 800d694:	6010      	str	r0, [r2, #0]
 800d696:	e7da      	b.n	800d64e <_free_r+0x22>
 800d698:	d902      	bls.n	800d6a0 <_free_r+0x74>
 800d69a:	230c      	movs	r3, #12
 800d69c:	602b      	str	r3, [r5, #0]
 800d69e:	e7d6      	b.n	800d64e <_free_r+0x22>
 800d6a0:	6820      	ldr	r0, [r4, #0]
 800d6a2:	1821      	adds	r1, r4, r0
 800d6a4:	428b      	cmp	r3, r1
 800d6a6:	bf04      	itt	eq
 800d6a8:	6819      	ldreq	r1, [r3, #0]
 800d6aa:	685b      	ldreq	r3, [r3, #4]
 800d6ac:	6063      	str	r3, [r4, #4]
 800d6ae:	bf04      	itt	eq
 800d6b0:	1809      	addeq	r1, r1, r0
 800d6b2:	6021      	streq	r1, [r4, #0]
 800d6b4:	6054      	str	r4, [r2, #4]
 800d6b6:	e7ca      	b.n	800d64e <_free_r+0x22>
 800d6b8:	bd38      	pop	{r3, r4, r5, pc}
 800d6ba:	bf00      	nop
 800d6bc:	20001270 	.word	0x20001270

0800d6c0 <sbrk_aligned>:
 800d6c0:	b570      	push	{r4, r5, r6, lr}
 800d6c2:	4e0f      	ldr	r6, [pc, #60]	@ (800d700 <sbrk_aligned+0x40>)
 800d6c4:	460c      	mov	r4, r1
 800d6c6:	6831      	ldr	r1, [r6, #0]
 800d6c8:	4605      	mov	r5, r0
 800d6ca:	b911      	cbnz	r1, 800d6d2 <sbrk_aligned+0x12>
 800d6cc:	f000 fba4 	bl	800de18 <_sbrk_r>
 800d6d0:	6030      	str	r0, [r6, #0]
 800d6d2:	4621      	mov	r1, r4
 800d6d4:	4628      	mov	r0, r5
 800d6d6:	f000 fb9f 	bl	800de18 <_sbrk_r>
 800d6da:	1c43      	adds	r3, r0, #1
 800d6dc:	d103      	bne.n	800d6e6 <sbrk_aligned+0x26>
 800d6de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d6e2:	4620      	mov	r0, r4
 800d6e4:	bd70      	pop	{r4, r5, r6, pc}
 800d6e6:	1cc4      	adds	r4, r0, #3
 800d6e8:	f024 0403 	bic.w	r4, r4, #3
 800d6ec:	42a0      	cmp	r0, r4
 800d6ee:	d0f8      	beq.n	800d6e2 <sbrk_aligned+0x22>
 800d6f0:	1a21      	subs	r1, r4, r0
 800d6f2:	4628      	mov	r0, r5
 800d6f4:	f000 fb90 	bl	800de18 <_sbrk_r>
 800d6f8:	3001      	adds	r0, #1
 800d6fa:	d1f2      	bne.n	800d6e2 <sbrk_aligned+0x22>
 800d6fc:	e7ef      	b.n	800d6de <sbrk_aligned+0x1e>
 800d6fe:	bf00      	nop
 800d700:	2000126c 	.word	0x2000126c

0800d704 <_malloc_r>:
 800d704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d708:	1ccd      	adds	r5, r1, #3
 800d70a:	f025 0503 	bic.w	r5, r5, #3
 800d70e:	3508      	adds	r5, #8
 800d710:	2d0c      	cmp	r5, #12
 800d712:	bf38      	it	cc
 800d714:	250c      	movcc	r5, #12
 800d716:	2d00      	cmp	r5, #0
 800d718:	4606      	mov	r6, r0
 800d71a:	db01      	blt.n	800d720 <_malloc_r+0x1c>
 800d71c:	42a9      	cmp	r1, r5
 800d71e:	d904      	bls.n	800d72a <_malloc_r+0x26>
 800d720:	230c      	movs	r3, #12
 800d722:	6033      	str	r3, [r6, #0]
 800d724:	2000      	movs	r0, #0
 800d726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d72a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d800 <_malloc_r+0xfc>
 800d72e:	f000 f869 	bl	800d804 <__malloc_lock>
 800d732:	f8d8 3000 	ldr.w	r3, [r8]
 800d736:	461c      	mov	r4, r3
 800d738:	bb44      	cbnz	r4, 800d78c <_malloc_r+0x88>
 800d73a:	4629      	mov	r1, r5
 800d73c:	4630      	mov	r0, r6
 800d73e:	f7ff ffbf 	bl	800d6c0 <sbrk_aligned>
 800d742:	1c43      	adds	r3, r0, #1
 800d744:	4604      	mov	r4, r0
 800d746:	d158      	bne.n	800d7fa <_malloc_r+0xf6>
 800d748:	f8d8 4000 	ldr.w	r4, [r8]
 800d74c:	4627      	mov	r7, r4
 800d74e:	2f00      	cmp	r7, #0
 800d750:	d143      	bne.n	800d7da <_malloc_r+0xd6>
 800d752:	2c00      	cmp	r4, #0
 800d754:	d04b      	beq.n	800d7ee <_malloc_r+0xea>
 800d756:	6823      	ldr	r3, [r4, #0]
 800d758:	4639      	mov	r1, r7
 800d75a:	4630      	mov	r0, r6
 800d75c:	eb04 0903 	add.w	r9, r4, r3
 800d760:	f000 fb5a 	bl	800de18 <_sbrk_r>
 800d764:	4581      	cmp	r9, r0
 800d766:	d142      	bne.n	800d7ee <_malloc_r+0xea>
 800d768:	6821      	ldr	r1, [r4, #0]
 800d76a:	1a6d      	subs	r5, r5, r1
 800d76c:	4629      	mov	r1, r5
 800d76e:	4630      	mov	r0, r6
 800d770:	f7ff ffa6 	bl	800d6c0 <sbrk_aligned>
 800d774:	3001      	adds	r0, #1
 800d776:	d03a      	beq.n	800d7ee <_malloc_r+0xea>
 800d778:	6823      	ldr	r3, [r4, #0]
 800d77a:	442b      	add	r3, r5
 800d77c:	6023      	str	r3, [r4, #0]
 800d77e:	f8d8 3000 	ldr.w	r3, [r8]
 800d782:	685a      	ldr	r2, [r3, #4]
 800d784:	bb62      	cbnz	r2, 800d7e0 <_malloc_r+0xdc>
 800d786:	f8c8 7000 	str.w	r7, [r8]
 800d78a:	e00f      	b.n	800d7ac <_malloc_r+0xa8>
 800d78c:	6822      	ldr	r2, [r4, #0]
 800d78e:	1b52      	subs	r2, r2, r5
 800d790:	d420      	bmi.n	800d7d4 <_malloc_r+0xd0>
 800d792:	2a0b      	cmp	r2, #11
 800d794:	d917      	bls.n	800d7c6 <_malloc_r+0xc2>
 800d796:	1961      	adds	r1, r4, r5
 800d798:	42a3      	cmp	r3, r4
 800d79a:	6025      	str	r5, [r4, #0]
 800d79c:	bf18      	it	ne
 800d79e:	6059      	strne	r1, [r3, #4]
 800d7a0:	6863      	ldr	r3, [r4, #4]
 800d7a2:	bf08      	it	eq
 800d7a4:	f8c8 1000 	streq.w	r1, [r8]
 800d7a8:	5162      	str	r2, [r4, r5]
 800d7aa:	604b      	str	r3, [r1, #4]
 800d7ac:	4630      	mov	r0, r6
 800d7ae:	f000 f82f 	bl	800d810 <__malloc_unlock>
 800d7b2:	f104 000b 	add.w	r0, r4, #11
 800d7b6:	1d23      	adds	r3, r4, #4
 800d7b8:	f020 0007 	bic.w	r0, r0, #7
 800d7bc:	1ac2      	subs	r2, r0, r3
 800d7be:	bf1c      	itt	ne
 800d7c0:	1a1b      	subne	r3, r3, r0
 800d7c2:	50a3      	strne	r3, [r4, r2]
 800d7c4:	e7af      	b.n	800d726 <_malloc_r+0x22>
 800d7c6:	6862      	ldr	r2, [r4, #4]
 800d7c8:	42a3      	cmp	r3, r4
 800d7ca:	bf0c      	ite	eq
 800d7cc:	f8c8 2000 	streq.w	r2, [r8]
 800d7d0:	605a      	strne	r2, [r3, #4]
 800d7d2:	e7eb      	b.n	800d7ac <_malloc_r+0xa8>
 800d7d4:	4623      	mov	r3, r4
 800d7d6:	6864      	ldr	r4, [r4, #4]
 800d7d8:	e7ae      	b.n	800d738 <_malloc_r+0x34>
 800d7da:	463c      	mov	r4, r7
 800d7dc:	687f      	ldr	r7, [r7, #4]
 800d7de:	e7b6      	b.n	800d74e <_malloc_r+0x4a>
 800d7e0:	461a      	mov	r2, r3
 800d7e2:	685b      	ldr	r3, [r3, #4]
 800d7e4:	42a3      	cmp	r3, r4
 800d7e6:	d1fb      	bne.n	800d7e0 <_malloc_r+0xdc>
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	6053      	str	r3, [r2, #4]
 800d7ec:	e7de      	b.n	800d7ac <_malloc_r+0xa8>
 800d7ee:	230c      	movs	r3, #12
 800d7f0:	6033      	str	r3, [r6, #0]
 800d7f2:	4630      	mov	r0, r6
 800d7f4:	f000 f80c 	bl	800d810 <__malloc_unlock>
 800d7f8:	e794      	b.n	800d724 <_malloc_r+0x20>
 800d7fa:	6005      	str	r5, [r0, #0]
 800d7fc:	e7d6      	b.n	800d7ac <_malloc_r+0xa8>
 800d7fe:	bf00      	nop
 800d800:	20001270 	.word	0x20001270

0800d804 <__malloc_lock>:
 800d804:	4801      	ldr	r0, [pc, #4]	@ (800d80c <__malloc_lock+0x8>)
 800d806:	f7ff bf0f 	b.w	800d628 <__retarget_lock_acquire_recursive>
 800d80a:	bf00      	nop
 800d80c:	20001268 	.word	0x20001268

0800d810 <__malloc_unlock>:
 800d810:	4801      	ldr	r0, [pc, #4]	@ (800d818 <__malloc_unlock+0x8>)
 800d812:	f7ff bf0a 	b.w	800d62a <__retarget_lock_release_recursive>
 800d816:	bf00      	nop
 800d818:	20001268 	.word	0x20001268

0800d81c <__ssputs_r>:
 800d81c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d820:	688e      	ldr	r6, [r1, #8]
 800d822:	461f      	mov	r7, r3
 800d824:	42be      	cmp	r6, r7
 800d826:	680b      	ldr	r3, [r1, #0]
 800d828:	4682      	mov	sl, r0
 800d82a:	460c      	mov	r4, r1
 800d82c:	4690      	mov	r8, r2
 800d82e:	d82d      	bhi.n	800d88c <__ssputs_r+0x70>
 800d830:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d834:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d838:	d026      	beq.n	800d888 <__ssputs_r+0x6c>
 800d83a:	6965      	ldr	r5, [r4, #20]
 800d83c:	6909      	ldr	r1, [r1, #16]
 800d83e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d842:	eba3 0901 	sub.w	r9, r3, r1
 800d846:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d84a:	1c7b      	adds	r3, r7, #1
 800d84c:	444b      	add	r3, r9
 800d84e:	106d      	asrs	r5, r5, #1
 800d850:	429d      	cmp	r5, r3
 800d852:	bf38      	it	cc
 800d854:	461d      	movcc	r5, r3
 800d856:	0553      	lsls	r3, r2, #21
 800d858:	d527      	bpl.n	800d8aa <__ssputs_r+0x8e>
 800d85a:	4629      	mov	r1, r5
 800d85c:	f7ff ff52 	bl	800d704 <_malloc_r>
 800d860:	4606      	mov	r6, r0
 800d862:	b360      	cbz	r0, 800d8be <__ssputs_r+0xa2>
 800d864:	6921      	ldr	r1, [r4, #16]
 800d866:	464a      	mov	r2, r9
 800d868:	f000 fae6 	bl	800de38 <memcpy>
 800d86c:	89a3      	ldrh	r3, [r4, #12]
 800d86e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d876:	81a3      	strh	r3, [r4, #12]
 800d878:	6126      	str	r6, [r4, #16]
 800d87a:	6165      	str	r5, [r4, #20]
 800d87c:	444e      	add	r6, r9
 800d87e:	eba5 0509 	sub.w	r5, r5, r9
 800d882:	6026      	str	r6, [r4, #0]
 800d884:	60a5      	str	r5, [r4, #8]
 800d886:	463e      	mov	r6, r7
 800d888:	42be      	cmp	r6, r7
 800d88a:	d900      	bls.n	800d88e <__ssputs_r+0x72>
 800d88c:	463e      	mov	r6, r7
 800d88e:	6820      	ldr	r0, [r4, #0]
 800d890:	4632      	mov	r2, r6
 800d892:	4641      	mov	r1, r8
 800d894:	f000 faa6 	bl	800dde4 <memmove>
 800d898:	68a3      	ldr	r3, [r4, #8]
 800d89a:	1b9b      	subs	r3, r3, r6
 800d89c:	60a3      	str	r3, [r4, #8]
 800d89e:	6823      	ldr	r3, [r4, #0]
 800d8a0:	4433      	add	r3, r6
 800d8a2:	6023      	str	r3, [r4, #0]
 800d8a4:	2000      	movs	r0, #0
 800d8a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8aa:	462a      	mov	r2, r5
 800d8ac:	f000 fad2 	bl	800de54 <_realloc_r>
 800d8b0:	4606      	mov	r6, r0
 800d8b2:	2800      	cmp	r0, #0
 800d8b4:	d1e0      	bne.n	800d878 <__ssputs_r+0x5c>
 800d8b6:	6921      	ldr	r1, [r4, #16]
 800d8b8:	4650      	mov	r0, sl
 800d8ba:	f7ff feb7 	bl	800d62c <_free_r>
 800d8be:	230c      	movs	r3, #12
 800d8c0:	f8ca 3000 	str.w	r3, [sl]
 800d8c4:	89a3      	ldrh	r3, [r4, #12]
 800d8c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8ca:	81a3      	strh	r3, [r4, #12]
 800d8cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d8d0:	e7e9      	b.n	800d8a6 <__ssputs_r+0x8a>
	...

0800d8d4 <_svfiprintf_r>:
 800d8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8d8:	4698      	mov	r8, r3
 800d8da:	898b      	ldrh	r3, [r1, #12]
 800d8dc:	061b      	lsls	r3, r3, #24
 800d8de:	b09d      	sub	sp, #116	@ 0x74
 800d8e0:	4607      	mov	r7, r0
 800d8e2:	460d      	mov	r5, r1
 800d8e4:	4614      	mov	r4, r2
 800d8e6:	d510      	bpl.n	800d90a <_svfiprintf_r+0x36>
 800d8e8:	690b      	ldr	r3, [r1, #16]
 800d8ea:	b973      	cbnz	r3, 800d90a <_svfiprintf_r+0x36>
 800d8ec:	2140      	movs	r1, #64	@ 0x40
 800d8ee:	f7ff ff09 	bl	800d704 <_malloc_r>
 800d8f2:	6028      	str	r0, [r5, #0]
 800d8f4:	6128      	str	r0, [r5, #16]
 800d8f6:	b930      	cbnz	r0, 800d906 <_svfiprintf_r+0x32>
 800d8f8:	230c      	movs	r3, #12
 800d8fa:	603b      	str	r3, [r7, #0]
 800d8fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d900:	b01d      	add	sp, #116	@ 0x74
 800d902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d906:	2340      	movs	r3, #64	@ 0x40
 800d908:	616b      	str	r3, [r5, #20]
 800d90a:	2300      	movs	r3, #0
 800d90c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d90e:	2320      	movs	r3, #32
 800d910:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d914:	f8cd 800c 	str.w	r8, [sp, #12]
 800d918:	2330      	movs	r3, #48	@ 0x30
 800d91a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800dab8 <_svfiprintf_r+0x1e4>
 800d91e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d922:	f04f 0901 	mov.w	r9, #1
 800d926:	4623      	mov	r3, r4
 800d928:	469a      	mov	sl, r3
 800d92a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d92e:	b10a      	cbz	r2, 800d934 <_svfiprintf_r+0x60>
 800d930:	2a25      	cmp	r2, #37	@ 0x25
 800d932:	d1f9      	bne.n	800d928 <_svfiprintf_r+0x54>
 800d934:	ebba 0b04 	subs.w	fp, sl, r4
 800d938:	d00b      	beq.n	800d952 <_svfiprintf_r+0x7e>
 800d93a:	465b      	mov	r3, fp
 800d93c:	4622      	mov	r2, r4
 800d93e:	4629      	mov	r1, r5
 800d940:	4638      	mov	r0, r7
 800d942:	f7ff ff6b 	bl	800d81c <__ssputs_r>
 800d946:	3001      	adds	r0, #1
 800d948:	f000 80a7 	beq.w	800da9a <_svfiprintf_r+0x1c6>
 800d94c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d94e:	445a      	add	r2, fp
 800d950:	9209      	str	r2, [sp, #36]	@ 0x24
 800d952:	f89a 3000 	ldrb.w	r3, [sl]
 800d956:	2b00      	cmp	r3, #0
 800d958:	f000 809f 	beq.w	800da9a <_svfiprintf_r+0x1c6>
 800d95c:	2300      	movs	r3, #0
 800d95e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d962:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d966:	f10a 0a01 	add.w	sl, sl, #1
 800d96a:	9304      	str	r3, [sp, #16]
 800d96c:	9307      	str	r3, [sp, #28]
 800d96e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d972:	931a      	str	r3, [sp, #104]	@ 0x68
 800d974:	4654      	mov	r4, sl
 800d976:	2205      	movs	r2, #5
 800d978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d97c:	484e      	ldr	r0, [pc, #312]	@ (800dab8 <_svfiprintf_r+0x1e4>)
 800d97e:	f7f2 fc37 	bl	80001f0 <memchr>
 800d982:	9a04      	ldr	r2, [sp, #16]
 800d984:	b9d8      	cbnz	r0, 800d9be <_svfiprintf_r+0xea>
 800d986:	06d0      	lsls	r0, r2, #27
 800d988:	bf44      	itt	mi
 800d98a:	2320      	movmi	r3, #32
 800d98c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d990:	0711      	lsls	r1, r2, #28
 800d992:	bf44      	itt	mi
 800d994:	232b      	movmi	r3, #43	@ 0x2b
 800d996:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d99a:	f89a 3000 	ldrb.w	r3, [sl]
 800d99e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9a0:	d015      	beq.n	800d9ce <_svfiprintf_r+0xfa>
 800d9a2:	9a07      	ldr	r2, [sp, #28]
 800d9a4:	4654      	mov	r4, sl
 800d9a6:	2000      	movs	r0, #0
 800d9a8:	f04f 0c0a 	mov.w	ip, #10
 800d9ac:	4621      	mov	r1, r4
 800d9ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9b2:	3b30      	subs	r3, #48	@ 0x30
 800d9b4:	2b09      	cmp	r3, #9
 800d9b6:	d94b      	bls.n	800da50 <_svfiprintf_r+0x17c>
 800d9b8:	b1b0      	cbz	r0, 800d9e8 <_svfiprintf_r+0x114>
 800d9ba:	9207      	str	r2, [sp, #28]
 800d9bc:	e014      	b.n	800d9e8 <_svfiprintf_r+0x114>
 800d9be:	eba0 0308 	sub.w	r3, r0, r8
 800d9c2:	fa09 f303 	lsl.w	r3, r9, r3
 800d9c6:	4313      	orrs	r3, r2
 800d9c8:	9304      	str	r3, [sp, #16]
 800d9ca:	46a2      	mov	sl, r4
 800d9cc:	e7d2      	b.n	800d974 <_svfiprintf_r+0xa0>
 800d9ce:	9b03      	ldr	r3, [sp, #12]
 800d9d0:	1d19      	adds	r1, r3, #4
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	9103      	str	r1, [sp, #12]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	bfbb      	ittet	lt
 800d9da:	425b      	neglt	r3, r3
 800d9dc:	f042 0202 	orrlt.w	r2, r2, #2
 800d9e0:	9307      	strge	r3, [sp, #28]
 800d9e2:	9307      	strlt	r3, [sp, #28]
 800d9e4:	bfb8      	it	lt
 800d9e6:	9204      	strlt	r2, [sp, #16]
 800d9e8:	7823      	ldrb	r3, [r4, #0]
 800d9ea:	2b2e      	cmp	r3, #46	@ 0x2e
 800d9ec:	d10a      	bne.n	800da04 <_svfiprintf_r+0x130>
 800d9ee:	7863      	ldrb	r3, [r4, #1]
 800d9f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9f2:	d132      	bne.n	800da5a <_svfiprintf_r+0x186>
 800d9f4:	9b03      	ldr	r3, [sp, #12]
 800d9f6:	1d1a      	adds	r2, r3, #4
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	9203      	str	r2, [sp, #12]
 800d9fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da00:	3402      	adds	r4, #2
 800da02:	9305      	str	r3, [sp, #20]
 800da04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800dac8 <_svfiprintf_r+0x1f4>
 800da08:	7821      	ldrb	r1, [r4, #0]
 800da0a:	2203      	movs	r2, #3
 800da0c:	4650      	mov	r0, sl
 800da0e:	f7f2 fbef 	bl	80001f0 <memchr>
 800da12:	b138      	cbz	r0, 800da24 <_svfiprintf_r+0x150>
 800da14:	9b04      	ldr	r3, [sp, #16]
 800da16:	eba0 000a 	sub.w	r0, r0, sl
 800da1a:	2240      	movs	r2, #64	@ 0x40
 800da1c:	4082      	lsls	r2, r0
 800da1e:	4313      	orrs	r3, r2
 800da20:	3401      	adds	r4, #1
 800da22:	9304      	str	r3, [sp, #16]
 800da24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da28:	4824      	ldr	r0, [pc, #144]	@ (800dabc <_svfiprintf_r+0x1e8>)
 800da2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da2e:	2206      	movs	r2, #6
 800da30:	f7f2 fbde 	bl	80001f0 <memchr>
 800da34:	2800      	cmp	r0, #0
 800da36:	d036      	beq.n	800daa6 <_svfiprintf_r+0x1d2>
 800da38:	4b21      	ldr	r3, [pc, #132]	@ (800dac0 <_svfiprintf_r+0x1ec>)
 800da3a:	bb1b      	cbnz	r3, 800da84 <_svfiprintf_r+0x1b0>
 800da3c:	9b03      	ldr	r3, [sp, #12]
 800da3e:	3307      	adds	r3, #7
 800da40:	f023 0307 	bic.w	r3, r3, #7
 800da44:	3308      	adds	r3, #8
 800da46:	9303      	str	r3, [sp, #12]
 800da48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da4a:	4433      	add	r3, r6
 800da4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800da4e:	e76a      	b.n	800d926 <_svfiprintf_r+0x52>
 800da50:	fb0c 3202 	mla	r2, ip, r2, r3
 800da54:	460c      	mov	r4, r1
 800da56:	2001      	movs	r0, #1
 800da58:	e7a8      	b.n	800d9ac <_svfiprintf_r+0xd8>
 800da5a:	2300      	movs	r3, #0
 800da5c:	3401      	adds	r4, #1
 800da5e:	9305      	str	r3, [sp, #20]
 800da60:	4619      	mov	r1, r3
 800da62:	f04f 0c0a 	mov.w	ip, #10
 800da66:	4620      	mov	r0, r4
 800da68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da6c:	3a30      	subs	r2, #48	@ 0x30
 800da6e:	2a09      	cmp	r2, #9
 800da70:	d903      	bls.n	800da7a <_svfiprintf_r+0x1a6>
 800da72:	2b00      	cmp	r3, #0
 800da74:	d0c6      	beq.n	800da04 <_svfiprintf_r+0x130>
 800da76:	9105      	str	r1, [sp, #20]
 800da78:	e7c4      	b.n	800da04 <_svfiprintf_r+0x130>
 800da7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800da7e:	4604      	mov	r4, r0
 800da80:	2301      	movs	r3, #1
 800da82:	e7f0      	b.n	800da66 <_svfiprintf_r+0x192>
 800da84:	ab03      	add	r3, sp, #12
 800da86:	9300      	str	r3, [sp, #0]
 800da88:	462a      	mov	r2, r5
 800da8a:	4b0e      	ldr	r3, [pc, #56]	@ (800dac4 <_svfiprintf_r+0x1f0>)
 800da8c:	a904      	add	r1, sp, #16
 800da8e:	4638      	mov	r0, r7
 800da90:	f3af 8000 	nop.w
 800da94:	1c42      	adds	r2, r0, #1
 800da96:	4606      	mov	r6, r0
 800da98:	d1d6      	bne.n	800da48 <_svfiprintf_r+0x174>
 800da9a:	89ab      	ldrh	r3, [r5, #12]
 800da9c:	065b      	lsls	r3, r3, #25
 800da9e:	f53f af2d 	bmi.w	800d8fc <_svfiprintf_r+0x28>
 800daa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800daa4:	e72c      	b.n	800d900 <_svfiprintf_r+0x2c>
 800daa6:	ab03      	add	r3, sp, #12
 800daa8:	9300      	str	r3, [sp, #0]
 800daaa:	462a      	mov	r2, r5
 800daac:	4b05      	ldr	r3, [pc, #20]	@ (800dac4 <_svfiprintf_r+0x1f0>)
 800daae:	a904      	add	r1, sp, #16
 800dab0:	4638      	mov	r0, r7
 800dab2:	f000 f879 	bl	800dba8 <_printf_i>
 800dab6:	e7ed      	b.n	800da94 <_svfiprintf_r+0x1c0>
 800dab8:	0801067c 	.word	0x0801067c
 800dabc:	08010686 	.word	0x08010686
 800dac0:	00000000 	.word	0x00000000
 800dac4:	0800d81d 	.word	0x0800d81d
 800dac8:	08010682 	.word	0x08010682

0800dacc <_printf_common>:
 800dacc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dad0:	4616      	mov	r6, r2
 800dad2:	4698      	mov	r8, r3
 800dad4:	688a      	ldr	r2, [r1, #8]
 800dad6:	690b      	ldr	r3, [r1, #16]
 800dad8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dadc:	4293      	cmp	r3, r2
 800dade:	bfb8      	it	lt
 800dae0:	4613      	movlt	r3, r2
 800dae2:	6033      	str	r3, [r6, #0]
 800dae4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800dae8:	4607      	mov	r7, r0
 800daea:	460c      	mov	r4, r1
 800daec:	b10a      	cbz	r2, 800daf2 <_printf_common+0x26>
 800daee:	3301      	adds	r3, #1
 800daf0:	6033      	str	r3, [r6, #0]
 800daf2:	6823      	ldr	r3, [r4, #0]
 800daf4:	0699      	lsls	r1, r3, #26
 800daf6:	bf42      	ittt	mi
 800daf8:	6833      	ldrmi	r3, [r6, #0]
 800dafa:	3302      	addmi	r3, #2
 800dafc:	6033      	strmi	r3, [r6, #0]
 800dafe:	6825      	ldr	r5, [r4, #0]
 800db00:	f015 0506 	ands.w	r5, r5, #6
 800db04:	d106      	bne.n	800db14 <_printf_common+0x48>
 800db06:	f104 0a19 	add.w	sl, r4, #25
 800db0a:	68e3      	ldr	r3, [r4, #12]
 800db0c:	6832      	ldr	r2, [r6, #0]
 800db0e:	1a9b      	subs	r3, r3, r2
 800db10:	42ab      	cmp	r3, r5
 800db12:	dc26      	bgt.n	800db62 <_printf_common+0x96>
 800db14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800db18:	6822      	ldr	r2, [r4, #0]
 800db1a:	3b00      	subs	r3, #0
 800db1c:	bf18      	it	ne
 800db1e:	2301      	movne	r3, #1
 800db20:	0692      	lsls	r2, r2, #26
 800db22:	d42b      	bmi.n	800db7c <_printf_common+0xb0>
 800db24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800db28:	4641      	mov	r1, r8
 800db2a:	4638      	mov	r0, r7
 800db2c:	47c8      	blx	r9
 800db2e:	3001      	adds	r0, #1
 800db30:	d01e      	beq.n	800db70 <_printf_common+0xa4>
 800db32:	6823      	ldr	r3, [r4, #0]
 800db34:	6922      	ldr	r2, [r4, #16]
 800db36:	f003 0306 	and.w	r3, r3, #6
 800db3a:	2b04      	cmp	r3, #4
 800db3c:	bf02      	ittt	eq
 800db3e:	68e5      	ldreq	r5, [r4, #12]
 800db40:	6833      	ldreq	r3, [r6, #0]
 800db42:	1aed      	subeq	r5, r5, r3
 800db44:	68a3      	ldr	r3, [r4, #8]
 800db46:	bf0c      	ite	eq
 800db48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800db4c:	2500      	movne	r5, #0
 800db4e:	4293      	cmp	r3, r2
 800db50:	bfc4      	itt	gt
 800db52:	1a9b      	subgt	r3, r3, r2
 800db54:	18ed      	addgt	r5, r5, r3
 800db56:	2600      	movs	r6, #0
 800db58:	341a      	adds	r4, #26
 800db5a:	42b5      	cmp	r5, r6
 800db5c:	d11a      	bne.n	800db94 <_printf_common+0xc8>
 800db5e:	2000      	movs	r0, #0
 800db60:	e008      	b.n	800db74 <_printf_common+0xa8>
 800db62:	2301      	movs	r3, #1
 800db64:	4652      	mov	r2, sl
 800db66:	4641      	mov	r1, r8
 800db68:	4638      	mov	r0, r7
 800db6a:	47c8      	blx	r9
 800db6c:	3001      	adds	r0, #1
 800db6e:	d103      	bne.n	800db78 <_printf_common+0xac>
 800db70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db78:	3501      	adds	r5, #1
 800db7a:	e7c6      	b.n	800db0a <_printf_common+0x3e>
 800db7c:	18e1      	adds	r1, r4, r3
 800db7e:	1c5a      	adds	r2, r3, #1
 800db80:	2030      	movs	r0, #48	@ 0x30
 800db82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800db86:	4422      	add	r2, r4
 800db88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800db8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800db90:	3302      	adds	r3, #2
 800db92:	e7c7      	b.n	800db24 <_printf_common+0x58>
 800db94:	2301      	movs	r3, #1
 800db96:	4622      	mov	r2, r4
 800db98:	4641      	mov	r1, r8
 800db9a:	4638      	mov	r0, r7
 800db9c:	47c8      	blx	r9
 800db9e:	3001      	adds	r0, #1
 800dba0:	d0e6      	beq.n	800db70 <_printf_common+0xa4>
 800dba2:	3601      	adds	r6, #1
 800dba4:	e7d9      	b.n	800db5a <_printf_common+0x8e>
	...

0800dba8 <_printf_i>:
 800dba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dbac:	7e0f      	ldrb	r7, [r1, #24]
 800dbae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dbb0:	2f78      	cmp	r7, #120	@ 0x78
 800dbb2:	4691      	mov	r9, r2
 800dbb4:	4680      	mov	r8, r0
 800dbb6:	460c      	mov	r4, r1
 800dbb8:	469a      	mov	sl, r3
 800dbba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800dbbe:	d807      	bhi.n	800dbd0 <_printf_i+0x28>
 800dbc0:	2f62      	cmp	r7, #98	@ 0x62
 800dbc2:	d80a      	bhi.n	800dbda <_printf_i+0x32>
 800dbc4:	2f00      	cmp	r7, #0
 800dbc6:	f000 80d1 	beq.w	800dd6c <_printf_i+0x1c4>
 800dbca:	2f58      	cmp	r7, #88	@ 0x58
 800dbcc:	f000 80b8 	beq.w	800dd40 <_printf_i+0x198>
 800dbd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dbd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dbd8:	e03a      	b.n	800dc50 <_printf_i+0xa8>
 800dbda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800dbde:	2b15      	cmp	r3, #21
 800dbe0:	d8f6      	bhi.n	800dbd0 <_printf_i+0x28>
 800dbe2:	a101      	add	r1, pc, #4	@ (adr r1, 800dbe8 <_printf_i+0x40>)
 800dbe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dbe8:	0800dc41 	.word	0x0800dc41
 800dbec:	0800dc55 	.word	0x0800dc55
 800dbf0:	0800dbd1 	.word	0x0800dbd1
 800dbf4:	0800dbd1 	.word	0x0800dbd1
 800dbf8:	0800dbd1 	.word	0x0800dbd1
 800dbfc:	0800dbd1 	.word	0x0800dbd1
 800dc00:	0800dc55 	.word	0x0800dc55
 800dc04:	0800dbd1 	.word	0x0800dbd1
 800dc08:	0800dbd1 	.word	0x0800dbd1
 800dc0c:	0800dbd1 	.word	0x0800dbd1
 800dc10:	0800dbd1 	.word	0x0800dbd1
 800dc14:	0800dd53 	.word	0x0800dd53
 800dc18:	0800dc7f 	.word	0x0800dc7f
 800dc1c:	0800dd0d 	.word	0x0800dd0d
 800dc20:	0800dbd1 	.word	0x0800dbd1
 800dc24:	0800dbd1 	.word	0x0800dbd1
 800dc28:	0800dd75 	.word	0x0800dd75
 800dc2c:	0800dbd1 	.word	0x0800dbd1
 800dc30:	0800dc7f 	.word	0x0800dc7f
 800dc34:	0800dbd1 	.word	0x0800dbd1
 800dc38:	0800dbd1 	.word	0x0800dbd1
 800dc3c:	0800dd15 	.word	0x0800dd15
 800dc40:	6833      	ldr	r3, [r6, #0]
 800dc42:	1d1a      	adds	r2, r3, #4
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	6032      	str	r2, [r6, #0]
 800dc48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dc4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dc50:	2301      	movs	r3, #1
 800dc52:	e09c      	b.n	800dd8e <_printf_i+0x1e6>
 800dc54:	6833      	ldr	r3, [r6, #0]
 800dc56:	6820      	ldr	r0, [r4, #0]
 800dc58:	1d19      	adds	r1, r3, #4
 800dc5a:	6031      	str	r1, [r6, #0]
 800dc5c:	0606      	lsls	r6, r0, #24
 800dc5e:	d501      	bpl.n	800dc64 <_printf_i+0xbc>
 800dc60:	681d      	ldr	r5, [r3, #0]
 800dc62:	e003      	b.n	800dc6c <_printf_i+0xc4>
 800dc64:	0645      	lsls	r5, r0, #25
 800dc66:	d5fb      	bpl.n	800dc60 <_printf_i+0xb8>
 800dc68:	f9b3 5000 	ldrsh.w	r5, [r3]
 800dc6c:	2d00      	cmp	r5, #0
 800dc6e:	da03      	bge.n	800dc78 <_printf_i+0xd0>
 800dc70:	232d      	movs	r3, #45	@ 0x2d
 800dc72:	426d      	negs	r5, r5
 800dc74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc78:	4858      	ldr	r0, [pc, #352]	@ (800dddc <_printf_i+0x234>)
 800dc7a:	230a      	movs	r3, #10
 800dc7c:	e011      	b.n	800dca2 <_printf_i+0xfa>
 800dc7e:	6821      	ldr	r1, [r4, #0]
 800dc80:	6833      	ldr	r3, [r6, #0]
 800dc82:	0608      	lsls	r0, r1, #24
 800dc84:	f853 5b04 	ldr.w	r5, [r3], #4
 800dc88:	d402      	bmi.n	800dc90 <_printf_i+0xe8>
 800dc8a:	0649      	lsls	r1, r1, #25
 800dc8c:	bf48      	it	mi
 800dc8e:	b2ad      	uxthmi	r5, r5
 800dc90:	2f6f      	cmp	r7, #111	@ 0x6f
 800dc92:	4852      	ldr	r0, [pc, #328]	@ (800dddc <_printf_i+0x234>)
 800dc94:	6033      	str	r3, [r6, #0]
 800dc96:	bf14      	ite	ne
 800dc98:	230a      	movne	r3, #10
 800dc9a:	2308      	moveq	r3, #8
 800dc9c:	2100      	movs	r1, #0
 800dc9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dca2:	6866      	ldr	r6, [r4, #4]
 800dca4:	60a6      	str	r6, [r4, #8]
 800dca6:	2e00      	cmp	r6, #0
 800dca8:	db05      	blt.n	800dcb6 <_printf_i+0x10e>
 800dcaa:	6821      	ldr	r1, [r4, #0]
 800dcac:	432e      	orrs	r6, r5
 800dcae:	f021 0104 	bic.w	r1, r1, #4
 800dcb2:	6021      	str	r1, [r4, #0]
 800dcb4:	d04b      	beq.n	800dd4e <_printf_i+0x1a6>
 800dcb6:	4616      	mov	r6, r2
 800dcb8:	fbb5 f1f3 	udiv	r1, r5, r3
 800dcbc:	fb03 5711 	mls	r7, r3, r1, r5
 800dcc0:	5dc7      	ldrb	r7, [r0, r7]
 800dcc2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dcc6:	462f      	mov	r7, r5
 800dcc8:	42bb      	cmp	r3, r7
 800dcca:	460d      	mov	r5, r1
 800dccc:	d9f4      	bls.n	800dcb8 <_printf_i+0x110>
 800dcce:	2b08      	cmp	r3, #8
 800dcd0:	d10b      	bne.n	800dcea <_printf_i+0x142>
 800dcd2:	6823      	ldr	r3, [r4, #0]
 800dcd4:	07df      	lsls	r7, r3, #31
 800dcd6:	d508      	bpl.n	800dcea <_printf_i+0x142>
 800dcd8:	6923      	ldr	r3, [r4, #16]
 800dcda:	6861      	ldr	r1, [r4, #4]
 800dcdc:	4299      	cmp	r1, r3
 800dcde:	bfde      	ittt	le
 800dce0:	2330      	movle	r3, #48	@ 0x30
 800dce2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dce6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800dcea:	1b92      	subs	r2, r2, r6
 800dcec:	6122      	str	r2, [r4, #16]
 800dcee:	f8cd a000 	str.w	sl, [sp]
 800dcf2:	464b      	mov	r3, r9
 800dcf4:	aa03      	add	r2, sp, #12
 800dcf6:	4621      	mov	r1, r4
 800dcf8:	4640      	mov	r0, r8
 800dcfa:	f7ff fee7 	bl	800dacc <_printf_common>
 800dcfe:	3001      	adds	r0, #1
 800dd00:	d14a      	bne.n	800dd98 <_printf_i+0x1f0>
 800dd02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dd06:	b004      	add	sp, #16
 800dd08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd0c:	6823      	ldr	r3, [r4, #0]
 800dd0e:	f043 0320 	orr.w	r3, r3, #32
 800dd12:	6023      	str	r3, [r4, #0]
 800dd14:	4832      	ldr	r0, [pc, #200]	@ (800dde0 <_printf_i+0x238>)
 800dd16:	2778      	movs	r7, #120	@ 0x78
 800dd18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800dd1c:	6823      	ldr	r3, [r4, #0]
 800dd1e:	6831      	ldr	r1, [r6, #0]
 800dd20:	061f      	lsls	r7, r3, #24
 800dd22:	f851 5b04 	ldr.w	r5, [r1], #4
 800dd26:	d402      	bmi.n	800dd2e <_printf_i+0x186>
 800dd28:	065f      	lsls	r7, r3, #25
 800dd2a:	bf48      	it	mi
 800dd2c:	b2ad      	uxthmi	r5, r5
 800dd2e:	6031      	str	r1, [r6, #0]
 800dd30:	07d9      	lsls	r1, r3, #31
 800dd32:	bf44      	itt	mi
 800dd34:	f043 0320 	orrmi.w	r3, r3, #32
 800dd38:	6023      	strmi	r3, [r4, #0]
 800dd3a:	b11d      	cbz	r5, 800dd44 <_printf_i+0x19c>
 800dd3c:	2310      	movs	r3, #16
 800dd3e:	e7ad      	b.n	800dc9c <_printf_i+0xf4>
 800dd40:	4826      	ldr	r0, [pc, #152]	@ (800dddc <_printf_i+0x234>)
 800dd42:	e7e9      	b.n	800dd18 <_printf_i+0x170>
 800dd44:	6823      	ldr	r3, [r4, #0]
 800dd46:	f023 0320 	bic.w	r3, r3, #32
 800dd4a:	6023      	str	r3, [r4, #0]
 800dd4c:	e7f6      	b.n	800dd3c <_printf_i+0x194>
 800dd4e:	4616      	mov	r6, r2
 800dd50:	e7bd      	b.n	800dcce <_printf_i+0x126>
 800dd52:	6833      	ldr	r3, [r6, #0]
 800dd54:	6825      	ldr	r5, [r4, #0]
 800dd56:	6961      	ldr	r1, [r4, #20]
 800dd58:	1d18      	adds	r0, r3, #4
 800dd5a:	6030      	str	r0, [r6, #0]
 800dd5c:	062e      	lsls	r6, r5, #24
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	d501      	bpl.n	800dd66 <_printf_i+0x1be>
 800dd62:	6019      	str	r1, [r3, #0]
 800dd64:	e002      	b.n	800dd6c <_printf_i+0x1c4>
 800dd66:	0668      	lsls	r0, r5, #25
 800dd68:	d5fb      	bpl.n	800dd62 <_printf_i+0x1ba>
 800dd6a:	8019      	strh	r1, [r3, #0]
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	6123      	str	r3, [r4, #16]
 800dd70:	4616      	mov	r6, r2
 800dd72:	e7bc      	b.n	800dcee <_printf_i+0x146>
 800dd74:	6833      	ldr	r3, [r6, #0]
 800dd76:	1d1a      	adds	r2, r3, #4
 800dd78:	6032      	str	r2, [r6, #0]
 800dd7a:	681e      	ldr	r6, [r3, #0]
 800dd7c:	6862      	ldr	r2, [r4, #4]
 800dd7e:	2100      	movs	r1, #0
 800dd80:	4630      	mov	r0, r6
 800dd82:	f7f2 fa35 	bl	80001f0 <memchr>
 800dd86:	b108      	cbz	r0, 800dd8c <_printf_i+0x1e4>
 800dd88:	1b80      	subs	r0, r0, r6
 800dd8a:	6060      	str	r0, [r4, #4]
 800dd8c:	6863      	ldr	r3, [r4, #4]
 800dd8e:	6123      	str	r3, [r4, #16]
 800dd90:	2300      	movs	r3, #0
 800dd92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd96:	e7aa      	b.n	800dcee <_printf_i+0x146>
 800dd98:	6923      	ldr	r3, [r4, #16]
 800dd9a:	4632      	mov	r2, r6
 800dd9c:	4649      	mov	r1, r9
 800dd9e:	4640      	mov	r0, r8
 800dda0:	47d0      	blx	sl
 800dda2:	3001      	adds	r0, #1
 800dda4:	d0ad      	beq.n	800dd02 <_printf_i+0x15a>
 800dda6:	6823      	ldr	r3, [r4, #0]
 800dda8:	079b      	lsls	r3, r3, #30
 800ddaa:	d413      	bmi.n	800ddd4 <_printf_i+0x22c>
 800ddac:	68e0      	ldr	r0, [r4, #12]
 800ddae:	9b03      	ldr	r3, [sp, #12]
 800ddb0:	4298      	cmp	r0, r3
 800ddb2:	bfb8      	it	lt
 800ddb4:	4618      	movlt	r0, r3
 800ddb6:	e7a6      	b.n	800dd06 <_printf_i+0x15e>
 800ddb8:	2301      	movs	r3, #1
 800ddba:	4632      	mov	r2, r6
 800ddbc:	4649      	mov	r1, r9
 800ddbe:	4640      	mov	r0, r8
 800ddc0:	47d0      	blx	sl
 800ddc2:	3001      	adds	r0, #1
 800ddc4:	d09d      	beq.n	800dd02 <_printf_i+0x15a>
 800ddc6:	3501      	adds	r5, #1
 800ddc8:	68e3      	ldr	r3, [r4, #12]
 800ddca:	9903      	ldr	r1, [sp, #12]
 800ddcc:	1a5b      	subs	r3, r3, r1
 800ddce:	42ab      	cmp	r3, r5
 800ddd0:	dcf2      	bgt.n	800ddb8 <_printf_i+0x210>
 800ddd2:	e7eb      	b.n	800ddac <_printf_i+0x204>
 800ddd4:	2500      	movs	r5, #0
 800ddd6:	f104 0619 	add.w	r6, r4, #25
 800ddda:	e7f5      	b.n	800ddc8 <_printf_i+0x220>
 800dddc:	0801068d 	.word	0x0801068d
 800dde0:	0801069e 	.word	0x0801069e

0800dde4 <memmove>:
 800dde4:	4288      	cmp	r0, r1
 800dde6:	b510      	push	{r4, lr}
 800dde8:	eb01 0402 	add.w	r4, r1, r2
 800ddec:	d902      	bls.n	800ddf4 <memmove+0x10>
 800ddee:	4284      	cmp	r4, r0
 800ddf0:	4623      	mov	r3, r4
 800ddf2:	d807      	bhi.n	800de04 <memmove+0x20>
 800ddf4:	1e43      	subs	r3, r0, #1
 800ddf6:	42a1      	cmp	r1, r4
 800ddf8:	d008      	beq.n	800de0c <memmove+0x28>
 800ddfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ddfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800de02:	e7f8      	b.n	800ddf6 <memmove+0x12>
 800de04:	4402      	add	r2, r0
 800de06:	4601      	mov	r1, r0
 800de08:	428a      	cmp	r2, r1
 800de0a:	d100      	bne.n	800de0e <memmove+0x2a>
 800de0c:	bd10      	pop	{r4, pc}
 800de0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800de12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800de16:	e7f7      	b.n	800de08 <memmove+0x24>

0800de18 <_sbrk_r>:
 800de18:	b538      	push	{r3, r4, r5, lr}
 800de1a:	4d06      	ldr	r5, [pc, #24]	@ (800de34 <_sbrk_r+0x1c>)
 800de1c:	2300      	movs	r3, #0
 800de1e:	4604      	mov	r4, r0
 800de20:	4608      	mov	r0, r1
 800de22:	602b      	str	r3, [r5, #0]
 800de24:	f7f3 ffae 	bl	8001d84 <_sbrk>
 800de28:	1c43      	adds	r3, r0, #1
 800de2a:	d102      	bne.n	800de32 <_sbrk_r+0x1a>
 800de2c:	682b      	ldr	r3, [r5, #0]
 800de2e:	b103      	cbz	r3, 800de32 <_sbrk_r+0x1a>
 800de30:	6023      	str	r3, [r4, #0]
 800de32:	bd38      	pop	{r3, r4, r5, pc}
 800de34:	20001264 	.word	0x20001264

0800de38 <memcpy>:
 800de38:	440a      	add	r2, r1
 800de3a:	4291      	cmp	r1, r2
 800de3c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800de40:	d100      	bne.n	800de44 <memcpy+0xc>
 800de42:	4770      	bx	lr
 800de44:	b510      	push	{r4, lr}
 800de46:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de4e:	4291      	cmp	r1, r2
 800de50:	d1f9      	bne.n	800de46 <memcpy+0xe>
 800de52:	bd10      	pop	{r4, pc}

0800de54 <_realloc_r>:
 800de54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de58:	4607      	mov	r7, r0
 800de5a:	4614      	mov	r4, r2
 800de5c:	460d      	mov	r5, r1
 800de5e:	b921      	cbnz	r1, 800de6a <_realloc_r+0x16>
 800de60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de64:	4611      	mov	r1, r2
 800de66:	f7ff bc4d 	b.w	800d704 <_malloc_r>
 800de6a:	b92a      	cbnz	r2, 800de78 <_realloc_r+0x24>
 800de6c:	f7ff fbde 	bl	800d62c <_free_r>
 800de70:	4625      	mov	r5, r4
 800de72:	4628      	mov	r0, r5
 800de74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de78:	f000 f81a 	bl	800deb0 <_malloc_usable_size_r>
 800de7c:	4284      	cmp	r4, r0
 800de7e:	4606      	mov	r6, r0
 800de80:	d802      	bhi.n	800de88 <_realloc_r+0x34>
 800de82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de86:	d8f4      	bhi.n	800de72 <_realloc_r+0x1e>
 800de88:	4621      	mov	r1, r4
 800de8a:	4638      	mov	r0, r7
 800de8c:	f7ff fc3a 	bl	800d704 <_malloc_r>
 800de90:	4680      	mov	r8, r0
 800de92:	b908      	cbnz	r0, 800de98 <_realloc_r+0x44>
 800de94:	4645      	mov	r5, r8
 800de96:	e7ec      	b.n	800de72 <_realloc_r+0x1e>
 800de98:	42b4      	cmp	r4, r6
 800de9a:	4622      	mov	r2, r4
 800de9c:	4629      	mov	r1, r5
 800de9e:	bf28      	it	cs
 800dea0:	4632      	movcs	r2, r6
 800dea2:	f7ff ffc9 	bl	800de38 <memcpy>
 800dea6:	4629      	mov	r1, r5
 800dea8:	4638      	mov	r0, r7
 800deaa:	f7ff fbbf 	bl	800d62c <_free_r>
 800deae:	e7f1      	b.n	800de94 <_realloc_r+0x40>

0800deb0 <_malloc_usable_size_r>:
 800deb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800deb4:	1f18      	subs	r0, r3, #4
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	bfbc      	itt	lt
 800deba:	580b      	ldrlt	r3, [r1, r0]
 800debc:	18c0      	addlt	r0, r0, r3
 800debe:	4770      	bx	lr

0800dec0 <_init>:
 800dec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dec2:	bf00      	nop
 800dec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dec6:	bc08      	pop	{r3}
 800dec8:	469e      	mov	lr, r3
 800deca:	4770      	bx	lr

0800decc <_fini>:
 800decc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dece:	bf00      	nop
 800ded0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ded2:	bc08      	pop	{r3}
 800ded4:	469e      	mov	lr, r3
 800ded6:	4770      	bx	lr
