
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c258  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00018444  0800c408  0800c408  0001c408  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802484c  0802484c  0004029c  2**0
                  CONTENTS
  4 .ARM          00000008  0802484c  0802484c  0003484c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024854  08024854  0004029c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024854  08024854  00034854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08024858  08024858  00034858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000029c  20000000  0802485c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000620  2000029c  08024af8  0004029c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008bc  08024af8  000408bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004029c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000173f1  00000000  00000000  000402cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000397f  00000000  00000000  000576bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c8  00000000  00000000  0005b040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001380  00000000  00000000  0005c508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e99  00000000  00000000  0005d888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018a48  00000000  00000000  00084721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e06ff  00000000  00000000  0009d169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  0017d868  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000683c  00000000  00000000  0017d928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002178  00000000  00000000  00184164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000cc  00000000  00000000  001862dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000001b9  00000000  00000000  001863a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000029c 	.word	0x2000029c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c3f0 	.word	0x0800c3f0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002a0 	.word	0x200002a0
 80001ec:	0800c3f0 	.word	0x0800c3f0

080001f0 <arm_bitreversal_32>:
 80001f0:	1c4b      	adds	r3, r1, #1
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	bf98      	it	ls
 80001f6:	4770      	bxls	lr
 80001f8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001fc:	1c91      	adds	r1, r2, #2
 80001fe:	089b      	lsrs	r3, r3, #2

08000200 <arm_bitreversal_32_0>:
 8000200:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000204:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000208:	880a      	ldrh	r2, [r1, #0]
 800020a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800020e:	4480      	add	r8, r0
 8000210:	4481      	add	r9, r0
 8000212:	4402      	add	r2, r0
 8000214:	4484      	add	ip, r0
 8000216:	f8d9 7000 	ldr.w	r7, [r9]
 800021a:	f8d8 6000 	ldr.w	r6, [r8]
 800021e:	6815      	ldr	r5, [r2, #0]
 8000220:	f8dc 4000 	ldr.w	r4, [ip]
 8000224:	f8c9 6000 	str.w	r6, [r9]
 8000228:	f8c8 7000 	str.w	r7, [r8]
 800022c:	f8cc 5000 	str.w	r5, [ip]
 8000230:	6014      	str	r4, [r2, #0]
 8000232:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000236:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800023a:	6855      	ldr	r5, [r2, #4]
 800023c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000240:	f8c9 6004 	str.w	r6, [r9, #4]
 8000244:	f8c8 7004 	str.w	r7, [r8, #4]
 8000248:	f8cc 5004 	str.w	r5, [ip, #4]
 800024c:	6054      	str	r4, [r2, #4]
 800024e:	3108      	adds	r1, #8
 8000250:	3b01      	subs	r3, #1
 8000252:	d1d5      	bne.n	8000200 <arm_bitreversal_32_0>
 8000254:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000258:	4770      	bx	lr

0800025a <arm_bitreversal_16>:
 800025a:	1c4b      	adds	r3, r1, #1
 800025c:	2b01      	cmp	r3, #1
 800025e:	bf98      	it	ls
 8000260:	4770      	bxls	lr
 8000262:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000266:	1c91      	adds	r1, r2, #2
 8000268:	089b      	lsrs	r3, r3, #2

0800026a <arm_bitreversal_16_0>:
 800026a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800026e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000272:	880a      	ldrh	r2, [r1, #0]
 8000274:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000278:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800027c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000280:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000284:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000288:	f8d9 7000 	ldr.w	r7, [r9]
 800028c:	f8d8 6000 	ldr.w	r6, [r8]
 8000290:	6815      	ldr	r5, [r2, #0]
 8000292:	f8dc 4000 	ldr.w	r4, [ip]
 8000296:	f8c9 6000 	str.w	r6, [r9]
 800029a:	f8c8 7000 	str.w	r7, [r8]
 800029e:	f8cc 5000 	str.w	r5, [ip]
 80002a2:	6014      	str	r4, [r2, #0]
 80002a4:	3108      	adds	r1, #8
 80002a6:	3b01      	subs	r3, #1
 80002a8:	d1df      	bne.n	800026a <arm_bitreversal_16_0>
 80002aa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ae:	4770      	bx	lr

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <memchr>:
 80002c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002c4:	2a10      	cmp	r2, #16
 80002c6:	db2b      	blt.n	8000320 <memchr+0x60>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	d008      	beq.n	80002e0 <memchr+0x20>
 80002ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d2:	3a01      	subs	r2, #1
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d02d      	beq.n	8000334 <memchr+0x74>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	b342      	cbz	r2, 8000330 <memchr+0x70>
 80002de:	d1f6      	bne.n	80002ce <memchr+0xe>
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
 80002e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ea:	f022 0407 	bic.w	r4, r2, #7
 80002ee:	f07f 0700 	mvns.w	r7, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002f8:	3c08      	subs	r4, #8
 80002fa:	ea85 0501 	eor.w	r5, r5, r1
 80002fe:	ea86 0601 	eor.w	r6, r6, r1
 8000302:	fa85 f547 	uadd8	r5, r5, r7
 8000306:	faa3 f587 	sel	r5, r3, r7
 800030a:	fa86 f647 	uadd8	r6, r6, r7
 800030e:	faa5 f687 	sel	r6, r5, r7
 8000312:	b98e      	cbnz	r6, 8000338 <memchr+0x78>
 8000314:	d1ee      	bne.n	80002f4 <memchr+0x34>
 8000316:	bcf0      	pop	{r4, r5, r6, r7}
 8000318:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800031c:	f002 0207 	and.w	r2, r2, #7
 8000320:	b132      	cbz	r2, 8000330 <memchr+0x70>
 8000322:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000326:	3a01      	subs	r2, #1
 8000328:	ea83 0301 	eor.w	r3, r3, r1
 800032c:	b113      	cbz	r3, 8000334 <memchr+0x74>
 800032e:	d1f8      	bne.n	8000322 <memchr+0x62>
 8000330:	2000      	movs	r0, #0
 8000332:	4770      	bx	lr
 8000334:	3801      	subs	r0, #1
 8000336:	4770      	bx	lr
 8000338:	2d00      	cmp	r5, #0
 800033a:	bf06      	itte	eq
 800033c:	4635      	moveq	r5, r6
 800033e:	3803      	subeq	r0, #3
 8000340:	3807      	subne	r0, #7
 8000342:	f015 0f01 	tst.w	r5, #1
 8000346:	d107      	bne.n	8000358 <memchr+0x98>
 8000348:	3001      	adds	r0, #1
 800034a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800034e:	bf02      	ittt	eq
 8000350:	3001      	addeq	r0, #1
 8000352:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000356:	3001      	addeq	r0, #1
 8000358:	bcf0      	pop	{r4, r5, r6, r7}
 800035a:	3801      	subs	r0, #1
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	; 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2f>:
 8000c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c90:	bf24      	itt	cs
 8000c92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_d2f+0x30>
 8000c9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ca0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ca4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ca8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cbc:	d121      	bne.n	8000d02 <__aeabi_d2f+0x7a>
 8000cbe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000cc2:	bfbc      	itt	lt
 8000cc4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000cc8:	4770      	bxlt	lr
 8000cca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000cce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cd2:	f1c2 0218 	rsb	r2, r2, #24
 8000cd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cde:	fa20 f002 	lsr.w	r0, r0, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	f040 0001 	orrne.w	r0, r0, #1
 8000ce8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cf4:	ea40 000c 	orr.w	r0, r0, ip
 8000cf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d00:	e7cc      	b.n	8000c9c <__aeabi_d2f+0x14>
 8000d02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d06:	d107      	bne.n	8000d18 <__aeabi_d2f+0x90>
 8000d08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d16:	4770      	bxne	lr
 8000d18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b974 	b.w	8001028 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	4604      	mov	r4, r0
 8000d60:	468e      	mov	lr, r1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d14d      	bne.n	8000e02 <__udivmoddi4+0xaa>
 8000d66:	428a      	cmp	r2, r1
 8000d68:	4694      	mov	ip, r2
 8000d6a:	d969      	bls.n	8000e40 <__udivmoddi4+0xe8>
 8000d6c:	fab2 f282 	clz	r2, r2
 8000d70:	b152      	cbz	r2, 8000d88 <__udivmoddi4+0x30>
 8000d72:	fa01 f302 	lsl.w	r3, r1, r2
 8000d76:	f1c2 0120 	rsb	r1, r2, #32
 8000d7a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d7e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d82:	ea41 0e03 	orr.w	lr, r1, r3
 8000d86:	4094      	lsls	r4, r2
 8000d88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d8c:	0c21      	lsrs	r1, r4, #16
 8000d8e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d92:	fa1f f78c 	uxth.w	r7, ip
 8000d96:	fb08 e316 	mls	r3, r8, r6, lr
 8000d9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d9e:	fb06 f107 	mul.w	r1, r6, r7
 8000da2:	4299      	cmp	r1, r3
 8000da4:	d90a      	bls.n	8000dbc <__udivmoddi4+0x64>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dae:	f080 811f 	bcs.w	8000ff0 <__udivmoddi4+0x298>
 8000db2:	4299      	cmp	r1, r3
 8000db4:	f240 811c 	bls.w	8000ff0 <__udivmoddi4+0x298>
 8000db8:	3e02      	subs	r6, #2
 8000dba:	4463      	add	r3, ip
 8000dbc:	1a5b      	subs	r3, r3, r1
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dcc:	fb00 f707 	mul.w	r7, r0, r7
 8000dd0:	42a7      	cmp	r7, r4
 8000dd2:	d90a      	bls.n	8000dea <__udivmoddi4+0x92>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ddc:	f080 810a 	bcs.w	8000ff4 <__udivmoddi4+0x29c>
 8000de0:	42a7      	cmp	r7, r4
 8000de2:	f240 8107 	bls.w	8000ff4 <__udivmoddi4+0x29c>
 8000de6:	4464      	add	r4, ip
 8000de8:	3802      	subs	r0, #2
 8000dea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dee:	1be4      	subs	r4, r4, r7
 8000df0:	2600      	movs	r6, #0
 8000df2:	b11d      	cbz	r5, 8000dfc <__udivmoddi4+0xa4>
 8000df4:	40d4      	lsrs	r4, r2
 8000df6:	2300      	movs	r3, #0
 8000df8:	e9c5 4300 	strd	r4, r3, [r5]
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0xc2>
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	f000 80ef 	beq.w	8000fea <__udivmoddi4+0x292>
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000e12:	4630      	mov	r0, r6
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	fab3 f683 	clz	r6, r3
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	d14a      	bne.n	8000eb8 <__udivmoddi4+0x160>
 8000e22:	428b      	cmp	r3, r1
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xd4>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 80f9 	bhi.w	800101e <__udivmoddi4+0x2c6>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	469e      	mov	lr, r3
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e0      	beq.n	8000dfc <__udivmoddi4+0xa4>
 8000e3a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e3e:	e7dd      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000e40:	b902      	cbnz	r2, 8000e44 <__udivmoddi4+0xec>
 8000e42:	deff      	udf	#255	; 0xff
 8000e44:	fab2 f282 	clz	r2, r2
 8000e48:	2a00      	cmp	r2, #0
 8000e4a:	f040 8092 	bne.w	8000f72 <__udivmoddi4+0x21a>
 8000e4e:	eba1 010c 	sub.w	r1, r1, ip
 8000e52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e56:	fa1f fe8c 	uxth.w	lr, ip
 8000e5a:	2601      	movs	r6, #1
 8000e5c:	0c20      	lsrs	r0, r4, #16
 8000e5e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e62:	fb07 1113 	mls	r1, r7, r3, r1
 8000e66:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e6a:	fb0e f003 	mul.w	r0, lr, r3
 8000e6e:	4288      	cmp	r0, r1
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x12c>
 8000e72:	eb1c 0101 	adds.w	r1, ip, r1
 8000e76:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e7a:	d202      	bcs.n	8000e82 <__udivmoddi4+0x12a>
 8000e7c:	4288      	cmp	r0, r1
 8000e7e:	f200 80cb 	bhi.w	8001018 <__udivmoddi4+0x2c0>
 8000e82:	4643      	mov	r3, r8
 8000e84:	1a09      	subs	r1, r1, r0
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e8c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e90:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e94:	fb0e fe00 	mul.w	lr, lr, r0
 8000e98:	45a6      	cmp	lr, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x156>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea4:	d202      	bcs.n	8000eac <__udivmoddi4+0x154>
 8000ea6:	45a6      	cmp	lr, r4
 8000ea8:	f200 80bb 	bhi.w	8001022 <__udivmoddi4+0x2ca>
 8000eac:	4608      	mov	r0, r1
 8000eae:	eba4 040e 	sub.w	r4, r4, lr
 8000eb2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eb6:	e79c      	b.n	8000df2 <__udivmoddi4+0x9a>
 8000eb8:	f1c6 0720 	rsb	r7, r6, #32
 8000ebc:	40b3      	lsls	r3, r6
 8000ebe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ec6:	fa20 f407 	lsr.w	r4, r0, r7
 8000eca:	fa01 f306 	lsl.w	r3, r1, r6
 8000ece:	431c      	orrs	r4, r3
 8000ed0:	40f9      	lsrs	r1, r7
 8000ed2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed6:	fa00 f306 	lsl.w	r3, r0, r6
 8000eda:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ede:	0c20      	lsrs	r0, r4, #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fb09 1118 	mls	r1, r9, r8, r1
 8000ee8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eec:	fb08 f00e 	mul.w	r0, r8, lr
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef6:	d90b      	bls.n	8000f10 <__udivmoddi4+0x1b8>
 8000ef8:	eb1c 0101 	adds.w	r1, ip, r1
 8000efc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f00:	f080 8088 	bcs.w	8001014 <__udivmoddi4+0x2bc>
 8000f04:	4288      	cmp	r0, r1
 8000f06:	f240 8085 	bls.w	8001014 <__udivmoddi4+0x2bc>
 8000f0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1a09      	subs	r1, r1, r0
 8000f12:	b2a4      	uxth	r4, r4
 8000f14:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f18:	fb09 1110 	mls	r1, r9, r0, r1
 8000f1c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f20:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f24:	458e      	cmp	lr, r1
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x1e2>
 8000f28:	eb1c 0101 	adds.w	r1, ip, r1
 8000f2c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f30:	d26c      	bcs.n	800100c <__udivmoddi4+0x2b4>
 8000f32:	458e      	cmp	lr, r1
 8000f34:	d96a      	bls.n	800100c <__udivmoddi4+0x2b4>
 8000f36:	3802      	subs	r0, #2
 8000f38:	4461      	add	r1, ip
 8000f3a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f3e:	fba0 9402 	umull	r9, r4, r0, r2
 8000f42:	eba1 010e 	sub.w	r1, r1, lr
 8000f46:	42a1      	cmp	r1, r4
 8000f48:	46c8      	mov	r8, r9
 8000f4a:	46a6      	mov	lr, r4
 8000f4c:	d356      	bcc.n	8000ffc <__udivmoddi4+0x2a4>
 8000f4e:	d053      	beq.n	8000ff8 <__udivmoddi4+0x2a0>
 8000f50:	b15d      	cbz	r5, 8000f6a <__udivmoddi4+0x212>
 8000f52:	ebb3 0208 	subs.w	r2, r3, r8
 8000f56:	eb61 010e 	sbc.w	r1, r1, lr
 8000f5a:	fa01 f707 	lsl.w	r7, r1, r7
 8000f5e:	fa22 f306 	lsr.w	r3, r2, r6
 8000f62:	40f1      	lsrs	r1, r6
 8000f64:	431f      	orrs	r7, r3
 8000f66:	e9c5 7100 	strd	r7, r1, [r5]
 8000f6a:	2600      	movs	r6, #0
 8000f6c:	4631      	mov	r1, r6
 8000f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f72:	f1c2 0320 	rsb	r3, r2, #32
 8000f76:	40d8      	lsrs	r0, r3
 8000f78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f7c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f80:	4091      	lsls	r1, r2
 8000f82:	4301      	orrs	r1, r0
 8000f84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f88:	fa1f fe8c 	uxth.w	lr, ip
 8000f8c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f90:	fb07 3610 	mls	r6, r7, r0, r3
 8000f94:	0c0b      	lsrs	r3, r1, #16
 8000f96:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f9a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f9e:	429e      	cmp	r6, r3
 8000fa0:	fa04 f402 	lsl.w	r4, r4, r2
 8000fa4:	d908      	bls.n	8000fb8 <__udivmoddi4+0x260>
 8000fa6:	eb1c 0303 	adds.w	r3, ip, r3
 8000faa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fae:	d22f      	bcs.n	8001010 <__udivmoddi4+0x2b8>
 8000fb0:	429e      	cmp	r6, r3
 8000fb2:	d92d      	bls.n	8001010 <__udivmoddi4+0x2b8>
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	4463      	add	r3, ip
 8000fb8:	1b9b      	subs	r3, r3, r6
 8000fba:	b289      	uxth	r1, r1
 8000fbc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fc0:	fb07 3316 	mls	r3, r7, r6, r3
 8000fc4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fc8:	fb06 f30e 	mul.w	r3, r6, lr
 8000fcc:	428b      	cmp	r3, r1
 8000fce:	d908      	bls.n	8000fe2 <__udivmoddi4+0x28a>
 8000fd0:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fd8:	d216      	bcs.n	8001008 <__udivmoddi4+0x2b0>
 8000fda:	428b      	cmp	r3, r1
 8000fdc:	d914      	bls.n	8001008 <__udivmoddi4+0x2b0>
 8000fde:	3e02      	subs	r6, #2
 8000fe0:	4461      	add	r1, ip
 8000fe2:	1ac9      	subs	r1, r1, r3
 8000fe4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fe8:	e738      	b.n	8000e5c <__udivmoddi4+0x104>
 8000fea:	462e      	mov	r6, r5
 8000fec:	4628      	mov	r0, r5
 8000fee:	e705      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000ff0:	4606      	mov	r6, r0
 8000ff2:	e6e3      	b.n	8000dbc <__udivmoddi4+0x64>
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	e6f8      	b.n	8000dea <__udivmoddi4+0x92>
 8000ff8:	454b      	cmp	r3, r9
 8000ffa:	d2a9      	bcs.n	8000f50 <__udivmoddi4+0x1f8>
 8000ffc:	ebb9 0802 	subs.w	r8, r9, r2
 8001000:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001004:	3801      	subs	r0, #1
 8001006:	e7a3      	b.n	8000f50 <__udivmoddi4+0x1f8>
 8001008:	4646      	mov	r6, r8
 800100a:	e7ea      	b.n	8000fe2 <__udivmoddi4+0x28a>
 800100c:	4620      	mov	r0, r4
 800100e:	e794      	b.n	8000f3a <__udivmoddi4+0x1e2>
 8001010:	4640      	mov	r0, r8
 8001012:	e7d1      	b.n	8000fb8 <__udivmoddi4+0x260>
 8001014:	46d0      	mov	r8, sl
 8001016:	e77b      	b.n	8000f10 <__udivmoddi4+0x1b8>
 8001018:	3b02      	subs	r3, #2
 800101a:	4461      	add	r1, ip
 800101c:	e732      	b.n	8000e84 <__udivmoddi4+0x12c>
 800101e:	4630      	mov	r0, r6
 8001020:	e709      	b.n	8000e36 <__udivmoddi4+0xde>
 8001022:	4464      	add	r4, ip
 8001024:	3802      	subs	r0, #2
 8001026:	e742      	b.n	8000eae <__udivmoddi4+0x156>

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <arm_cfft_init_f32>:
}
#else
arm_status arm_cfft_init_f32(
  arm_cfft_instance_f32 * S,
  uint16_t fftLen)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	460b      	mov	r3, r1
 8001036:	807b      	strh	r3, [r7, #2]
        /*  Initialise the default arm status */
        arm_status status = ARM_MATH_SUCCESS;
 8001038:	2300      	movs	r3, #0
 800103a:	73fb      	strb	r3, [r7, #15]

        /*  Initialise the FFT length */
        S->fftLen = fftLen;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	887a      	ldrh	r2, [r7, #2]
 8001040:	801a      	strh	r2, [r3, #0]

        /*  Initialise the Twiddle coefficient pointer */
        S->pTwiddle = NULL;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	605a      	str	r2, [r3, #4]


        /*  Initializations of Instance structure depending on the FFT length */
        switch (S->fftLen) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001050:	d02c      	beq.n	80010ac <arm_cfft_init_f32+0x80>
 8001052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001056:	f300 809e 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 800105a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800105e:	d032      	beq.n	80010c6 <arm_cfft_init_f32+0x9a>
 8001060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001064:	f300 8097 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001068:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800106c:	d038      	beq.n	80010e0 <arm_cfft_init_f32+0xb4>
 800106e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001072:	f300 8090 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800107a:	d03e      	beq.n	80010fa <arm_cfft_init_f32+0xce>
 800107c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001080:	f300 8089 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001088:	d044      	beq.n	8001114 <arm_cfft_init_f32+0xe8>
 800108a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800108e:	f300 8082 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001092:	2b80      	cmp	r3, #128	; 0x80
 8001094:	d04b      	beq.n	800112e <arm_cfft_init_f32+0x102>
 8001096:	2b80      	cmp	r3, #128	; 0x80
 8001098:	dc7d      	bgt.n	8001196 <arm_cfft_init_f32+0x16a>
 800109a:	2b40      	cmp	r3, #64	; 0x40
 800109c:	d054      	beq.n	8001148 <arm_cfft_init_f32+0x11c>
 800109e:	2b40      	cmp	r3, #64	; 0x40
 80010a0:	dc79      	bgt.n	8001196 <arm_cfft_init_f32+0x16a>
 80010a2:	2b10      	cmp	r3, #16
 80010a4:	d06a      	beq.n	800117c <arm_cfft_init_f32+0x150>
 80010a6:	2b20      	cmp	r3, #32
 80010a8:	d05b      	beq.n	8001162 <arm_cfft_init_f32+0x136>
 80010aa:	e074      	b.n	8001196 <arm_cfft_init_f32+0x16a>
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_4096) && defined(ARM_TABLE_BITREVIDX_FLT_4096))
            /*  Initializations of structure parameters for 4096 point FFT */
        case 4096U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,4096);
 80010ac:	4b3f      	ldr	r3, [pc, #252]	; (80011ac <arm_cfft_init_f32+0x180>)
 80010ae:	899a      	ldrh	r2, [r3, #12]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	819a      	strh	r2, [r3, #12]
 80010b4:	4b3d      	ldr	r3, [pc, #244]	; (80011ac <arm_cfft_init_f32+0x180>)
 80010b6:	689a      	ldr	r2, [r3, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <arm_cfft_init_f32+0x180>)
 80010be:	685a      	ldr	r2, [r3, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	605a      	str	r2, [r3, #4]
            break;
 80010c4:	e06a      	b.n	800119c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048))
            /*  Initializations of structure parameters for 2048 point FFT */
        case 2048U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,2048);
 80010c6:	4b3a      	ldr	r3, [pc, #232]	; (80011b0 <arm_cfft_init_f32+0x184>)
 80010c8:	899a      	ldrh	r2, [r3, #12]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	819a      	strh	r2, [r3, #12]
 80010ce:	4b38      	ldr	r3, [pc, #224]	; (80011b0 <arm_cfft_init_f32+0x184>)
 80010d0:	689a      	ldr	r2, [r3, #8]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	4b36      	ldr	r3, [pc, #216]	; (80011b0 <arm_cfft_init_f32+0x184>)
 80010d8:	685a      	ldr	r2, [r3, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	605a      	str	r2, [r3, #4]

            break;
 80010de:	e05d      	b.n	800119c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024))
            /*  Initializations of structure parameters for 1024 point FFT */
        case 1024U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,1024);
 80010e0:	4b34      	ldr	r3, [pc, #208]	; (80011b4 <arm_cfft_init_f32+0x188>)
 80010e2:	899a      	ldrh	r2, [r3, #12]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	819a      	strh	r2, [r3, #12]
 80010e8:	4b32      	ldr	r3, [pc, #200]	; (80011b4 <arm_cfft_init_f32+0x188>)
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	4b30      	ldr	r3, [pc, #192]	; (80011b4 <arm_cfft_init_f32+0x188>)
 80010f2:	685a      	ldr	r2, [r3, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	605a      	str	r2, [r3, #4]

            break;
 80010f8:	e050      	b.n	800119c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512))
            /*  Initializations of structure parameters for 512 point FFT */
        case 512U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,512);
 80010fa:	4b2f      	ldr	r3, [pc, #188]	; (80011b8 <arm_cfft_init_f32+0x18c>)
 80010fc:	899a      	ldrh	r2, [r3, #12]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	819a      	strh	r2, [r3, #12]
 8001102:	4b2d      	ldr	r3, [pc, #180]	; (80011b8 <arm_cfft_init_f32+0x18c>)
 8001104:	689a      	ldr	r2, [r3, #8]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <arm_cfft_init_f32+0x18c>)
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	605a      	str	r2, [r3, #4]
            break;
 8001112:	e043      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256))
        case 256U:
            FFTINIT(f32,256);
 8001114:	4b29      	ldr	r3, [pc, #164]	; (80011bc <arm_cfft_init_f32+0x190>)
 8001116:	899a      	ldrh	r2, [r3, #12]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	819a      	strh	r2, [r3, #12]
 800111c:	4b27      	ldr	r3, [pc, #156]	; (80011bc <arm_cfft_init_f32+0x190>)
 800111e:	689a      	ldr	r2, [r3, #8]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	4b25      	ldr	r3, [pc, #148]	; (80011bc <arm_cfft_init_f32+0x190>)
 8001126:	685a      	ldr	r2, [r3, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	605a      	str	r2, [r3, #4]
            break;
 800112c:	e036      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128))
        case 128U:
            FFTINIT(f32,128);
 800112e:	4b24      	ldr	r3, [pc, #144]	; (80011c0 <arm_cfft_init_f32+0x194>)
 8001130:	899a      	ldrh	r2, [r3, #12]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	819a      	strh	r2, [r3, #12]
 8001136:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <arm_cfft_init_f32+0x194>)
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <arm_cfft_init_f32+0x194>)
 8001140:	685a      	ldr	r2, [r3, #4]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	605a      	str	r2, [r3, #4]
            break;
 8001146:	e029      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64))
        case 64U:
            FFTINIT(f32,64);
 8001148:	4b1e      	ldr	r3, [pc, #120]	; (80011c4 <arm_cfft_init_f32+0x198>)
 800114a:	899a      	ldrh	r2, [r3, #12]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	819a      	strh	r2, [r3, #12]
 8001150:	4b1c      	ldr	r3, [pc, #112]	; (80011c4 <arm_cfft_init_f32+0x198>)
 8001152:	689a      	ldr	r2, [r3, #8]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <arm_cfft_init_f32+0x198>)
 800115a:	685a      	ldr	r2, [r3, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	605a      	str	r2, [r3, #4]
            break;
 8001160:	e01c      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32))
        case 32U:
            FFTINIT(f32,32);
 8001162:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <arm_cfft_init_f32+0x19c>)
 8001164:	899a      	ldrh	r2, [r3, #12]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	819a      	strh	r2, [r3, #12]
 800116a:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <arm_cfft_init_f32+0x19c>)
 800116c:	689a      	ldr	r2, [r3, #8]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	609a      	str	r2, [r3, #8]
 8001172:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <arm_cfft_init_f32+0x19c>)
 8001174:	685a      	ldr	r2, [r3, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	605a      	str	r2, [r3, #4]
            break;
 800117a:	e00f      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16))
        case 16U:
            /*  Initializations of structure parameters for 16 point FFT */
            FFTINIT(f32,16);
 800117c:	4b13      	ldr	r3, [pc, #76]	; (80011cc <arm_cfft_init_f32+0x1a0>)
 800117e:	899a      	ldrh	r2, [r3, #12]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	819a      	strh	r2, [r3, #12]
 8001184:	4b11      	ldr	r3, [pc, #68]	; (80011cc <arm_cfft_init_f32+0x1a0>)
 8001186:	689a      	ldr	r2, [r3, #8]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <arm_cfft_init_f32+0x1a0>)
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	605a      	str	r2, [r3, #4]
            break;
 8001194:	e002      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif

        default:
            /*  Reporting argument error if fftSize is not valid value */
            status = ARM_MATH_ARGUMENT_ERROR;
 8001196:	23ff      	movs	r3, #255	; 0xff
 8001198:	73fb      	strb	r3, [r7, #15]
            break;
 800119a:	bf00      	nop
        }


        return (status);
 800119c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	0800efbc 	.word	0x0800efbc
 80011b0:	0800efec 	.word	0x0800efec
 80011b4:	0800ef8c 	.word	0x0800ef8c
 80011b8:	0800efcc 	.word	0x0800efcc
 80011bc:	0800effc 	.word	0x0800effc
 80011c0:	0800efac 	.word	0x0800efac
 80011c4:	0800ef9c 	.word	0x0800ef9c
 80011c8:	0800f00c 	.word	0x0800f00c
 80011cc:	0800efdc 	.word	0x0800efdc

080011d0 <main>:
 * @brief  Main function
 * @return not used because main ends in an infinite loop
 *
 * Initialization and infinite while loop
 *****************************************************************************/
int main(void) {
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
	HAL_Init();							// Initialize the system
 80011d6:	f002 ffe9 	bl	80041ac <HAL_Init>

	SystemClock_Config();				// Configure system clocks
 80011da:	f000 f8fb 	bl	80013d4 <SystemClock_Config>

#ifdef FLIPPED_LCD
	BSP_LCD_Init_Flipped();				// Initialize the LCD for flipped orientation
 80011de:	f002 f805 	bl	80031ec <BSP_LCD_Init_Flipped>
#else
	BSP_LCD_Init();						// Initialize the LCD display
#endif
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 80011e2:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80011e6:	2001      	movs	r0, #1
 80011e8:	f002 f88e 	bl	8003308 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f002 f8ef 	bl	80033d0 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80011f2:	f002 faef 	bl	80037d4 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 80011f6:	f04f 30ff 	mov.w	r0, #4294967295
 80011fa:	f002 f945 	bl	8003488 <BSP_LCD_Clear>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());	// Touchscreen
 80011fe:	f002 f86b 	bl	80032d8 <BSP_LCD_GetXSize>
 8001202:	4603      	mov	r3, r0
 8001204:	b29c      	uxth	r4, r3
 8001206:	f002 f873 	bl	80032f0 <BSP_LCD_GetYSize>
 800120a:	4603      	mov	r3, r0
 800120c:	b29b      	uxth	r3, r3
 800120e:	4619      	mov	r1, r3
 8001210:	4620      	mov	r0, r4
 8001212:	f002 fec7 	bl	8003fa4 <BSP_TS_Init>
	/* Uncomment next line to enable touchscreen interrupt */
	// BSP_TS_ITConfig();					// Enable Touchscreen interrupt

	PB_init();							// Initialize the user pushbutton
 8001216:	f000 fe9f 	bl	8001f58 <PB_init>
	PB_enableIRQ();						// Enable interrupt on user pushbutton
 800121a:	f000 febd 	bl	8001f98 <PB_enableIRQ>

	BSP_LED_Init(LED3);					// Toggles in while loop
 800121e:	2000      	movs	r0, #0
 8001220:	f001 fbcc 	bl	80029bc <BSP_LED_Init>
	BSP_LED_Init(LED4);					// Is toggled by user button
 8001224:	2001      	movs	r0, #1
 8001226:	f001 fbc9 	bl	80029bc <BSP_LED_Init>

	MENU_draw();						// Draw the menu
 800122a:	f000 fd05 	bl	8001c38 <MENU_draw>
	MENU_hint();						// Show hint at startup
 800122e:	f000 fd8d 	bl	8001d4c <MENU_hint>

	gyro_disable();						// Disable gyro, use those analog inputs
 8001232:	f000 f94d 	bl	80014d0 <gyro_disable>

	MEAS_GPIO_analog_init();			// Configure GPIOs in analog mode
 8001236:	f000 fa27 	bl	8001688 <MEAS_GPIO_analog_init>
	MEAS_timer_init();					// Configure the timer
 800123a:	f000 fae5 	bl	8001808 <MEAS_timer_init>

    // Initialize the FFT instance
    arm_cfft_init_f32(&fftInstance, FFT_SIZE);
 800123e:	2140      	movs	r1, #64	; 0x40
 8001240:	485b      	ldr	r0, [pc, #364]	; (80013b0 <main+0x1e0>)
 8001242:	f7ff fef3 	bl	800102c <arm_cfft_init_f32>

	/* Infinite while loop */
	while (1) {							// Infinitely loop in main function
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 8001246:	2000      	movs	r0, #0
 8001248:	f001 fc40 	bl	8002acc <BSP_LED_Toggle>

		if (MEAS_data_ready) {			// Show data if new data available
 800124c:	4b59      	ldr	r3, [pc, #356]	; (80013b4 <main+0x1e4>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d061      	beq.n	8001318 <main+0x148>
			MEAS_data_ready = false;
 8001254:	4b57      	ldr	r3, [pc, #348]	; (80013b4 <main+0x1e4>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]

		    // Perform the FFT, 0 indicates forward FFT, 1 enables bit reversal of output
		    arm_cfft_f32(&fftInstance, ADC_samples, 0, 1);
 800125a:	2301      	movs	r3, #1
 800125c:	2200      	movs	r2, #0
 800125e:	4956      	ldr	r1, [pc, #344]	; (80013b8 <main+0x1e8>)
 8001260:	4853      	ldr	r0, [pc, #332]	; (80013b0 <main+0x1e0>)
 8001262:	f007 fcb3 	bl	8008bcc <arm_cfft_f32>

		    // magnitude calculation
		    arm_cmplx_mag_f32(ADC_samples, testOutput, FFT_SIZE);
 8001266:	2240      	movs	r2, #64	; 0x40
 8001268:	4954      	ldr	r1, [pc, #336]	; (80013bc <main+0x1ec>)
 800126a:	4853      	ldr	r0, [pc, #332]	; (80013b8 <main+0x1e8>)
 800126c:	f007 fd28 	bl	8008cc0 <arm_cmplx_mag_f32>

		    // set DC value to 0 because we have an offset of 1.4V
		    testOutput[0] = 0;
 8001270:	4b52      	ldr	r3, [pc, #328]	; (80013bc <main+0x1ec>)
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	601a      	str	r2, [r3, #0]

		    // get max value and corresponding index
		    float32_t max_value;
		    uint32_t max_index; // index at max value
		    arm_max_f32(testOutput, FFT_SIZE, &max_value, &max_index);
 8001278:	463b      	mov	r3, r7
 800127a:	1d3a      	adds	r2, r7, #4
 800127c:	2140      	movs	r1, #64	; 0x40
 800127e:	484f      	ldr	r0, [pc, #316]	; (80013bc <main+0x1ec>)
 8001280:	f007 f90e 	bl	80084a0 <arm_max_f32>

		    // Calculate Doppler frequency
		    float32_t dopplerFrequency;
		    // new cast
		    dopplerFrequency = max_index * ((float32_t)ADC_FS / FFT_SIZE);
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	ee07 3a90 	vmov	s15, r3
 800128a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800128e:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80013c0 <main+0x1f0>
 8001292:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001296:	edc7 7a03 	vstr	s15, [r7, #12]

		    if (dopplerFrequency > (ADC_FS / 2)) {
 800129a:	edd7 7a03 	vldr	s15, [r7, #12]
 800129e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80013c4 <main+0x1f4>
 80012a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012aa:	dd05      	ble.n	80012b8 <main+0xe8>
		    	//dopplerFrequency = ADC_FS - dopplerFrequency;
		    	dopplerFrequency = - dopplerFrequency;
 80012ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b0:	eef1 7a67 	vneg.f32	s15, s15
 80012b4:	edc7 7a03 	vstr	s15, [r7, #12]
//		            max_val = testOutput[i];
//		        }
//		    }

		    // Calculate velocity in m/s
		    float32_t lambda = SPEED_OF_LIGHT / TRANSMIT_FREQUENCY;
 80012b8:	4b43      	ldr	r3, [pc, #268]	; (80013c8 <main+0x1f8>)
 80012ba:	60bb      	str	r3, [r7, #8]
		    velocity = (dopplerFrequency*lambda) / 2.0f;
 80012bc:	ed97 7a03 	vldr	s14, [r7, #12]
 80012c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012c8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80012cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012d0:	4b3e      	ldr	r3, [pc, #248]	; (80013cc <main+0x1fc>)
 80012d2:	edc3 7a00 	vstr	s15, [r3]

		    // convert to m/s to km/h and round to accuracy +/- 0.3
		    velocity = velocity*3.6;
 80012d6:	4b3d      	ldr	r3, [pc, #244]	; (80013cc <main+0x1fc>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff f9a4 	bl	8000628 <__aeabi_f2d>
 80012e0:	a331      	add	r3, pc, #196	; (adr r3, 80013a8 <main+0x1d8>)
 80012e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e6:	f7ff f9f7 	bl	80006d8 <__aeabi_dmul>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	4610      	mov	r0, r2
 80012f0:	4619      	mov	r1, r3
 80012f2:	f7ff fcc9 	bl	8000c88 <__aeabi_d2f>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4a34      	ldr	r2, [pc, #208]	; (80013cc <main+0x1fc>)
 80012fa:	6013      	str	r3, [r2, #0]
		    velocity = roundToAccuracy(velocity);
 80012fc:	4b33      	ldr	r3, [pc, #204]	; (80013cc <main+0x1fc>)
 80012fe:	edd3 7a00 	vldr	s15, [r3]
 8001302:	eeb0 0a67 	vmov.f32	s0, s15
 8001306:	f000 f9a3 	bl	8001650 <roundToAccuracy>
 800130a:	eef0 7a40 	vmov.f32	s15, s0
 800130e:	4b2f      	ldr	r3, [pc, #188]	; (80013cc <main+0x1fc>)
 8001310:	edc3 7a00 	vstr	s15, [r3]

		    MEAS_show_data();
 8001314:	f000 fc50 	bl	8001bb8 <MEAS_show_data>
		}

		if (PB_pressed()) {				// Check if user pushbutton was pressed
 8001318:	f000 fe70 	bl	8001ffc <PB_pressed>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d01d      	beq.n	800135e <main+0x18e>
			DAC_active = !DAC_active;	// Toggle DAC on/off
 8001322:	4b2b      	ldr	r3, [pc, #172]	; (80013d0 <main+0x200>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b00      	cmp	r3, #0
 8001328:	bf14      	ite	ne
 800132a:	2301      	movne	r3, #1
 800132c:	2300      	moveq	r3, #0
 800132e:	b2db      	uxtb	r3, r3
 8001330:	f083 0301 	eor.w	r3, r3, #1
 8001334:	b2db      	uxtb	r3, r3
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	b2da      	uxtb	r2, r3
 800133c:	4b24      	ldr	r3, [pc, #144]	; (80013d0 <main+0x200>)
 800133e:	701a      	strb	r2, [r3, #0]
			if (DAC_active) {
 8001340:	4b23      	ldr	r3, [pc, #140]	; (80013d0 <main+0x200>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d005      	beq.n	8001354 <main+0x184>
				DAC_init();
 8001348:	f000 fa02 	bl	8001750 <DAC_init>
				BSP_LED_On(LED4);
 800134c:	2001      	movs	r0, #1
 800134e:	f001 fb89 	bl	8002a64 <BSP_LED_On>
 8001352:	e004      	b.n	800135e <main+0x18e>
			} else {
				DAC_reset();
 8001354:	f000 f9e6 	bl	8001724 <DAC_reset>
				BSP_LED_Off(LED4);
 8001358:	2001      	movs	r0, #1
 800135a:	f001 fb9d 	bl	8002a98 <BSP_LED_Off>
			}
		}

		/* Comment next line if touchscreen interrupt is enabled */
		MENU_check_transition();
 800135e:	f000 fd35 	bl	8001dcc <MENU_check_transition>

		switch (MENU_get_transition()) {	// Handle user menu choice
 8001362:	f000 fd21 	bl	8001da8 <MENU_get_transition>
 8001366:	4603      	mov	r3, r0
 8001368:	2b06      	cmp	r3, #6
 800136a:	d818      	bhi.n	800139e <main+0x1ce>
 800136c:	a201      	add	r2, pc, #4	; (adr r2, 8001374 <main+0x1a4>)
 800136e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001372:	bf00      	nop
 8001374:	08001391 	.word	0x08001391
 8001378:	0800139f 	.word	0x0800139f
 800137c:	0800139f 	.word	0x0800139f
 8001380:	0800139f 	.word	0x0800139f
 8001384:	0800139f 	.word	0x0800139f
 8001388:	0800139f 	.word	0x0800139f
 800138c:	0800139f 	.word	0x0800139f
		case MENU_NONE:					// No transition => do nothing
			break;
		case MENU_ZERO:
			ADC1_IN13_ADC2_IN11_dual_init(); // ADC initialize
 8001390:	f000 fa70 	bl	8001874 <ADC1_IN13_ADC2_IN11_dual_init>
			ADC1_IN13_ADC2_IN11_dual_start(); // star sampling
 8001394:	f000 fb18 	bl	80019c8 <ADC1_IN13_ADC2_IN11_dual_start>
			DMA2_Stream4_IRQHandler(); // write samples in ADC_samples
 8001398:	f000 fb8e 	bl	8001ab8 <DMA2_Stream4_IRQHandler>
			//MEAS_show_data(); // show ADC_samples I and Q of Doppler Radar
			break;
 800139c:	e000      	b.n	80013a0 <main+0x1d0>
		case MENU_FOUR:
			break;
		case MENU_FIVE:
			break;
		default:						// Should never occur
			break;
 800139e:	bf00      	nop
		}

		HAL_Delay(200);					// Wait or sleep
 80013a0:	20c8      	movs	r0, #200	; 0xc8
 80013a2:	f002 ff7d 	bl	80042a0 <HAL_Delay>
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 80013a6:	e74e      	b.n	8001246 <main+0x76>
 80013a8:	cccccccd 	.word	0xcccccccd
 80013ac:	400ccccc 	.word	0x400ccccc
 80013b0:	200002b8 	.word	0x200002b8
 80013b4:	200003cc 	.word	0x200003cc
 80013b8:	200003d4 	.word	0x200003d4
 80013bc:	200002cc 	.word	0x200002cc
 80013c0:	43ea6000 	.word	0x43ea6000
 80013c4:	466a6000 	.word	0x466a6000
 80013c8:	3c4ca888 	.word	0x3c4ca888
 80013cc:	200002c8 	.word	0x200002c8
 80013d0:	200003cd 	.word	0x200003cd

080013d4 <SystemClock_Config>:

/** ***************************************************************************
 * @brief System Clock Configuration
 *
 *****************************************************************************/
static void SystemClock_Config(void){
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b0a0      	sub	sp, #128	; 0x80
 80013d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013da:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013de:	2230      	movs	r2, #48	; 0x30
 80013e0:	2100      	movs	r1, #0
 80013e2:	4618      	mov	r0, r3
 80013e4:	f008 f86a 	bl	80094bc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013f8:	f107 030c 	add.w	r3, r7, #12
 80013fc:	2230      	movs	r2, #48	; 0x30
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f008 f85b 	bl	80094bc <memset>
	/* Configure the main internal regulator output voltage */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	4b2e      	ldr	r3, [pc, #184]	; (80014c4 <SystemClock_Config+0xf0>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140e:	4a2d      	ldr	r2, [pc, #180]	; (80014c4 <SystemClock_Config+0xf0>)
 8001410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001414:	6413      	str	r3, [r2, #64]	; 0x40
 8001416:	4b2b      	ldr	r3, [pc, #172]	; (80014c4 <SystemClock_Config+0xf0>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	4b28      	ldr	r3, [pc, #160]	; (80014c8 <SystemClock_Config+0xf4>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a27      	ldr	r2, [pc, #156]	; (80014c8 <SystemClock_Config+0xf4>)
 800142c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001430:	6013      	str	r3, [r2, #0]
 8001432:	4b25      	ldr	r3, [pc, #148]	; (80014c8 <SystemClock_Config+0xf4>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
	/* Initialize High Speed External Oscillator and PLL circuits */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800143e:	2301      	movs	r3, #1
 8001440:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001442:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001446:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001448:	2302      	movs	r3, #2
 800144a:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800144c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001450:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001452:	2308      	movs	r3, #8
 8001454:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001456:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800145a:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800145c:	2302      	movs	r3, #2
 800145e:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001460:	2307      	movs	r3, #7
 8001462:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001464:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001468:	4618      	mov	r0, r3
 800146a:	f005 f96b 	bl	8006744 <HAL_RCC_OscConfig>
	/* Initialize gates and clock dividers for CPU, AHB and APB busses */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800146e:	230f      	movs	r3, #15
 8001470:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001472:	2302      	movs	r3, #2
 8001474:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001476:	2300      	movs	r3, #0
 8001478:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800147a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800147e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001484:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001486:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800148a:	2105      	movs	r1, #5
 800148c:	4618      	mov	r0, r3
 800148e:	f005 fbc7 	bl	8006c20 <HAL_RCC_ClockConfig>
	/* Initialize PLL and clock divider for the LCD */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001492:	2308      	movs	r3, #8
 8001494:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001496:	23c0      	movs	r3, #192	; 0xc0
 8001498:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800149a:	2304      	movs	r3, #4
 800149c:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800149e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014a2:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80014a4:	f107 030c 	add.w	r3, r7, #12
 80014a8:	4618      	mov	r0, r3
 80014aa:	f005 fdc5 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
	/* Set clock prescaler for ADCs */
	ADC->CCR |= ADC_CCR_ADCPRE_0;
 80014ae:	4b07      	ldr	r3, [pc, #28]	; (80014cc <SystemClock_Config+0xf8>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	4a06      	ldr	r2, [pc, #24]	; (80014cc <SystemClock_Config+0xf8>)
 80014b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014b8:	6053      	str	r3, [r2, #4]
}
 80014ba:	bf00      	nop
 80014bc:	3780      	adds	r7, #128	; 0x80
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40023800 	.word	0x40023800
 80014c8:	40007000 	.word	0x40007000
 80014cc:	40012300 	.word	0x40012300

080014d0 <gyro_disable>:
 * @n PF8 is also reconfigured.
 * @n An other solution would be to remove the GYRO
 * from the microcontroller board by unsoldering it.
 *****************************************************************************/
static void gyro_disable(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 80014d6:	2300      	movs	r3, #0
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	4b2a      	ldr	r3, [pc, #168]	; (8001584 <gyro_disable+0xb4>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a29      	ldr	r2, [pc, #164]	; (8001584 <gyro_disable+0xb4>)
 80014e0:	f043 0304 	orr.w	r3, r3, #4
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b27      	ldr	r3, [pc, #156]	; (8001584 <gyro_disable+0xb4>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	687b      	ldr	r3, [r7, #4]
	/* Disable PC1 and PF8 first */
	GPIOC->MODER &= ~GPIO_MODER_MODER1_Msk;	// Reset mode for PC1
 80014f2:	4b25      	ldr	r3, [pc, #148]	; (8001588 <gyro_disable+0xb8>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a24      	ldr	r2, [pc, #144]	; (8001588 <gyro_disable+0xb8>)
 80014f8:	f023 030c 	bic.w	r3, r3, #12
 80014fc:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= 1UL << GPIO_MODER_MODER1_Pos;	// Set PC1 as output
 80014fe:	4b22      	ldr	r3, [pc, #136]	; (8001588 <gyro_disable+0xb8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a21      	ldr	r2, [pc, #132]	; (8001588 <gyro_disable+0xb8>)
 8001504:	f043 0304 	orr.w	r3, r3, #4
 8001508:	6013      	str	r3, [r2, #0]
	GPIOC->BSRR |= GPIO_BSRR_BR1;		// Set GYRO (CS) to 0 for a short time
 800150a:	4b1f      	ldr	r3, [pc, #124]	; (8001588 <gyro_disable+0xb8>)
 800150c:	699b      	ldr	r3, [r3, #24]
 800150e:	4a1e      	ldr	r2, [pc, #120]	; (8001588 <gyro_disable+0xb8>)
 8001510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001514:	6193      	str	r3, [r2, #24]
	HAL_Delay(10);						// Wait some time
 8001516:	200a      	movs	r0, #10
 8001518:	f002 fec2 	bl	80042a0 <HAL_Delay>
	GPIOC->MODER |= 3UL << GPIO_MODER_MODER1_Pos;	// Analog PC1 = ADC123_IN11
 800151c:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <gyro_disable+0xb8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a19      	ldr	r2, [pc, #100]	; (8001588 <gyro_disable+0xb8>)
 8001522:	f043 030c 	orr.w	r3, r3, #12
 8001526:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 8001528:	2300      	movs	r3, #0
 800152a:	603b      	str	r3, [r7, #0]
 800152c:	4b15      	ldr	r3, [pc, #84]	; (8001584 <gyro_disable+0xb4>)
 800152e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001530:	4a14      	ldr	r2, [pc, #80]	; (8001584 <gyro_disable+0xb4>)
 8001532:	f043 0320 	orr.w	r3, r3, #32
 8001536:	6313      	str	r3, [r2, #48]	; 0x30
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <gyro_disable+0xb4>)
 800153a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153c:	f003 0320 	and.w	r3, r3, #32
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	683b      	ldr	r3, [r7, #0]
	GPIOF->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8_Msk;	// Reset speed of PF8
 8001544:	4b11      	ldr	r3, [pc, #68]	; (800158c <gyro_disable+0xbc>)
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	4a10      	ldr	r2, [pc, #64]	; (800158c <gyro_disable+0xbc>)
 800154a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800154e:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;	// Reset alternate function of PF8
 8001550:	4b0e      	ldr	r3, [pc, #56]	; (800158c <gyro_disable+0xbc>)
 8001552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001554:	4a0d      	ldr	r2, [pc, #52]	; (800158c <gyro_disable+0xbc>)
 8001556:	f023 030f 	bic.w	r3, r3, #15
 800155a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOF->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk;	// Reset pulup/down of PF8
 800155c:	4b0b      	ldr	r3, [pc, #44]	; (800158c <gyro_disable+0xbc>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	4a0a      	ldr	r2, [pc, #40]	; (800158c <gyro_disable+0xbc>)
 8001562:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001566:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);						// Wait some time
 8001568:	200a      	movs	r0, #10
 800156a:	f002 fe99 	bl	80042a0 <HAL_Delay>
	GPIOF->MODER |= 3UL << GPIO_MODER_MODER8_Pos; // Analog mode PF8 = ADC3_IN4
 800156e:	4b07      	ldr	r3, [pc, #28]	; (800158c <gyro_disable+0xbc>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a06      	ldr	r2, [pc, #24]	; (800158c <gyro_disable+0xbc>)
 8001574:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001578:	6013      	str	r3, [r2, #0]
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40023800 	.word	0x40023800
 8001588:	40020800 	.word	0x40020800
 800158c:	40021400 	.word	0x40021400

08001590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	db0b      	blt.n	80015ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	f003 021f 	and.w	r2, r3, #31
 80015a8:	4907      	ldr	r1, [pc, #28]	; (80015c8 <__NVIC_EnableIRQ+0x38>)
 80015aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ae:	095b      	lsrs	r3, r3, #5
 80015b0:	2001      	movs	r0, #1
 80015b2:	fa00 f202 	lsl.w	r2, r0, r2
 80015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000e100 	.word	0xe000e100

080015cc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	db12      	blt.n	8001604 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	f003 021f 	and.w	r2, r3, #31
 80015e4:	490a      	ldr	r1, [pc, #40]	; (8001610 <__NVIC_DisableIRQ+0x44>)
 80015e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ea:	095b      	lsrs	r3, r3, #5
 80015ec:	2001      	movs	r0, #1
 80015ee:	fa00 f202 	lsl.w	r2, r0, r2
 80015f2:	3320      	adds	r3, #32
 80015f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80015f8:	f3bf 8f4f 	dsb	sy
}
 80015fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015fe:	f3bf 8f6f 	isb	sy
}
 8001602:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr
 8001610:	e000e100 	.word	0xe000e100

08001614 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800161e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001622:	2b00      	cmp	r3, #0
 8001624:	db0c      	blt.n	8001640 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	f003 021f 	and.w	r2, r3, #31
 800162c:	4907      	ldr	r1, [pc, #28]	; (800164c <__NVIC_ClearPendingIRQ+0x38>)
 800162e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001632:	095b      	lsrs	r3, r3, #5
 8001634:	2001      	movs	r0, #1
 8001636:	fa00 f202 	lsl.w	r2, r0, r2
 800163a:	3360      	adds	r3, #96	; 0x60
 800163c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	e000e100 	.word	0xe000e100

08001650 <roundToAccuracy>:

/******************************************************************************
 * Functions
 *****************************************************************************/

float32_t roundToAccuracy(float32_t num) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	ed87 0a01 	vstr	s0, [r7, #4]
    return roundf(num / 0.3f) * 0.3f;
 800165a:	edd7 7a01 	vldr	s15, [r7, #4]
 800165e:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001684 <roundToAccuracy+0x34>
 8001662:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001666:	eeb0 0a47 	vmov.f32	s0, s14
 800166a:	f00a fe25 	bl	800c2b8 <roundf>
 800166e:	eef0 7a40 	vmov.f32	s15, s0
 8001672:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8001684 <roundToAccuracy+0x34>
 8001676:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800167a:	eeb0 0a67 	vmov.f32	s0, s15
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	3e99999a 	.word	0x3e99999a

08001688 <MEAS_GPIO_analog_init>:
 * - ADC123_IN13 = GPIO PC3
 * - ADC12_IN5 = GPIO PA5
 * - DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 *****************************************************************************/
void MEAS_GPIO_analog_init(void)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b20      	ldr	r3, [pc, #128]	; (8001714 <MEAS_GPIO_analog_init+0x8c>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a1f      	ldr	r2, [pc, #124]	; (8001714 <MEAS_GPIO_analog_init+0x8c>)
 8001698:	f043 0320 	orr.w	r3, r3, #32
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b1d      	ldr	r3, [pc, #116]	; (8001714 <MEAS_GPIO_analog_init+0x8c>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f003 0320 	and.w	r3, r3, #32
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
	GPIOF->MODER |= (3UL << GPIO_MODER_MODER6_Pos);	// Analog PF6 = ADC3_IN4
 80016aa:	4b1b      	ldr	r3, [pc, #108]	; (8001718 <MEAS_GPIO_analog_init+0x90>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a1a      	ldr	r2, [pc, #104]	; (8001718 <MEAS_GPIO_analog_init+0x90>)
 80016b0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80016b4:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 80016b6:	2300      	movs	r3, #0
 80016b8:	60bb      	str	r3, [r7, #8]
 80016ba:	4b16      	ldr	r3, [pc, #88]	; (8001714 <MEAS_GPIO_analog_init+0x8c>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	4a15      	ldr	r2, [pc, #84]	; (8001714 <MEAS_GPIO_analog_init+0x8c>)
 80016c0:	f043 0304 	orr.w	r3, r3, #4
 80016c4:	6313      	str	r3, [r2, #48]	; 0x30
 80016c6:	4b13      	ldr	r3, [pc, #76]	; (8001714 <MEAS_GPIO_analog_init+0x8c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	f003 0304 	and.w	r3, r3, #4
 80016ce:	60bb      	str	r3, [r7, #8]
 80016d0:	68bb      	ldr	r3, [r7, #8]
	GPIOC->MODER |= (3UL << GPIO_MODER_MODER3_Pos);	// Analog PC3 = ADC123_IN13
 80016d2:	4b12      	ldr	r3, [pc, #72]	; (800171c <MEAS_GPIO_analog_init+0x94>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a11      	ldr	r2, [pc, #68]	; (800171c <MEAS_GPIO_analog_init+0x94>)
 80016d8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80016dc:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <MEAS_GPIO_analog_init+0x8c>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a0b      	ldr	r2, [pc, #44]	; (8001714 <MEAS_GPIO_analog_init+0x8c>)
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b09      	ldr	r3, [pc, #36]	; (8001714 <MEAS_GPIO_analog_init+0x8c>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (3UL << GPIO_MODER_MODER5_Pos);	// Analog PA5 ADC12_IN5
 80016fa:	4b09      	ldr	r3, [pc, #36]	; (8001720 <MEAS_GPIO_analog_init+0x98>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a08      	ldr	r2, [pc, #32]	; (8001720 <MEAS_GPIO_analog_init+0x98>)
 8001700:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001704:	6013      	str	r3, [r2, #0]
}
 8001706:	bf00      	nop
 8001708:	3714      	adds	r7, #20
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800
 8001718:	40021400 	.word	0x40021400
 800171c:	40020800 	.word	0x40020800
 8001720:	40020000 	.word	0x40020000

08001724 <DAC_reset>:
/** ***************************************************************************
 * @brief Resets the DAC
 *
 * when it is no longer used.
 *****************************************************************************/
void DAC_reset(void) {
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
	RCC->APB1RSTR |= RCC_APB1RSTR_DACRST;	// Reset the DAC
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <DAC_reset+0x28>)
 800172a:	6a1b      	ldr	r3, [r3, #32]
 800172c:	4a07      	ldr	r2, [pc, #28]	; (800174c <DAC_reset+0x28>)
 800172e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001732:	6213      	str	r3, [r2, #32]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DACRST;	// Release reset of the DAC
 8001734:	4b05      	ldr	r3, [pc, #20]	; (800174c <DAC_reset+0x28>)
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	4a04      	ldr	r2, [pc, #16]	; (800174c <DAC_reset+0x28>)
 800173a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800173e:	6213      	str	r3, [r2, #32]
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40023800 	.word	0x40023800

08001750 <DAC_init>:
 * The output used is DAC_OUT2 = GPIO PA5
 * @n As DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 * it is possible to monitor the output voltage DAC_OUT2 by the input ADC12_IN5.
 *****************************************************************************/
void DAC_init(void)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
	__HAL_RCC_DAC_CLK_ENABLE();			// Enable Clock for DAC
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	4b0c      	ldr	r3, [pc, #48]	; (800178c <DAC_init+0x3c>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	4a0b      	ldr	r2, [pc, #44]	; (800178c <DAC_init+0x3c>)
 8001760:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001764:	6413      	str	r3, [r2, #64]	; 0x40
 8001766:	4b09      	ldr	r3, [pc, #36]	; (800178c <DAC_init+0x3c>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]
	DAC->CR |= DAC_CR_EN2;				// Enable DAC output 2
 8001772:	4b07      	ldr	r3, [pc, #28]	; (8001790 <DAC_init+0x40>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a06      	ldr	r2, [pc, #24]	; (8001790 <DAC_init+0x40>)
 8001778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800177c:	6013      	str	r3, [r2, #0]
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	40023800 	.word	0x40023800
 8001790:	40007400 	.word	0x40007400

08001794 <DAC_increment>:

/** ***************************************************************************
 * @brief Increment the DAC value and write it to the output
 *
 *****************************************************************************/
void DAC_increment(void) {
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
	DAC_sample += 20;				// Increment DAC output
 8001798:	4b0a      	ldr	r3, [pc, #40]	; (80017c4 <DAC_increment+0x30>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	3314      	adds	r3, #20
 800179e:	4a09      	ldr	r2, [pc, #36]	; (80017c4 <DAC_increment+0x30>)
 80017a0:	6013      	str	r3, [r2, #0]
	if (DAC_sample >= (1UL << ADC_DAC_RES)) { DAC_sample = 0; }	// Go to 0
 80017a2:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <DAC_increment+0x30>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80017aa:	d302      	bcc.n	80017b2 <DAC_increment+0x1e>
 80017ac:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <DAC_increment+0x30>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]
	DAC->DHR12R2 = DAC_sample;		// Write new DAC output value
 80017b2:	4a05      	ldr	r2, [pc, #20]	; (80017c8 <DAC_increment+0x34>)
 80017b4:	4b03      	ldr	r3, [pc, #12]	; (80017c4 <DAC_increment+0x30>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6153      	str	r3, [r2, #20]
}
 80017ba:	bf00      	nop
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	200005d4 	.word	0x200005d4
 80017c8:	40007400 	.word	0x40007400

080017cc <ADC_reset>:
/** ***************************************************************************
 * @brief Resets the ADCs and the timer
 *
 * to make sure the different demos do not interfere.
 *****************************************************************************/
void ADC_reset(void) {
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
	RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;	// Reset ADCs
 80017d0:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <ADC_reset+0x38>)
 80017d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d4:	4a0b      	ldr	r2, [pc, #44]	; (8001804 <ADC_reset+0x38>)
 80017d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017da:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;	// Release reset of ADCs
 80017dc:	4b09      	ldr	r3, [pc, #36]	; (8001804 <ADC_reset+0x38>)
 80017de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e0:	4a08      	ldr	r2, [pc, #32]	; (8001804 <ADC_reset+0x38>)
 80017e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017e6:	6253      	str	r3, [r2, #36]	; 0x24
	TIM2->CR1 &= ~TIM_CR1_CEN;				// Disable timer
 80017e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017f2:	f023 0301 	bic.w	r3, r3, #1
 80017f6:	6013      	str	r3, [r2, #0]
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	40023800 	.word	0x40023800

08001808 <MEAS_timer_init>:
 * @brief Configure the timer to trigger the ADC(s)
 *
 * @note For debugging purposes the timer interrupt might be useful.
 *****************************************************************************/
void MEAS_timer_init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM2_CLK_ENABLE();		// Enable Clock for TIM2
 800180e:	2300      	movs	r3, #0
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	4b17      	ldr	r3, [pc, #92]	; (8001870 <MEAS_timer_init+0x68>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001816:	4a16      	ldr	r2, [pc, #88]	; (8001870 <MEAS_timer_init+0x68>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	6413      	str	r3, [r2, #64]	; 0x40
 800181e:	4b14      	ldr	r3, [pc, #80]	; (8001870 <MEAS_timer_init+0x68>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	607b      	str	r3, [r7, #4]
 8001828:	687b      	ldr	r3, [r7, #4]
	TIM2->PSC = TIM_PRESCALE;			// Prescaler for clock freq. = 1MHz
 800182a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800182e:	2237      	movs	r2, #55	; 0x37
 8001830:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = TIM_TOP;				// Auto reload = counter top value
 8001832:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001836:	2231      	movs	r2, #49	; 0x31
 8001838:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR2 |= TIM_CR2_MMS_1; 		// TRGO on update
 800183a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001844:	f043 0320 	orr.w	r3, r3, #32
 8001848:	6053      	str	r3, [r2, #4]
	/* If timer interrupt is not needed, comment the following lines */
	TIM2->DIER |= TIM_DIER_UIE;			// Enable update interrupt
 800184a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	60d3      	str	r3, [r2, #12]
	NVIC_ClearPendingIRQ(TIM2_IRQn);	// Clear pending interrupt on line 0
 800185a:	201c      	movs	r0, #28
 800185c:	f7ff feda 	bl	8001614 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM2_IRQn);			// Enable interrupt line 0 in the NVIC
 8001860:	201c      	movs	r0, #28
 8001862:	f7ff fe95 	bl	8001590 <__NVIC_EnableIRQ>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800

08001874 <ADC1_IN13_ADC2_IN11_dual_init>:
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input used with ADC1 is ADC123_IN13 = GPIO PC3
 * @n The input used with ADC2 is ADC12_IN11 = GPIO PC1
 *****************************************************************************/
void ADC1_IN13_ADC2_IN11_dual_init(void)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// Only 1 input is converted
 800187a:	4b4a      	ldr	r3, [pc, #296]	; (80019a4 <ADC1_IN13_ADC2_IN11_dual_init+0x130>)
 800187c:	2202      	movs	r2, #2
 800187e:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC1_CLK_ENABLE();		// Enable Clock for ADC1
 8001880:	2300      	movs	r3, #0
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	4b48      	ldr	r3, [pc, #288]	; (80019a8 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001888:	4a47      	ldr	r2, [pc, #284]	; (80019a8 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 800188a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800188e:	6453      	str	r3, [r2, #68]	; 0x44
 8001890:	4b45      	ldr	r3, [pc, #276]	; (80019a8 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 800189c:	2300      	movs	r3, #0
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	4b41      	ldr	r3, [pc, #260]	; (80019a8 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a4:	4a40      	ldr	r2, [pc, #256]	; (80019a8 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018aa:	6453      	str	r3, [r2, #68]	; 0x44
 80018ac:	4b3e      	ldr	r3, [pc, #248]	; (80019a8 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018b4:	60bb      	str	r3, [r7, #8]
 80018b6:	68bb      	ldr	r3, [r7, #8]
	ADC->CCR |= ADC_CCR_DMA_1;			// Enable DMA mode 2 = dual DMA
 80018b8:	4b3c      	ldr	r3, [pc, #240]	; (80019ac <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	4a3b      	ldr	r2, [pc, #236]	; (80019ac <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018c2:	6053      	str	r3, [r2, #4]
	ADC->CCR |= ADC_CCR_MULTI_1 | ADC_CCR_MULTI_2; // ADC1 and ADC2
 80018c4:	4b39      	ldr	r3, [pc, #228]	; (80019ac <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	4a38      	ldr	r2, [pc, #224]	; (80019ac <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018ca:	f043 0306 	orr.w	r3, r3, #6
 80018ce:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 80018d0:	4b37      	ldr	r3, [pc, #220]	; (80019b0 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	4a36      	ldr	r2, [pc, #216]	; (80019b0 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018da:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 80018dc:	4b34      	ldr	r3, [pc, #208]	; (80019b0 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	4a33      	ldr	r2, [pc, #204]	; (80019b0 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018e2:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 80018e6:	6093      	str	r3, [r2, #8]
	ADC1->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 80018e8:	4b31      	ldr	r3, [pc, #196]	; (80019b0 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ec:	4a30      	ldr	r2, [pc, #192]	; (80019b0 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018ee:	f043 030d 	orr.w	r3, r3, #13
 80018f2:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (11UL << ADC_SQR3_SQ1_Pos);	// Input 11 = first conversion
 80018f4:	4b2f      	ldr	r3, [pc, #188]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x140>)
 80018f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018f8:	4a2e      	ldr	r2, [pc, #184]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x140>)
 80018fa:	f043 030b 	orr.w	r3, r3, #11
 80018fe:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 8001900:	2300      	movs	r3, #0
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	4b28      	ldr	r3, [pc, #160]	; (80019a8 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001908:	4a27      	ldr	r2, [pc, #156]	; (80019a8 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 800190a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800190e:	6313      	str	r3, [r2, #48]	; 0x30
 8001910:	4b25      	ldr	r3, [pc, #148]	; (80019a8 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001914:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	687b      	ldr	r3, [r7, #4]
	DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 4
 800191c:	4b26      	ldr	r3, [pc, #152]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a25      	ldr	r2, [pc, #148]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001922:	f023 0301 	bic.w	r3, r3, #1
 8001926:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001928:	bf00      	nop
 800192a:	4b23      	ldr	r3, [pc, #140]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1f9      	bne.n	800192a <ADC1_IN13_ADC2_IN11_dual_init+0xb6>
	DMA2->HIFCR |= DMA_HIFCR_CTCIF4;	// Clear transfer complete interrupt fl.
 8001936:	4b21      	ldr	r3, [pc, #132]	; (80019bc <ADC1_IN13_ADC2_IN11_dual_init+0x148>)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	4a20      	ldr	r2, [pc, #128]	; (80019bc <ADC1_IN13_ADC2_IN11_dual_init+0x148>)
 800193c:	f043 0320 	orr.w	r3, r3, #32
 8001940:	60d3      	str	r3, [r2, #12]
	DMA2_Stream4->CR |= (0UL << DMA_SxCR_CHSEL_Pos);	// Select channel 0
 8001942:	4b1d      	ldr	r3, [pc, #116]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001944:	4a1c      	ldr	r2, [pc, #112]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PL_1;		// Priority high
 800194a:	4b1b      	ldr	r3, [pc, #108]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a1a      	ldr	r2, [pc, #104]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001950:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001954:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8001956:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a17      	ldr	r2, [pc, #92]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800195c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001960:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8001962:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a14      	ldr	r2, [pc, #80]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001968:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800196c:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 800196e:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a11      	ldr	r2, [pc, #68]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001974:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001978:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 800197a:	4b0f      	ldr	r3, [pc, #60]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a0e      	ldr	r2, [pc, #56]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001980:	f043 0310 	orr.w	r3, r3, #16
 8001984:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->NDTR = ADC_NUMS;		// Number of data items to transfer
 8001986:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001988:	2240      	movs	r2, #64	; 0x40
 800198a:	605a      	str	r2, [r3, #4]
	DMA2_Stream4->PAR = (uint32_t)&ADC->CDR;	// Peripheral register address
 800198c:	4b0a      	ldr	r3, [pc, #40]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800198e:	4a0c      	ldr	r2, [pc, #48]	; (80019c0 <ADC1_IN13_ADC2_IN11_dual_init+0x14c>)
 8001990:	609a      	str	r2, [r3, #8]
	DMA2_Stream4->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 8001992:	4b09      	ldr	r3, [pc, #36]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001994:	4a0b      	ldr	r2, [pc, #44]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x150>)
 8001996:	60da      	str	r2, [r3, #12]
}
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	20000000 	.word	0x20000000
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40012300 	.word	0x40012300
 80019b0:	40012000 	.word	0x40012000
 80019b4:	40012100 	.word	0x40012100
 80019b8:	40026470 	.word	0x40026470
 80019bc:	40026400 	.word	0x40026400
 80019c0:	40012308 	.word	0x40012308
 80019c4:	200003d4 	.word	0x200003d4

080019c8 <ADC1_IN13_ADC2_IN11_dual_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC1_IN13_ADC2_IN11_dual_start(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
	DMA2_Stream4->CR |= DMA_SxCR_EN;	// Enable DMA
 80019cc:	4b10      	ldr	r3, [pc, #64]	; (8001a10 <ADC1_IN13_ADC2_IN11_dual_start+0x48>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a0f      	ldr	r2, [pc, #60]	; (8001a10 <ADC1_IN13_ADC2_IN11_dual_start+0x48>)
 80019d2:	f043 0301 	orr.w	r3, r3, #1
 80019d6:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);	// Clear pending DMA interrupt
 80019d8:	203c      	movs	r0, #60	; 0x3c
 80019da:	f7ff fe1b 	bl	8001614 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream4_IRQn);	// Enable DMA interrupt in the NVIC
 80019de:	203c      	movs	r0, #60	; 0x3c
 80019e0:	f7ff fdd6 	bl	8001590 <__NVIC_EnableIRQ>
	ADC1->CR2 |= ADC_CR2_ADON;			// Enable ADC1
 80019e4:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <ADC1_IN13_ADC2_IN11_dual_start+0x4c>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <ADC1_IN13_ADC2_IN11_dual_start+0x4c>)
 80019ea:	f043 0301 	orr.w	r3, r3, #1
 80019ee:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 80019f0:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <ADC1_IN13_ADC2_IN11_dual_start+0x50>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	4a08      	ldr	r2, [pc, #32]	; (8001a18 <ADC1_IN13_ADC2_IN11_dual_start+0x50>)
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 80019fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a06:	f043 0301 	orr.w	r3, r3, #1
 8001a0a:	6013      	str	r3, [r2, #0]
}
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40026470 	.word	0x40026470
 8001a14:	40012000 	.word	0x40012000
 8001a18:	40012100 	.word	0x40012100

08001a1c <TIM2_IRQHandler>:
 *
 * @note This interrupt handler was only used for debugging purposes
 * and to increment the DAC value.
 *****************************************************************************/
void TIM2_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;			// Clear pending interrupt flag
 8001a20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a2a:	f023 0301 	bic.w	r3, r3, #1
 8001a2e:	6113      	str	r3, [r2, #16]
	if (DAC_active) {
 8001a30:	4b03      	ldr	r3, [pc, #12]	; (8001a40 <TIM2_IRQHandler+0x24>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <TIM2_IRQHandler+0x20>
		DAC_increment();
 8001a38:	f7ff feac 	bl	8001794 <DAC_increment>
	}
}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	200003cd 	.word	0x200003cd

08001a44 <ADC_IRQHandler>:
 *
 * Reads one sample from the ADC3 DataRegister and transfers it to a buffer.
 * @n Stops when ADC_NUMS samples have been read.
 *****************************************************************************/
void ADC_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
	if (ADC3->SR & ADC_SR_EOC) {		// Check if ADC3 end of conversion
 8001a48:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <ADC_IRQHandler+0x64>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d026      	beq.n	8001aa2 <ADC_IRQHandler+0x5e>
		ADC_samples[ADC_sample_count++] = ADC3->DR;	// Read input channel 1 only
 8001a54:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <ADC_IRQHandler+0x64>)
 8001a56:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001a58:	4b14      	ldr	r3, [pc, #80]	; (8001aac <ADC_IRQHandler+0x68>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	1c5a      	adds	r2, r3, #1
 8001a5e:	4913      	ldr	r1, [pc, #76]	; (8001aac <ADC_IRQHandler+0x68>)
 8001a60:	600a      	str	r2, [r1, #0]
 8001a62:	ee07 0a90 	vmov	s15, r0
 8001a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a6a:	4a11      	ldr	r2, [pc, #68]	; (8001ab0 <ADC_IRQHandler+0x6c>)
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	4413      	add	r3, r2
 8001a70:	edc3 7a00 	vstr	s15, [r3]
		if (ADC_sample_count >= ADC_NUMS) {		// Buffer full
 8001a74:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <ADC_IRQHandler+0x68>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b3f      	cmp	r3, #63	; 0x3f
 8001a7a:	d912      	bls.n	8001aa2 <ADC_IRQHandler+0x5e>
			TIM2->CR1 &= ~TIM_CR1_CEN;	// Disable timer
 8001a7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a86:	f023 0301 	bic.w	r3, r3, #1
 8001a8a:	6013      	str	r3, [r2, #0]
			ADC3->CR2 &= ~ADC_CR2_ADON;	// Disable ADC3
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <ADC_IRQHandler+0x64>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	4a05      	ldr	r2, [pc, #20]	; (8001aa8 <ADC_IRQHandler+0x64>)
 8001a92:	f023 0301 	bic.w	r3, r3, #1
 8001a96:	6093      	str	r3, [r2, #8]
			ADC_reset();
 8001a98:	f7ff fe98 	bl	80017cc <ADC_reset>
			MEAS_data_ready = true;
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <ADC_IRQHandler+0x70>)
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	701a      	strb	r2, [r3, #0]
		}

	}
}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40012200 	.word	0x40012200
 8001aac:	200003d0 	.word	0x200003d0
 8001ab0:	200003d4 	.word	0x200003d4
 8001ab4:	200003cc 	.word	0x200003cc

08001ab8 <DMA2_Stream4_IRQHandler>:
 * @note In dual ADC mode two values are combined (packed) in a single uint32_t
 * ADC_CDR[31:0] = ADC2_DR[15:0] | ADC1_DR[15:0]
 * and are therefore extracted before further processing.
 *****************************************************************************/
void DMA2_Stream4_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
	if (DMA2->HISR & DMA_HISR_TCIF4) {	// Stream4 transfer compl. interrupt f.
 8001abe:	4b37      	ldr	r3, [pc, #220]	; (8001b9c <DMA2_Stream4_IRQHandler+0xe4>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f003 0320 	and.w	r3, r3, #32
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d063      	beq.n	8001b92 <DMA2_Stream4_IRQHandler+0xda>
		NVIC_DisableIRQ(DMA2_Stream4_IRQn);	// Disable DMA interrupt in the NVIC
 8001aca:	203c      	movs	r0, #60	; 0x3c
 8001acc:	f7ff fd7e 	bl	80015cc <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);// Clear pending DMA interrupt
 8001ad0:	203c      	movs	r0, #60	; 0x3c
 8001ad2:	f7ff fd9f 	bl	8001614 <__NVIC_ClearPendingIRQ>
		DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8001ad6:	4b32      	ldr	r3, [pc, #200]	; (8001ba0 <DMA2_Stream4_IRQHandler+0xe8>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a31      	ldr	r2, [pc, #196]	; (8001ba0 <DMA2_Stream4_IRQHandler+0xe8>)
 8001adc:	f023 0301 	bic.w	r3, r3, #1
 8001ae0:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001ae2:	bf00      	nop
 8001ae4:	4b2e      	ldr	r3, [pc, #184]	; (8001ba0 <DMA2_Stream4_IRQHandler+0xe8>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d1f9      	bne.n	8001ae4 <DMA2_Stream4_IRQHandler+0x2c>
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4;// Clear transfer complete interrupt fl.
 8001af0:	4b2a      	ldr	r3, [pc, #168]	; (8001b9c <DMA2_Stream4_IRQHandler+0xe4>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	4a29      	ldr	r2, [pc, #164]	; (8001b9c <DMA2_Stream4_IRQHandler+0xe4>)
 8001af6:	f043 0320 	orr.w	r3, r3, #32
 8001afa:	60d3      	str	r3, [r2, #12]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8001afc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b06:	f023 0301 	bic.w	r3, r3, #1
 8001b0a:	6013      	str	r3, [r2, #0]
		ADC1->CR2 &= ~ADC_CR2_ADON;		// Disable ADC1
 8001b0c:	4b25      	ldr	r3, [pc, #148]	; (8001ba4 <DMA2_Stream4_IRQHandler+0xec>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	4a24      	ldr	r2, [pc, #144]	; (8001ba4 <DMA2_Stream4_IRQHandler+0xec>)
 8001b12:	f023 0301 	bic.w	r3, r3, #1
 8001b16:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 8001b18:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <DMA2_Stream4_IRQHandler+0xf0>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	4a22      	ldr	r2, [pc, #136]	; (8001ba8 <DMA2_Stream4_IRQHandler+0xf0>)
 8001b1e:	f023 0301 	bic.w	r3, r3, #1
 8001b22:	6093      	str	r3, [r2, #8]
		ADC->CCR &= ~ADC_CCR_DMA_1;		// Disable DMA mode
 8001b24:	4b21      	ldr	r3, [pc, #132]	; (8001bac <DMA2_Stream4_IRQHandler+0xf4>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	4a20      	ldr	r2, [pc, #128]	; (8001bac <DMA2_Stream4_IRQHandler+0xf4>)
 8001b2a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001b2e:	6053      	str	r3, [r2, #4]
		/* Extract combined samples */
		for (int32_t i = ADC_NUMS-1; i >= 0; i--) {
 8001b30:	233f      	movs	r3, #63	; 0x3f
 8001b32:	607b      	str	r3, [r7, #4]
 8001b34:	e025      	b.n	8001b82 <DMA2_Stream4_IRQHandler+0xca>
		    ADC_samples[2*i+1] = (*(int32_t*)&ADC_samples[i] >> 16);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4a1d      	ldr	r2, [pc, #116]	; (8001bb0 <DMA2_Stream4_IRQHandler+0xf8>)
 8001b3c:	4413      	add	r3, r2
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	141a      	asrs	r2, r3, #16
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	3301      	adds	r3, #1
 8001b48:	ee07 2a90 	vmov	s15, r2
 8001b4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b50:	4a17      	ldr	r2, [pc, #92]	; (8001bb0 <DMA2_Stream4_IRQHandler+0xf8>)
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	4413      	add	r3, r2
 8001b56:	edc3 7a00 	vstr	s15, [r3]
		    ADC_samples[2*i]   = (*(int32_t*)&ADC_samples[i] & 0xffff);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4a14      	ldr	r2, [pc, #80]	; (8001bb0 <DMA2_Stream4_IRQHandler+0xf8>)
 8001b60:	4413      	add	r3, r2
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	ee07 2a90 	vmov	s15, r2
 8001b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b72:	4a0f      	ldr	r2, [pc, #60]	; (8001bb0 <DMA2_Stream4_IRQHandler+0xf8>)
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	4413      	add	r3, r2
 8001b78:	edc3 7a00 	vstr	s15, [r3]
		for (int32_t i = ADC_NUMS-1; i >= 0; i--) {
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	dad6      	bge.n	8001b36 <DMA2_Stream4_IRQHandler+0x7e>
		}
		ADC_reset();
 8001b88:	f7ff fe20 	bl	80017cc <ADC_reset>
		MEAS_data_ready = true;
 8001b8c:	4b09      	ldr	r3, [pc, #36]	; (8001bb4 <DMA2_Stream4_IRQHandler+0xfc>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
	}
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40026400 	.word	0x40026400
 8001ba0:	40026470 	.word	0x40026470
 8001ba4:	40012000 	.word	0x40012000
 8001ba8:	40012100 	.word	0x40012100
 8001bac:	40012300 	.word	0x40012300
 8001bb0:	200003d4 	.word	0x200003d4
 8001bb4:	200003cc 	.word	0x200003cc

08001bb8 <MEAS_show_data>:
 * of signals and results.
 * The code of this function was put into the same file for debugging purposes
 * and should be moved to a separate file in the final version
 * because displaying is not related to measuring.
 *****************************************************************************/
void MEAS_show_data(void) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b092      	sub	sp, #72	; 0x48
 8001bbc:	af02      	add	r7, sp, #8

	float32_t v = velocity;
 8001bbe:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <MEAS_show_data+0x74>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
	const uint32_t Y_OFFSET = 260;
 8001bc4:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001bc8:	63bb      	str	r3, [r7, #56]	; 0x38
	const uint32_t X_SIZE = 240;
 8001bca:	23f0      	movs	r3, #240	; 0xf0
 8001bcc:	637b      	str	r3, [r7, #52]	; 0x34
//	const uint32_t f = (1 << ADC_DAC_RES) / Y_OFFSET + 1;	// Scaling factor
//	uint32_t data;
//	uint32_t data_last;

	/* Clear the display */
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001bce:	f04f 30ff 	mov.w	r0, #4294967295
 8001bd2:	f001 fc0d 	bl	80033f0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, X_SIZE, Y_OFFSET+1);
 8001bd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	3301      	adds	r3, #1
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	2100      	movs	r1, #0
 8001be4:	2000      	movs	r0, #0
 8001be6:	f001 fd79 	bl	80036dc <BSP_LCD_FillRect>
	/* Write first 2 samples as numbers */
	BSP_LCD_SetFont(&Font16);
 8001bea:	4811      	ldr	r0, [pc, #68]	; (8001c30 <MEAS_show_data+0x78>)
 8001bec:	f001 fc32 	bl	8003454 <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f001 fc14 	bl	8003420 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001bf8:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001bfc:	f001 fbf8 	bl	80033f0 <BSP_LCD_SetTextColor>
	char text[50];
	snprintf(text, 50, "velocity: %.1f km/h", v);
 8001c00:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001c02:	f7fe fd11 	bl	8000628 <__aeabi_f2d>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	4638      	mov	r0, r7
 8001c0c:	e9cd 2300 	strd	r2, r3, [sp]
 8001c10:	4a08      	ldr	r2, [pc, #32]	; (8001c34 <MEAS_show_data+0x7c>)
 8001c12:	2132      	movs	r1, #50	; 0x32
 8001c14:	f008 f8c4 	bl	8009da0 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 50, (uint8_t *)text, CENTER_MODE);
 8001c18:	463a      	mov	r2, r7
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	2132      	movs	r1, #50	; 0x32
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f001 fc9e 	bl	8003560 <BSP_LCD_DisplayStringAt>
//	        data_last = data;
//	        data = ADC_samples[i+1] / f;
//	        if (data > Y_OFFSET) { data = Y_OFFSET; }
//	        BSP_LCD_DrawLine(4*(i-1), Y_OFFSET-data_last, 4*i, Y_OFFSET-data);
//	    }
}
 8001c24:	bf00      	nop
 8001c26:	3740      	adds	r7, #64	; 0x40
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	200002c8 	.word	0x200002c8
 8001c30:	200000b0 	.word	0x200000b0
 8001c34:	0800c408 	.word	0x0800c408

08001c38 <MENU_draw>:
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_draw(void)
{
 8001c38:	b590      	push	{r4, r7, lr}
 8001c3a:	b087      	sub	sp, #28
 8001c3c:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(MENU_FONT);
 8001c3e:	4841      	ldr	r0, [pc, #260]	; (8001d44 <MENU_draw+0x10c>)
 8001c40:	f001 fc08 	bl	8003454 <BSP_LCD_SetFont>
	uint32_t x, y, m, w, h;
	y = MENU_Y;
 8001c44:	f001 fb54 	bl	80032f0 <BSP_LCD_GetYSize>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	3b28      	subs	r3, #40	; 0x28
 8001c4c:	613b      	str	r3, [r7, #16]
	m = MENU_MARGIN;
 8001c4e:	2304      	movs	r3, #4
 8001c50:	60fb      	str	r3, [r7, #12]
	w = BSP_LCD_GetXSize()/MENU_ENTRY_COUNT;
 8001c52:	f001 fb41 	bl	80032d8 <BSP_LCD_GetXSize>
 8001c56:	60b8      	str	r0, [r7, #8]
	h = MENU_HEIGHT;
 8001c58:	2328      	movs	r3, #40	; 0x28
 8001c5a:	607b      	str	r3, [r7, #4]
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]
 8001c60:	e068      	b.n	8001d34 <MENU_draw+0xfc>
		x = i*w;
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	68ba      	ldr	r2, [r7, #8]
 8001c66:	fb02 f303 	mul.w	r3, r2, r3
 8001c6a:	603b      	str	r3, [r7, #0]
		BSP_LCD_SetTextColor(MENU_entry[i].back_color);
 8001c6c:	4936      	ldr	r1, [pc, #216]	; (8001d48 <MENU_draw+0x110>)
 8001c6e:	697a      	ldr	r2, [r7, #20]
 8001c70:	4613      	mov	r3, r2
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4413      	add	r3, r2
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	440b      	add	r3, r1
 8001c7a:	3324      	adds	r3, #36	; 0x24
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f001 fbb6 	bl	80033f0 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x+m, y+m, w-2*m, h-2*m);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	b298      	uxth	r0, r3
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	4413      	add	r3, r2
 8001c9a:	b299      	uxth	r1, r3
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	b29c      	uxth	r4, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	4622      	mov	r2, r4
 8001cbe:	f001 fd0d 	bl	80036dc <BSP_LCD_FillRect>
		BSP_LCD_SetBackColor(MENU_entry[i].back_color);
 8001cc2:	4921      	ldr	r1, [pc, #132]	; (8001d48 <MENU_draw+0x110>)
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	440b      	add	r3, r1
 8001cd0:	3324      	adds	r3, #36	; 0x24
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f001 fba3 	bl	8003420 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(MENU_entry[i].text_color);
 8001cda:	491b      	ldr	r1, [pc, #108]	; (8001d48 <MENU_draw+0x110>)
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4413      	add	r3, r2
 8001ce4:	00db      	lsls	r3, r3, #3
 8001ce6:	440b      	add	r3, r1
 8001ce8:	3320      	adds	r3, #32
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f001 fb7f 	bl	80033f0 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,(uint8_t *)MENU_entry[i].line1, CENTER_MODE);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	0052      	lsls	r2, r2, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	4413      	add	r3, r2
 8001d04:	b298      	uxth	r0, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	0052      	lsls	r2, r2, #1
 8001d0e:	4413      	add	r3, r2
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	4413      	add	r3, r2
 8001d18:	b299      	uxth	r1, r3
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	4a08      	ldr	r2, [pc, #32]	; (8001d48 <MENU_draw+0x110>)
 8001d26:	441a      	add	r2, r3
 8001d28:	2301      	movs	r3, #1
 8001d2a:	f001 fc19 	bl	8003560 <BSP_LCD_DisplayStringAt>
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	3301      	adds	r3, #1
 8001d32:	617b      	str	r3, [r7, #20]
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d093      	beq.n	8001c62 <MENU_draw+0x2a>
//		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,(uint8_t *)MENU_entry[i].line2, LEFT_MODE);
	}
}
 8001d3a:	bf00      	nop
 8001d3c:	bf00      	nop
 8001d3e:	371c      	adds	r7, #28
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd90      	pop	{r4, r7, pc}
 8001d44:	200000b8 	.word	0x200000b8
 8001d48:	20000008 	.word	0x20000008

08001d4c <MENU_hint>:
/** ***************************************************************************
 * @brief Shows a hint at startup.
 *
 *****************************************************************************/
void MENU_hint(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001d50:	f04f 30ff 	mov.w	r0, #4294967295
 8001d54:	f001 fb64 	bl	8003420 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001d58:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001d5c:	f001 fb48 	bl	80033f0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font24);
 8001d60:	480c      	ldr	r0, [pc, #48]	; (8001d94 <MENU_hint+0x48>)
 8001d62:	f001 fb77 	bl	8003454 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5,10, (uint8_t *)"Doppler Radar", CENTER_MODE);
 8001d66:	2301      	movs	r3, #1
 8001d68:	4a0b      	ldr	r2, [pc, #44]	; (8001d98 <MENU_hint+0x4c>)
 8001d6a:	210a      	movs	r1, #10
 8001d6c:	2005      	movs	r0, #5
 8001d6e:	f001 fbf7 	bl	8003560 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font16);
 8001d72:	480a      	ldr	r0, [pc, #40]	; (8001d9c <MENU_hint+0x50>)
 8001d74:	f001 fb6e 	bl	8003454 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Press \"start\" button", LEFT_MODE);
 8001d78:	2303      	movs	r3, #3
 8001d7a:	4a09      	ldr	r2, [pc, #36]	; (8001da0 <MENU_hint+0x54>)
 8001d7c:	213c      	movs	r1, #60	; 0x3c
 8001d7e:	2005      	movs	r0, #5
 8001d80:	f001 fbee 	bl	8003560 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 80, (uint8_t *)"to start measurement", LEFT_MODE);
 8001d84:	2303      	movs	r3, #3
 8001d86:	4a07      	ldr	r2, [pc, #28]	; (8001da4 <MENU_hint+0x58>)
 8001d88:	2150      	movs	r1, #80	; 0x50
 8001d8a:	2005      	movs	r0, #5
 8001d8c:	f001 fbe8 	bl	8003560 <BSP_LCD_DisplayStringAt>
//	BSP_LCD_DisplayStringAt(5, 110, (uint8_t *)"Switch DAC on/off", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 130, (uint8_t *)"with blue pushbutton", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"(c) hhrt@zhaw.ch", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"Version 27.09.2022", LEFT_MODE);
}
 8001d90:	bf00      	nop
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	200000a8 	.word	0x200000a8
 8001d98:	0800c41c 	.word	0x0800c41c
 8001d9c:	200000b0 	.word	0x200000b0
 8001da0:	0800c42c 	.word	0x0800c42c
 8001da4:	0800c444 	.word	0x0800c444

08001da8 <MENU_get_transition>:
 * MENU_transition is used as a flag.
 * When the value is read by calling MENU_get_transition()
 * this flag is cleared, respectively set to MENU_NONE.
 *****************************************************************************/
MENU_item_t MENU_get_transition(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
	MENU_item_t item = MENU_transition;
 8001dae:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <MENU_get_transition+0x20>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	71fb      	strb	r3, [r7, #7]
	MENU_transition = MENU_NONE;
 8001db4:	4b04      	ldr	r3, [pc, #16]	; (8001dc8 <MENU_get_transition+0x20>)
 8001db6:	2206      	movs	r2, #6
 8001db8:	701a      	strb	r2, [r3, #0]
	return item;
 8001dba:	79fb      	ldrb	r3, [r7, #7]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	20000004 	.word	0x20000004

08001dcc <MENU_check_transition>:
 * @note  Evalboard revision E (blue PCB) has an inverted y-axis
 * in the touch controller compared to the display.
 * Uncomment or comment the <b>\#define EVAL_REV_E</b> in main.h accordingly.
 *****************************************************************************/
void MENU_check_transition(void)
{
 8001dcc:	b598      	push	{r3, r4, r7, lr}
 8001dce:	af00      	add	r7, sp, #0
	static MENU_item_t item_old = MENU_NONE;
	static MENU_item_t item_new = MENU_NONE;
	static TS_StateTypeDef  TS_State;	// State of the touch controller
	BSP_TS_GetState(&TS_State);			// Get the state
 8001dd0:	482e      	ldr	r0, [pc, #184]	; (8001e8c <MENU_check_transition+0xc0>)
 8001dd2:	f002 f92d 	bl	8004030 <BSP_TS_GetState>


// Evalboard revision E (blue) has an inverted y-axis in the touch controller
#ifdef EVAL_REV_E
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001dd6:	f001 fa8b 	bl	80032f0 <BSP_LCD_GetYSize>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	4b2b      	ldr	r3, [pc, #172]	; (8001e8c <MENU_check_transition+0xc0>)
 8001de0:	889b      	ldrh	r3, [r3, #4]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	4b29      	ldr	r3, [pc, #164]	; (8001e8c <MENU_check_transition+0xc0>)
 8001de8:	809a      	strh	r2, [r3, #4]
#endif
	// Invert x- and y-axis if LCD ist flipped
#ifdef FLIPPED_LCD
	TS_State.X = BSP_LCD_GetXSize() - TS_State.X;	// Invert the x-axis
 8001dea:	f001 fa75 	bl	80032d8 <BSP_LCD_GetXSize>
 8001dee:	4603      	mov	r3, r0
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	4b26      	ldr	r3, [pc, #152]	; (8001e8c <MENU_check_transition+0xc0>)
 8001df4:	885b      	ldrh	r3, [r3, #2]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	4b24      	ldr	r3, [pc, #144]	; (8001e8c <MENU_check_transition+0xc0>)
 8001dfc:	805a      	strh	r2, [r3, #2]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001dfe:	f001 fa77 	bl	80032f0 <BSP_LCD_GetYSize>
 8001e02:	4603      	mov	r3, r0
 8001e04:	b29a      	uxth	r2, r3
 8001e06:	4b21      	ldr	r3, [pc, #132]	; (8001e8c <MENU_check_transition+0xc0>)
 8001e08:	889b      	ldrh	r3, [r3, #4]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <MENU_check_transition+0xc0>)
 8001e10:	809a      	strh	r2, [r3, #4]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
#endif
#ifdef EVAL_REV_E
#endif
*/
	if (TS_State.TouchDetected) {		// If a touch was detected
 8001e12:	4b1e      	ldr	r3, [pc, #120]	; (8001e8c <MENU_check_transition+0xc0>)
 8001e14:	881b      	ldrh	r3, [r3, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d035      	beq.n	8001e86 <MENU_check_transition+0xba>
		/* Do only if last transition not pending anymore */
		if (MENU_NONE == MENU_transition) {
 8001e1a:	4b1d      	ldr	r3, [pc, #116]	; (8001e90 <MENU_check_transition+0xc4>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b06      	cmp	r3, #6
 8001e20:	d131      	bne.n	8001e86 <MENU_check_transition+0xba>
			item_old = item_new;		// Store old item
 8001e22:	4b1c      	ldr	r3, [pc, #112]	; (8001e94 <MENU_check_transition+0xc8>)
 8001e24:	781a      	ldrb	r2, [r3, #0]
 8001e26:	4b1c      	ldr	r3, [pc, #112]	; (8001e98 <MENU_check_transition+0xcc>)
 8001e28:	701a      	strb	r2, [r3, #0]
			/* If touched within the menu bar? */
			if ((MENU_Y < TS_State.Y) && (MENU_Y+MENU_HEIGHT > TS_State.Y)) {
 8001e2a:	f001 fa61 	bl	80032f0 <BSP_LCD_GetYSize>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	3b28      	subs	r3, #40	; 0x28
 8001e32:	4a16      	ldr	r2, [pc, #88]	; (8001e8c <MENU_check_transition+0xc0>)
 8001e34:	8892      	ldrh	r2, [r2, #4]
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d225      	bcs.n	8001e86 <MENU_check_transition+0xba>
 8001e3a:	f001 fa59 	bl	80032f0 <BSP_LCD_GetYSize>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	4a12      	ldr	r2, [pc, #72]	; (8001e8c <MENU_check_transition+0xc0>)
 8001e42:	8892      	ldrh	r2, [r2, #4]
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d91e      	bls.n	8001e86 <MENU_check_transition+0xba>
				item_new = TS_State.X	// Calculate new item
 8001e48:	4b10      	ldr	r3, [pc, #64]	; (8001e8c <MENU_check_transition+0xc0>)
 8001e4a:	885b      	ldrh	r3, [r3, #2]
 8001e4c:	461c      	mov	r4, r3
						/ (BSP_LCD_GetXSize()/MENU_ENTRY_COUNT);
 8001e4e:	f001 fa43 	bl	80032d8 <BSP_LCD_GetXSize>
 8001e52:	4603      	mov	r3, r0
 8001e54:	fbb4 f3f3 	udiv	r3, r4, r3
 8001e58:	b2da      	uxtb	r2, r3
				item_new = TS_State.X	// Calculate new item
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	; (8001e94 <MENU_check_transition+0xc8>)
 8001e5c:	701a      	strb	r2, [r3, #0]
				if ((0 > item_new) || (MENU_ENTRY_COUNT <= item_new)) {
 8001e5e:	4b0d      	ldr	r3, [pc, #52]	; (8001e94 <MENU_check_transition+0xc8>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d002      	beq.n	8001e6c <MENU_check_transition+0xa0>
					item_new = MENU_NONE;	// Out of bounds
 8001e66:	4b0b      	ldr	r3, [pc, #44]	; (8001e94 <MENU_check_transition+0xc8>)
 8001e68:	2206      	movs	r2, #6
 8001e6a:	701a      	strb	r2, [r3, #0]
				}
				if (item_new == item_old) {	// 2 times the same menu item
 8001e6c:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <MENU_check_transition+0xc8>)
 8001e6e:	781a      	ldrb	r2, [r3, #0]
 8001e70:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <MENU_check_transition+0xcc>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d106      	bne.n	8001e86 <MENU_check_transition+0xba>
					item_new = MENU_NONE;
 8001e78:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <MENU_check_transition+0xc8>)
 8001e7a:	2206      	movs	r2, #6
 8001e7c:	701a      	strb	r2, [r3, #0]
					MENU_transition = item_old;
 8001e7e:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <MENU_check_transition+0xcc>)
 8001e80:	781a      	ldrb	r2, [r3, #0]
 8001e82:	4b03      	ldr	r3, [pc, #12]	; (8001e90 <MENU_check_transition+0xc4>)
 8001e84:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 8001e86:	bf00      	nop
 8001e88:	bd98      	pop	{r3, r4, r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	200005d8 	.word	0x200005d8
 8001e90:	20000004 	.word	0x20000004
 8001e94:	20000030 	.word	0x20000030
 8001e98:	20000031 	.word	0x20000031

08001e9c <EXTI15_10_IRQHandler>:
 *
 * The touchscreen interrupt is connected to PA15.
 * @n The interrupt handler for external line 15 to 10 is called.
 *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR15) {		// Check if interrupt on touchscreen
 8001ea0:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <EXTI15_10_IRQHandler+0x40>)
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d014      	beq.n	8001ed6 <EXTI15_10_IRQHandler+0x3a>
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001eac:	4b0b      	ldr	r3, [pc, #44]	; (8001edc <EXTI15_10_IRQHandler+0x40>)
 8001eae:	695b      	ldr	r3, [r3, #20]
 8001eb0:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <EXTI15_10_IRQHandler+0x40>)
 8001eb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001eb6:	6153      	str	r3, [r2, #20]
		if (BSP_TS_ITGetStatus()) {		// Get interrupt status
 8001eb8:	f002 f8ae 	bl	8004018 <BSP_TS_ITGetStatus>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <EXTI15_10_IRQHandler+0x2e>
			BSP_TS_ITClear();				// Clear touchscreen controller int.
 8001ec2:	f002 f967 	bl	8004194 <BSP_TS_ITClear>
			MENU_check_transition();
 8001ec6:	f7ff ff81 	bl	8001dcc <MENU_check_transition>
		}
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001eca:	4b04      	ldr	r3, [pc, #16]	; (8001edc <EXTI15_10_IRQHandler+0x40>)
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	4a03      	ldr	r2, [pc, #12]	; (8001edc <EXTI15_10_IRQHandler+0x40>)
 8001ed0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ed4:	6153      	str	r3, [r2, #20]
	}
}
 8001ed6:	bf00      	nop
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40013c00 	.word	0x40013c00

08001ee0 <__NVIC_EnableIRQ>:
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	db0b      	blt.n	8001f0a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	f003 021f 	and.w	r2, r3, #31
 8001ef8:	4907      	ldr	r1, [pc, #28]	; (8001f18 <__NVIC_EnableIRQ+0x38>)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	095b      	lsrs	r3, r3, #5
 8001f00:	2001      	movs	r0, #1
 8001f02:	fa00 f202 	lsl.w	r2, r0, r2
 8001f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	e000e100 	.word	0xe000e100

08001f1c <__NVIC_ClearPendingIRQ>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	db0c      	blt.n	8001f48 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	f003 021f 	and.w	r2, r3, #31
 8001f34:	4907      	ldr	r1, [pc, #28]	; (8001f54 <__NVIC_ClearPendingIRQ+0x38>)
 8001f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3a:	095b      	lsrs	r3, r3, #5
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f42:	3360      	adds	r3, #96	; 0x60
 8001f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	e000e100 	.word	0xe000e100

08001f58 <PB_init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_init(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	4b0b      	ldr	r3, [pc, #44]	; (8001f90 <PB_init+0x38>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	4a0a      	ldr	r2, [pc, #40]	; (8001f90 <PB_init+0x38>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f6e:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <PB_init+0x38>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (0u << GPIO_MODER_MODER0_Pos);	// Pin 0 of port A = input
 8001f7a:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <PB_init+0x3c>)
 8001f7c:	4a05      	ldr	r2, [pc, #20]	; (8001f94 <PB_init+0x3c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6013      	str	r3, [r2, #0]
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40020000 	.word	0x40020000

08001f98 <PB_enableIRQ>:
 * @brief Configure interrupt on rising edge for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_enableIRQ(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();		// Enable Clock for system config
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	4b13      	ldr	r3, [pc, #76]	; (8001ff0 <PB_enableIRQ+0x58>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	4a12      	ldr	r2, [pc, #72]	; (8001ff0 <PB_enableIRQ+0x58>)
 8001fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fac:	6453      	str	r3, [r2, #68]	; 0x44
 8001fae:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <PB_enableIRQ+0x58>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;	// EXTI multiplexer
 8001fba:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <PB_enableIRQ+0x5c>)
 8001fbc:	4a0d      	ldr	r2, [pc, #52]	; (8001ff4 <PB_enableIRQ+0x5c>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR0;		// Rising Trigger Select on int. line 0
 8001fc2:	4b0d      	ldr	r3, [pc, #52]	; (8001ff8 <PB_enableIRQ+0x60>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	4a0c      	ldr	r2, [pc, #48]	; (8001ff8 <PB_enableIRQ+0x60>)
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= EXTI_IMR_MR0;			// Interrupt Mask enable on int. line 0
 8001fce:	4b0a      	ldr	r3, [pc, #40]	; (8001ff8 <PB_enableIRQ+0x60>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a09      	ldr	r2, [pc, #36]	; (8001ff8 <PB_enableIRQ+0x60>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(EXTI0_IRQn);	// Clear pending interrupt on line 0
 8001fda:	2006      	movs	r0, #6
 8001fdc:	f7ff ff9e 	bl	8001f1c <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn);			// Enable interrupt line 0 in the NVIC
 8001fe0:	2006      	movs	r0, #6
 8001fe2:	f7ff ff7d 	bl	8001ee0 <__NVIC_EnableIRQ>
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40013800 	.word	0x40013800
 8001ff8:	40013c00 	.word	0x40013c00

08001ffc <PB_pressed>:
 * @brief Was the pushbutton pressed?
 *
 * @return true if pushbutton was pressed
 *****************************************************************************/
bool PB_pressed(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
	bool pressed = PB_pressed_flag;		// Read/store value of flag
 8002002:	4b06      	ldr	r3, [pc, #24]	; (800201c <PB_pressed+0x20>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	71fb      	strb	r3, [r7, #7]
	PB_pressed_flag = false;			// Reset flag
 8002008:	4b04      	ldr	r3, [pc, #16]	; (800201c <PB_pressed+0x20>)
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]
	return pressed;
 800200e:	79fb      	ldrb	r3, [r7, #7]
}
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	200005e0 	.word	0x200005e0

08002020 <EXTI0_IRQHandler>:
 *
 * The interrupt handler for external line 0 is called.
 * @n The USER pushbutton is connected to PA0.
 *****************************************************************************/
void EXTI0_IRQHandler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) {		// Check if interrupt on line 0
 8002024:	4b09      	ldr	r3, [pc, #36]	; (800204c <EXTI0_IRQHandler+0x2c>)
 8002026:	695b      	ldr	r3, [r3, #20]
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	2b00      	cmp	r3, #0
 800202e:	d008      	beq.n	8002042 <EXTI0_IRQHandler+0x22>
		EXTI->PR |= EXTI_PR_PR0;		// Clear pending interrupt on line 0
 8002030:	4b06      	ldr	r3, [pc, #24]	; (800204c <EXTI0_IRQHandler+0x2c>)
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	4a05      	ldr	r2, [pc, #20]	; (800204c <EXTI0_IRQHandler+0x2c>)
 8002036:	f043 0301 	orr.w	r3, r3, #1
 800203a:	6153      	str	r3, [r2, #20]
		PB_pressed_flag = true;			// Set flag
 800203c:	4b04      	ldr	r3, [pc, #16]	; (8002050 <EXTI0_IRQHandler+0x30>)
 800203e:	2201      	movs	r2, #1
 8002040:	701a      	strb	r2, [r3, #0]
	}
}
 8002042:	bf00      	nop
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	40013c00 	.word	0x40013c00
 8002050:	200005e0 	.word	0x200005e0

08002054 <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 8002062:	b480      	push	{r7}
 8002064:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 8002066:	e7fe      	b.n	8002066 <HardFault_Handler+0x4>

08002068 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 800206c:	e7fe      	b.n	800206c <MemManage_Handler+0x4>

0800206e <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 800206e:	b480      	push	{r7}
 8002070:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 8002072:	e7fe      	b.n	8002072 <BusFault_Handler+0x4>

08002074 <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 8002078:	e7fe      	b.n	8002078 <UsageFault_Handler+0x4>

0800207a <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 800207a:	b480      	push	{r7}
 800207c:	af00      	add	r7, sp, #0
}
 800207e:	bf00      	nop
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 8002096:	b480      	push	{r7}
 8002098:	af00      	add	r7, sp, #0
}
 800209a:	bf00      	nop
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80020a8:	f002 f8da 	bl	8004260 <HAL_IncTick>
}
 80020ac:	bf00      	nop
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020b4:	4b16      	ldr	r3, [pc, #88]	; (8002110 <SystemInit+0x60>)
 80020b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ba:	4a15      	ldr	r2, [pc, #84]	; (8002110 <SystemInit+0x60>)
 80020bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80020c4:	4b13      	ldr	r3, [pc, #76]	; (8002114 <SystemInit+0x64>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a12      	ldr	r2, [pc, #72]	; (8002114 <SystemInit+0x64>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80020d0:	4b10      	ldr	r3, [pc, #64]	; (8002114 <SystemInit+0x64>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80020d6:	4b0f      	ldr	r3, [pc, #60]	; (8002114 <SystemInit+0x64>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a0e      	ldr	r2, [pc, #56]	; (8002114 <SystemInit+0x64>)
 80020dc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80020e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020e4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80020e6:	4b0b      	ldr	r3, [pc, #44]	; (8002114 <SystemInit+0x64>)
 80020e8:	4a0b      	ldr	r2, [pc, #44]	; (8002118 <SystemInit+0x68>)
 80020ea:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80020ec:	4b09      	ldr	r3, [pc, #36]	; (8002114 <SystemInit+0x64>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a08      	ldr	r2, [pc, #32]	; (8002114 <SystemInit+0x64>)
 80020f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020f6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80020f8:	4b06      	ldr	r3, [pc, #24]	; (8002114 <SystemInit+0x64>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80020fe:	4b04      	ldr	r3, [pc, #16]	; (8002110 <SystemInit+0x60>)
 8002100:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002104:	609a      	str	r2, [r3, #8]
#endif
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000ed00 	.word	0xe000ed00
 8002114:	40023800 	.word	0x40023800
 8002118:	24003010 	.word	0x24003010

0800211c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800211c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002154 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002120:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002122:	e003      	b.n	800212c <LoopCopyDataInit>

08002124 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002124:	4b0c      	ldr	r3, [pc, #48]	; (8002158 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002126:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002128:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800212a:	3104      	adds	r1, #4

0800212c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800212c:	480b      	ldr	r0, [pc, #44]	; (800215c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800212e:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002130:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002132:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002134:	d3f6      	bcc.n	8002124 <CopyDataInit>
  ldr  r2, =_sbss
 8002136:	4a0b      	ldr	r2, [pc, #44]	; (8002164 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002138:	e002      	b.n	8002140 <LoopFillZerobss>

0800213a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800213a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800213c:	f842 3b04 	str.w	r3, [r2], #4

08002140 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002140:	4b09      	ldr	r3, [pc, #36]	; (8002168 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002142:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002144:	d3f9      	bcc.n	800213a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002146:	f7ff ffb3 	bl	80020b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800214a:	f007 f993 	bl	8009474 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800214e:	f7ff f83f 	bl	80011d0 <main>
  bx  lr    
 8002152:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002154:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002158:	0802485c 	.word	0x0802485c
  ldr  r0, =_sdata
 800215c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002160:	2000029c 	.word	0x2000029c
  ldr  r2, =_sbss
 8002164:	2000029c 	.word	0x2000029c
  ldr  r3, = _ebss
 8002168:	200008bc 	.word	0x200008bc

0800216c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800216c:	e7fe      	b.n	800216c <CAN1_RX0_IRQHandler>

0800216e <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8002172:	f000 feed 	bl	8002f50 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8002176:	20ca      	movs	r0, #202	; 0xca
 8002178:	f000 f95d 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 800217c:	20c3      	movs	r0, #195	; 0xc3
 800217e:	f000 f967 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8002182:	2008      	movs	r0, #8
 8002184:	f000 f964 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8002188:	2050      	movs	r0, #80	; 0x50
 800218a:	f000 f961 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 800218e:	20cf      	movs	r0, #207	; 0xcf
 8002190:	f000 f951 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002194:	2000      	movs	r0, #0
 8002196:	f000 f95b 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 800219a:	20c1      	movs	r0, #193	; 0xc1
 800219c:	f000 f958 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80021a0:	2030      	movs	r0, #48	; 0x30
 80021a2:	f000 f955 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80021a6:	20ed      	movs	r0, #237	; 0xed
 80021a8:	f000 f945 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 80021ac:	2064      	movs	r0, #100	; 0x64
 80021ae:	f000 f94f 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 80021b2:	2003      	movs	r0, #3
 80021b4:	f000 f94c 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 80021b8:	2012      	movs	r0, #18
 80021ba:	f000 f949 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 80021be:	2081      	movs	r0, #129	; 0x81
 80021c0:	f000 f946 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 80021c4:	20e8      	movs	r0, #232	; 0xe8
 80021c6:	f000 f936 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 80021ca:	2085      	movs	r0, #133	; 0x85
 80021cc:	f000 f940 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80021d0:	2000      	movs	r0, #0
 80021d2:	f000 f93d 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80021d6:	2078      	movs	r0, #120	; 0x78
 80021d8:	f000 f93a 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 80021dc:	20cb      	movs	r0, #203	; 0xcb
 80021de:	f000 f92a 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 80021e2:	2039      	movs	r0, #57	; 0x39
 80021e4:	f000 f934 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80021e8:	202c      	movs	r0, #44	; 0x2c
 80021ea:	f000 f931 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80021ee:	2000      	movs	r0, #0
 80021f0:	f000 f92e 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80021f4:	2034      	movs	r0, #52	; 0x34
 80021f6:	f000 f92b 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80021fa:	2002      	movs	r0, #2
 80021fc:	f000 f928 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8002200:	20f7      	movs	r0, #247	; 0xf7
 8002202:	f000 f918 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8002206:	2020      	movs	r0, #32
 8002208:	f000 f922 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 800220c:	20ea      	movs	r0, #234	; 0xea
 800220e:	f000 f912 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002212:	2000      	movs	r0, #0
 8002214:	f000 f91c 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002218:	2000      	movs	r0, #0
 800221a:	f000 f919 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 800221e:	20b1      	movs	r0, #177	; 0xb1
 8002220:	f000 f909 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002224:	2000      	movs	r0, #0
 8002226:	f000 f913 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800222a:	201b      	movs	r0, #27
 800222c:	f000 f910 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8002230:	20b6      	movs	r0, #182	; 0xb6
 8002232:	f000 f900 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8002236:	200a      	movs	r0, #10
 8002238:	f000 f90a 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 800223c:	20a2      	movs	r0, #162	; 0xa2
 800223e:	f000 f907 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8002242:	20c0      	movs	r0, #192	; 0xc0
 8002244:	f000 f8f7 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002248:	2010      	movs	r0, #16
 800224a:	f000 f901 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 800224e:	20c1      	movs	r0, #193	; 0xc1
 8002250:	f000 f8f1 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002254:	2010      	movs	r0, #16
 8002256:	f000 f8fb 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 800225a:	20c5      	movs	r0, #197	; 0xc5
 800225c:	f000 f8eb 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8002260:	2045      	movs	r0, #69	; 0x45
 8002262:	f000 f8f5 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8002266:	2015      	movs	r0, #21
 8002268:	f000 f8f2 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 800226c:	20c7      	movs	r0, #199	; 0xc7
 800226e:	f000 f8e2 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8002272:	2090      	movs	r0, #144	; 0x90
 8002274:	f000 f8ec 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8002278:	2036      	movs	r0, #54	; 0x36
 800227a:	f000 f8dc 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 800227e:	20c8      	movs	r0, #200	; 0xc8
 8002280:	f000 f8e6 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8002284:	20f2      	movs	r0, #242	; 0xf2
 8002286:	f000 f8d6 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800228a:	2000      	movs	r0, #0
 800228c:	f000 f8e0 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8002290:	20b0      	movs	r0, #176	; 0xb0
 8002292:	f000 f8d0 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8002296:	20c2      	movs	r0, #194	; 0xc2
 8002298:	f000 f8da 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 800229c:	20b6      	movs	r0, #182	; 0xb6
 800229e:	f000 f8ca 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80022a2:	200a      	movs	r0, #10
 80022a4:	f000 f8d4 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 80022a8:	20a7      	movs	r0, #167	; 0xa7
 80022aa:	f000 f8d1 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 80022ae:	2027      	movs	r0, #39	; 0x27
 80022b0:	f000 f8ce 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80022b4:	2004      	movs	r0, #4
 80022b6:	f000 f8cb 	bl	8002450 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 80022ba:	202a      	movs	r0, #42	; 0x2a
 80022bc:	f000 f8bb 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80022c0:	2000      	movs	r0, #0
 80022c2:	f000 f8c5 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80022c6:	2000      	movs	r0, #0
 80022c8:	f000 f8c2 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80022cc:	2000      	movs	r0, #0
 80022ce:	f000 f8bf 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 80022d2:	20ef      	movs	r0, #239	; 0xef
 80022d4:	f000 f8bc 	bl	8002450 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 80022d8:	202b      	movs	r0, #43	; 0x2b
 80022da:	f000 f8ac 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80022de:	2000      	movs	r0, #0
 80022e0:	f000 f8b6 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80022e4:	2000      	movs	r0, #0
 80022e6:	f000 f8b3 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80022ea:	2001      	movs	r0, #1
 80022ec:	f000 f8b0 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80022f0:	203f      	movs	r0, #63	; 0x3f
 80022f2:	f000 f8ad 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80022f6:	20f6      	movs	r0, #246	; 0xf6
 80022f8:	f000 f89d 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80022fc:	2001      	movs	r0, #1
 80022fe:	f000 f8a7 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002302:	2000      	movs	r0, #0
 8002304:	f000 f8a4 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8002308:	2006      	movs	r0, #6
 800230a:	f000 f8a1 	bl	8002450 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 800230e:	202c      	movs	r0, #44	; 0x2c
 8002310:	f000 f891 	bl	8002436 <ili9341_WriteReg>
  LCD_Delay(200);
 8002314:	20c8      	movs	r0, #200	; 0xc8
 8002316:	f000 ff09 	bl	800312c <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 800231a:	2026      	movs	r0, #38	; 0x26
 800231c:	f000 f88b 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002320:	2001      	movs	r0, #1
 8002322:	f000 f895 	bl	8002450 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8002326:	20e0      	movs	r0, #224	; 0xe0
 8002328:	f000 f885 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 800232c:	200f      	movs	r0, #15
 800232e:	f000 f88f 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8002332:	2029      	movs	r0, #41	; 0x29
 8002334:	f000 f88c 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8002338:	2024      	movs	r0, #36	; 0x24
 800233a:	f000 f889 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800233e:	200c      	movs	r0, #12
 8002340:	f000 f886 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8002344:	200e      	movs	r0, #14
 8002346:	f000 f883 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800234a:	2009      	movs	r0, #9
 800234c:	f000 f880 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8002350:	204e      	movs	r0, #78	; 0x4e
 8002352:	f000 f87d 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8002356:	2078      	movs	r0, #120	; 0x78
 8002358:	f000 f87a 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 800235c:	203c      	movs	r0, #60	; 0x3c
 800235e:	f000 f877 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8002362:	2009      	movs	r0, #9
 8002364:	f000 f874 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8002368:	2013      	movs	r0, #19
 800236a:	f000 f871 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800236e:	2005      	movs	r0, #5
 8002370:	f000 f86e 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8002374:	2017      	movs	r0, #23
 8002376:	f000 f86b 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800237a:	2011      	movs	r0, #17
 800237c:	f000 f868 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002380:	2000      	movs	r0, #0
 8002382:	f000 f865 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8002386:	20e1      	movs	r0, #225	; 0xe1
 8002388:	f000 f855 	bl	8002436 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800238c:	2000      	movs	r0, #0
 800238e:	f000 f85f 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8002392:	2016      	movs	r0, #22
 8002394:	f000 f85c 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002398:	201b      	movs	r0, #27
 800239a:	f000 f859 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800239e:	2004      	movs	r0, #4
 80023a0:	f000 f856 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80023a4:	2011      	movs	r0, #17
 80023a6:	f000 f853 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 80023aa:	2007      	movs	r0, #7
 80023ac:	f000 f850 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 80023b0:	2031      	movs	r0, #49	; 0x31
 80023b2:	f000 f84d 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 80023b6:	2033      	movs	r0, #51	; 0x33
 80023b8:	f000 f84a 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 80023bc:	2042      	movs	r0, #66	; 0x42
 80023be:	f000 f847 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80023c2:	2005      	movs	r0, #5
 80023c4:	f000 f844 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80023c8:	200c      	movs	r0, #12
 80023ca:	f000 f841 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 80023ce:	200a      	movs	r0, #10
 80023d0:	f000 f83e 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 80023d4:	2028      	movs	r0, #40	; 0x28
 80023d6:	f000 f83b 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 80023da:	202f      	movs	r0, #47	; 0x2f
 80023dc:	f000 f838 	bl	8002450 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80023e0:	200f      	movs	r0, #15
 80023e2:	f000 f835 	bl	8002450 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80023e6:	2011      	movs	r0, #17
 80023e8:	f000 f825 	bl	8002436 <ili9341_WriteReg>
  LCD_Delay(200);
 80023ec:	20c8      	movs	r0, #200	; 0xc8
 80023ee:	f000 fe9d 	bl	800312c <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80023f2:	2029      	movs	r0, #41	; 0x29
 80023f4:	f000 f81f 	bl	8002436 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80023f8:	202c      	movs	r0, #44	; 0x2c
 80023fa:	f000 f81c 	bl	8002436 <ili9341_WriteReg>
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}

08002402 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8002406:	f000 fda3 	bl	8002f50 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 800240a:	2103      	movs	r1, #3
 800240c:	20d3      	movs	r0, #211	; 0xd3
 800240e:	f000 f82c 	bl	800246a <ili9341_ReadData>
 8002412:	4603      	mov	r3, r0
 8002414:	b29b      	uxth	r3, r3
}
 8002416:	4618      	mov	r0, r3
 8002418:	bd80      	pop	{r7, pc}

0800241a <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800241e:	2029      	movs	r0, #41	; 0x29
 8002420:	f000 f809 	bl	8002436 <ili9341_WriteReg>
}
 8002424:	bf00      	nop
 8002426:	bd80      	pop	{r7, pc}

08002428 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 800242c:	2028      	movs	r0, #40	; 0x28
 800242e:	f000 f802 	bl	8002436 <ili9341_WriteReg>
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}

08002436 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b082      	sub	sp, #8
 800243a:	af00      	add	r7, sp, #0
 800243c:	4603      	mov	r3, r0
 800243e:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8002440:	79fb      	ldrb	r3, [r7, #7]
 8002442:	4618      	mov	r0, r3
 8002444:	f000 fe1e 	bl	8003084 <LCD_IO_WriteReg>
}
 8002448:	bf00      	nop
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	4603      	mov	r3, r0
 8002458:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800245a:	88fb      	ldrh	r3, [r7, #6]
 800245c:	4618      	mov	r0, r3
 800245e:	f000 fdef 	bl	8003040 <LCD_IO_WriteData>
}
 8002462:	bf00      	nop
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b082      	sub	sp, #8
 800246e:	af00      	add	r7, sp, #0
 8002470:	4603      	mov	r3, r0
 8002472:	460a      	mov	r2, r1
 8002474:	80fb      	strh	r3, [r7, #6]
 8002476:	4613      	mov	r3, r2
 8002478:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 800247a:	797a      	ldrb	r2, [r7, #5]
 800247c:	88fb      	ldrh	r3, [r7, #6]
 800247e:	4611      	mov	r1, r2
 8002480:	4618      	mov	r0, r3
 8002482:	f000 fe21 	bl	80030c8 <LCD_IO_ReadData>
 8002486:	4603      	mov	r3, r0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8002494:	23f0      	movs	r3, #240	; 0xf0
}
 8002496:	4618      	mov	r0, r3
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80024a4:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
	...

080024b4 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 80024be:	88fb      	ldrh	r3, [r7, #6]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f000 fa59 	bl	8002978 <stmpe811_GetInstance>
 80024c6:	4603      	mov	r3, r0
 80024c8:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	2bff      	cmp	r3, #255	; 0xff
 80024ce:	d112      	bne.n	80024f6 <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 80024d0:	2000      	movs	r0, #0
 80024d2:	f000 fa51 	bl	8002978 <stmpe811_GetInstance>
 80024d6:	4603      	mov	r3, r0
 80024d8:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 80024da:	7bbb      	ldrb	r3, [r7, #14]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d80a      	bhi.n	80024f6 <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 80024e0:	7bbb      	ldrb	r3, [r7, #14]
 80024e2:	88fa      	ldrh	r2, [r7, #6]
 80024e4:	b2d1      	uxtb	r1, r2
 80024e6:	4a06      	ldr	r2, [pc, #24]	; (8002500 <stmpe811_Init+0x4c>)
 80024e8:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 80024ea:	f000 fe2a 	bl	8003142 <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 80024ee:	88fb      	ldrh	r3, [r7, #6]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f000 f807 	bl	8002504 <stmpe811_Reset>
    }
  }
}
 80024f6:	bf00      	nop
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	200005e4 	.word	0x200005e4

08002504 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 800250e:	88fb      	ldrh	r3, [r7, #6]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2202      	movs	r2, #2
 8002514:	2103      	movs	r1, #3
 8002516:	4618      	mov	r0, r3
 8002518:	f000 fe1f 	bl	800315a <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 800251c:	200a      	movs	r0, #10
 800251e:	f000 fe59 	bl	80031d4 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8002522:	88fb      	ldrh	r3, [r7, #6]
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2200      	movs	r2, #0
 8002528:	2103      	movs	r1, #3
 800252a:	4618      	mov	r0, r3
 800252c:	f000 fe15 	bl	800315a <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8002530:	2002      	movs	r0, #2
 8002532:	f000 fe4f 	bl	80031d4 <IOE_Delay>
}
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 800253e:	b590      	push	{r4, r7, lr}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	4603      	mov	r3, r0
 8002546:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 8002548:	f000 fdfb 	bl	8003142 <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 800254c:	88fb      	ldrh	r3, [r7, #6]
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2100      	movs	r1, #0
 8002552:	4618      	mov	r0, r3
 8002554:	f000 fe14 	bl	8003180 <IOE_Read>
 8002558:	4603      	mov	r3, r0
 800255a:	021b      	lsls	r3, r3, #8
 800255c:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 800255e:	88fb      	ldrh	r3, [r7, #6]
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2101      	movs	r1, #1
 8002564:	4618      	mov	r0, r3
 8002566:	f000 fe0b 	bl	8003180 <IOE_Read>
 800256a:	4603      	mov	r3, r0
 800256c:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 800256e:	4323      	orrs	r3, r4
 8002570:	b21b      	sxth	r3, r3
 8002572:	b29b      	uxth	r3, r3
}
 8002574:	4618      	mov	r0, r3
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	bd90      	pop	{r4, r7, pc}

0800257c <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2109      	movs	r1, #9
 8002590:	4618      	mov	r0, r3
 8002592:	f000 fdf5 	bl	8003180 <IOE_Read>
 8002596:	4603      	mov	r3, r0
 8002598:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	f043 0301 	orr.w	r3, r3, #1
 80025a0:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 80025a2:	88fb      	ldrh	r3, [r7, #6]
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	7bfa      	ldrb	r2, [r7, #15]
 80025a8:	2109      	movs	r1, #9
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 fdd5 	bl	800315a <IOE_Write>
}
 80025b0:	bf00      	nop
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 80025c6:	88fb      	ldrh	r3, [r7, #6]
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2109      	movs	r1, #9
 80025cc:	4618      	mov	r0, r3
 80025ce:	f000 fdd7 	bl	8003180 <IOE_Read>
 80025d2:	4603      	mov	r3, r0
 80025d4:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	f023 0301 	bic.w	r3, r3, #1
 80025dc:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 80025de:	88fb      	ldrh	r3, [r7, #6]
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	7bfa      	ldrb	r2, [r7, #15]
 80025e4:	2109      	movs	r1, #9
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 fdb7 	bl	800315a <IOE_Write>
    
}
 80025ec:	bf00      	nop
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	460a      	mov	r2, r1
 80025fe:	80fb      	strh	r3, [r7, #6]
 8002600:	4613      	mov	r3, r2
 8002602:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002604:	2300      	movs	r3, #0
 8002606:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002608:	88fb      	ldrh	r3, [r7, #6]
 800260a:	b2db      	uxtb	r3, r3
 800260c:	210a      	movs	r1, #10
 800260e:	4618      	mov	r0, r3
 8002610:	f000 fdb6 	bl	8003180 <IOE_Read>
 8002614:	4603      	mov	r3, r0
 8002616:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8002618:	7bfa      	ldrb	r2, [r7, #15]
 800261a:	797b      	ldrb	r3, [r7, #5]
 800261c:	4313      	orrs	r3, r2
 800261e:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002620:	88fb      	ldrh	r3, [r7, #6]
 8002622:	b2db      	uxtb	r3, r3
 8002624:	7bfa      	ldrb	r2, [r7, #15]
 8002626:	210a      	movs	r1, #10
 8002628:	4618      	mov	r0, r3
 800262a:	f000 fd96 	bl	800315a <IOE_Write>
}
 800262e:	bf00      	nop
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b084      	sub	sp, #16
 800263a:	af00      	add	r7, sp, #0
 800263c:	4603      	mov	r3, r0
 800263e:	460a      	mov	r2, r1
 8002640:	80fb      	strh	r3, [r7, #6]
 8002642:	4613      	mov	r3, r2
 8002644:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002646:	2300      	movs	r3, #0
 8002648:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 800264a:	88fb      	ldrh	r3, [r7, #6]
 800264c:	b2db      	uxtb	r3, r3
 800264e:	210a      	movs	r1, #10
 8002650:	4618      	mov	r0, r3
 8002652:	f000 fd95 	bl	8003180 <IOE_Read>
 8002656:	4603      	mov	r3, r0
 8002658:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 800265a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800265e:	43db      	mvns	r3, r3
 8002660:	b25a      	sxtb	r2, r3
 8002662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002666:	4013      	ands	r3, r2
 8002668:	b25b      	sxtb	r3, r3
 800266a:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 800266c:	88fb      	ldrh	r3, [r7, #6]
 800266e:	b2db      	uxtb	r3, r3
 8002670:	7bfa      	ldrb	r2, [r7, #15]
 8002672:	210a      	movs	r1, #10
 8002674:	4618      	mov	r0, r3
 8002676:	f000 fd70 	bl	800315a <IOE_Write>
}
 800267a:	bf00      	nop
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	4603      	mov	r3, r0
 800268a:	460a      	mov	r2, r1
 800268c:	80fb      	strh	r3, [r7, #6]
 800268e:	4613      	mov	r3, r2
 8002690:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 8002692:	88fb      	ldrh	r3, [r7, #6]
 8002694:	b2db      	uxtb	r3, r3
 8002696:	210b      	movs	r1, #11
 8002698:	4618      	mov	r0, r3
 800269a:	f000 fd71 	bl	8003180 <IOE_Read>
 800269e:	4603      	mov	r3, r0
 80026a0:	461a      	mov	r2, r3
 80026a2:	797b      	ldrb	r3, [r7, #5]
 80026a4:	4013      	ands	r3, r2
 80026a6:	b2db      	uxtb	r3, r3
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	460a      	mov	r2, r1
 80026ba:	80fb      	strh	r3, [r7, #6]
 80026bc:	4613      	mov	r3, r2
 80026be:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 80026c0:	88fb      	ldrh	r3, [r7, #6]
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	797a      	ldrb	r2, [r7, #5]
 80026c6:	210b      	movs	r1, #11
 80026c8:	4618      	mov	r0, r3
 80026ca:	f000 fd46 	bl	800315a <IOE_Write>
}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b084      	sub	sp, #16
 80026da:	af00      	add	r7, sp, #0
 80026dc:	4603      	mov	r3, r0
 80026de:	6039      	str	r1, [r7, #0]
 80026e0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 80026e6:	88fb      	ldrh	r3, [r7, #6]
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2117      	movs	r1, #23
 80026ec:	4618      	mov	r0, r3
 80026ee:	f000 fd47 	bl	8003180 <IOE_Read>
 80026f2:	4603      	mov	r3, r0
 80026f4:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	b25b      	sxtb	r3, r3
 80026fa:	43db      	mvns	r3, r3
 80026fc:	b25a      	sxtb	r2, r3
 80026fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002702:	4013      	ands	r3, r2
 8002704:	b25b      	sxtb	r3, r3
 8002706:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8002708:	88fb      	ldrh	r3, [r7, #6]
 800270a:	b2db      	uxtb	r3, r3
 800270c:	7bfa      	ldrb	r2, [r7, #15]
 800270e:	2117      	movs	r1, #23
 8002710:	4618      	mov	r0, r3
 8002712:	f000 fd22 	bl	800315a <IOE_Write>
}
 8002716:	bf00      	nop
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b084      	sub	sp, #16
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8002728:	88fb      	ldrh	r3, [r7, #6]
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2104      	movs	r1, #4
 800272e:	4618      	mov	r0, r3
 8002730:	f000 fd26 	bl	8003180 <IOE_Read>
 8002734:	4603      	mov	r3, r0
 8002736:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8002738:	7bfb      	ldrb	r3, [r7, #15]
 800273a:	f023 0304 	bic.w	r3, r3, #4
 800273e:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002740:	88fb      	ldrh	r3, [r7, #6]
 8002742:	b2db      	uxtb	r3, r3
 8002744:	7bfa      	ldrb	r2, [r7, #15]
 8002746:	2104      	movs	r1, #4
 8002748:	4618      	mov	r0, r3
 800274a:	f000 fd06 	bl	800315a <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	21f0      	movs	r1, #240	; 0xf0
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff ffbf 	bl	80026d6 <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 8002758:	7bfb      	ldrb	r3, [r7, #15]
 800275a:	f023 0303 	bic.w	r3, r3, #3
 800275e:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002760:	88fb      	ldrh	r3, [r7, #6]
 8002762:	b2db      	uxtb	r3, r3
 8002764:	7bfa      	ldrb	r2, [r7, #15]
 8002766:	2104      	movs	r1, #4
 8002768:	4618      	mov	r0, r3
 800276a:	f000 fcf6 	bl	800315a <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 800276e:	88fb      	ldrh	r3, [r7, #6]
 8002770:	b2db      	uxtb	r3, r3
 8002772:	2249      	movs	r2, #73	; 0x49
 8002774:	2120      	movs	r1, #32
 8002776:	4618      	mov	r0, r3
 8002778:	f000 fcef 	bl	800315a <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 800277c:	2002      	movs	r0, #2
 800277e:	f000 fd29 	bl	80031d4 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 8002782:	88fb      	ldrh	r3, [r7, #6]
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2201      	movs	r2, #1
 8002788:	2121      	movs	r1, #33	; 0x21
 800278a:	4618      	mov	r0, r3
 800278c:	f000 fce5 	bl	800315a <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8002790:	88fb      	ldrh	r3, [r7, #6]
 8002792:	b2db      	uxtb	r3, r3
 8002794:	229a      	movs	r2, #154	; 0x9a
 8002796:	2141      	movs	r1, #65	; 0x41
 8002798:	4618      	mov	r0, r3
 800279a:	f000 fcde 	bl	800315a <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 800279e:	88fb      	ldrh	r3, [r7, #6]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2201      	movs	r2, #1
 80027a4:	214a      	movs	r1, #74	; 0x4a
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 fcd7 	bl	800315a <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80027ac:	88fb      	ldrh	r3, [r7, #6]
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2201      	movs	r2, #1
 80027b2:	214b      	movs	r1, #75	; 0x4b
 80027b4:	4618      	mov	r0, r3
 80027b6:	f000 fcd0 	bl	800315a <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80027ba:	88fb      	ldrh	r3, [r7, #6]
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2200      	movs	r2, #0
 80027c0:	214b      	movs	r1, #75	; 0x4b
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 fcc9 	bl	800315a <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 80027c8:	88fb      	ldrh	r3, [r7, #6]
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	2201      	movs	r2, #1
 80027ce:	2156      	movs	r1, #86	; 0x56
 80027d0:	4618      	mov	r0, r3
 80027d2:	f000 fcc2 	bl	800315a <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 80027d6:	88fb      	ldrh	r3, [r7, #6]
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2201      	movs	r2, #1
 80027dc:	2158      	movs	r1, #88	; 0x58
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 fcbb 	bl	800315a <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 80027e4:	88fb      	ldrh	r3, [r7, #6]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2201      	movs	r2, #1
 80027ea:	2140      	movs	r1, #64	; 0x40
 80027ec:	4618      	mov	r0, r3
 80027ee:	f000 fcb4 	bl	800315a <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 80027f2:	88fb      	ldrh	r3, [r7, #6]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	22ff      	movs	r2, #255	; 0xff
 80027f8:	210b      	movs	r1, #11
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 fcad 	bl	800315a <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8002800:	2002      	movs	r0, #2
 8002802:	f000 fce7 	bl	80031d4 <IOE_Delay>
}
 8002806:	bf00      	nop
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b084      	sub	sp, #16
 8002812:	af00      	add	r7, sp, #0
 8002814:	4603      	mov	r3, r0
 8002816:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002818:	2300      	movs	r3, #0
 800281a:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 800281c:	88fb      	ldrh	r3, [r7, #6]
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2140      	movs	r1, #64	; 0x40
 8002822:	4618      	mov	r0, r3
 8002824:	f000 fcac 	bl	8003180 <IOE_Read>
 8002828:	4603      	mov	r3, r0
 800282a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800282e:	2b80      	cmp	r3, #128	; 0x80
 8002830:	bf0c      	ite	eq
 8002832:	2301      	moveq	r3, #1
 8002834:	2300      	movne	r3, #0
 8002836:	b2db      	uxtb	r3, r3
 8002838:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 800283a:	7bbb      	ldrb	r3, [r7, #14]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00b      	beq.n	8002858 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8002840:	88fb      	ldrh	r3, [r7, #6]
 8002842:	b2db      	uxtb	r3, r3
 8002844:	214c      	movs	r1, #76	; 0x4c
 8002846:	4618      	mov	r0, r3
 8002848:	f000 fc9a 	bl	8003180 <IOE_Read>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d010      	beq.n	8002874 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 8002852:	2301      	movs	r3, #1
 8002854:	73fb      	strb	r3, [r7, #15]
 8002856:	e00d      	b.n	8002874 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002858:	88fb      	ldrh	r3, [r7, #6]
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2201      	movs	r2, #1
 800285e:	214b      	movs	r1, #75	; 0x4b
 8002860:	4618      	mov	r0, r3
 8002862:	f000 fc7a 	bl	800315a <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002866:	88fb      	ldrh	r3, [r7, #6]
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2200      	movs	r2, #0
 800286c:	214b      	movs	r1, #75	; 0x4b
 800286e:	4618      	mov	r0, r3
 8002870:	f000 fc73 	bl	800315a <IOE_Write>
  }
  
  return ret;
 8002874:	7bfb      	ldrb	r3, [r7, #15]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b086      	sub	sp, #24
 8002882:	af00      	add	r7, sp, #0
 8002884:	4603      	mov	r3, r0
 8002886:	60b9      	str	r1, [r7, #8]
 8002888:	607a      	str	r2, [r7, #4]
 800288a:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 800288c:	89fb      	ldrh	r3, [r7, #14]
 800288e:	b2d8      	uxtb	r0, r3
 8002890:	f107 0210 	add.w	r2, r7, #16
 8002894:	2304      	movs	r3, #4
 8002896:	21d7      	movs	r1, #215	; 0xd7
 8002898:	f000 fc85 	bl	80031a6 <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 800289c:	7c3b      	ldrb	r3, [r7, #16]
 800289e:	061a      	lsls	r2, r3, #24
 80028a0:	7c7b      	ldrb	r3, [r7, #17]
 80028a2:	041b      	lsls	r3, r3, #16
 80028a4:	431a      	orrs	r2, r3
 80028a6:	7cbb      	ldrb	r3, [r7, #18]
 80028a8:	021b      	lsls	r3, r3, #8
 80028aa:	4313      	orrs	r3, r2
 80028ac:	7cfa      	ldrb	r2, [r7, #19]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	0d1b      	lsrs	r3, r3, #20
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	0a1b      	lsrs	r3, r3, #8
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80028cc:	89fb      	ldrh	r3, [r7, #14]
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	2201      	movs	r2, #1
 80028d2:	214b      	movs	r1, #75	; 0x4b
 80028d4:	4618      	mov	r0, r3
 80028d6:	f000 fc40 	bl	800315a <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80028da:	89fb      	ldrh	r3, [r7, #14]
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2200      	movs	r2, #0
 80028e0:	214b      	movs	r1, #75	; 0x4b
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 fc39 	bl	800315a <IOE_Write>
}
 80028e8:	bf00      	nop
 80028ea:	3718      	adds	r7, #24
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 80028fa:	f000 fc28 	bl	800314e <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 80028fe:	88fb      	ldrh	r3, [r7, #6]
 8002900:	211f      	movs	r1, #31
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff fe76 	bl	80025f4 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002908:	88fb      	ldrh	r3, [r7, #6]
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff fe36 	bl	800257c <stmpe811_EnableGlobalIT>
}
 8002910:	bf00      	nop
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff fe47 	bl	80025b8 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	211f      	movs	r1, #31
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fe81 	bl	8002636 <stmpe811_DisableITSource>
}
 8002934:	bf00      	nop
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	4603      	mov	r3, r0
 8002944:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8002946:	88fb      	ldrh	r3, [r7, #6]
 8002948:	211f      	movs	r1, #31
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff fe99 	bl	8002682 <stmpe811_ReadGITStatus>
 8002950:	4603      	mov	r3, r0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 8002964:	88fb      	ldrh	r3, [r7, #6]
 8002966:	211f      	movs	r1, #31
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff fea1 	bl	80026b0 <stmpe811_ClearGlobalIT>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
	...

08002978 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8002982:	2300      	movs	r3, #0
 8002984:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002986:	2300      	movs	r3, #0
 8002988:	73fb      	strb	r3, [r7, #15]
 800298a:	e00b      	b.n	80029a4 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 800298c:	7bfb      	ldrb	r3, [r7, #15]
 800298e:	4a0a      	ldr	r2, [pc, #40]	; (80029b8 <stmpe811_GetInstance+0x40>)
 8002990:	5cd3      	ldrb	r3, [r2, r3]
 8002992:	b29b      	uxth	r3, r3
 8002994:	88fa      	ldrh	r2, [r7, #6]
 8002996:	429a      	cmp	r2, r3
 8002998:	d101      	bne.n	800299e <stmpe811_GetInstance+0x26>
    {
      return idx; 
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	e006      	b.n	80029ac <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 800299e:	7bfb      	ldrb	r3, [r7, #15]
 80029a0:	3301      	adds	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d9f0      	bls.n	800298c <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 80029aa:	23ff      	movs	r3, #255	; 0xff
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	200005e4 	.word	0x200005e4

080029bc <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b08a      	sub	sp, #40	; 0x28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	4603      	mov	r3, r0
 80029c4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d10e      	bne.n	80029ea <BSP_LED_Init+0x2e>
 80029cc:	2300      	movs	r3, #0
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	4b21      	ldr	r3, [pc, #132]	; (8002a58 <BSP_LED_Init+0x9c>)
 80029d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d4:	4a20      	ldr	r2, [pc, #128]	; (8002a58 <BSP_LED_Init+0x9c>)
 80029d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029da:	6313      	str	r3, [r2, #48]	; 0x30
 80029dc:	4b1e      	ldr	r3, [pc, #120]	; (8002a58 <BSP_LED_Init+0x9c>)
 80029de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e4:	613b      	str	r3, [r7, #16]
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	e010      	b.n	8002a0c <BSP_LED_Init+0x50>
 80029ea:	79fb      	ldrb	r3, [r7, #7]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d10d      	bne.n	8002a0c <BSP_LED_Init+0x50>
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]
 80029f4:	4b18      	ldr	r3, [pc, #96]	; (8002a58 <BSP_LED_Init+0x9c>)
 80029f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f8:	4a17      	ldr	r2, [pc, #92]	; (8002a58 <BSP_LED_Init+0x9c>)
 80029fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002a00:	4b15      	ldr	r3, [pc, #84]	; (8002a58 <BSP_LED_Init+0x9c>)
 8002a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	4a13      	ldr	r2, [pc, #76]	; (8002a5c <BSP_LED_Init+0xa0>)
 8002a10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a16:	2301      	movs	r3, #1
 8002a18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	4a0e      	ldr	r2, [pc, #56]	; (8002a60 <BSP_LED_Init+0xa4>)
 8002a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2a:	f107 0214 	add.w	r2, r7, #20
 8002a2e:	4611      	mov	r1, r2
 8002a30:	4618      	mov	r0, r3
 8002a32:	f002 f9bf 	bl	8004db4 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	4a09      	ldr	r2, [pc, #36]	; (8002a60 <BSP_LED_Init+0xa4>)
 8002a3a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	4a06      	ldr	r2, [pc, #24]	; (8002a5c <BSP_LED_Init+0xa0>)
 8002a42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a46:	2200      	movs	r2, #0
 8002a48:	4619      	mov	r1, r3
 8002a4a:	f002 fb5f 	bl	800510c <HAL_GPIO_WritePin>
}
 8002a4e:	bf00      	nop
 8002a50:	3728      	adds	r7, #40	; 0x28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	0800c474 	.word	0x0800c474
 8002a60:	20000098 	.word	0x20000098

08002a64 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4 
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	4a07      	ldr	r2, [pc, #28]	; (8002a90 <BSP_LED_On+0x2c>)
 8002a72:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002a76:	79fb      	ldrb	r3, [r7, #7]
 8002a78:	4a06      	ldr	r2, [pc, #24]	; (8002a94 <BSP_LED_On+0x30>)
 8002a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	4619      	mov	r1, r3
 8002a82:	f002 fb43 	bl	800510c <HAL_GPIO_WritePin>
}
 8002a86:	bf00      	nop
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	20000098 	.word	0x20000098
 8002a94:	0800c474 	.word	0x0800c474

08002a98 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	4a07      	ldr	r2, [pc, #28]	; (8002ac4 <BSP_LED_Off+0x2c>)
 8002aa6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	4a06      	ldr	r2, [pc, #24]	; (8002ac8 <BSP_LED_Off+0x30>)
 8002aae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f002 fb29 	bl	800510c <HAL_GPIO_WritePin>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20000098 	.word	0x20000098
 8002ac8:	0800c474 	.word	0x0800c474

08002acc <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	4a07      	ldr	r2, [pc, #28]	; (8002af8 <BSP_LED_Toggle+0x2c>)
 8002ada:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	4906      	ldr	r1, [pc, #24]	; (8002afc <BSP_LED_Toggle+0x30>)
 8002ae2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4610      	mov	r0, r2
 8002aea:	f002 fb28 	bl	800513e <HAL_GPIO_TogglePin>
}
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000098 	.word	0x20000098
 8002afc:	0800c474 	.word	0x0800c474

08002b00 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b08a      	sub	sp, #40	; 0x28
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a33      	ldr	r2, [pc, #204]	; (8002bdc <I2Cx_MspInit+0xdc>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d15f      	bne.n	8002bd2 <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	4b32      	ldr	r3, [pc, #200]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	4a31      	ldr	r2, [pc, #196]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b1c:	f043 0304 	orr.w	r3, r3, #4
 8002b20:	6313      	str	r3, [r2, #48]	; 0x30
 8002b22:	4b2f      	ldr	r3, [pc, #188]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	613b      	str	r3, [r7, #16]
 8002b2c:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60fb      	str	r3, [r7, #12]
 8002b32:	4b2b      	ldr	r3, [pc, #172]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	4a2a      	ldr	r2, [pc, #168]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3e:	4b28      	ldr	r3, [pc, #160]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8002b4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8002b50:	2312      	movs	r3, #18
 8002b52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8002b58:	2302      	movs	r3, #2
 8002b5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002b5c:	2304      	movs	r3, #4
 8002b5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002b60:	f107 0314 	add.w	r3, r7, #20
 8002b64:	4619      	mov	r1, r3
 8002b66:	481f      	ldr	r0, [pc, #124]	; (8002be4 <I2Cx_MspInit+0xe4>)
 8002b68:	f002 f924 	bl	8004db4 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8002b6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b70:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002b72:	f107 0314 	add.w	r3, r7, #20
 8002b76:	4619      	mov	r1, r3
 8002b78:	481b      	ldr	r0, [pc, #108]	; (8002be8 <I2Cx_MspInit+0xe8>)
 8002b7a:	f002 f91b 	bl	8004db4 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60bb      	str	r3, [r7, #8]
 8002b82:	4b17      	ldr	r3, [pc, #92]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	4a16      	ldr	r2, [pc, #88]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b88:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b8e:	4b14      	ldr	r3, [pc, #80]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b96:	60bb      	str	r3, [r7, #8]
 8002b98:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8002b9a:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	4a10      	ldr	r2, [pc, #64]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002ba0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002ba4:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 8002ba6:	4b0e      	ldr	r3, [pc, #56]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	4a0d      	ldr	r2, [pc, #52]	; (8002be0 <I2Cx_MspInit+0xe0>)
 8002bac:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002bb0:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	210f      	movs	r1, #15
 8002bb6:	2048      	movs	r0, #72	; 0x48
 8002bb8:	f001 fc71 	bl	800449e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002bbc:	2048      	movs	r0, #72	; 0x48
 8002bbe:	f001 fc8a 	bl	80044d6 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	210f      	movs	r1, #15
 8002bc6:	2049      	movs	r0, #73	; 0x49
 8002bc8:	f001 fc69 	bl	800449e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8002bcc:	2049      	movs	r0, #73	; 0x49
 8002bce:	f001 fc82 	bl	80044d6 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 8002bd2:	bf00      	nop
 8002bd4:	3728      	adds	r7, #40	; 0x28
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40005c00 	.word	0x40005c00
 8002be0:	40023800 	.word	0x40023800
 8002be4:	40020000 	.word	0x40020000
 8002be8:	40020800 	.word	0x40020800

08002bec <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002bf0:	4814      	ldr	r0, [pc, #80]	; (8002c44 <I2Cx_Init+0x58>)
 8002bf2:	f002 ff67 	bl	8005ac4 <HAL_I2C_GetState>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d121      	bne.n	8002c40 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002bfc:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <I2Cx_Init+0x58>)
 8002bfe:	4a12      	ldr	r2, [pc, #72]	; (8002c48 <I2Cx_Init+0x5c>)
 8002c00:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 8002c02:	4b10      	ldr	r3, [pc, #64]	; (8002c44 <I2Cx_Init+0x58>)
 8002c04:	4a11      	ldr	r2, [pc, #68]	; (8002c4c <I2Cx_Init+0x60>)
 8002c06:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002c08:	4b0e      	ldr	r3, [pc, #56]	; (8002c44 <I2Cx_Init+0x58>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8002c0e:	4b0d      	ldr	r3, [pc, #52]	; (8002c44 <I2Cx_Init+0x58>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002c14:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <I2Cx_Init+0x58>)
 8002c16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c1a:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002c1c:	4b09      	ldr	r3, [pc, #36]	; (8002c44 <I2Cx_Init+0x58>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 8002c22:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <I2Cx_Init+0x58>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8002c28:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <I2Cx_Init+0x58>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8002c2e:	4b05      	ldr	r3, [pc, #20]	; (8002c44 <I2Cx_Init+0x58>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8002c34:	4803      	ldr	r0, [pc, #12]	; (8002c44 <I2Cx_Init+0x58>)
 8002c36:	f7ff ff63 	bl	8002b00 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8002c3a:	4802      	ldr	r0, [pc, #8]	; (8002c44 <I2Cx_Init+0x58>)
 8002c3c:	f002 fa9a 	bl	8005174 <HAL_I2C_Init>
  }
}
 8002c40:	bf00      	nop
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	200005e8 	.word	0x200005e8
 8002c48:	40005c00 	.word	0x40005c00
 8002c4c:	000186a0 	.word	0x000186a0

08002c50 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	603b      	str	r3, [r7, #0]
 8002c5a:	4b13      	ldr	r3, [pc, #76]	; (8002ca8 <I2Cx_ITConfig+0x58>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <I2Cx_ITConfig+0x58>)
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	6313      	str	r3, [r2, #48]	; 0x30
 8002c66:	4b10      	ldr	r3, [pc, #64]	; (8002ca8 <I2Cx_ITConfig+0x58>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	603b      	str	r3, [r7, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8002c72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8002c80:	4b0a      	ldr	r3, [pc, #40]	; (8002cac <I2Cx_ITConfig+0x5c>)
 8002c82:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8002c84:	1d3b      	adds	r3, r7, #4
 8002c86:	4619      	mov	r1, r3
 8002c88:	4809      	ldr	r0, [pc, #36]	; (8002cb0 <I2Cx_ITConfig+0x60>)
 8002c8a:	f002 f893 	bl	8004db4 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8002c8e:	2200      	movs	r2, #0
 8002c90:	210f      	movs	r1, #15
 8002c92:	2028      	movs	r0, #40	; 0x28
 8002c94:	f001 fc03 	bl	800449e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8002c98:	2028      	movs	r0, #40	; 0x28
 8002c9a:	f001 fc1c 	bl	80044d6 <HAL_NVIC_EnableIRQ>
}
 8002c9e:	bf00      	nop
 8002ca0:	3718      	adds	r7, #24
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	10210000 	.word	0x10210000
 8002cb0:	40020000 	.word	0x40020000

08002cb4 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b088      	sub	sp, #32
 8002cb8:	af04      	add	r7, sp, #16
 8002cba:	4603      	mov	r3, r0
 8002cbc:	71fb      	strb	r3, [r7, #7]
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	71bb      	strb	r3, [r7, #6]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8002cca:	79fb      	ldrb	r3, [r7, #7]
 8002ccc:	b299      	uxth	r1, r3
 8002cce:	79bb      	ldrb	r3, [r7, #6]
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	4b0b      	ldr	r3, [pc, #44]	; (8002d00 <I2Cx_WriteData+0x4c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	9302      	str	r3, [sp, #8]
 8002cd8:	2301      	movs	r3, #1
 8002cda:	9301      	str	r3, [sp, #4]
 8002cdc:	1d7b      	adds	r3, r7, #5
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	4808      	ldr	r0, [pc, #32]	; (8002d04 <I2Cx_WriteData+0x50>)
 8002ce4:	f002 fbce 	bl	8005484 <HAL_I2C_Mem_Write>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002cf2:	f000 f863 	bl	8002dbc <I2Cx_Error>
  }        
}
 8002cf6:	bf00      	nop
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	200000a0 	.word	0x200000a0
 8002d04:	200005e8 	.word	0x200005e8

08002d08 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b088      	sub	sp, #32
 8002d0c:	af04      	add	r7, sp, #16
 8002d0e:	4603      	mov	r3, r0
 8002d10:	460a      	mov	r2, r1
 8002d12:	71fb      	strb	r3, [r7, #7]
 8002d14:	4613      	mov	r3, r2
 8002d16:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	b299      	uxth	r1, r3
 8002d24:	79bb      	ldrb	r3, [r7, #6]
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <I2Cx_ReadData+0x50>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	9302      	str	r3, [sp, #8]
 8002d2e:	2301      	movs	r3, #1
 8002d30:	9301      	str	r3, [sp, #4]
 8002d32:	f107 030e 	add.w	r3, r7, #14
 8002d36:	9300      	str	r3, [sp, #0]
 8002d38:	2301      	movs	r3, #1
 8002d3a:	4808      	ldr	r0, [pc, #32]	; (8002d5c <I2Cx_ReadData+0x54>)
 8002d3c:	f002 fc9c 	bl	8005678 <HAL_I2C_Mem_Read>
 8002d40:	4603      	mov	r3, r0
 8002d42:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002d4a:	f000 f837 	bl	8002dbc <I2Cx_Error>
  
  }
  return value;
 8002d4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	200000a0 	.word	0x200000a0
 8002d5c:	200005e8 	.word	0x200005e8

08002d60 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b088      	sub	sp, #32
 8002d64:	af04      	add	r7, sp, #16
 8002d66:	603a      	str	r2, [r7, #0]
 8002d68:	461a      	mov	r2, r3
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	71fb      	strb	r3, [r7, #7]
 8002d6e:	460b      	mov	r3, r1
 8002d70:	71bb      	strb	r3, [r7, #6]
 8002d72:	4613      	mov	r3, r2
 8002d74:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d76:	2300      	movs	r3, #0
 8002d78:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	b299      	uxth	r1, r3
 8002d7e:	79bb      	ldrb	r3, [r7, #6]
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	4b0c      	ldr	r3, [pc, #48]	; (8002db4 <I2Cx_ReadBuffer+0x54>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	9302      	str	r3, [sp, #8]
 8002d88:	88bb      	ldrh	r3, [r7, #4]
 8002d8a:	9301      	str	r3, [sp, #4]
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	2301      	movs	r3, #1
 8002d92:	4809      	ldr	r0, [pc, #36]	; (8002db8 <I2Cx_ReadBuffer+0x58>)
 8002d94:	f002 fc70 	bl	8005678 <HAL_I2C_Mem_Read>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8002d9c:	7bfb      	ldrb	r3, [r7, #15]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	e002      	b.n	8002dac <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002da6:	f000 f809 	bl	8002dbc <I2Cx_Error>

    return 1;
 8002daa:	2301      	movs	r3, #1
  }
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3710      	adds	r7, #16
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	200000a0 	.word	0x200000a0
 8002db8:	200005e8 	.word	0x200005e8

08002dbc <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8002dc0:	4803      	ldr	r0, [pc, #12]	; (8002dd0 <I2Cx_Error+0x14>)
 8002dc2:	f002 fb1b 	bl	80053fc <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8002dc6:	f7ff ff11 	bl	8002bec <I2Cx_Init>
}
 8002dca:	bf00      	nop
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	200005e8 	.word	0x200005e8

08002dd4 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002dd8:	4819      	ldr	r0, [pc, #100]	; (8002e40 <SPIx_Init+0x6c>)
 8002dda:	f005 f900 	bl	8007fde <HAL_SPI_GetState>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d12b      	bne.n	8002e3c <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002de4:	4b16      	ldr	r3, [pc, #88]	; (8002e40 <SPIx_Init+0x6c>)
 8002de6:	4a17      	ldr	r2, [pc, #92]	; (8002e44 <SPIx_Init+0x70>)
 8002de8:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002dea:	4b15      	ldr	r3, [pc, #84]	; (8002e40 <SPIx_Init+0x6c>)
 8002dec:	2218      	movs	r2, #24
 8002dee:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002df0:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <SPIx_Init+0x6c>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002df6:	4b12      	ldr	r3, [pc, #72]	; (8002e40 <SPIx_Init+0x6c>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002dfc:	4b10      	ldr	r3, [pc, #64]	; (8002e40 <SPIx_Init+0x6c>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002e02:	4b0f      	ldr	r3, [pc, #60]	; (8002e40 <SPIx_Init+0x6c>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002e08:	4b0d      	ldr	r3, [pc, #52]	; (8002e40 <SPIx_Init+0x6c>)
 8002e0a:	2207      	movs	r2, #7
 8002e0c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002e0e:	4b0c      	ldr	r3, [pc, #48]	; (8002e40 <SPIx_Init+0x6c>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002e14:	4b0a      	ldr	r3, [pc, #40]	; (8002e40 <SPIx_Init+0x6c>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002e1a:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <SPIx_Init+0x6c>)
 8002e1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e20:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002e22:	4b07      	ldr	r3, [pc, #28]	; (8002e40 <SPIx_Init+0x6c>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002e28:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <SPIx_Init+0x6c>)
 8002e2a:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e2e:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002e30:	4803      	ldr	r0, [pc, #12]	; (8002e40 <SPIx_Init+0x6c>)
 8002e32:	f000 f853 	bl	8002edc <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002e36:	4802      	ldr	r0, [pc, #8]	; (8002e40 <SPIx_Init+0x6c>)
 8002e38:	f004 fb47 	bl	80074ca <HAL_SPI_Init>
  } 
}
 8002e3c:	bf00      	nop
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	2000063c 	.word	0x2000063c
 8002e44:	40015000 	.word	0x40015000

08002e48 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002e52:	2300      	movs	r3, #0
 8002e54:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8002e56:	79fb      	ldrb	r3, [r7, #7]
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	4b09      	ldr	r3, [pc, #36]	; (8002e80 <SPIx_Read+0x38>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f107 0108 	add.w	r1, r7, #8
 8002e62:	4808      	ldr	r0, [pc, #32]	; (8002e84 <SPIx_Read+0x3c>)
 8002e64:	f004 fd2e 	bl	80078c4 <HAL_SPI_Receive>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002e72:	f000 f827 	bl	8002ec4 <SPIx_Error>
  }
  
  return readvalue;
 8002e76:	68bb      	ldr	r3, [r7, #8]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	200000a4 	.word	0x200000a4
 8002e84:	2000063c 	.word	0x2000063c

08002e88 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002e92:	2300      	movs	r3, #0
 8002e94:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002e96:	4b09      	ldr	r3, [pc, #36]	; (8002ebc <SPIx_Write+0x34>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	1db9      	adds	r1, r7, #6
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	4808      	ldr	r0, [pc, #32]	; (8002ec0 <SPIx_Write+0x38>)
 8002ea0:	f004 fbba 	bl	8007618 <HAL_SPI_Transmit>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002ea8:	7bfb      	ldrb	r3, [r7, #15]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002eae:	f000 f809 	bl	8002ec4 <SPIx_Error>
  }
}
 8002eb2:	bf00      	nop
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	200000a4 	.word	0x200000a4
 8002ec0:	2000063c 	.word	0x2000063c

08002ec4 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002ec8:	4803      	ldr	r0, [pc, #12]	; (8002ed8 <SPIx_Error+0x14>)
 8002eca:	f004 fb69 	bl	80075a0 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002ece:	f7ff ff81 	bl	8002dd4 <SPIx_Init>
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	2000063c 	.word	0x2000063c

08002edc <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08a      	sub	sp, #40	; 0x28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	4b17      	ldr	r3, [pc, #92]	; (8002f48 <SPIx_MspInit+0x6c>)
 8002eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eec:	4a16      	ldr	r2, [pc, #88]	; (8002f48 <SPIx_MspInit+0x6c>)
 8002eee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ef2:	6453      	str	r3, [r2, #68]	; 0x44
 8002ef4:	4b14      	ldr	r3, [pc, #80]	; (8002f48 <SPIx_MspInit+0x6c>)
 8002ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002efc:	613b      	str	r3, [r7, #16]
 8002efe:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002f00:	2300      	movs	r3, #0
 8002f02:	60fb      	str	r3, [r7, #12]
 8002f04:	4b10      	ldr	r3, [pc, #64]	; (8002f48 <SPIx_MspInit+0x6c>)
 8002f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f08:	4a0f      	ldr	r2, [pc, #60]	; (8002f48 <SPIx_MspInit+0x6c>)
 8002f0a:	f043 0320 	orr.w	r3, r3, #32
 8002f0e:	6313      	str	r3, [r2, #48]	; 0x30
 8002f10:	4b0d      	ldr	r3, [pc, #52]	; (8002f48 <SPIx_MspInit+0x6c>)
 8002f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f14:	f003 0320 	and.w	r3, r3, #32
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002f1c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002f22:	2302      	movs	r3, #2
 8002f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002f26:	2302      	movs	r3, #2
 8002f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002f2e:	2305      	movs	r3, #5
 8002f30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002f32:	f107 0314 	add.w	r3, r7, #20
 8002f36:	4619      	mov	r1, r3
 8002f38:	4804      	ldr	r0, [pc, #16]	; (8002f4c <SPIx_MspInit+0x70>)
 8002f3a:	f001 ff3b 	bl	8004db4 <HAL_GPIO_Init>
}
 8002f3e:	bf00      	nop
 8002f40:	3728      	adds	r7, #40	; 0x28
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	40021400 	.word	0x40021400

08002f50 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002f56:	4b36      	ldr	r3, [pc, #216]	; (8003030 <LCD_IO_Init+0xe0>)
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d164      	bne.n	8003028 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002f5e:	4b34      	ldr	r3, [pc, #208]	; (8003030 <LCD_IO_Init+0xe0>)
 8002f60:	2201      	movs	r2, #1
 8002f62:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002f64:	2300      	movs	r3, #0
 8002f66:	60bb      	str	r3, [r7, #8]
 8002f68:	4b32      	ldr	r3, [pc, #200]	; (8003034 <LCD_IO_Init+0xe4>)
 8002f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6c:	4a31      	ldr	r2, [pc, #196]	; (8003034 <LCD_IO_Init+0xe4>)
 8002f6e:	f043 0308 	orr.w	r3, r3, #8
 8002f72:	6313      	str	r3, [r2, #48]	; 0x30
 8002f74:	4b2f      	ldr	r3, [pc, #188]	; (8003034 <LCD_IO_Init+0xe4>)
 8002f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f78:	f003 0308 	and.w	r3, r3, #8
 8002f7c:	60bb      	str	r3, [r7, #8]
 8002f7e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002f80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002f86:	2301      	movs	r3, #1
 8002f88:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002f8e:	2302      	movs	r3, #2
 8002f90:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002f92:	f107 030c 	add.w	r3, r7, #12
 8002f96:	4619      	mov	r1, r3
 8002f98:	4827      	ldr	r0, [pc, #156]	; (8003038 <LCD_IO_Init+0xe8>)
 8002f9a:	f001 ff0b 	bl	8004db4 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	607b      	str	r3, [r7, #4]
 8002fa2:	4b24      	ldr	r3, [pc, #144]	; (8003034 <LCD_IO_Init+0xe4>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	4a23      	ldr	r2, [pc, #140]	; (8003034 <LCD_IO_Init+0xe4>)
 8002fa8:	f043 0308 	orr.w	r3, r3, #8
 8002fac:	6313      	str	r3, [r2, #48]	; 0x30
 8002fae:	4b21      	ldr	r3, [pc, #132]	; (8003034 <LCD_IO_Init+0xe4>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	f003 0308 	and.w	r3, r3, #8
 8002fb6:	607b      	str	r3, [r7, #4]
 8002fb8:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002fba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fbe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002fcc:	f107 030c 	add.w	r3, r7, #12
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4819      	ldr	r0, [pc, #100]	; (8003038 <LCD_IO_Init+0xe8>)
 8002fd4:	f001 feee 	bl	8004db4 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002fd8:	2300      	movs	r3, #0
 8002fda:	603b      	str	r3, [r7, #0]
 8002fdc:	4b15      	ldr	r3, [pc, #84]	; (8003034 <LCD_IO_Init+0xe4>)
 8002fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe0:	4a14      	ldr	r2, [pc, #80]	; (8003034 <LCD_IO_Init+0xe4>)
 8002fe2:	f043 0304 	orr.w	r3, r3, #4
 8002fe6:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe8:	4b12      	ldr	r3, [pc, #72]	; (8003034 <LCD_IO_Init+0xe4>)
 8002fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fec:	f003 0304 	and.w	r3, r3, #4
 8002ff0:	603b      	str	r3, [r7, #0]
 8002ff2:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002ff4:	2304      	movs	r3, #4
 8002ff6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003000:	2302      	movs	r3, #2
 8003002:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8003004:	f107 030c 	add.w	r3, r7, #12
 8003008:	4619      	mov	r1, r3
 800300a:	480c      	ldr	r0, [pc, #48]	; (800303c <LCD_IO_Init+0xec>)
 800300c:	f001 fed2 	bl	8004db4 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8003010:	2200      	movs	r2, #0
 8003012:	2104      	movs	r1, #4
 8003014:	4809      	ldr	r0, [pc, #36]	; (800303c <LCD_IO_Init+0xec>)
 8003016:	f002 f879 	bl	800510c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800301a:	2201      	movs	r2, #1
 800301c:	2104      	movs	r1, #4
 800301e:	4807      	ldr	r0, [pc, #28]	; (800303c <LCD_IO_Init+0xec>)
 8003020:	f002 f874 	bl	800510c <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8003024:	f7ff fed6 	bl	8002dd4 <SPIx_Init>
  }
}
 8003028:	bf00      	nop
 800302a:	3720      	adds	r7, #32
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	20000694 	.word	0x20000694
 8003034:	40023800 	.word	0x40023800
 8003038:	40020c00 	.word	0x40020c00
 800303c:	40020800 	.word	0x40020800

08003040 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800304a:	2201      	movs	r2, #1
 800304c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003050:	480a      	ldr	r0, [pc, #40]	; (800307c <LCD_IO_WriteData+0x3c>)
 8003052:	f002 f85b 	bl	800510c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8003056:	2200      	movs	r2, #0
 8003058:	2104      	movs	r1, #4
 800305a:	4809      	ldr	r0, [pc, #36]	; (8003080 <LCD_IO_WriteData+0x40>)
 800305c:	f002 f856 	bl	800510c <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8003060:	88fb      	ldrh	r3, [r7, #6]
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff ff10 	bl	8002e88 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003068:	2201      	movs	r2, #1
 800306a:	2104      	movs	r1, #4
 800306c:	4804      	ldr	r0, [pc, #16]	; (8003080 <LCD_IO_WriteData+0x40>)
 800306e:	f002 f84d 	bl	800510c <HAL_GPIO_WritePin>
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40020c00 	.word	0x40020c00
 8003080:	40020800 	.word	0x40020800

08003084 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	4603      	mov	r3, r0
 800308c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800308e:	2200      	movs	r2, #0
 8003090:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003094:	480a      	ldr	r0, [pc, #40]	; (80030c0 <LCD_IO_WriteReg+0x3c>)
 8003096:	f002 f839 	bl	800510c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800309a:	2200      	movs	r2, #0
 800309c:	2104      	movs	r1, #4
 800309e:	4809      	ldr	r0, [pc, #36]	; (80030c4 <LCD_IO_WriteReg+0x40>)
 80030a0:	f002 f834 	bl	800510c <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80030a4:	79fb      	ldrb	r3, [r7, #7]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff feed 	bl	8002e88 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80030ae:	2201      	movs	r2, #1
 80030b0:	2104      	movs	r1, #4
 80030b2:	4804      	ldr	r0, [pc, #16]	; (80030c4 <LCD_IO_WriteReg+0x40>)
 80030b4:	f002 f82a 	bl	800510c <HAL_GPIO_WritePin>
}
 80030b8:	bf00      	nop
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	40020c00 	.word	0x40020c00
 80030c4:	40020800 	.word	0x40020800

080030c8 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	460a      	mov	r2, r1
 80030d2:	80fb      	strh	r3, [r7, #6]
 80030d4:	4613      	mov	r3, r2
 80030d6:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 80030d8:	2300      	movs	r3, #0
 80030da:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 80030dc:	2200      	movs	r2, #0
 80030de:	2104      	movs	r1, #4
 80030e0:	4810      	ldr	r0, [pc, #64]	; (8003124 <LCD_IO_ReadData+0x5c>)
 80030e2:	f002 f813 	bl	800510c <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80030e6:	2200      	movs	r2, #0
 80030e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030ec:	480e      	ldr	r0, [pc, #56]	; (8003128 <LCD_IO_ReadData+0x60>)
 80030ee:	f002 f80d 	bl	800510c <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff fec7 	bl	8002e88 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 80030fa:	797b      	ldrb	r3, [r7, #5]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff fea3 	bl	8002e48 <SPIx_Read>
 8003102:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8003104:	2201      	movs	r2, #1
 8003106:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800310a:	4807      	ldr	r0, [pc, #28]	; (8003128 <LCD_IO_ReadData+0x60>)
 800310c:	f001 fffe 	bl	800510c <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003110:	2201      	movs	r2, #1
 8003112:	2104      	movs	r1, #4
 8003114:	4803      	ldr	r0, [pc, #12]	; (8003124 <LCD_IO_ReadData+0x5c>)
 8003116:	f001 fff9 	bl	800510c <HAL_GPIO_WritePin>
  
  return readvalue;
 800311a:	68fb      	ldr	r3, [r7, #12]
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40020800 	.word	0x40020800
 8003128:	40020c00 	.word	0x40020c00

0800312c <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f001 f8b3 	bl	80042a0 <HAL_Delay>
}
 800313a:	bf00      	nop
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 8003142:	b580      	push	{r7, lr}
 8003144:	af00      	add	r7, sp, #0
  I2Cx_Init();
 8003146:	f7ff fd51 	bl	8002bec <I2Cx_Init>
}
 800314a:	bf00      	nop
 800314c:	bd80      	pop	{r7, pc}

0800314e <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 8003152:	f7ff fd7d 	bl	8002c50 <I2Cx_ITConfig>
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}

0800315a <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b082      	sub	sp, #8
 800315e:	af00      	add	r7, sp, #0
 8003160:	4603      	mov	r3, r0
 8003162:	71fb      	strb	r3, [r7, #7]
 8003164:	460b      	mov	r3, r1
 8003166:	71bb      	strb	r3, [r7, #6]
 8003168:	4613      	mov	r3, r2
 800316a:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 800316c:	797a      	ldrb	r2, [r7, #5]
 800316e:	79b9      	ldrb	r1, [r7, #6]
 8003170:	79fb      	ldrb	r3, [r7, #7]
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff fd9e 	bl	8002cb4 <I2Cx_WriteData>
}
 8003178:	bf00      	nop
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	460a      	mov	r2, r1
 800318a:	71fb      	strb	r3, [r7, #7]
 800318c:	4613      	mov	r3, r2
 800318e:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8003190:	79ba      	ldrb	r2, [r7, #6]
 8003192:	79fb      	ldrb	r3, [r7, #7]
 8003194:	4611      	mov	r1, r2
 8003196:	4618      	mov	r0, r3
 8003198:	f7ff fdb6 	bl	8002d08 <I2Cx_ReadData>
 800319c:	4603      	mov	r3, r0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3708      	adds	r7, #8
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}

080031a6 <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80031a6:	b580      	push	{r7, lr}
 80031a8:	b082      	sub	sp, #8
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	603a      	str	r2, [r7, #0]
 80031ae:	461a      	mov	r2, r3
 80031b0:	4603      	mov	r3, r0
 80031b2:	71fb      	strb	r3, [r7, #7]
 80031b4:	460b      	mov	r3, r1
 80031b6:	71bb      	strb	r3, [r7, #6]
 80031b8:	4613      	mov	r3, r2
 80031ba:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 80031bc:	88bb      	ldrh	r3, [r7, #4]
 80031be:	79b9      	ldrb	r1, [r7, #6]
 80031c0:	79f8      	ldrb	r0, [r7, #7]
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	f7ff fdcc 	bl	8002d60 <I2Cx_ReadBuffer>
 80031c8:	4603      	mov	r3, r0
 80031ca:	b29b      	uxth	r3, r3
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3708      	adds	r7, #8
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f001 f85f 	bl	80042a0 <HAL_Delay>
}
 80031e2:	bf00      	nop
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
	...

080031ec <BSP_LCD_Init_Flipped>:
/**
 * @brief  Initializes the LCD for flipped operation.
 * LCD orientation is rotated by 180°.
 * @retval LCD state
 */
uint8_t BSP_LCD_Init_Flipped(void){
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
	flippedLcd = true;
 80031f0:	4b03      	ldr	r3, [pc, #12]	; (8003200 <BSP_LCD_Init_Flipped+0x14>)
 80031f2:	2201      	movs	r2, #1
 80031f4:	701a      	strb	r2, [r3, #0]
	return BSP_LCD_Init();
 80031f6:	f000 f805 	bl	8003204 <BSP_LCD_Init>
 80031fa:	4603      	mov	r3, r0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	200007d0 	.word	0x200007d0

08003204 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8003208:	4b2d      	ldr	r3, [pc, #180]	; (80032c0 <BSP_LCD_Init+0xbc>)
 800320a:	4a2e      	ldr	r2, [pc, #184]	; (80032c4 <BSP_LCD_Init+0xc0>)
 800320c:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 800320e:	4b2c      	ldr	r3, [pc, #176]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003210:	2209      	movs	r2, #9
 8003212:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8003214:	4b2a      	ldr	r3, [pc, #168]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003216:	2201      	movs	r2, #1
 8003218:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800321a:	4b29      	ldr	r3, [pc, #164]	; (80032c0 <BSP_LCD_Init+0xbc>)
 800321c:	221d      	movs	r2, #29
 800321e:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8003220:	4b27      	ldr	r3, [pc, #156]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003222:	2203      	movs	r2, #3
 8003224:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8003226:	4b26      	ldr	r3, [pc, #152]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003228:	f240 120d 	movw	r2, #269	; 0x10d
 800322c:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800322e:	4b24      	ldr	r3, [pc, #144]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003230:	f240 1243 	movw	r2, #323	; 0x143
 8003234:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8003236:	4b22      	ldr	r3, [pc, #136]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003238:	f240 1217 	movw	r2, #279	; 0x117
 800323c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 800323e:	4b20      	ldr	r3, [pc, #128]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003240:	f240 1247 	movw	r2, #327	; 0x147
 8003244:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8003246:	4b1e      	ldr	r3, [pc, #120]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 800324e:	4b1c      	ldr	r3, [pc, #112]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8003256:	4b1a      	ldr	r3, [pc, #104]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800325e:	4b1a      	ldr	r3, [pc, #104]	; (80032c8 <BSP_LCD_Init+0xc4>)
 8003260:	2208      	movs	r2, #8
 8003262:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8003264:	4b18      	ldr	r3, [pc, #96]	; (80032c8 <BSP_LCD_Init+0xc4>)
 8003266:	22c0      	movs	r2, #192	; 0xc0
 8003268:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800326a:	4b17      	ldr	r3, [pc, #92]	; (80032c8 <BSP_LCD_Init+0xc4>)
 800326c:	2204      	movs	r2, #4
 800326e:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8003270:	4b15      	ldr	r3, [pc, #84]	; (80032c8 <BSP_LCD_Init+0xc4>)
 8003272:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003276:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8003278:	4813      	ldr	r0, [pc, #76]	; (80032c8 <BSP_LCD_Init+0xc4>)
 800327a:	f003 fedd 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800327e:	4b10      	ldr	r3, [pc, #64]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003280:	2200      	movs	r2, #0
 8003282:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8003284:	4b0e      	ldr	r3, [pc, #56]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003286:	2200      	movs	r2, #0
 8003288:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800328a:	4b0d      	ldr	r3, [pc, #52]	; (80032c0 <BSP_LCD_Init+0xbc>)
 800328c:	2200      	movs	r2, #0
 800328e:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8003290:	4b0b      	ldr	r3, [pc, #44]	; (80032c0 <BSP_LCD_Init+0xbc>)
 8003292:	2200      	movs	r2, #0
 8003294:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8003296:	f000 faad 	bl	80037f4 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 800329a:	4809      	ldr	r0, [pc, #36]	; (80032c0 <BSP_LCD_Init+0xbc>)
 800329c:	f002 ff78 	bl	8006190 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80032a0:	4b0a      	ldr	r3, [pc, #40]	; (80032cc <BSP_LCD_Init+0xc8>)
 80032a2:	4a0b      	ldr	r2, [pc, #44]	; (80032d0 <BSP_LCD_Init+0xcc>)
 80032a4:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80032a6:	4b09      	ldr	r3, [pc, #36]	; (80032cc <BSP_LCD_Init+0xc8>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80032ae:	f000 fcaf 	bl	8003c10 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80032b2:	4808      	ldr	r0, [pc, #32]	; (80032d4 <BSP_LCD_Init+0xd0>)
 80032b4:	f000 f8ce 	bl	8003454 <BSP_LCD_SetFont>

  return LCD_OK;
 80032b8:	2300      	movs	r3, #0
}  
 80032ba:	4618      	mov	r0, r3
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	20000698 	.word	0x20000698
 80032c4:	40016800 	.word	0x40016800
 80032c8:	20000780 	.word	0x20000780
 80032cc:	200007cc 	.word	0x200007cc
 80032d0:	20000038 	.word	0x20000038
 80032d4:	200000a8 	.word	0x200000a8

080032d8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80032dc:	4b03      	ldr	r3, [pc, #12]	; (80032ec <BSP_LCD_GetXSize+0x14>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e2:	4798      	blx	r3
 80032e4:	4603      	mov	r3, r0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	200007cc 	.word	0x200007cc

080032f0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80032f4:	4b03      	ldr	r3, [pc, #12]	; (8003304 <BSP_LCD_GetYSize+0x14>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fa:	4798      	blx	r3
 80032fc:	4603      	mov	r3, r0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	200007cc 	.word	0x200007cc

08003308 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8003308:	b580      	push	{r7, lr}
 800330a:	b090      	sub	sp, #64	; 0x40
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	6039      	str	r1, [r7, #0]
 8003312:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8003314:	2300      	movs	r3, #0
 8003316:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8003318:	f7ff ffde 	bl	80032d8 <BSP_LCD_GetXSize>
 800331c:	4603      	mov	r3, r0
 800331e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8003320:	2300      	movs	r3, #0
 8003322:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8003324:	f7ff ffe4 	bl	80032f0 <BSP_LCD_GetYSize>
 8003328:	4603      	mov	r3, r0
 800332a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800332c:	2300      	movs	r3, #0
 800332e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8003334:	23ff      	movs	r3, #255	; 0xff
 8003336:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8003338:	2300      	movs	r3, #0
 800333a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 800333c:	2300      	movs	r3, #0
 800333e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8003342:	2300      	movs	r3, #0
 8003344:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8003348:	2300      	movs	r3, #0
 800334a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800334e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003352:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8003354:	2307      	movs	r3, #7
 8003356:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8003358:	f7ff ffbe 	bl	80032d8 <BSP_LCD_GetXSize>
 800335c:	4603      	mov	r3, r0
 800335e:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8003360:	f7ff ffc6 	bl	80032f0 <BSP_LCD_GetYSize>
 8003364:	4603      	mov	r3, r0
 8003366:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8003368:	88fa      	ldrh	r2, [r7, #6]
 800336a:	f107 030c 	add.w	r3, r7, #12
 800336e:	4619      	mov	r1, r3
 8003370:	4814      	ldr	r0, [pc, #80]	; (80033c4 <BSP_LCD_LayerDefaultInit+0xbc>)
 8003372:	f002 ffe7 	bl	8006344 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8003376:	88fa      	ldrh	r2, [r7, #6]
 8003378:	4913      	ldr	r1, [pc, #76]	; (80033c8 <BSP_LCD_LayerDefaultInit+0xc0>)
 800337a:	4613      	mov	r3, r2
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	4413      	add	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	440b      	add	r3, r1
 8003384:	3304      	adds	r3, #4
 8003386:	f04f 32ff 	mov.w	r2, #4294967295
 800338a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800338c:	88fa      	ldrh	r2, [r7, #6]
 800338e:	490e      	ldr	r1, [pc, #56]	; (80033c8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8003390:	4613      	mov	r3, r2
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	4413      	add	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	440b      	add	r3, r1
 800339a:	3308      	adds	r3, #8
 800339c:	4a0b      	ldr	r2, [pc, #44]	; (80033cc <BSP_LCD_LayerDefaultInit+0xc4>)
 800339e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80033a0:	88fa      	ldrh	r2, [r7, #6]
 80033a2:	4909      	ldr	r1, [pc, #36]	; (80033c8 <BSP_LCD_LayerDefaultInit+0xc0>)
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80033b2:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80033b4:	4803      	ldr	r0, [pc, #12]	; (80033c4 <BSP_LCD_LayerDefaultInit+0xbc>)
 80033b6:	f003 f803 	bl	80063c0 <HAL_LTDC_EnableDither>
}
 80033ba:	bf00      	nop
 80033bc:	3740      	adds	r7, #64	; 0x40
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000698 	.word	0x20000698
 80033c8:	200007b4 	.word	0x200007b4
 80033cc:	200000a8 	.word	0x200000a8

080033d0 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80033d8:	4a04      	ldr	r2, [pc, #16]	; (80033ec <BSP_LCD_SelectLayer+0x1c>)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6013      	str	r3, [r2, #0]
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	200007b0 	.word	0x200007b0

080033f0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80033f8:	4b07      	ldr	r3, [pc, #28]	; (8003418 <BSP_LCD_SetTextColor+0x28>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	4907      	ldr	r1, [pc, #28]	; (800341c <BSP_LCD_SetTextColor+0x2c>)
 80033fe:	4613      	mov	r3, r2
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	4413      	add	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	440b      	add	r3, r1
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	601a      	str	r2, [r3, #0]
}
 800340c:	bf00      	nop
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr
 8003418:	200007b0 	.word	0x200007b0
 800341c:	200007b4 	.word	0x200007b4

08003420 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8003428:	4b08      	ldr	r3, [pc, #32]	; (800344c <BSP_LCD_SetBackColor+0x2c>)
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	4908      	ldr	r1, [pc, #32]	; (8003450 <BSP_LCD_SetBackColor+0x30>)
 800342e:	4613      	mov	r3, r2
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	4413      	add	r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	440b      	add	r3, r1
 8003438:	3304      	adds	r3, #4
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	601a      	str	r2, [r3, #0]
}
 800343e:	bf00      	nop
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	200007b0 	.word	0x200007b0
 8003450:	200007b4 	.word	0x200007b4

08003454 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800345c:	4b08      	ldr	r3, [pc, #32]	; (8003480 <BSP_LCD_SetFont+0x2c>)
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	4908      	ldr	r1, [pc, #32]	; (8003484 <BSP_LCD_SetFont+0x30>)
 8003462:	4613      	mov	r3, r2
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	4413      	add	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	3308      	adds	r3, #8
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	601a      	str	r2, [r3, #0]
}
 8003472:	bf00      	nop
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	200007b0 	.word	0x200007b0
 8003484:	200007b4 	.word	0x200007b4

08003488 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8003488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800348a:	b085      	sub	sp, #20
 800348c:	af02      	add	r7, sp, #8
 800348e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003490:	4b0f      	ldr	r3, [pc, #60]	; (80034d0 <BSP_LCD_Clear+0x48>)
 8003492:	681c      	ldr	r4, [r3, #0]
 8003494:	4b0e      	ldr	r3, [pc, #56]	; (80034d0 <BSP_LCD_Clear+0x48>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a0e      	ldr	r2, [pc, #56]	; (80034d4 <BSP_LCD_Clear+0x4c>)
 800349a:	2134      	movs	r1, #52	; 0x34
 800349c:	fb01 f303 	mul.w	r3, r1, r3
 80034a0:	4413      	add	r3, r2
 80034a2:	335c      	adds	r3, #92	; 0x5c
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	461e      	mov	r6, r3
 80034a8:	f7ff ff16 	bl	80032d8 <BSP_LCD_GetXSize>
 80034ac:	4605      	mov	r5, r0
 80034ae:	f7ff ff1f 	bl	80032f0 <BSP_LCD_GetYSize>
 80034b2:	4602      	mov	r2, r0
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	9301      	str	r3, [sp, #4]
 80034b8:	2300      	movs	r3, #0
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	4613      	mov	r3, r2
 80034be:	462a      	mov	r2, r5
 80034c0:	4631      	mov	r1, r6
 80034c2:	4620      	mov	r0, r4
 80034c4:	f000 fb6c 	bl	8003ba0 <FillBuffer>
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034d0:	200007b0 	.word	0x200007b0
 80034d4:	20000698 	.word	0x20000698

080034d8 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80034d8:	b590      	push	{r4, r7, lr}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	4603      	mov	r3, r0
 80034e0:	80fb      	strh	r3, [r7, #6]
 80034e2:	460b      	mov	r3, r1
 80034e4:	80bb      	strh	r3, [r7, #4]
 80034e6:	4613      	mov	r3, r2
 80034e8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80034ea:	4b1b      	ldr	r3, [pc, #108]	; (8003558 <BSP_LCD_DisplayChar+0x80>)
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	491b      	ldr	r1, [pc, #108]	; (800355c <BSP_LCD_DisplayChar+0x84>)
 80034f0:	4613      	mov	r3, r2
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	4413      	add	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	3308      	adds	r3, #8
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6819      	ldr	r1, [r3, #0]
 8003500:	78fb      	ldrb	r3, [r7, #3]
 8003502:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003506:	4b14      	ldr	r3, [pc, #80]	; (8003558 <BSP_LCD_DisplayChar+0x80>)
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	4c14      	ldr	r4, [pc, #80]	; (800355c <BSP_LCD_DisplayChar+0x84>)
 800350c:	4613      	mov	r3, r2
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	4413      	add	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4423      	add	r3, r4
 8003516:	3308      	adds	r3, #8
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800351c:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003520:	4b0d      	ldr	r3, [pc, #52]	; (8003558 <BSP_LCD_DisplayChar+0x80>)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	4c0d      	ldr	r4, [pc, #52]	; (800355c <BSP_LCD_DisplayChar+0x84>)
 8003526:	4613      	mov	r3, r2
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	4413      	add	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4423      	add	r3, r4
 8003530:	3308      	adds	r3, #8
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	889b      	ldrh	r3, [r3, #4]
 8003536:	3307      	adds	r3, #7
 8003538:	2b00      	cmp	r3, #0
 800353a:	da00      	bge.n	800353e <BSP_LCD_DisplayChar+0x66>
 800353c:	3307      	adds	r3, #7
 800353e:	10db      	asrs	r3, r3, #3
 8003540:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003544:	18ca      	adds	r2, r1, r3
 8003546:	88b9      	ldrh	r1, [r7, #4]
 8003548:	88fb      	ldrh	r3, [r7, #6]
 800354a:	4618      	mov	r0, r3
 800354c:	f000 fa6e 	bl	8003a2c <DrawChar>
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	bd90      	pop	{r4, r7, pc}
 8003558:	200007b0 	.word	0x200007b0
 800355c:	200007b4 	.word	0x200007b4

08003560 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8003560:	b5b0      	push	{r4, r5, r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af00      	add	r7, sp, #0
 8003566:	60ba      	str	r2, [r7, #8]
 8003568:	461a      	mov	r2, r3
 800356a:	4603      	mov	r3, r0
 800356c:	81fb      	strh	r3, [r7, #14]
 800356e:	460b      	mov	r3, r1
 8003570:	81bb      	strh	r3, [r7, #12]
 8003572:	4613      	mov	r3, r2
 8003574:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8003576:	2301      	movs	r3, #1
 8003578:	83fb      	strh	r3, [r7, #30]
 800357a:	2300      	movs	r3, #0
 800357c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800357e:	2300      	movs	r3, #0
 8003580:	61bb      	str	r3, [r7, #24]
 8003582:	2300      	movs	r3, #0
 8003584:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800358a:	e002      	b.n	8003592 <BSP_LCD_DisplayStringAt+0x32>
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	3301      	adds	r3, #1
 8003590:	61bb      	str	r3, [r7, #24]
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	617a      	str	r2, [r7, #20]
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f6      	bne.n	800358c <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800359e:	f7ff fe9b 	bl	80032d8 <BSP_LCD_GetXSize>
 80035a2:	4601      	mov	r1, r0
 80035a4:	4b4b      	ldr	r3, [pc, #300]	; (80036d4 <BSP_LCD_DisplayStringAt+0x174>)
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	484b      	ldr	r0, [pc, #300]	; (80036d8 <BSP_LCD_DisplayStringAt+0x178>)
 80035aa:	4613      	mov	r3, r2
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	4413      	add	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4403      	add	r3, r0
 80035b4:	3308      	adds	r3, #8
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	889b      	ldrh	r3, [r3, #4]
 80035ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80035be:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 80035c0:	79fb      	ldrb	r3, [r7, #7]
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	d01c      	beq.n	8003600 <BSP_LCD_DisplayStringAt+0xa0>
 80035c6:	2b03      	cmp	r3, #3
 80035c8:	dc33      	bgt.n	8003632 <BSP_LCD_DisplayStringAt+0xd2>
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d002      	beq.n	80035d4 <BSP_LCD_DisplayStringAt+0x74>
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d019      	beq.n	8003606 <BSP_LCD_DisplayStringAt+0xa6>
 80035d2:	e02e      	b.n	8003632 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	1ad1      	subs	r1, r2, r3
 80035da:	4b3e      	ldr	r3, [pc, #248]	; (80036d4 <BSP_LCD_DisplayStringAt+0x174>)
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	483e      	ldr	r0, [pc, #248]	; (80036d8 <BSP_LCD_DisplayStringAt+0x178>)
 80035e0:	4613      	mov	r3, r2
 80035e2:	005b      	lsls	r3, r3, #1
 80035e4:	4413      	add	r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	4403      	add	r3, r0
 80035ea:	3308      	adds	r3, #8
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	889b      	ldrh	r3, [r3, #4]
 80035f0:	fb01 f303 	mul.w	r3, r1, r3
 80035f4:	085b      	lsrs	r3, r3, #1
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	89fb      	ldrh	r3, [r7, #14]
 80035fa:	4413      	add	r3, r2
 80035fc:	83fb      	strh	r3, [r7, #30]
      break;
 80035fe:	e01b      	b.n	8003638 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8003600:	89fb      	ldrh	r3, [r7, #14]
 8003602:	83fb      	strh	r3, [r7, #30]
      break;
 8003604:	e018      	b.n	8003638 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	b299      	uxth	r1, r3
 800360e:	4b31      	ldr	r3, [pc, #196]	; (80036d4 <BSP_LCD_DisplayStringAt+0x174>)
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	4831      	ldr	r0, [pc, #196]	; (80036d8 <BSP_LCD_DisplayStringAt+0x178>)
 8003614:	4613      	mov	r3, r2
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	4413      	add	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4403      	add	r3, r0
 800361e:	3308      	adds	r3, #8
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	889b      	ldrh	r3, [r3, #4]
 8003624:	fb11 f303 	smulbb	r3, r1, r3
 8003628:	b29a      	uxth	r2, r3
 800362a:	89fb      	ldrh	r3, [r7, #14]
 800362c:	4413      	add	r3, r2
 800362e:	83fb      	strh	r3, [r7, #30]
      break;
 8003630:	e002      	b.n	8003638 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 8003632:	89fb      	ldrh	r3, [r7, #14]
 8003634:	83fb      	strh	r3, [r7, #30]
      break;
 8003636:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003638:	e01a      	b.n	8003670 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	781a      	ldrb	r2, [r3, #0]
 800363e:	89b9      	ldrh	r1, [r7, #12]
 8003640:	8bfb      	ldrh	r3, [r7, #30]
 8003642:	4618      	mov	r0, r3
 8003644:	f7ff ff48 	bl	80034d8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8003648:	4b22      	ldr	r3, [pc, #136]	; (80036d4 <BSP_LCD_DisplayStringAt+0x174>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	4922      	ldr	r1, [pc, #136]	; (80036d8 <BSP_LCD_DisplayStringAt+0x178>)
 800364e:	4613      	mov	r3, r2
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	4413      	add	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	440b      	add	r3, r1
 8003658:	3308      	adds	r3, #8
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	889a      	ldrh	r2, [r3, #4]
 800365e:	8bfb      	ldrh	r3, [r7, #30]
 8003660:	4413      	add	r3, r2
 8003662:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	3301      	adds	r3, #1
 8003668:	60bb      	str	r3, [r7, #8]
    i++;
 800366a:	8bbb      	ldrh	r3, [r7, #28]
 800366c:	3301      	adds	r3, #1
 800366e:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf14      	ite	ne
 8003678:	2301      	movne	r3, #1
 800367a:	2300      	moveq	r3, #0
 800367c:	b2dc      	uxtb	r4, r3
 800367e:	f7ff fe2b 	bl	80032d8 <BSP_LCD_GetXSize>
 8003682:	8bb9      	ldrh	r1, [r7, #28]
 8003684:	4b13      	ldr	r3, [pc, #76]	; (80036d4 <BSP_LCD_DisplayStringAt+0x174>)
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	4d13      	ldr	r5, [pc, #76]	; (80036d8 <BSP_LCD_DisplayStringAt+0x178>)
 800368a:	4613      	mov	r3, r2
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	4413      	add	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	442b      	add	r3, r5
 8003694:	3308      	adds	r3, #8
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	889b      	ldrh	r3, [r3, #4]
 800369a:	fb01 f303 	mul.w	r3, r1, r3
 800369e:	1ac3      	subs	r3, r0, r3
 80036a0:	b299      	uxth	r1, r3
 80036a2:	4b0c      	ldr	r3, [pc, #48]	; (80036d4 <BSP_LCD_DisplayStringAt+0x174>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	480c      	ldr	r0, [pc, #48]	; (80036d8 <BSP_LCD_DisplayStringAt+0x178>)
 80036a8:	4613      	mov	r3, r2
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	4413      	add	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	4403      	add	r3, r0
 80036b2:	3308      	adds	r3, #8
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	889b      	ldrh	r3, [r3, #4]
 80036b8:	4299      	cmp	r1, r3
 80036ba:	bf2c      	ite	cs
 80036bc:	2301      	movcs	r3, #1
 80036be:	2300      	movcc	r3, #0
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	4023      	ands	r3, r4
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1b7      	bne.n	800363a <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 80036ca:	bf00      	nop
 80036cc:	bf00      	nop
 80036ce:	3720      	adds	r7, #32
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bdb0      	pop	{r4, r5, r7, pc}
 80036d4:	200007b0 	.word	0x200007b0
 80036d8:	200007b4 	.word	0x200007b4

080036dc <BSP_LCD_FillRect>:
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80036dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036e0:	b086      	sub	sp, #24
 80036e2:	af02      	add	r7, sp, #8
 80036e4:	4604      	mov	r4, r0
 80036e6:	4608      	mov	r0, r1
 80036e8:	4611      	mov	r1, r2
 80036ea:	461a      	mov	r2, r3
 80036ec:	4623      	mov	r3, r4
 80036ee:	80fb      	strh	r3, [r7, #6]
 80036f0:	4603      	mov	r3, r0
 80036f2:	80bb      	strh	r3, [r7, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	807b      	strh	r3, [r7, #2]
 80036f8:	4613      	mov	r3, r2
 80036fa:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 80036fc:	2300      	movs	r3, #0
 80036fe:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003700:	4b30      	ldr	r3, [pc, #192]	; (80037c4 <BSP_LCD_FillRect+0xe8>)
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	4930      	ldr	r1, [pc, #192]	; (80037c8 <BSP_LCD_FillRect+0xec>)
 8003706:	4613      	mov	r3, r2
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	4413      	add	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4618      	mov	r0, r3
 8003714:	f7ff fe6c 	bl	80033f0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */

  if (flippedLcd)
 8003718:	4b2c      	ldr	r3, [pc, #176]	; (80037cc <BSP_LCD_FillRect+0xf0>)
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d01b      	beq.n	8003758 <BSP_LCD_FillRect+0x7c>
  {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (-BSP_LCD_GetXSize()*(Ypos+Height) - (Xpos+Width) +76800); //Rotate by 180°
 8003720:	4b28      	ldr	r3, [pc, #160]	; (80037c4 <BSP_LCD_FillRect+0xe8>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a2a      	ldr	r2, [pc, #168]	; (80037d0 <BSP_LCD_FillRect+0xf4>)
 8003726:	2134      	movs	r1, #52	; 0x34
 8003728:	fb01 f303 	mul.w	r3, r1, r3
 800372c:	4413      	add	r3, r2
 800372e:	335c      	adds	r3, #92	; 0x5c
 8003730:	681c      	ldr	r4, [r3, #0]
 8003732:	f7ff fdd1 	bl	80032d8 <BSP_LCD_GetXSize>
 8003736:	4603      	mov	r3, r0
 8003738:	425b      	negs	r3, r3
 800373a:	88b9      	ldrh	r1, [r7, #4]
 800373c:	883a      	ldrh	r2, [r7, #0]
 800373e:	440a      	add	r2, r1
 8003740:	fb02 f303 	mul.w	r3, r2, r3
 8003744:	88f9      	ldrh	r1, [r7, #6]
 8003746:	887a      	ldrh	r2, [r7, #2]
 8003748:	440a      	add	r2, r1
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4423      	add	r3, r4
 8003754:	60fb      	str	r3, [r7, #12]
 8003756:	e013      	b.n	8003780 <BSP_LCD_FillRect+0xa4>
   }
  else {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003758:	4b1a      	ldr	r3, [pc, #104]	; (80037c4 <BSP_LCD_FillRect+0xe8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a1c      	ldr	r2, [pc, #112]	; (80037d0 <BSP_LCD_FillRect+0xf4>)
 800375e:	2134      	movs	r1, #52	; 0x34
 8003760:	fb01 f303 	mul.w	r3, r1, r3
 8003764:	4413      	add	r3, r2
 8003766:	335c      	adds	r3, #92	; 0x5c
 8003768:	681c      	ldr	r4, [r3, #0]
 800376a:	f7ff fdb5 	bl	80032d8 <BSP_LCD_GetXSize>
 800376e:	4602      	mov	r2, r0
 8003770:	88bb      	ldrh	r3, [r7, #4]
 8003772:	fb03 f202 	mul.w	r2, r3, r2
 8003776:	88fb      	ldrh	r3, [r7, #6]
 8003778:	4413      	add	r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	4423      	add	r3, r4
 800377e:	60fb      	str	r3, [r7, #12]
  }

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003780:	4b10      	ldr	r3, [pc, #64]	; (80037c4 <BSP_LCD_FillRect+0xe8>)
 8003782:	681c      	ldr	r4, [r3, #0]
 8003784:	68fd      	ldr	r5, [r7, #12]
 8003786:	887e      	ldrh	r6, [r7, #2]
 8003788:	f8b7 8000 	ldrh.w	r8, [r7]
 800378c:	f7ff fda4 	bl	80032d8 <BSP_LCD_GetXSize>
 8003790:	4602      	mov	r2, r0
 8003792:	887b      	ldrh	r3, [r7, #2]
 8003794:	1ad1      	subs	r1, r2, r3
 8003796:	4b0b      	ldr	r3, [pc, #44]	; (80037c4 <BSP_LCD_FillRect+0xe8>)
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	480b      	ldr	r0, [pc, #44]	; (80037c8 <BSP_LCD_FillRect+0xec>)
 800379c:	4613      	mov	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	4403      	add	r3, r0
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	9301      	str	r3, [sp, #4]
 80037aa:	9100      	str	r1, [sp, #0]
 80037ac:	4643      	mov	r3, r8
 80037ae:	4632      	mov	r2, r6
 80037b0:	4629      	mov	r1, r5
 80037b2:	4620      	mov	r0, r4
 80037b4:	f000 f9f4 	bl	8003ba0 <FillBuffer>
}
 80037b8:	bf00      	nop
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037c2:	bf00      	nop
 80037c4:	200007b0 	.word	0x200007b0
 80037c8:	200007b4 	.word	0x200007b4
 80037cc:	200007d0 	.word	0x200007d0
 80037d0:	20000698 	.word	0x20000698

080037d4 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 80037d8:	4b05      	ldr	r3, [pc, #20]	; (80037f0 <BSP_LCD_DisplayOn+0x1c>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d003      	beq.n	80037ea <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 80037e2:	4b03      	ldr	r3, [pc, #12]	; (80037f0 <BSP_LCD_DisplayOn+0x1c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	4798      	blx	r3
  }
}
 80037ea:	bf00      	nop
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	200007cc 	.word	0x200007cc

080037f4 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b08e      	sub	sp, #56	; 0x38
 80037f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80037fa:	2300      	movs	r3, #0
 80037fc:	623b      	str	r3, [r7, #32]
 80037fe:	4b61      	ldr	r3, [pc, #388]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003802:	4a60      	ldr	r2, [pc, #384]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003804:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003808:	6453      	str	r3, [r2, #68]	; 0x44
 800380a:	4b5e      	ldr	r3, [pc, #376]	; (8003984 <BSP_LCD_MspInit+0x190>)
 800380c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003812:	623b      	str	r3, [r7, #32]
 8003814:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8003816:	2300      	movs	r3, #0
 8003818:	61fb      	str	r3, [r7, #28]
 800381a:	4b5a      	ldr	r3, [pc, #360]	; (8003984 <BSP_LCD_MspInit+0x190>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	4a59      	ldr	r2, [pc, #356]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003820:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003824:	6313      	str	r3, [r2, #48]	; 0x30
 8003826:	4b57      	ldr	r3, [pc, #348]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800382e:	61fb      	str	r3, [r7, #28]
 8003830:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003832:	2300      	movs	r3, #0
 8003834:	61bb      	str	r3, [r7, #24]
 8003836:	4b53      	ldr	r3, [pc, #332]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383a:	4a52      	ldr	r2, [pc, #328]	; (8003984 <BSP_LCD_MspInit+0x190>)
 800383c:	f043 0301 	orr.w	r3, r3, #1
 8003840:	6313      	str	r3, [r2, #48]	; 0x30
 8003842:	4b50      	ldr	r3, [pc, #320]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	61bb      	str	r3, [r7, #24]
 800384c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	617b      	str	r3, [r7, #20]
 8003852:	4b4c      	ldr	r3, [pc, #304]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	4a4b      	ldr	r2, [pc, #300]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003858:	f043 0302 	orr.w	r3, r3, #2
 800385c:	6313      	str	r3, [r2, #48]	; 0x30
 800385e:	4b49      	ldr	r3, [pc, #292]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	617b      	str	r3, [r7, #20]
 8003868:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	613b      	str	r3, [r7, #16]
 800386e:	4b45      	ldr	r3, [pc, #276]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003872:	4a44      	ldr	r2, [pc, #272]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003874:	f043 0304 	orr.w	r3, r3, #4
 8003878:	6313      	str	r3, [r2, #48]	; 0x30
 800387a:	4b42      	ldr	r3, [pc, #264]	; (8003984 <BSP_LCD_MspInit+0x190>)
 800387c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387e:	f003 0304 	and.w	r3, r3, #4
 8003882:	613b      	str	r3, [r7, #16]
 8003884:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	4b3e      	ldr	r3, [pc, #248]	; (8003984 <BSP_LCD_MspInit+0x190>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	4a3d      	ldr	r2, [pc, #244]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003890:	f043 0308 	orr.w	r3, r3, #8
 8003894:	6313      	str	r3, [r2, #48]	; 0x30
 8003896:	4b3b      	ldr	r3, [pc, #236]	; (8003984 <BSP_LCD_MspInit+0x190>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	f003 0308 	and.w	r3, r3, #8
 800389e:	60fb      	str	r3, [r7, #12]
 80038a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	60bb      	str	r3, [r7, #8]
 80038a6:	4b37      	ldr	r3, [pc, #220]	; (8003984 <BSP_LCD_MspInit+0x190>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038aa:	4a36      	ldr	r2, [pc, #216]	; (8003984 <BSP_LCD_MspInit+0x190>)
 80038ac:	f043 0320 	orr.w	r3, r3, #32
 80038b0:	6313      	str	r3, [r2, #48]	; 0x30
 80038b2:	4b34      	ldr	r3, [pc, #208]	; (8003984 <BSP_LCD_MspInit+0x190>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b6:	f003 0320 	and.w	r3, r3, #32
 80038ba:	60bb      	str	r3, [r7, #8]
 80038bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	607b      	str	r3, [r7, #4]
 80038c2:	4b30      	ldr	r3, [pc, #192]	; (8003984 <BSP_LCD_MspInit+0x190>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c6:	4a2f      	ldr	r2, [pc, #188]	; (8003984 <BSP_LCD_MspInit+0x190>)
 80038c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038cc:	6313      	str	r3, [r2, #48]	; 0x30
 80038ce:	4b2d      	ldr	r3, [pc, #180]	; (8003984 <BSP_LCD_MspInit+0x190>)
 80038d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d6:	607b      	str	r3, [r7, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80038da:	f641 0358 	movw	r3, #6232	; 0x1858
 80038de:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80038e0:	2302      	movs	r3, #2
 80038e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80038e4:	2300      	movs	r3, #0
 80038e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80038e8:	2302      	movs	r3, #2
 80038ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80038ec:	230e      	movs	r3, #14
 80038ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80038f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038f4:	4619      	mov	r1, r3
 80038f6:	4824      	ldr	r0, [pc, #144]	; (8003988 <BSP_LCD_MspInit+0x194>)
 80038f8:	f001 fa5c 	bl	8004db4 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80038fc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003900:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003902:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003906:	4619      	mov	r1, r3
 8003908:	4820      	ldr	r0, [pc, #128]	; (800398c <BSP_LCD_MspInit+0x198>)
 800390a:	f001 fa53 	bl	8004db4 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800390e:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8003912:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003914:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003918:	4619      	mov	r1, r3
 800391a:	481d      	ldr	r0, [pc, #116]	; (8003990 <BSP_LCD_MspInit+0x19c>)
 800391c:	f001 fa4a 	bl	8004db4 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003920:	2348      	movs	r3, #72	; 0x48
 8003922:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003924:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003928:	4619      	mov	r1, r3
 800392a:	481a      	ldr	r0, [pc, #104]	; (8003994 <BSP_LCD_MspInit+0x1a0>)
 800392c:	f001 fa42 	bl	8004db4 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003930:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003934:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8003936:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800393a:	4619      	mov	r1, r3
 800393c:	4816      	ldr	r0, [pc, #88]	; (8003998 <BSP_LCD_MspInit+0x1a4>)
 800393e:	f001 fa39 	bl	8004db4 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8003942:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8003946:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003948:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800394c:	4619      	mov	r1, r3
 800394e:	4813      	ldr	r0, [pc, #76]	; (800399c <BSP_LCD_MspInit+0x1a8>)
 8003950:	f001 fa30 	bl	8004db4 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003954:	2303      	movs	r3, #3
 8003956:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003958:	2309      	movs	r3, #9
 800395a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800395c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003960:	4619      	mov	r1, r3
 8003962:	480a      	ldr	r0, [pc, #40]	; (800398c <BSP_LCD_MspInit+0x198>)
 8003964:	f001 fa26 	bl	8004db4 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003968:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800396c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800396e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003972:	4619      	mov	r1, r3
 8003974:	4809      	ldr	r0, [pc, #36]	; (800399c <BSP_LCD_MspInit+0x1a8>)
 8003976:	f001 fa1d 	bl	8004db4 <HAL_GPIO_Init>
}
 800397a:	bf00      	nop
 800397c:	3738      	adds	r7, #56	; 0x38
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	40023800 	.word	0x40023800
 8003988:	40020000 	.word	0x40020000
 800398c:	40020400 	.word	0x40020400
 8003990:	40020800 	.word	0x40020800
 8003994:	40020c00 	.word	0x40020c00
 8003998:	40021400 	.word	0x40021400
 800399c:	40021800 	.word	0x40021800

080039a0 <BSP_LCD_DrawPixel>:
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180°
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80039a0:	b5b0      	push	{r4, r5, r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	603a      	str	r2, [r7, #0]
 80039aa:	80fb      	strh	r3, [r7, #6]
 80039ac:	460b      	mov	r3, r1
 80039ae:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if (flippedLcd){
 80039b0:	4b1b      	ldr	r3, [pc, #108]	; (8003a20 <BSP_LCD_DrawPixel+0x80>)
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d018      	beq.n	80039ea <BSP_LCD_DrawPixel+0x4a>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + 4 * (76800 - Xpos - BSP_LCD_GetXSize() * Ypos)) = RGB_Code; //Rotate all Pixels by 180°
 80039b8:	4b1a      	ldr	r3, [pc, #104]	; (8003a24 <BSP_LCD_DrawPixel+0x84>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a1a      	ldr	r2, [pc, #104]	; (8003a28 <BSP_LCD_DrawPixel+0x88>)
 80039be:	2134      	movs	r1, #52	; 0x34
 80039c0:	fb01 f303 	mul.w	r3, r1, r3
 80039c4:	4413      	add	r3, r2
 80039c6:	335c      	adds	r3, #92	; 0x5c
 80039c8:	681c      	ldr	r4, [r3, #0]
 80039ca:	88fd      	ldrh	r5, [r7, #6]
 80039cc:	f7ff fc84 	bl	80032d8 <BSP_LCD_GetXSize>
 80039d0:	4602      	mov	r2, r0
 80039d2:	88bb      	ldrh	r3, [r7, #4]
 80039d4:	fb02 f303 	mul.w	r3, r2, r3
 80039d8:	442b      	add	r3, r5
 80039da:	f5c3 3396 	rsb	r3, r3, #76800	; 0x12c00
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	4423      	add	r3, r4
 80039e2:	461a      	mov	r2, r3
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	6013      	str	r3, [r2, #0]
  }
  else {
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80039e8:	e015      	b.n	8003a16 <BSP_LCD_DrawPixel+0x76>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80039ea:	4b0e      	ldr	r3, [pc, #56]	; (8003a24 <BSP_LCD_DrawPixel+0x84>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a0e      	ldr	r2, [pc, #56]	; (8003a28 <BSP_LCD_DrawPixel+0x88>)
 80039f0:	2134      	movs	r1, #52	; 0x34
 80039f2:	fb01 f303 	mul.w	r3, r1, r3
 80039f6:	4413      	add	r3, r2
 80039f8:	335c      	adds	r3, #92	; 0x5c
 80039fa:	681c      	ldr	r4, [r3, #0]
 80039fc:	88bd      	ldrh	r5, [r7, #4]
 80039fe:	f7ff fc6b 	bl	80032d8 <BSP_LCD_GetXSize>
 8003a02:	4603      	mov	r3, r0
 8003a04:	fb03 f205 	mul.w	r2, r3, r5
 8003a08:	88fb      	ldrh	r3, [r7, #6]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	4423      	add	r3, r4
 8003a10:	461a      	mov	r2, r3
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	6013      	str	r3, [r2, #0]
}
 8003a16:	bf00      	nop
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	200007d0 	.word	0x200007d0
 8003a24:	200007b0 	.word	0x200007b0
 8003a28:	20000698 	.word	0x20000698

08003a2c <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b088      	sub	sp, #32
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	4603      	mov	r3, r0
 8003a34:	603a      	str	r2, [r7, #0]
 8003a36:	80fb      	strh	r3, [r7, #6]
 8003a38:	460b      	mov	r3, r1
 8003a3a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61fb      	str	r3, [r7, #28]
 8003a40:	2300      	movs	r3, #0
 8003a42:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8003a44:	2300      	movs	r3, #0
 8003a46:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003a48:	4b53      	ldr	r3, [pc, #332]	; (8003b98 <DrawChar+0x16c>)
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	4953      	ldr	r1, [pc, #332]	; (8003b9c <DrawChar+0x170>)
 8003a4e:	4613      	mov	r3, r2
 8003a50:	005b      	lsls	r3, r3, #1
 8003a52:	4413      	add	r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	440b      	add	r3, r1
 8003a58:	3308      	adds	r3, #8
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	88db      	ldrh	r3, [r3, #6]
 8003a5e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003a60:	4b4d      	ldr	r3, [pc, #308]	; (8003b98 <DrawChar+0x16c>)
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	494d      	ldr	r1, [pc, #308]	; (8003b9c <DrawChar+0x170>)
 8003a66:	4613      	mov	r3, r2
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	4413      	add	r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	440b      	add	r3, r1
 8003a70:	3308      	adds	r3, #8
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	889b      	ldrh	r3, [r3, #4]
 8003a76:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8003a78:	8a3b      	ldrh	r3, [r7, #16]
 8003a7a:	3307      	adds	r3, #7
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	da00      	bge.n	8003a82 <DrawChar+0x56>
 8003a80:	3307      	adds	r3, #7
 8003a82:	10db      	asrs	r3, r3, #3
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	b2da      	uxtb	r2, r3
 8003a8a:	8a3b      	ldrh	r3, [r7, #16]
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8003a92:	2300      	movs	r3, #0
 8003a94:	61fb      	str	r3, [r7, #28]
 8003a96:	e076      	b.n	8003b86 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003a98:	8a3b      	ldrh	r3, [r7, #16]
 8003a9a:	3307      	adds	r3, #7
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	da00      	bge.n	8003aa2 <DrawChar+0x76>
 8003aa0:	3307      	adds	r3, #7
 8003aa2:	10db      	asrs	r3, r3, #3
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	fb02 f303 	mul.w	r3, r2, r3
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	4413      	add	r3, r2
 8003ab0:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8003ab2:	8a3b      	ldrh	r3, [r7, #16]
 8003ab4:	3307      	adds	r3, #7
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	da00      	bge.n	8003abc <DrawChar+0x90>
 8003aba:	3307      	adds	r3, #7
 8003abc:	10db      	asrs	r3, r3, #3
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d002      	beq.n	8003ac8 <DrawChar+0x9c>
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d004      	beq.n	8003ad0 <DrawChar+0xa4>
 8003ac6:	e00c      	b.n	8003ae2 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	617b      	str	r3, [r7, #20]
      break;
 8003ace:	e016      	b.n	8003afe <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	021b      	lsls	r3, r3, #8
 8003ad6:	68ba      	ldr	r2, [r7, #8]
 8003ad8:	3201      	adds	r2, #1
 8003ada:	7812      	ldrb	r2, [r2, #0]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	617b      	str	r3, [r7, #20]
      break;
 8003ae0:	e00d      	b.n	8003afe <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	041a      	lsls	r2, r3, #16
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	3301      	adds	r3, #1
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	021b      	lsls	r3, r3, #8
 8003af0:	4313      	orrs	r3, r2
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	3202      	adds	r2, #2
 8003af6:	7812      	ldrb	r2, [r2, #0]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	617b      	str	r3, [r7, #20]
      break;
 8003afc:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8003afe:	2300      	movs	r3, #0
 8003b00:	61bb      	str	r3, [r7, #24]
 8003b02:	e036      	b.n	8003b72 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003b04:	8a3a      	ldrh	r2, [r7, #16]
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	1ad2      	subs	r2, r2, r3
 8003b0a:	7bfb      	ldrb	r3, [r7, #15]
 8003b0c:	4413      	add	r3, r2
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	2201      	movs	r2, #1
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	461a      	mov	r2, r3
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d012      	beq.n	8003b46 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	88fb      	ldrh	r3, [r7, #6]
 8003b26:	4413      	add	r3, r2
 8003b28:	b298      	uxth	r0, r3
 8003b2a:	4b1b      	ldr	r3, [pc, #108]	; (8003b98 <DrawChar+0x16c>)
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	491b      	ldr	r1, [pc, #108]	; (8003b9c <DrawChar+0x170>)
 8003b30:	4613      	mov	r3, r2
 8003b32:	005b      	lsls	r3, r3, #1
 8003b34:	4413      	add	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	88bb      	ldrh	r3, [r7, #4]
 8003b3e:	4619      	mov	r1, r3
 8003b40:	f7ff ff2e 	bl	80039a0 <BSP_LCD_DrawPixel>
 8003b44:	e012      	b.n	8003b6c <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	88fb      	ldrh	r3, [r7, #6]
 8003b4c:	4413      	add	r3, r2
 8003b4e:	b298      	uxth	r0, r3
 8003b50:	4b11      	ldr	r3, [pc, #68]	; (8003b98 <DrawChar+0x16c>)
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	4911      	ldr	r1, [pc, #68]	; (8003b9c <DrawChar+0x170>)
 8003b56:	4613      	mov	r3, r2
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	4413      	add	r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	440b      	add	r3, r1
 8003b60:	3304      	adds	r3, #4
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	88bb      	ldrh	r3, [r7, #4]
 8003b66:	4619      	mov	r1, r3
 8003b68:	f7ff ff1a 	bl	80039a0 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	61bb      	str	r3, [r7, #24]
 8003b72:	8a3b      	ldrh	r3, [r7, #16]
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d3c4      	bcc.n	8003b04 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8003b7a:	88bb      	ldrh	r3, [r7, #4]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	3301      	adds	r3, #1
 8003b84:	61fb      	str	r3, [r7, #28]
 8003b86:	8a7b      	ldrh	r3, [r7, #18]
 8003b88:	69fa      	ldr	r2, [r7, #28]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d384      	bcc.n	8003a98 <DrawChar+0x6c>
  }
}
 8003b8e:	bf00      	nop
 8003b90:	bf00      	nop
 8003b92:	3720      	adds	r7, #32
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	200007b0 	.word	0x200007b0
 8003b9c:	200007b4 	.word	0x200007b4

08003ba0 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af02      	add	r7, sp, #8
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
 8003bac:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8003bae:	4b16      	ldr	r3, [pc, #88]	; (8003c08 <FillBuffer+0x68>)
 8003bb0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003bb4:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003bb6:	4b14      	ldr	r3, [pc, #80]	; (8003c08 <FillBuffer+0x68>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8003bbc:	4a12      	ldr	r2, [pc, #72]	; (8003c08 <FillBuffer+0x68>)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8003bc2:	4b11      	ldr	r3, [pc, #68]	; (8003c08 <FillBuffer+0x68>)
 8003bc4:	4a11      	ldr	r2, [pc, #68]	; (8003c0c <FillBuffer+0x6c>)
 8003bc6:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8003bc8:	480f      	ldr	r0, [pc, #60]	; (8003c08 <FillBuffer+0x68>)
 8003bca:	f000 fe5d 	bl	8004888 <HAL_DMA2D_Init>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d115      	bne.n	8003c00 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8003bd4:	68f9      	ldr	r1, [r7, #12]
 8003bd6:	480c      	ldr	r0, [pc, #48]	; (8003c08 <FillBuffer+0x68>)
 8003bd8:	f000 ffbe 	bl	8004b58 <HAL_DMA2D_ConfigLayer>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10e      	bne.n	8003c00 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003be2:	68ba      	ldr	r2, [r7, #8]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	69f9      	ldr	r1, [r7, #28]
 8003bec:	4806      	ldr	r0, [pc, #24]	; (8003c08 <FillBuffer+0x68>)
 8003bee:	f000 fe9e 	bl	800492e <HAL_DMA2D_Start>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d103      	bne.n	8003c00 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003bf8:	210a      	movs	r1, #10
 8003bfa:	4803      	ldr	r0, [pc, #12]	; (8003c08 <FillBuffer+0x68>)
 8003bfc:	f000 fec2 	bl	8004984 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003c00:	bf00      	nop
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	20000740 	.word	0x20000740
 8003c0c:	4002b000 	.word	0x4002b000

08003c10 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003c14:	4b29      	ldr	r3, [pc, #164]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c16:	4a2a      	ldr	r2, [pc, #168]	; (8003cc0 <BSP_SDRAM_Init+0xb0>)
 8003c18:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003c1a:	4b2a      	ldr	r3, [pc, #168]	; (8003cc4 <BSP_SDRAM_Init+0xb4>)
 8003c1c:	2202      	movs	r2, #2
 8003c1e:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003c20:	4b28      	ldr	r3, [pc, #160]	; (8003cc4 <BSP_SDRAM_Init+0xb4>)
 8003c22:	2207      	movs	r2, #7
 8003c24:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8003c26:	4b27      	ldr	r3, [pc, #156]	; (8003cc4 <BSP_SDRAM_Init+0xb4>)
 8003c28:	2204      	movs	r2, #4
 8003c2a:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003c2c:	4b25      	ldr	r3, [pc, #148]	; (8003cc4 <BSP_SDRAM_Init+0xb4>)
 8003c2e:	2207      	movs	r2, #7
 8003c30:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8003c32:	4b24      	ldr	r3, [pc, #144]	; (8003cc4 <BSP_SDRAM_Init+0xb4>)
 8003c34:	2202      	movs	r2, #2
 8003c36:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003c38:	4b22      	ldr	r3, [pc, #136]	; (8003cc4 <BSP_SDRAM_Init+0xb4>)
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003c3e:	4b21      	ldr	r3, [pc, #132]	; (8003cc4 <BSP_SDRAM_Init+0xb4>)
 8003c40:	2202      	movs	r2, #2
 8003c42:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003c44:	4b1d      	ldr	r3, [pc, #116]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c46:	2201      	movs	r2, #1
 8003c48:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003c4a:	4b1c      	ldr	r3, [pc, #112]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003c50:	4b1a      	ldr	r3, [pc, #104]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c52:	2204      	movs	r2, #4
 8003c54:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003c56:	4b19      	ldr	r3, [pc, #100]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c58:	2210      	movs	r2, #16
 8003c5a:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003c5c:	4b17      	ldr	r3, [pc, #92]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c5e:	2240      	movs	r2, #64	; 0x40
 8003c60:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003c62:	4b16      	ldr	r3, [pc, #88]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c64:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003c68:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003c6a:	4b14      	ldr	r3, [pc, #80]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003c70:	4b12      	ldr	r3, [pc, #72]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c76:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003c78:	4b10      	ldr	r3, [pc, #64]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8003c7e:	4b0f      	ldr	r3, [pc, #60]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c84:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8003c86:	2100      	movs	r1, #0
 8003c88:	480c      	ldr	r0, [pc, #48]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c8a:	f000 f87f 	bl	8003d8c <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8003c8e:	490d      	ldr	r1, [pc, #52]	; (8003cc4 <BSP_SDRAM_Init+0xb4>)
 8003c90:	480a      	ldr	r0, [pc, #40]	; (8003cbc <BSP_SDRAM_Init+0xac>)
 8003c92:	f003 fb91 	bl	80073b8 <HAL_SDRAM_Init>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d003      	beq.n	8003ca4 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003c9c:	4b0a      	ldr	r3, [pc, #40]	; (8003cc8 <BSP_SDRAM_Init+0xb8>)
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	701a      	strb	r2, [r3, #0]
 8003ca2:	e002      	b.n	8003caa <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003ca4:	4b08      	ldr	r3, [pc, #32]	; (8003cc8 <BSP_SDRAM_Init+0xb8>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003caa:	f240 506a 	movw	r0, #1386	; 0x56a
 8003cae:	f000 f80d 	bl	8003ccc <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003cb2:	4b05      	ldr	r3, [pc, #20]	; (8003cc8 <BSP_SDRAM_Init+0xb8>)
 8003cb4:	781b      	ldrb	r3, [r3, #0]
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	200007d4 	.word	0x200007d4
 8003cc0:	a0000140 	.word	0xa0000140
 8003cc4:	20000808 	.word	0x20000808
 8003cc8:	200000c0 	.word	0x200000c0

08003ccc <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003cd8:	4b2a      	ldr	r3, [pc, #168]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003cde:	4b29      	ldr	r3, [pc, #164]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ce0:	2208      	movs	r2, #8
 8003ce2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003ce4:	4b27      	ldr	r3, [pc, #156]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003cea:	4b26      	ldr	r3, [pc, #152]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003cf0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003cf4:	4923      	ldr	r1, [pc, #140]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003cf6:	4824      	ldr	r0, [pc, #144]	; (8003d88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003cf8:	f003 fb9c 	bl	8007434 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003cfc:	2001      	movs	r0, #1
 8003cfe:	f000 facf 	bl	80042a0 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003d02:	4b20      	ldr	r3, [pc, #128]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d04:	2202      	movs	r2, #2
 8003d06:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d08:	4b1e      	ldr	r3, [pc, #120]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d0a:	2208      	movs	r2, #8
 8003d0c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003d0e:	4b1d      	ldr	r3, [pc, #116]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d10:	2201      	movs	r2, #1
 8003d12:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003d14:	4b1b      	ldr	r3, [pc, #108]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003d1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d1e:	4919      	ldr	r1, [pc, #100]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d20:	4819      	ldr	r0, [pc, #100]	; (8003d88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d22:	f003 fb87 	bl	8007434 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003d26:	4b17      	ldr	r3, [pc, #92]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d28:	2203      	movs	r2, #3
 8003d2a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d2c:	4b15      	ldr	r3, [pc, #84]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d2e:	2208      	movs	r2, #8
 8003d30:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003d32:	4b14      	ldr	r3, [pc, #80]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d34:	2204      	movs	r2, #4
 8003d36:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003d38:	4b12      	ldr	r3, [pc, #72]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003d3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d42:	4910      	ldr	r1, [pc, #64]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d44:	4810      	ldr	r0, [pc, #64]	; (8003d88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d46:	f003 fb75 	bl	8007434 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003d4a:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003d4e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003d50:	4b0c      	ldr	r3, [pc, #48]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d52:	2204      	movs	r2, #4
 8003d54:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d56:	4b0b      	ldr	r3, [pc, #44]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d58:	2208      	movs	r2, #8
 8003d5a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003d5c:	4b09      	ldr	r3, [pc, #36]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d5e:	2201      	movs	r2, #1
 8003d60:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	4a07      	ldr	r2, [pc, #28]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d66:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003d68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d6c:	4905      	ldr	r1, [pc, #20]	; (8003d84 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d6e:	4806      	ldr	r0, [pc, #24]	; (8003d88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d70:	f003 fb60 	bl	8007434 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003d74:	6879      	ldr	r1, [r7, #4]
 8003d76:	4804      	ldr	r0, [pc, #16]	; (8003d88 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d78:	f003 fb87 	bl	800748a <HAL_SDRAM_ProgramRefreshRate>
}
 8003d7c:	bf00      	nop
 8003d7e:	3710      	adds	r7, #16
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	20000824 	.word	0x20000824
 8003d88:	200007d4 	.word	0x200007d4

08003d8c <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b090      	sub	sp, #64	; 0x40
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 80ec 	beq.w	8003f76 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003d9e:	2300      	movs	r3, #0
 8003da0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003da2:	4b77      	ldr	r3, [pc, #476]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da6:	4a76      	ldr	r2, [pc, #472]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003da8:	f043 0301 	orr.w	r3, r3, #1
 8003dac:	6393      	str	r3, [r2, #56]	; 0x38
 8003dae:	4b74      	ldr	r3, [pc, #464]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003db8:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dbe:	4b70      	ldr	r3, [pc, #448]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	4a6f      	ldr	r2, [pc, #444]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003dc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dca:	4b6d      	ldr	r3, [pc, #436]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	623b      	str	r3, [r7, #32]
 8003dda:	4b69      	ldr	r3, [pc, #420]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dde:	4a68      	ldr	r2, [pc, #416]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003de0:	f043 0302 	orr.w	r3, r3, #2
 8003de4:	6313      	str	r3, [r2, #48]	; 0x30
 8003de6:	4b66      	ldr	r3, [pc, #408]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	623b      	str	r3, [r7, #32]
 8003df0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	61fb      	str	r3, [r7, #28]
 8003df6:	4b62      	ldr	r3, [pc, #392]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	4a61      	ldr	r2, [pc, #388]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003dfc:	f043 0304 	orr.w	r3, r3, #4
 8003e00:	6313      	str	r3, [r2, #48]	; 0x30
 8003e02:	4b5f      	ldr	r3, [pc, #380]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e06:	f003 0304 	and.w	r3, r3, #4
 8003e0a:	61fb      	str	r3, [r7, #28]
 8003e0c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61bb      	str	r3, [r7, #24]
 8003e12:	4b5b      	ldr	r3, [pc, #364]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e16:	4a5a      	ldr	r2, [pc, #360]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e18:	f043 0308 	orr.w	r3, r3, #8
 8003e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e1e:	4b58      	ldr	r3, [pc, #352]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e22:	f003 0308 	and.w	r3, r3, #8
 8003e26:	61bb      	str	r3, [r7, #24]
 8003e28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	617b      	str	r3, [r7, #20]
 8003e2e:	4b54      	ldr	r3, [pc, #336]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	4a53      	ldr	r2, [pc, #332]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e34:	f043 0310 	orr.w	r3, r3, #16
 8003e38:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3a:	4b51      	ldr	r3, [pc, #324]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3e:	f003 0310 	and.w	r3, r3, #16
 8003e42:	617b      	str	r3, [r7, #20]
 8003e44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e46:	2300      	movs	r3, #0
 8003e48:	613b      	str	r3, [r7, #16]
 8003e4a:	4b4d      	ldr	r3, [pc, #308]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4e:	4a4c      	ldr	r2, [pc, #304]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e50:	f043 0320 	orr.w	r3, r3, #32
 8003e54:	6313      	str	r3, [r2, #48]	; 0x30
 8003e56:	4b4a      	ldr	r3, [pc, #296]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	f003 0320 	and.w	r3, r3, #32
 8003e5e:	613b      	str	r3, [r7, #16]
 8003e60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003e62:	2300      	movs	r3, #0
 8003e64:	60fb      	str	r3, [r7, #12]
 8003e66:	4b46      	ldr	r3, [pc, #280]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6a:	4a45      	ldr	r2, [pc, #276]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e70:	6313      	str	r3, [r2, #48]	; 0x30
 8003e72:	4b43      	ldr	r3, [pc, #268]	; (8003f80 <BSP_SDRAM_MspInit+0x1f4>)
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7a:	60fb      	str	r3, [r7, #12]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8003e7e:	2302      	movs	r3, #2
 8003e80:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003e82:	2302      	movs	r3, #2
 8003e84:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003e86:	2300      	movs	r3, #0
 8003e88:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8003e8a:	230c      	movs	r3, #12
 8003e8c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8003e8e:	2360      	movs	r3, #96	; 0x60
 8003e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8003e92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e96:	4619      	mov	r1, r3
 8003e98:	483a      	ldr	r0, [pc, #232]	; (8003f84 <BSP_SDRAM_MspInit+0x1f8>)
 8003e9a:	f000 ff8b 	bl	8004db4 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8003ea2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	4837      	ldr	r0, [pc, #220]	; (8003f88 <BSP_SDRAM_MspInit+0x1fc>)
 8003eaa:	f000 ff83 	bl	8004db4 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8003eae:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003eb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003eb8:	4619      	mov	r1, r3
 8003eba:	4834      	ldr	r0, [pc, #208]	; (8003f8c <BSP_SDRAM_MspInit+0x200>)
 8003ebc:	f000 ff7a 	bl	8004db4 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8003ec0:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003ec6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4830      	ldr	r0, [pc, #192]	; (8003f90 <BSP_SDRAM_MspInit+0x204>)
 8003ece:	f000 ff71 	bl	8004db4 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8003ed2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003ed8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003edc:	4619      	mov	r1, r3
 8003ede:	482d      	ldr	r0, [pc, #180]	; (8003f94 <BSP_SDRAM_MspInit+0x208>)
 8003ee0:	f000 ff68 	bl	8004db4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003ee4:	f248 1333 	movw	r3, #33075	; 0x8133
 8003ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003eea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4829      	ldr	r0, [pc, #164]	; (8003f98 <BSP_SDRAM_MspInit+0x20c>)
 8003ef2:	f000 ff5f 	bl	8004db4 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003ef6:	4b29      	ldr	r3, [pc, #164]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003efc:	4b27      	ldr	r3, [pc, #156]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003efe:	2280      	movs	r2, #128	; 0x80
 8003f00:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003f02:	4b26      	ldr	r3, [pc, #152]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f08:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003f0a:	4b24      	ldr	r3, [pc, #144]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f10:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f12:	4b22      	ldr	r3, [pc, #136]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f18:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003f1a:	4b20      	ldr	r3, [pc, #128]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f1c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f20:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003f22:	4b1e      	ldr	r3, [pc, #120]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003f28:	4b1c      	ldr	r3, [pc, #112]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f2e:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003f30:	4b1a      	ldr	r3, [pc, #104]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f32:	2200      	movs	r2, #0
 8003f34:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003f36:	4b19      	ldr	r3, [pc, #100]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f38:	2203      	movs	r2, #3
 8003f3a:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003f3c:	4b17      	ldr	r3, [pc, #92]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003f42:	4b16      	ldr	r3, [pc, #88]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003f48:	4b14      	ldr	r3, [pc, #80]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f4a:	4a15      	ldr	r2, [pc, #84]	; (8003fa0 <BSP_SDRAM_MspInit+0x214>)
 8003f4c:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a12      	ldr	r2, [pc, #72]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f52:	631a      	str	r2, [r3, #48]	; 0x30
 8003f54:	4a11      	ldr	r2, [pc, #68]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003f5a:	4810      	ldr	r0, [pc, #64]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f5c:	f000 fb84 	bl	8004668 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003f60:	480e      	ldr	r0, [pc, #56]	; (8003f9c <BSP_SDRAM_MspInit+0x210>)
 8003f62:	f000 fad3 	bl	800450c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003f66:	2200      	movs	r2, #0
 8003f68:	210f      	movs	r1, #15
 8003f6a:	2038      	movs	r0, #56	; 0x38
 8003f6c:	f000 fa97 	bl	800449e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003f70:	2038      	movs	r0, #56	; 0x38
 8003f72:	f000 fab0 	bl	80044d6 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003f76:	bf00      	nop
 8003f78:	3740      	adds	r7, #64	; 0x40
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	40023800 	.word	0x40023800
 8003f84:	40020400 	.word	0x40020400
 8003f88:	40020800 	.word	0x40020800
 8003f8c:	40020c00 	.word	0x40020c00
 8003f90:	40021000 	.word	0x40021000
 8003f94:	40021400 	.word	0x40021400
 8003f98:	40021800 	.word	0x40021800
 8003f9c:	20000834 	.word	0x20000834
 8003fa0:	40026410 	.word	0x40026410

08003fa4 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	4603      	mov	r3, r0
 8003fac:	460a      	mov	r2, r1
 8003fae:	80fb      	strh	r3, [r7, #6]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8003fb8:	4a13      	ldr	r2, [pc, #76]	; (8004008 <BSP_TS_Init+0x64>)
 8003fba:	88fb      	ldrh	r3, [r7, #6]
 8003fbc:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 8003fbe:	4a13      	ldr	r2, [pc, #76]	; (800400c <BSP_TS_Init+0x68>)
 8003fc0:	88bb      	ldrh	r3, [r7, #4]
 8003fc2:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8003fc4:	4b12      	ldr	r3, [pc, #72]	; (8004010 <BSP_TS_Init+0x6c>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	2082      	movs	r0, #130	; 0x82
 8003fca:	4798      	blx	r3
 8003fcc:	4603      	mov	r3, r0
 8003fce:	461a      	mov	r2, r3
 8003fd0:	f640 0311 	movw	r3, #2065	; 0x811
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d104      	bne.n	8003fe2 <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8003fd8:	4b0e      	ldr	r3, [pc, #56]	; (8004014 <BSP_TS_Init+0x70>)
 8003fda:	4a0d      	ldr	r2, [pc, #52]	; (8004010 <BSP_TS_Init+0x6c>)
 8003fdc:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 8003fe2:	7bfb      	ldrb	r3, [r7, #15]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d109      	bne.n	8003ffc <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003fe8:	4b0a      	ldr	r3, [pc, #40]	; (8004014 <BSP_TS_Init+0x70>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2082      	movs	r0, #130	; 0x82
 8003ff0:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 8003ff2:	4b08      	ldr	r3, [pc, #32]	; (8004014 <BSP_TS_Init+0x70>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	2082      	movs	r0, #130	; 0x82
 8003ffa:	4798      	blx	r3
  }

  return ret;
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	20000898 	.word	0x20000898
 800400c:	2000089a 	.word	0x2000089a
 8004010:	20000070 	.word	0x20000070
 8004014:	20000894 	.word	0x20000894

08004018 <BSP_TS_ITGetStatus>:
/**
  * @brief  Gets the TS IT status.
  * @retval Interrupt status.
  */  
uint8_t BSP_TS_ITGetStatus(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	af00      	add	r7, sp, #0
  /* Return the TS IT status */
  return (TsDrv->GetITStatus(TS_I2C_ADDRESS));
 800401c:	4b03      	ldr	r3, [pc, #12]	; (800402c <BSP_TS_ITGetStatus+0x14>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	2082      	movs	r0, #130	; 0x82
 8004024:	4798      	blx	r3
 8004026:	4603      	mov	r3, r0
}
 8004028:	4618      	mov	r0, r3
 800402a:	bd80      	pop	{r7, pc}
 800402c:	20000894 	.word	0x20000894

08004030 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8004038:	4b4f      	ldr	r3, [pc, #316]	; (8004178 <BSP_TS_GetState+0x148>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	2082      	movs	r0, #130	; 0x82
 8004040:	4798      	blx	r3
 8004042:	4603      	mov	r3, r0
 8004044:	b29a      	uxth	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	f000 808d 	beq.w	800416e <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8004054:	4b48      	ldr	r3, [pc, #288]	; (8004178 <BSP_TS_GetState+0x148>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	f107 020c 	add.w	r2, r7, #12
 800405e:	f107 010e 	add.w	r1, r7, #14
 8004062:	2082      	movs	r0, #130	; 0x82
 8004064:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8004066:	89bb      	ldrh	r3, [r7, #12]
 8004068:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800406c:	b29b      	uxth	r3, r3
 800406e:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 8004070:	89bb      	ldrh	r3, [r7, #12]
 8004072:	4a42      	ldr	r2, [pc, #264]	; (800417c <BSP_TS_GetState+0x14c>)
 8004074:	fba2 2303 	umull	r2, r3, r2, r3
 8004078:	08db      	lsrs	r3, r3, #3
 800407a:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 800407c:	8abb      	ldrh	r3, [r7, #20]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d102      	bne.n	8004088 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 8004082:	2300      	movs	r3, #0
 8004084:	82bb      	strh	r3, [r7, #20]
 8004086:	e008      	b.n	800409a <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8004088:	4b3d      	ldr	r3, [pc, #244]	; (8004180 <BSP_TS_GetState+0x150>)
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	8aba      	ldrh	r2, [r7, #20]
 800408e:	429a      	cmp	r2, r3
 8004090:	d903      	bls.n	800409a <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 8004092:	4b3b      	ldr	r3, [pc, #236]	; (8004180 <BSP_TS_GetState+0x150>)
 8004094:	881b      	ldrh	r3, [r3, #0]
 8004096:	3b01      	subs	r3, #1
 8004098:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 800409a:	8abb      	ldrh	r3, [r7, #20]
 800409c:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 800409e:	89fb      	ldrh	r3, [r7, #14]
 80040a0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d806      	bhi.n	80040b6 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 80040a8:	89fb      	ldrh	r3, [r7, #14]
 80040aa:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 80040ae:	330e      	adds	r3, #14
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	81fb      	strh	r3, [r7, #14]
 80040b4:	e005      	b.n	80040c2 <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 80040b6:	89fb      	ldrh	r3, [r7, #14]
 80040b8:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 80040bc:	3308      	adds	r3, #8
 80040be:	b29b      	uxth	r3, r3
 80040c0:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 80040c2:	89fb      	ldrh	r3, [r7, #14]
 80040c4:	4a2f      	ldr	r2, [pc, #188]	; (8004184 <BSP_TS_GetState+0x154>)
 80040c6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ca:	08db      	lsrs	r3, r3, #3
 80040cc:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 80040ce:	8afb      	ldrh	r3, [r7, #22]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d102      	bne.n	80040da <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 80040d4:	2300      	movs	r3, #0
 80040d6:	82fb      	strh	r3, [r7, #22]
 80040d8:	e008      	b.n	80040ec <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 80040da:	4b2b      	ldr	r3, [pc, #172]	; (8004188 <BSP_TS_GetState+0x158>)
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	8afa      	ldrh	r2, [r7, #22]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d903      	bls.n	80040ec <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 80040e4:	4b28      	ldr	r3, [pc, #160]	; (8004188 <BSP_TS_GetState+0x158>)
 80040e6:	881b      	ldrh	r3, [r3, #0]
 80040e8:	3b01      	subs	r3, #1
 80040ea:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 80040ec:	8afb      	ldrh	r3, [r7, #22]
 80040ee:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 80040f0:	89fb      	ldrh	r3, [r7, #14]
 80040f2:	461a      	mov	r2, r3
 80040f4:	4b25      	ldr	r3, [pc, #148]	; (800418c <BSP_TS_GetState+0x15c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d906      	bls.n	800410a <BSP_TS_GetState+0xda>
 80040fc:	89fa      	ldrh	r2, [r7, #14]
 80040fe:	4b23      	ldr	r3, [pc, #140]	; (800418c <BSP_TS_GetState+0x15c>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	b29b      	uxth	r3, r3
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	b29b      	uxth	r3, r3
 8004108:	e005      	b.n	8004116 <BSP_TS_GetState+0xe6>
 800410a:	4b20      	ldr	r3, [pc, #128]	; (800418c <BSP_TS_GetState+0x15c>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	b29a      	uxth	r2, r3
 8004110:	89fb      	ldrh	r3, [r7, #14]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	b29b      	uxth	r3, r3
 8004116:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8004118:	89bb      	ldrh	r3, [r7, #12]
 800411a:	461a      	mov	r2, r3
 800411c:	4b1c      	ldr	r3, [pc, #112]	; (8004190 <BSP_TS_GetState+0x160>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	429a      	cmp	r2, r3
 8004122:	d906      	bls.n	8004132 <BSP_TS_GetState+0x102>
 8004124:	89ba      	ldrh	r2, [r7, #12]
 8004126:	4b1a      	ldr	r3, [pc, #104]	; (8004190 <BSP_TS_GetState+0x160>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	b29b      	uxth	r3, r3
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	b29b      	uxth	r3, r3
 8004130:	e005      	b.n	800413e <BSP_TS_GetState+0x10e>
 8004132:	4b17      	ldr	r3, [pc, #92]	; (8004190 <BSP_TS_GetState+0x160>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	b29a      	uxth	r2, r3
 8004138:	89bb      	ldrh	r3, [r7, #12]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	b29b      	uxth	r3, r3
 800413e:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 8004140:	8a7a      	ldrh	r2, [r7, #18]
 8004142:	8a3b      	ldrh	r3, [r7, #16]
 8004144:	4413      	add	r3, r2
 8004146:	2b05      	cmp	r3, #5
 8004148:	dd07      	ble.n	800415a <BSP_TS_GetState+0x12a>
    {
      _x = x;
 800414a:	89fb      	ldrh	r3, [r7, #14]
 800414c:	461a      	mov	r2, r3
 800414e:	4b0f      	ldr	r3, [pc, #60]	; (800418c <BSP_TS_GetState+0x15c>)
 8004150:	601a      	str	r2, [r3, #0]
      _y = y; 
 8004152:	89bb      	ldrh	r3, [r7, #12]
 8004154:	461a      	mov	r2, r3
 8004156:	4b0e      	ldr	r3, [pc, #56]	; (8004190 <BSP_TS_GetState+0x160>)
 8004158:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 800415a:	4b0c      	ldr	r3, [pc, #48]	; (800418c <BSP_TS_GetState+0x15c>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	b29a      	uxth	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8004164:	4b0a      	ldr	r3, [pc, #40]	; (8004190 <BSP_TS_GetState+0x160>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	b29a      	uxth	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	809a      	strh	r2, [r3, #4]
  }
}
 800416e:	bf00      	nop
 8004170:	3718      	adds	r7, #24
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	20000894 	.word	0x20000894
 800417c:	ba2e8ba3 	.word	0xba2e8ba3
 8004180:	2000089a 	.word	0x2000089a
 8004184:	88888889 	.word	0x88888889
 8004188:	20000898 	.word	0x20000898
 800418c:	2000089c 	.word	0x2000089c
 8004190:	200008a0 	.word	0x200008a0

08004194 <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */  
void BSP_TS_ITClear(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  TsDrv->ClearIT(TS_I2C_ADDRESS); 
 8004198:	4b03      	ldr	r3, [pc, #12]	; (80041a8 <BSP_TS_ITClear+0x14>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	2082      	movs	r0, #130	; 0x82
 80041a0:	4798      	blx	r3
}
 80041a2:	bf00      	nop
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	20000894 	.word	0x20000894

080041ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80041b0:	4b0e      	ldr	r3, [pc, #56]	; (80041ec <HAL_Init+0x40>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a0d      	ldr	r2, [pc, #52]	; (80041ec <HAL_Init+0x40>)
 80041b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80041bc:	4b0b      	ldr	r3, [pc, #44]	; (80041ec <HAL_Init+0x40>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a0a      	ldr	r2, [pc, #40]	; (80041ec <HAL_Init+0x40>)
 80041c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041c8:	4b08      	ldr	r3, [pc, #32]	; (80041ec <HAL_Init+0x40>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a07      	ldr	r2, [pc, #28]	; (80041ec <HAL_Init+0x40>)
 80041ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041d4:	2003      	movs	r0, #3
 80041d6:	f000 f957 	bl	8004488 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80041da:	200f      	movs	r0, #15
 80041dc:	f000 f810 	bl	8004200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80041e0:	f000 f806 	bl	80041f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40023c00 	.word	0x40023c00

080041f0 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80041f0:	b480      	push	{r7}
 80041f2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80041f4:	bf00      	nop
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
	...

08004200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004208:	4b12      	ldr	r3, [pc, #72]	; (8004254 <HAL_InitTick+0x54>)
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	4b12      	ldr	r3, [pc, #72]	; (8004258 <HAL_InitTick+0x58>)
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	4619      	mov	r1, r3
 8004212:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004216:	fbb3 f3f1 	udiv	r3, r3, r1
 800421a:	fbb2 f3f3 	udiv	r3, r2, r3
 800421e:	4618      	mov	r0, r3
 8004220:	f000 f967 	bl	80044f2 <HAL_SYSTICK_Config>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e00e      	b.n	800424c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2b0f      	cmp	r3, #15
 8004232:	d80a      	bhi.n	800424a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004234:	2200      	movs	r2, #0
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	f04f 30ff 	mov.w	r0, #4294967295
 800423c:	f000 f92f 	bl	800449e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004240:	4a06      	ldr	r2, [pc, #24]	; (800425c <HAL_InitTick+0x5c>)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004246:	2300      	movs	r3, #0
 8004248:	e000      	b.n	800424c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
}
 800424c:	4618      	mov	r0, r3
 800424e:	3708      	adds	r7, #8
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	20000034 	.word	0x20000034
 8004258:	200000c8 	.word	0x200000c8
 800425c:	200000c4 	.word	0x200000c4

08004260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004260:	b480      	push	{r7}
 8004262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004264:	4b06      	ldr	r3, [pc, #24]	; (8004280 <HAL_IncTick+0x20>)
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	461a      	mov	r2, r3
 800426a:	4b06      	ldr	r3, [pc, #24]	; (8004284 <HAL_IncTick+0x24>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4413      	add	r3, r2
 8004270:	4a04      	ldr	r2, [pc, #16]	; (8004284 <HAL_IncTick+0x24>)
 8004272:	6013      	str	r3, [r2, #0]
}
 8004274:	bf00      	nop
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	200000c8 	.word	0x200000c8
 8004284:	200008a4 	.word	0x200008a4

08004288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return uwTick;
 800428c:	4b03      	ldr	r3, [pc, #12]	; (800429c <HAL_GetTick+0x14>)
 800428e:	681b      	ldr	r3, [r3, #0]
}
 8004290:	4618      	mov	r0, r3
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	200008a4 	.word	0x200008a4

080042a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042a8:	f7ff ffee 	bl	8004288 <HAL_GetTick>
 80042ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b8:	d005      	beq.n	80042c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042ba:	4b0a      	ldr	r3, [pc, #40]	; (80042e4 <HAL_Delay+0x44>)
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	4413      	add	r3, r2
 80042c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80042c6:	bf00      	nop
 80042c8:	f7ff ffde 	bl	8004288 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d8f7      	bhi.n	80042c8 <HAL_Delay+0x28>
  {
  }
}
 80042d8:	bf00      	nop
 80042da:	bf00      	nop
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	200000c8 	.word	0x200000c8

080042e8 <__NVIC_SetPriorityGrouping>:
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f003 0307 	and.w	r3, r3, #7
 80042f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042f8:	4b0c      	ldr	r3, [pc, #48]	; (800432c <__NVIC_SetPriorityGrouping+0x44>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004304:	4013      	ands	r3, r2
 8004306:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800431a:	4a04      	ldr	r2, [pc, #16]	; (800432c <__NVIC_SetPriorityGrouping+0x44>)
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	60d3      	str	r3, [r2, #12]
}
 8004320:	bf00      	nop
 8004322:	3714      	adds	r7, #20
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr
 800432c:	e000ed00 	.word	0xe000ed00

08004330 <__NVIC_GetPriorityGrouping>:
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004334:	4b04      	ldr	r3, [pc, #16]	; (8004348 <__NVIC_GetPriorityGrouping+0x18>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	0a1b      	lsrs	r3, r3, #8
 800433a:	f003 0307 	and.w	r3, r3, #7
}
 800433e:	4618      	mov	r0, r3
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	e000ed00 	.word	0xe000ed00

0800434c <__NVIC_EnableIRQ>:
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435a:	2b00      	cmp	r3, #0
 800435c:	db0b      	blt.n	8004376 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	f003 021f 	and.w	r2, r3, #31
 8004364:	4907      	ldr	r1, [pc, #28]	; (8004384 <__NVIC_EnableIRQ+0x38>)
 8004366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436a:	095b      	lsrs	r3, r3, #5
 800436c:	2001      	movs	r0, #1
 800436e:	fa00 f202 	lsl.w	r2, r0, r2
 8004372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	e000e100 	.word	0xe000e100

08004388 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	4603      	mov	r3, r0
 8004390:	6039      	str	r1, [r7, #0]
 8004392:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004398:	2b00      	cmp	r3, #0
 800439a:	db0a      	blt.n	80043b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	490c      	ldr	r1, [pc, #48]	; (80043d4 <__NVIC_SetPriority+0x4c>)
 80043a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a6:	0112      	lsls	r2, r2, #4
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	440b      	add	r3, r1
 80043ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043b0:	e00a      	b.n	80043c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	4908      	ldr	r1, [pc, #32]	; (80043d8 <__NVIC_SetPriority+0x50>)
 80043b8:	79fb      	ldrb	r3, [r7, #7]
 80043ba:	f003 030f 	and.w	r3, r3, #15
 80043be:	3b04      	subs	r3, #4
 80043c0:	0112      	lsls	r2, r2, #4
 80043c2:	b2d2      	uxtb	r2, r2
 80043c4:	440b      	add	r3, r1
 80043c6:	761a      	strb	r2, [r3, #24]
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	e000e100 	.word	0xe000e100
 80043d8:	e000ed00 	.word	0xe000ed00

080043dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043dc:	b480      	push	{r7}
 80043de:	b089      	sub	sp, #36	; 0x24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f1c3 0307 	rsb	r3, r3, #7
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	bf28      	it	cs
 80043fa:	2304      	movcs	r3, #4
 80043fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	3304      	adds	r3, #4
 8004402:	2b06      	cmp	r3, #6
 8004404:	d902      	bls.n	800440c <NVIC_EncodePriority+0x30>
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	3b03      	subs	r3, #3
 800440a:	e000      	b.n	800440e <NVIC_EncodePriority+0x32>
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004410:	f04f 32ff 	mov.w	r2, #4294967295
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	fa02 f303 	lsl.w	r3, r2, r3
 800441a:	43da      	mvns	r2, r3
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	401a      	ands	r2, r3
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004424:	f04f 31ff 	mov.w	r1, #4294967295
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	fa01 f303 	lsl.w	r3, r1, r3
 800442e:	43d9      	mvns	r1, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004434:	4313      	orrs	r3, r2
         );
}
 8004436:	4618      	mov	r0, r3
 8004438:	3724      	adds	r7, #36	; 0x24
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
	...

08004444 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3b01      	subs	r3, #1
 8004450:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004454:	d301      	bcc.n	800445a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004456:	2301      	movs	r3, #1
 8004458:	e00f      	b.n	800447a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800445a:	4a0a      	ldr	r2, [pc, #40]	; (8004484 <SysTick_Config+0x40>)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	3b01      	subs	r3, #1
 8004460:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004462:	210f      	movs	r1, #15
 8004464:	f04f 30ff 	mov.w	r0, #4294967295
 8004468:	f7ff ff8e 	bl	8004388 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800446c:	4b05      	ldr	r3, [pc, #20]	; (8004484 <SysTick_Config+0x40>)
 800446e:	2200      	movs	r2, #0
 8004470:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004472:	4b04      	ldr	r3, [pc, #16]	; (8004484 <SysTick_Config+0x40>)
 8004474:	2207      	movs	r2, #7
 8004476:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3708      	adds	r7, #8
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	e000e010 	.word	0xe000e010

08004488 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f7ff ff29 	bl	80042e8 <__NVIC_SetPriorityGrouping>
}
 8004496:	bf00      	nop
 8004498:	3708      	adds	r7, #8
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800449e:	b580      	push	{r7, lr}
 80044a0:	b086      	sub	sp, #24
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	4603      	mov	r3, r0
 80044a6:	60b9      	str	r1, [r7, #8]
 80044a8:	607a      	str	r2, [r7, #4]
 80044aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80044ac:	2300      	movs	r3, #0
 80044ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044b0:	f7ff ff3e 	bl	8004330 <__NVIC_GetPriorityGrouping>
 80044b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	68b9      	ldr	r1, [r7, #8]
 80044ba:	6978      	ldr	r0, [r7, #20]
 80044bc:	f7ff ff8e 	bl	80043dc <NVIC_EncodePriority>
 80044c0:	4602      	mov	r2, r0
 80044c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044c6:	4611      	mov	r1, r2
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff ff5d 	bl	8004388 <__NVIC_SetPriority>
}
 80044ce:	bf00      	nop
 80044d0:	3718      	adds	r7, #24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}

080044d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	b082      	sub	sp, #8
 80044da:	af00      	add	r7, sp, #0
 80044dc:	4603      	mov	r3, r0
 80044de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e4:	4618      	mov	r0, r3
 80044e6:	f7ff ff31 	bl	800434c <__NVIC_EnableIRQ>
}
 80044ea:	bf00      	nop
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	b082      	sub	sp, #8
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7ff ffa2 	bl	8004444 <SysTick_Config>
 8004500:	4603      	mov	r3, r0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3708      	adds	r7, #8
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
	...

0800450c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004514:	2300      	movs	r3, #0
 8004516:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004518:	f7ff feb6 	bl	8004288 <HAL_GetTick>
 800451c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d101      	bne.n	8004528 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e099      	b.n	800465c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2202      	movs	r2, #2
 8004534:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0201 	bic.w	r2, r2, #1
 8004546:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004548:	e00f      	b.n	800456a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800454a:	f7ff fe9d 	bl	8004288 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	2b05      	cmp	r3, #5
 8004556:	d908      	bls.n	800456a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2220      	movs	r2, #32
 800455c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2203      	movs	r2, #3
 8004562:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e078      	b.n	800465c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1e8      	bne.n	800454a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004580:	697a      	ldr	r2, [r7, #20]
 8004582:	4b38      	ldr	r3, [pc, #224]	; (8004664 <HAL_DMA_Init+0x158>)
 8004584:	4013      	ands	r3, r2
 8004586:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004596:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c0:	2b04      	cmp	r3, #4
 80045c2:	d107      	bne.n	80045d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045cc:	4313      	orrs	r3, r2
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	697a      	ldr	r2, [r7, #20]
 80045da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f023 0307 	bic.w	r3, r3, #7
 80045ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	d117      	bne.n	800462e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	4313      	orrs	r3, r2
 8004606:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00e      	beq.n	800462e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f8bd 	bl	8004790 <DMA_CheckFifoParam>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d008      	beq.n	800462e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2240      	movs	r2, #64	; 0x40
 8004620:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2201      	movs	r2, #1
 8004626:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800462a:	2301      	movs	r3, #1
 800462c:	e016      	b.n	800465c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f874 	bl	8004724 <DMA_CalcBaseAndBitshift>
 800463c:	4603      	mov	r3, r0
 800463e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004644:	223f      	movs	r2, #63	; 0x3f
 8004646:	409a      	lsls	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	f010803f 	.word	0xf010803f

08004668 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e050      	b.n	800471c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b02      	cmp	r3, #2
 8004684:	d101      	bne.n	800468a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004686:	2302      	movs	r3, #2
 8004688:	e048      	b.n	800471c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f022 0201 	bic.w	r2, r2, #1
 8004698:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2200      	movs	r2, #0
 80046a8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2200      	movs	r2, #0
 80046b0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2200      	movs	r2, #0
 80046b8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2200      	movs	r2, #0
 80046c0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2221      	movs	r2, #33	; 0x21
 80046c8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f82a 	bl	8004724 <DMA_CalcBaseAndBitshift>
 80046d0:	4603      	mov	r3, r0
 80046d2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046fc:	223f      	movs	r2, #63	; 0x3f
 80046fe:	409a      	lsls	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3710      	adds	r7, #16
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	b2db      	uxtb	r3, r3
 8004732:	3b10      	subs	r3, #16
 8004734:	4a14      	ldr	r2, [pc, #80]	; (8004788 <DMA_CalcBaseAndBitshift+0x64>)
 8004736:	fba2 2303 	umull	r2, r3, r2, r3
 800473a:	091b      	lsrs	r3, r3, #4
 800473c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800473e:	4a13      	ldr	r2, [pc, #76]	; (800478c <DMA_CalcBaseAndBitshift+0x68>)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	4413      	add	r3, r2
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	461a      	mov	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b03      	cmp	r3, #3
 8004750:	d909      	bls.n	8004766 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800475a:	f023 0303 	bic.w	r3, r3, #3
 800475e:	1d1a      	adds	r2, r3, #4
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	659a      	str	r2, [r3, #88]	; 0x58
 8004764:	e007      	b.n	8004776 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800476e:	f023 0303 	bic.w	r3, r3, #3
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800477a:	4618      	mov	r0, r3
 800477c:	3714      	adds	r7, #20
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	aaaaaaab 	.word	0xaaaaaaab
 800478c:	0800ef84 	.word	0x0800ef84

08004790 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004798:	2300      	movs	r3, #0
 800479a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d11f      	bne.n	80047ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	2b03      	cmp	r3, #3
 80047ae:	d856      	bhi.n	800485e <DMA_CheckFifoParam+0xce>
 80047b0:	a201      	add	r2, pc, #4	; (adr r2, 80047b8 <DMA_CheckFifoParam+0x28>)
 80047b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b6:	bf00      	nop
 80047b8:	080047c9 	.word	0x080047c9
 80047bc:	080047db 	.word	0x080047db
 80047c0:	080047c9 	.word	0x080047c9
 80047c4:	0800485f 	.word	0x0800485f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d046      	beq.n	8004862 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047d8:	e043      	b.n	8004862 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047de:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80047e2:	d140      	bne.n	8004866 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047e8:	e03d      	b.n	8004866 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047f2:	d121      	bne.n	8004838 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b03      	cmp	r3, #3
 80047f8:	d837      	bhi.n	800486a <DMA_CheckFifoParam+0xda>
 80047fa:	a201      	add	r2, pc, #4	; (adr r2, 8004800 <DMA_CheckFifoParam+0x70>)
 80047fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004800:	08004811 	.word	0x08004811
 8004804:	08004817 	.word	0x08004817
 8004808:	08004811 	.word	0x08004811
 800480c:	08004829 	.word	0x08004829
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
      break;
 8004814:	e030      	b.n	8004878 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d025      	beq.n	800486e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004826:	e022      	b.n	800486e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800482c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004830:	d11f      	bne.n	8004872 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004836:	e01c      	b.n	8004872 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2b02      	cmp	r3, #2
 800483c:	d903      	bls.n	8004846 <DMA_CheckFifoParam+0xb6>
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b03      	cmp	r3, #3
 8004842:	d003      	beq.n	800484c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004844:	e018      	b.n	8004878 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	73fb      	strb	r3, [r7, #15]
      break;
 800484a:	e015      	b.n	8004878 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004850:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00e      	beq.n	8004876 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	73fb      	strb	r3, [r7, #15]
      break;
 800485c:	e00b      	b.n	8004876 <DMA_CheckFifoParam+0xe6>
      break;
 800485e:	bf00      	nop
 8004860:	e00a      	b.n	8004878 <DMA_CheckFifoParam+0xe8>
      break;
 8004862:	bf00      	nop
 8004864:	e008      	b.n	8004878 <DMA_CheckFifoParam+0xe8>
      break;
 8004866:	bf00      	nop
 8004868:	e006      	b.n	8004878 <DMA_CheckFifoParam+0xe8>
      break;
 800486a:	bf00      	nop
 800486c:	e004      	b.n	8004878 <DMA_CheckFifoParam+0xe8>
      break;
 800486e:	bf00      	nop
 8004870:	e002      	b.n	8004878 <DMA_CheckFifoParam+0xe8>
      break;   
 8004872:	bf00      	nop
 8004874:	e000      	b.n	8004878 <DMA_CheckFifoParam+0xe8>
      break;
 8004876:	bf00      	nop
    }
  } 
  
  return status; 
 8004878:	7bfb      	ldrb	r3, [r7, #15]
}
 800487a:	4618      	mov	r0, r3
 800487c:	3714      	adds	r7, #20
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop

08004888 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e03b      	b.n	8004912 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d106      	bne.n	80048b4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 f833 	bl	800491a <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048d8:	f023 0107 	bic.w	r1, r3, #7
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	430a      	orrs	r2, r1
 80048e6:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80048f2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	68d1      	ldr	r1, [r2, #12]
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	6812      	ldr	r2, [r2, #0]
 80048fe:	430b      	orrs	r3, r1
 8004900:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3708      	adds	r7, #8
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b086      	sub	sp, #24
 8004932:	af02      	add	r7, sp, #8
 8004934:	60f8      	str	r0, [r7, #12]
 8004936:	60b9      	str	r1, [r7, #8]
 8004938:	607a      	str	r2, [r7, #4]
 800493a:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004942:	2b01      	cmp	r3, #1
 8004944:	d101      	bne.n	800494a <HAL_DMA2D_Start+0x1c>
 8004946:	2302      	movs	r3, #2
 8004948:	e018      	b.n	800497c <HAL_DMA2D_Start+0x4e>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2202      	movs	r2, #2
 8004956:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	68b9      	ldr	r1, [r7, #8]
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	f000 f989 	bl	8004c7c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f042 0201 	orr.w	r2, r2, #1
 8004978:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b086      	sub	sp, #24
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800498e:	2300      	movs	r3, #0
 8004990:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	2b00      	cmp	r3, #0
 800499e:	d056      	beq.n	8004a4e <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80049a0:	f7ff fc72 	bl	8004288 <HAL_GetTick>
 80049a4:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80049a6:	e04b      	b.n	8004a40 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d023      	beq.n	8004a02 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f003 0320 	and.w	r3, r3, #32
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d005      	beq.n	80049d0 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c8:	f043 0202 	orr.w	r2, r3, #2
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d005      	beq.n	80049e6 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049de:	f043 0201 	orr.w	r2, r3, #1
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2221      	movs	r2, #33	; 0x21
 80049ec:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2204      	movs	r2, #4
 80049f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e0a5      	b.n	8004b4e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a08:	d01a      	beq.n	8004a40 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004a0a:	f7ff fc3d 	bl	8004288 <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d302      	bcc.n	8004a20 <HAL_DMA2D_PollForTransfer+0x9c>
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10f      	bne.n	8004a40 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a24:	f043 0220 	orr.w	r2, r3, #32
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2203      	movs	r2, #3
 8004a30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e086      	b.n	8004b4e <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0ac      	beq.n	80049a8 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	f003 0320 	and.w	r3, r3, #32
 8004a58:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a60:	f003 0320 	and.w	r3, r3, #32
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d061      	beq.n	8004b34 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a70:	f7ff fc0a 	bl	8004288 <HAL_GetTick>
 8004a74:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004a76:	e056      	b.n	8004b26 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d02e      	beq.n	8004ae8 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f003 0308 	and.w	r3, r3, #8
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d005      	beq.n	8004aa0 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a98:	f043 0204 	orr.w	r2, r3, #4
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f003 0320 	and.w	r3, r3, #32
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d005      	beq.n	8004ab6 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aae:	f043 0202 	orr.w	r2, r3, #2
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d005      	beq.n	8004acc <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ac4:	f043 0201 	orr.w	r2, r3, #1
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2229      	movs	r2, #41	; 0x29
 8004ad2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2204      	movs	r2, #4
 8004ad8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e032      	b.n	8004b4e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aee:	d01a      	beq.n	8004b26 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004af0:	f7ff fbca 	bl	8004288 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d302      	bcc.n	8004b06 <HAL_DMA2D_PollForTransfer+0x182>
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10f      	bne.n	8004b26 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b0a:	f043 0220 	orr.w	r2, r3, #32
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2203      	movs	r2, #3
 8004b16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e013      	b.n	8004b4e <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f003 0310 	and.w	r3, r3, #16
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d0a1      	beq.n	8004a78 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2212      	movs	r2, #18
 8004b3a:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3718      	adds	r7, #24
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
	...

08004b58 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d101      	bne.n	8004b78 <HAL_DMA2D_ConfigLayer+0x20>
 8004b74:	2302      	movs	r3, #2
 8004b76:	e079      	b.n	8004c6c <HAL_DMA2D_ConfigLayer+0x114>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2202      	movs	r2, #2
 8004b84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	3318      	adds	r3, #24
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	4413      	add	r3, r2
 8004b92:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	041b      	lsls	r3, r3, #16
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004ba2:	4b35      	ldr	r3, [pc, #212]	; (8004c78 <HAL_DMA2D_ConfigLayer+0x120>)
 8004ba4:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2b0a      	cmp	r3, #10
 8004bac:	d003      	beq.n	8004bb6 <HAL_DMA2D_ConfigLayer+0x5e>
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2b09      	cmp	r3, #9
 8004bb4:	d107      	bne.n	8004bc6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]
 8004bc4:	e005      	b.n	8004bd2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	061b      	lsls	r3, r3, #24
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d120      	bne.n	8004c1a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	43db      	mvns	r3, r3
 8004be2:	ea02 0103 	and.w	r1, r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	6812      	ldr	r2, [r2, #0]
 8004bf8:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	2b0a      	cmp	r3, #10
 8004c00:	d003      	beq.n	8004c0a <HAL_DMA2D_ConfigLayer+0xb2>
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	2b09      	cmp	r3, #9
 8004c08:	d127      	bne.n	8004c5a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c16:	629a      	str	r2, [r3, #40]	; 0x28
 8004c18:	e01f      	b.n	8004c5a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	69da      	ldr	r2, [r3, #28]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	43db      	mvns	r3, r3
 8004c24:	ea02 0103 	and.w	r1, r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	6812      	ldr	r2, [r2, #0]
 8004c3a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	2b0a      	cmp	r3, #10
 8004c42:	d003      	beq.n	8004c4c <HAL_DMA2D_ConfigLayer+0xf4>
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	2b09      	cmp	r3, #9
 8004c4a:	d106      	bne.n	8004c5a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	68da      	ldr	r2, [r3, #12]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c58:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	371c      	adds	r7, #28
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	ff03000f 	.word	0xff03000f

08004c7c <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b08b      	sub	sp, #44	; 0x2c
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
 8004c88:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c90:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	041a      	lsls	r2, r3, #16
 8004c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c9a:	431a      	orrs	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	430a      	orrs	r2, r1
 8004ca2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004cb4:	d174      	bne.n	8004da0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004cbc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004cc4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004ccc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d108      	bne.n	8004cee <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	6a3b      	ldr	r3, [r7, #32]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	627b      	str	r3, [r7, #36]	; 0x24
 8004cec:	e053      	b.n	8004d96 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d106      	bne.n	8004d04 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004cf6:	69ba      	ldr	r2, [r7, #24]
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	627b      	str	r3, [r7, #36]	; 0x24
 8004d02:	e048      	b.n	8004d96 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d111      	bne.n	8004d30 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	0cdb      	lsrs	r3, r3, #19
 8004d10:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	0a9b      	lsrs	r3, r3, #10
 8004d16:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	08db      	lsrs	r3, r3, #3
 8004d1c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	015a      	lsls	r2, r3, #5
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	02db      	lsls	r3, r3, #11
 8004d26:	4313      	orrs	r3, r2
 8004d28:	697a      	ldr	r2, [r7, #20]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d2e:	e032      	b.n	8004d96 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	2b03      	cmp	r3, #3
 8004d36:	d117      	bne.n	8004d68 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004d38:	6a3b      	ldr	r3, [r7, #32]
 8004d3a:	0fdb      	lsrs	r3, r3, #31
 8004d3c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	0cdb      	lsrs	r3, r3, #19
 8004d42:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	0adb      	lsrs	r3, r3, #11
 8004d48:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	08db      	lsrs	r3, r3, #3
 8004d4e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	015a      	lsls	r2, r3, #5
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	029b      	lsls	r3, r3, #10
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	6a3b      	ldr	r3, [r7, #32]
 8004d5c:	03db      	lsls	r3, r3, #15
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	627b      	str	r3, [r7, #36]	; 0x24
 8004d66:	e016      	b.n	8004d96 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004d68:	6a3b      	ldr	r3, [r7, #32]
 8004d6a:	0f1b      	lsrs	r3, r3, #28
 8004d6c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	0d1b      	lsrs	r3, r3, #20
 8004d72:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	0b1b      	lsrs	r3, r3, #12
 8004d78:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	091b      	lsrs	r3, r3, #4
 8004d7e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	011a      	lsls	r2, r3, #4
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	021b      	lsls	r3, r3, #8
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	6a3b      	ldr	r3, [r7, #32]
 8004d8c:	031b      	lsls	r3, r3, #12
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	697a      	ldr	r2, [r7, #20]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d9c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004d9e:	e003      	b.n	8004da8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68ba      	ldr	r2, [r7, #8]
 8004da6:	60da      	str	r2, [r3, #12]
}
 8004da8:	bf00      	nop
 8004daa:	372c      	adds	r7, #44	; 0x2c
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b089      	sub	sp, #36	; 0x24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dca:	2300      	movs	r3, #0
 8004dcc:	61fb      	str	r3, [r7, #28]
 8004dce:	e177      	b.n	80050c0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	4013      	ands	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	f040 8166 	bne.w	80050ba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d00b      	beq.n	8004e0e <HAL_GPIO_Init+0x5a>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d007      	beq.n	8004e0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e02:	2b11      	cmp	r3, #17
 8004e04:	d003      	beq.n	8004e0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2b12      	cmp	r3, #18
 8004e0c:	d130      	bne.n	8004e70 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	005b      	lsls	r3, r3, #1
 8004e18:	2203      	movs	r2, #3
 8004e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1e:	43db      	mvns	r3, r3
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	4013      	ands	r3, r2
 8004e24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	68da      	ldr	r2, [r3, #12]
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	005b      	lsls	r3, r3, #1
 8004e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e44:	2201      	movs	r2, #1
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4c:	43db      	mvns	r3, r3
 8004e4e:	69ba      	ldr	r2, [r7, #24]
 8004e50:	4013      	ands	r3, r2
 8004e52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	091b      	lsrs	r3, r3, #4
 8004e5a:	f003 0201 	and.w	r2, r3, #1
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	fa02 f303 	lsl.w	r3, r2, r3
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	005b      	lsls	r3, r3, #1
 8004e7a:	2203      	movs	r2, #3
 8004e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e80:	43db      	mvns	r3, r3
 8004e82:	69ba      	ldr	r2, [r7, #24]
 8004e84:	4013      	ands	r3, r2
 8004e86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	689a      	ldr	r2, [r3, #8]
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	fa02 f303 	lsl.w	r3, r2, r3
 8004e94:	69ba      	ldr	r2, [r7, #24]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	69ba      	ldr	r2, [r7, #24]
 8004e9e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d003      	beq.n	8004eb0 <HAL_GPIO_Init+0xfc>
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	2b12      	cmp	r3, #18
 8004eae:	d123      	bne.n	8004ef8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	08da      	lsrs	r2, r3, #3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	3208      	adds	r2, #8
 8004eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	f003 0307 	and.w	r3, r3, #7
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	220f      	movs	r2, #15
 8004ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ecc:	43db      	mvns	r3, r3
 8004ece:	69ba      	ldr	r2, [r7, #24]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	691a      	ldr	r2, [r3, #16]
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	f003 0307 	and.w	r3, r3, #7
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	08da      	lsrs	r2, r3, #3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	3208      	adds	r2, #8
 8004ef2:	69b9      	ldr	r1, [r7, #24]
 8004ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	2203      	movs	r2, #3
 8004f04:	fa02 f303 	lsl.w	r3, r2, r3
 8004f08:	43db      	mvns	r3, r3
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f003 0203 	and.w	r2, r3, #3
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	005b      	lsls	r3, r3, #1
 8004f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f000 80c0 	beq.w	80050ba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	60fb      	str	r3, [r7, #12]
 8004f3e:	4b66      	ldr	r3, [pc, #408]	; (80050d8 <HAL_GPIO_Init+0x324>)
 8004f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f42:	4a65      	ldr	r2, [pc, #404]	; (80050d8 <HAL_GPIO_Init+0x324>)
 8004f44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f48:	6453      	str	r3, [r2, #68]	; 0x44
 8004f4a:	4b63      	ldr	r3, [pc, #396]	; (80050d8 <HAL_GPIO_Init+0x324>)
 8004f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f52:	60fb      	str	r3, [r7, #12]
 8004f54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f56:	4a61      	ldr	r2, [pc, #388]	; (80050dc <HAL_GPIO_Init+0x328>)
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	089b      	lsrs	r3, r3, #2
 8004f5c:	3302      	adds	r3, #2
 8004f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	f003 0303 	and.w	r3, r3, #3
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	220f      	movs	r2, #15
 8004f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f72:	43db      	mvns	r3, r3
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	4013      	ands	r3, r2
 8004f78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a58      	ldr	r2, [pc, #352]	; (80050e0 <HAL_GPIO_Init+0x32c>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d037      	beq.n	8004ff2 <HAL_GPIO_Init+0x23e>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a57      	ldr	r2, [pc, #348]	; (80050e4 <HAL_GPIO_Init+0x330>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d031      	beq.n	8004fee <HAL_GPIO_Init+0x23a>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a56      	ldr	r2, [pc, #344]	; (80050e8 <HAL_GPIO_Init+0x334>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d02b      	beq.n	8004fea <HAL_GPIO_Init+0x236>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a55      	ldr	r2, [pc, #340]	; (80050ec <HAL_GPIO_Init+0x338>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d025      	beq.n	8004fe6 <HAL_GPIO_Init+0x232>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a54      	ldr	r2, [pc, #336]	; (80050f0 <HAL_GPIO_Init+0x33c>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d01f      	beq.n	8004fe2 <HAL_GPIO_Init+0x22e>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a53      	ldr	r2, [pc, #332]	; (80050f4 <HAL_GPIO_Init+0x340>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d019      	beq.n	8004fde <HAL_GPIO_Init+0x22a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a52      	ldr	r2, [pc, #328]	; (80050f8 <HAL_GPIO_Init+0x344>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d013      	beq.n	8004fda <HAL_GPIO_Init+0x226>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a51      	ldr	r2, [pc, #324]	; (80050fc <HAL_GPIO_Init+0x348>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d00d      	beq.n	8004fd6 <HAL_GPIO_Init+0x222>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a50      	ldr	r2, [pc, #320]	; (8005100 <HAL_GPIO_Init+0x34c>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d007      	beq.n	8004fd2 <HAL_GPIO_Init+0x21e>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a4f      	ldr	r2, [pc, #316]	; (8005104 <HAL_GPIO_Init+0x350>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d101      	bne.n	8004fce <HAL_GPIO_Init+0x21a>
 8004fca:	2309      	movs	r3, #9
 8004fcc:	e012      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004fce:	230a      	movs	r3, #10
 8004fd0:	e010      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004fd2:	2308      	movs	r3, #8
 8004fd4:	e00e      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004fd6:	2307      	movs	r3, #7
 8004fd8:	e00c      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004fda:	2306      	movs	r3, #6
 8004fdc:	e00a      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004fde:	2305      	movs	r3, #5
 8004fe0:	e008      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004fe2:	2304      	movs	r3, #4
 8004fe4:	e006      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e004      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004fea:	2302      	movs	r3, #2
 8004fec:	e002      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e000      	b.n	8004ff4 <HAL_GPIO_Init+0x240>
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	69fa      	ldr	r2, [r7, #28]
 8004ff6:	f002 0203 	and.w	r2, r2, #3
 8004ffa:	0092      	lsls	r2, r2, #2
 8004ffc:	4093      	lsls	r3, r2
 8004ffe:	69ba      	ldr	r2, [r7, #24]
 8005000:	4313      	orrs	r3, r2
 8005002:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005004:	4935      	ldr	r1, [pc, #212]	; (80050dc <HAL_GPIO_Init+0x328>)
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	089b      	lsrs	r3, r3, #2
 800500a:	3302      	adds	r3, #2
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005012:	4b3d      	ldr	r3, [pc, #244]	; (8005108 <HAL_GPIO_Init+0x354>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	43db      	mvns	r3, r3
 800501c:	69ba      	ldr	r2, [r7, #24]
 800501e:	4013      	ands	r3, r2
 8005020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800502e:	69ba      	ldr	r2, [r7, #24]
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	4313      	orrs	r3, r2
 8005034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005036:	4a34      	ldr	r2, [pc, #208]	; (8005108 <HAL_GPIO_Init+0x354>)
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800503c:	4b32      	ldr	r3, [pc, #200]	; (8005108 <HAL_GPIO_Init+0x354>)
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	43db      	mvns	r3, r3
 8005046:	69ba      	ldr	r2, [r7, #24]
 8005048:	4013      	ands	r3, r2
 800504a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	4313      	orrs	r3, r2
 800505e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005060:	4a29      	ldr	r2, [pc, #164]	; (8005108 <HAL_GPIO_Init+0x354>)
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005066:	4b28      	ldr	r3, [pc, #160]	; (8005108 <HAL_GPIO_Init+0x354>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	43db      	mvns	r3, r3
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	4013      	ands	r3, r2
 8005074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	4313      	orrs	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800508a:	4a1f      	ldr	r2, [pc, #124]	; (8005108 <HAL_GPIO_Init+0x354>)
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005090:	4b1d      	ldr	r3, [pc, #116]	; (8005108 <HAL_GPIO_Init+0x354>)
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	43db      	mvns	r3, r3
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	4013      	ands	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80050ac:	69ba      	ldr	r2, [r7, #24]
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050b4:	4a14      	ldr	r2, [pc, #80]	; (8005108 <HAL_GPIO_Init+0x354>)
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	3301      	adds	r3, #1
 80050be:	61fb      	str	r3, [r7, #28]
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	2b0f      	cmp	r3, #15
 80050c4:	f67f ae84 	bls.w	8004dd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80050c8:	bf00      	nop
 80050ca:	bf00      	nop
 80050cc:	3724      	adds	r7, #36	; 0x24
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	40023800 	.word	0x40023800
 80050dc:	40013800 	.word	0x40013800
 80050e0:	40020000 	.word	0x40020000
 80050e4:	40020400 	.word	0x40020400
 80050e8:	40020800 	.word	0x40020800
 80050ec:	40020c00 	.word	0x40020c00
 80050f0:	40021000 	.word	0x40021000
 80050f4:	40021400 	.word	0x40021400
 80050f8:	40021800 	.word	0x40021800
 80050fc:	40021c00 	.word	0x40021c00
 8005100:	40022000 	.word	0x40022000
 8005104:	40022400 	.word	0x40022400
 8005108:	40013c00 	.word	0x40013c00

0800510c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	460b      	mov	r3, r1
 8005116:	807b      	strh	r3, [r7, #2]
 8005118:	4613      	mov	r3, r2
 800511a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800511c:	787b      	ldrb	r3, [r7, #1]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005122:	887a      	ldrh	r2, [r7, #2]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005128:	e003      	b.n	8005132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800512a:	887b      	ldrh	r3, [r7, #2]
 800512c:	041a      	lsls	r2, r3, #16
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	619a      	str	r2, [r3, #24]
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	460b      	mov	r3, r1
 8005148:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	695a      	ldr	r2, [r3, #20]
 800514e:	887b      	ldrh	r3, [r7, #2]
 8005150:	401a      	ands	r2, r3
 8005152:	887b      	ldrh	r3, [r7, #2]
 8005154:	429a      	cmp	r2, r3
 8005156:	d104      	bne.n	8005162 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005158:	887b      	ldrh	r3, [r7, #2]
 800515a:	041a      	lsls	r2, r3, #16
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005160:	e002      	b.n	8005168 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8005162:	887a      	ldrh	r2, [r7, #2]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	619a      	str	r2, [r3, #24]
}
 8005168:	bf00      	nop
 800516a:	370c      	adds	r7, #12
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d101      	bne.n	8005186 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e12b      	b.n	80053de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d106      	bne.n	80051a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f95d 	bl	800545a <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2224      	movs	r2, #36	; 0x24
 80051a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f022 0201 	bic.w	r2, r2, #1
 80051b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80051d8:	f001 ff1a 	bl	8007010 <HAL_RCC_GetPCLK1Freq>
 80051dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	4a81      	ldr	r2, [pc, #516]	; (80053e8 <HAL_I2C_Init+0x274>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d807      	bhi.n	80051f8 <HAL_I2C_Init+0x84>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	4a80      	ldr	r2, [pc, #512]	; (80053ec <HAL_I2C_Init+0x278>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	bf94      	ite	ls
 80051f0:	2301      	movls	r3, #1
 80051f2:	2300      	movhi	r3, #0
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	e006      	b.n	8005206 <HAL_I2C_Init+0x92>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4a7d      	ldr	r2, [pc, #500]	; (80053f0 <HAL_I2C_Init+0x27c>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	bf94      	ite	ls
 8005200:	2301      	movls	r3, #1
 8005202:	2300      	movhi	r3, #0
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e0e7      	b.n	80053de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	4a78      	ldr	r2, [pc, #480]	; (80053f4 <HAL_I2C_Init+0x280>)
 8005212:	fba2 2303 	umull	r2, r3, r2, r3
 8005216:	0c9b      	lsrs	r3, r3, #18
 8005218:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	430a      	orrs	r2, r1
 800522c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6a1b      	ldr	r3, [r3, #32]
 8005234:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	4a6a      	ldr	r2, [pc, #424]	; (80053e8 <HAL_I2C_Init+0x274>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d802      	bhi.n	8005248 <HAL_I2C_Init+0xd4>
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	3301      	adds	r3, #1
 8005246:	e009      	b.n	800525c <HAL_I2C_Init+0xe8>
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800524e:	fb02 f303 	mul.w	r3, r2, r3
 8005252:	4a69      	ldr	r2, [pc, #420]	; (80053f8 <HAL_I2C_Init+0x284>)
 8005254:	fba2 2303 	umull	r2, r3, r2, r3
 8005258:	099b      	lsrs	r3, r3, #6
 800525a:	3301      	adds	r3, #1
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	6812      	ldr	r2, [r2, #0]
 8005260:	430b      	orrs	r3, r1
 8005262:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800526e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	495c      	ldr	r1, [pc, #368]	; (80053e8 <HAL_I2C_Init+0x274>)
 8005278:	428b      	cmp	r3, r1
 800527a:	d819      	bhi.n	80052b0 <HAL_I2C_Init+0x13c>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	1e59      	subs	r1, r3, #1
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	005b      	lsls	r3, r3, #1
 8005286:	fbb1 f3f3 	udiv	r3, r1, r3
 800528a:	1c59      	adds	r1, r3, #1
 800528c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005290:	400b      	ands	r3, r1
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00a      	beq.n	80052ac <HAL_I2C_Init+0x138>
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	1e59      	subs	r1, r3, #1
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	005b      	lsls	r3, r3, #1
 80052a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80052a4:	3301      	adds	r3, #1
 80052a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052aa:	e051      	b.n	8005350 <HAL_I2C_Init+0x1dc>
 80052ac:	2304      	movs	r3, #4
 80052ae:	e04f      	b.n	8005350 <HAL_I2C_Init+0x1dc>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d111      	bne.n	80052dc <HAL_I2C_Init+0x168>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	1e58      	subs	r0, r3, #1
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6859      	ldr	r1, [r3, #4]
 80052c0:	460b      	mov	r3, r1
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	440b      	add	r3, r1
 80052c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80052ca:	3301      	adds	r3, #1
 80052cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	bf0c      	ite	eq
 80052d4:	2301      	moveq	r3, #1
 80052d6:	2300      	movne	r3, #0
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	e012      	b.n	8005302 <HAL_I2C_Init+0x18e>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	1e58      	subs	r0, r3, #1
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6859      	ldr	r1, [r3, #4]
 80052e4:	460b      	mov	r3, r1
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	440b      	add	r3, r1
 80052ea:	0099      	lsls	r1, r3, #2
 80052ec:	440b      	add	r3, r1
 80052ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80052f2:	3301      	adds	r3, #1
 80052f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	bf0c      	ite	eq
 80052fc:	2301      	moveq	r3, #1
 80052fe:	2300      	movne	r3, #0
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <HAL_I2C_Init+0x196>
 8005306:	2301      	movs	r3, #1
 8005308:	e022      	b.n	8005350 <HAL_I2C_Init+0x1dc>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10e      	bne.n	8005330 <HAL_I2C_Init+0x1bc>
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	1e58      	subs	r0, r3, #1
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6859      	ldr	r1, [r3, #4]
 800531a:	460b      	mov	r3, r1
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	440b      	add	r3, r1
 8005320:	fbb0 f3f3 	udiv	r3, r0, r3
 8005324:	3301      	adds	r3, #1
 8005326:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800532a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800532e:	e00f      	b.n	8005350 <HAL_I2C_Init+0x1dc>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	1e58      	subs	r0, r3, #1
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6859      	ldr	r1, [r3, #4]
 8005338:	460b      	mov	r3, r1
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	440b      	add	r3, r1
 800533e:	0099      	lsls	r1, r3, #2
 8005340:	440b      	add	r3, r1
 8005342:	fbb0 f3f3 	udiv	r3, r0, r3
 8005346:	3301      	adds	r3, #1
 8005348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800534c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005350:	6879      	ldr	r1, [r7, #4]
 8005352:	6809      	ldr	r1, [r1, #0]
 8005354:	4313      	orrs	r3, r2
 8005356:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	69da      	ldr	r2, [r3, #28]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	431a      	orrs	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	430a      	orrs	r2, r1
 8005372:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800537e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	6911      	ldr	r1, [r2, #16]
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	68d2      	ldr	r2, [r2, #12]
 800538a:	4311      	orrs	r1, r2
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	6812      	ldr	r2, [r2, #0]
 8005390:	430b      	orrs	r3, r1
 8005392:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	695a      	ldr	r2, [r3, #20]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	699b      	ldr	r3, [r3, #24]
 80053a6:	431a      	orrs	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0201 	orr.w	r2, r2, #1
 80053be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2220      	movs	r2, #32
 80053ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	000186a0 	.word	0x000186a0
 80053ec:	001e847f 	.word	0x001e847f
 80053f0:	003d08ff 	.word	0x003d08ff
 80053f4:	431bde83 	.word	0x431bde83
 80053f8:	10624dd3 	.word	0x10624dd3

080053fc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e021      	b.n	8005452 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2224      	movs	r2, #36	; 0x24
 8005412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 0201 	bic.w	r2, r2, #1
 8005424:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f821 	bl	800546e <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3708      	adds	r7, #8
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800545a:	b480      	push	{r7}
 800545c:	b083      	sub	sp, #12
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005462:	bf00      	nop
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr

0800546e <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800546e:	b480      	push	{r7}
 8005470:	b083      	sub	sp, #12
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005476:	bf00      	nop
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
	...

08005484 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b088      	sub	sp, #32
 8005488:	af02      	add	r7, sp, #8
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	4608      	mov	r0, r1
 800548e:	4611      	mov	r1, r2
 8005490:	461a      	mov	r2, r3
 8005492:	4603      	mov	r3, r0
 8005494:	817b      	strh	r3, [r7, #10]
 8005496:	460b      	mov	r3, r1
 8005498:	813b      	strh	r3, [r7, #8]
 800549a:	4613      	mov	r3, r2
 800549c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800549e:	f7fe fef3 	bl	8004288 <HAL_GetTick>
 80054a2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	2b20      	cmp	r3, #32
 80054ae:	f040 80d9 	bne.w	8005664 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	2319      	movs	r3, #25
 80054b8:	2201      	movs	r2, #1
 80054ba:	496d      	ldr	r1, [pc, #436]	; (8005670 <HAL_I2C_Mem_Write+0x1ec>)
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f000 fc89 	bl	8005dd4 <I2C_WaitOnFlagUntilTimeout>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d001      	beq.n	80054cc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80054c8:	2302      	movs	r3, #2
 80054ca:	e0cc      	b.n	8005666 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d101      	bne.n	80054da <HAL_I2C_Mem_Write+0x56>
 80054d6:	2302      	movs	r3, #2
 80054d8:	e0c5      	b.n	8005666 <HAL_I2C_Mem_Write+0x1e2>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d007      	beq.n	8005500 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 0201 	orr.w	r2, r2, #1
 80054fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800550e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2221      	movs	r2, #33	; 0x21
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2240      	movs	r2, #64	; 0x40
 800551c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2200      	movs	r2, #0
 8005524:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6a3a      	ldr	r2, [r7, #32]
 800552a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005530:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005536:	b29a      	uxth	r2, r3
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4a4d      	ldr	r2, [pc, #308]	; (8005674 <HAL_I2C_Mem_Write+0x1f0>)
 8005540:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005542:	88f8      	ldrh	r0, [r7, #6]
 8005544:	893a      	ldrh	r2, [r7, #8]
 8005546:	8979      	ldrh	r1, [r7, #10]
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	9301      	str	r3, [sp, #4]
 800554c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800554e:	9300      	str	r3, [sp, #0]
 8005550:	4603      	mov	r3, r0
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 fac4 	bl	8005ae0 <I2C_RequestMemoryWrite>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d052      	beq.n	8005604 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e081      	b.n	8005666 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005562:	697a      	ldr	r2, [r7, #20]
 8005564:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f000 fd0a 	bl	8005f80 <I2C_WaitOnTXEFlagUntilTimeout>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00d      	beq.n	800558e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005576:	2b04      	cmp	r3, #4
 8005578:	d107      	bne.n	800558a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005588:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e06b      	b.n	8005666 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005592:	781a      	ldrb	r2, [r3, #0]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559e:	1c5a      	adds	r2, r3, #1
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a8:	3b01      	subs	r3, #1
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	3b01      	subs	r3, #1
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	f003 0304 	and.w	r3, r3, #4
 80055c8:	2b04      	cmp	r3, #4
 80055ca:	d11b      	bne.n	8005604 <HAL_I2C_Mem_Write+0x180>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d017      	beq.n	8005604 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	781a      	ldrb	r2, [r3, #0]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ee:	3b01      	subs	r3, #1
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	3b01      	subs	r3, #1
 80055fe:	b29a      	uxth	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1aa      	bne.n	8005562 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800560c:	697a      	ldr	r2, [r7, #20]
 800560e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f000 fcf6 	bl	8006002 <I2C_WaitOnBTFFlagUntilTimeout>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00d      	beq.n	8005638 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005620:	2b04      	cmp	r3, #4
 8005622:	d107      	bne.n	8005634 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005632:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e016      	b.n	8005666 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005646:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2220      	movs	r2, #32
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005660:	2300      	movs	r3, #0
 8005662:	e000      	b.n	8005666 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005664:	2302      	movs	r3, #2
  }
}
 8005666:	4618      	mov	r0, r3
 8005668:	3718      	adds	r7, #24
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	00100002 	.word	0x00100002
 8005674:	ffff0000 	.word	0xffff0000

08005678 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b08c      	sub	sp, #48	; 0x30
 800567c:	af02      	add	r7, sp, #8
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	4608      	mov	r0, r1
 8005682:	4611      	mov	r1, r2
 8005684:	461a      	mov	r2, r3
 8005686:	4603      	mov	r3, r0
 8005688:	817b      	strh	r3, [r7, #10]
 800568a:	460b      	mov	r3, r1
 800568c:	813b      	strh	r3, [r7, #8]
 800568e:	4613      	mov	r3, r2
 8005690:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005692:	f7fe fdf9 	bl	8004288 <HAL_GetTick>
 8005696:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	2b20      	cmp	r3, #32
 80056a2:	f040 8208 	bne.w	8005ab6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a8:	9300      	str	r3, [sp, #0]
 80056aa:	2319      	movs	r3, #25
 80056ac:	2201      	movs	r2, #1
 80056ae:	497b      	ldr	r1, [pc, #492]	; (800589c <HAL_I2C_Mem_Read+0x224>)
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f000 fb8f 	bl	8005dd4 <I2C_WaitOnFlagUntilTimeout>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80056bc:	2302      	movs	r3, #2
 80056be:	e1fb      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d101      	bne.n	80056ce <HAL_I2C_Mem_Read+0x56>
 80056ca:	2302      	movs	r3, #2
 80056cc:	e1f4      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x440>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d007      	beq.n	80056f4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f042 0201 	orr.w	r2, r2, #1
 80056f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005702:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2222      	movs	r2, #34	; 0x22
 8005708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2240      	movs	r2, #64	; 0x40
 8005710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800571e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005724:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	4a5b      	ldr	r2, [pc, #364]	; (80058a0 <HAL_I2C_Mem_Read+0x228>)
 8005734:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005736:	88f8      	ldrh	r0, [r7, #6]
 8005738:	893a      	ldrh	r2, [r7, #8]
 800573a:	8979      	ldrh	r1, [r7, #10]
 800573c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800573e:	9301      	str	r3, [sp, #4]
 8005740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	4603      	mov	r3, r0
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 fa5e 	bl	8005c08 <I2C_RequestMemoryRead>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e1b0      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800575a:	2b00      	cmp	r3, #0
 800575c:	d113      	bne.n	8005786 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800575e:	2300      	movs	r3, #0
 8005760:	623b      	str	r3, [r7, #32]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	623b      	str	r3, [r7, #32]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	623b      	str	r3, [r7, #32]
 8005772:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005782:	601a      	str	r2, [r3, #0]
 8005784:	e184      	b.n	8005a90 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578a:	2b01      	cmp	r3, #1
 800578c:	d11b      	bne.n	80057c6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800579c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800579e:	2300      	movs	r3, #0
 80057a0:	61fb      	str	r3, [r7, #28]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	61fb      	str	r3, [r7, #28]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	61fb      	str	r3, [r7, #28]
 80057b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	e164      	b.n	8005a90 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d11b      	bne.n	8005806 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057dc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ee:	2300      	movs	r3, #0
 80057f0:	61bb      	str	r3, [r7, #24]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	695b      	ldr	r3, [r3, #20]
 80057f8:	61bb      	str	r3, [r7, #24]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	61bb      	str	r3, [r7, #24]
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	e144      	b.n	8005a90 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005806:	2300      	movs	r3, #0
 8005808:	617b      	str	r3, [r7, #20]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	695b      	ldr	r3, [r3, #20]
 8005810:	617b      	str	r3, [r7, #20]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	617b      	str	r3, [r7, #20]
 800581a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800581c:	e138      	b.n	8005a90 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005822:	2b03      	cmp	r3, #3
 8005824:	f200 80f1 	bhi.w	8005a0a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800582c:	2b01      	cmp	r3, #1
 800582e:	d123      	bne.n	8005878 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005832:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f000 fc25 	bl	8006084 <I2C_WaitOnRXNEFlagUntilTimeout>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e139      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	691a      	ldr	r2, [r3, #16]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584e:	b2d2      	uxtb	r2, r2
 8005850:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005856:	1c5a      	adds	r2, r3, #1
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005860:	3b01      	subs	r3, #1
 8005862:	b29a      	uxth	r2, r3
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800586c:	b29b      	uxth	r3, r3
 800586e:	3b01      	subs	r3, #1
 8005870:	b29a      	uxth	r2, r3
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005876:	e10b      	b.n	8005a90 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800587c:	2b02      	cmp	r3, #2
 800587e:	d14e      	bne.n	800591e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005886:	2200      	movs	r2, #0
 8005888:	4906      	ldr	r1, [pc, #24]	; (80058a4 <HAL_I2C_Mem_Read+0x22c>)
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 faa2 	bl	8005dd4 <I2C_WaitOnFlagUntilTimeout>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d008      	beq.n	80058a8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e10e      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x440>
 800589a:	bf00      	nop
 800589c:	00100002 	.word	0x00100002
 80058a0:	ffff0000 	.word	0xffff0000
 80058a4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691a      	ldr	r2, [r3, #16]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c2:	b2d2      	uxtb	r2, r2
 80058c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ca:	1c5a      	adds	r2, r3, #1
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058d4:	3b01      	subs	r3, #1
 80058d6:	b29a      	uxth	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	3b01      	subs	r3, #1
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	691a      	ldr	r2, [r3, #16]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f4:	b2d2      	uxtb	r2, r2
 80058f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fc:	1c5a      	adds	r2, r3, #1
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005906:	3b01      	subs	r3, #1
 8005908:	b29a      	uxth	r2, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005912:	b29b      	uxth	r3, r3
 8005914:	3b01      	subs	r3, #1
 8005916:	b29a      	uxth	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800591c:	e0b8      	b.n	8005a90 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800591e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005924:	2200      	movs	r2, #0
 8005926:	4966      	ldr	r1, [pc, #408]	; (8005ac0 <HAL_I2C_Mem_Read+0x448>)
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f000 fa53 	bl	8005dd4 <I2C_WaitOnFlagUntilTimeout>
 800592e:	4603      	mov	r3, r0
 8005930:	2b00      	cmp	r3, #0
 8005932:	d001      	beq.n	8005938 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	e0bf      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005946:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	691a      	ldr	r2, [r3, #16]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005952:	b2d2      	uxtb	r2, r2
 8005954:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595a:	1c5a      	adds	r2, r3, #1
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005964:	3b01      	subs	r3, #1
 8005966:	b29a      	uxth	r2, r3
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005970:	b29b      	uxth	r3, r3
 8005972:	3b01      	subs	r3, #1
 8005974:	b29a      	uxth	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005980:	2200      	movs	r2, #0
 8005982:	494f      	ldr	r1, [pc, #316]	; (8005ac0 <HAL_I2C_Mem_Read+0x448>)
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f000 fa25 	bl	8005dd4 <I2C_WaitOnFlagUntilTimeout>
 800598a:	4603      	mov	r3, r0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d001      	beq.n	8005994 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e091      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	691a      	ldr	r2, [r3, #16]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ae:	b2d2      	uxtb	r2, r2
 80059b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b6:	1c5a      	adds	r2, r3, #1
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059c0:	3b01      	subs	r3, #1
 80059c2:	b29a      	uxth	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	3b01      	subs	r3, #1
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	691a      	ldr	r2, [r3, #16]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e0:	b2d2      	uxtb	r2, r2
 80059e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e8:	1c5a      	adds	r2, r3, #1
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059f2:	3b01      	subs	r3, #1
 80059f4:	b29a      	uxth	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	3b01      	subs	r3, #1
 8005a02:	b29a      	uxth	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a08:	e042      	b.n	8005a90 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a0c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f000 fb38 	bl	8006084 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d001      	beq.n	8005a1e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e04c      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	691a      	ldr	r2, [r3, #16]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a28:	b2d2      	uxtb	r2, r2
 8005a2a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a30:	1c5a      	adds	r2, r3, #1
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	695b      	ldr	r3, [r3, #20]
 8005a56:	f003 0304 	and.w	r3, r3, #4
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	d118      	bne.n	8005a90 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	691a      	ldr	r2, [r3, #16]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a68:	b2d2      	uxtb	r2, r2
 8005a6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a70:	1c5a      	adds	r2, r3, #1
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f47f aec2 	bne.w	800581e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	e000      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005ab6:	2302      	movs	r3, #2
  }
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3728      	adds	r7, #40	; 0x28
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	00010004 	.word	0x00010004

08005ac4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ad2:	b2db      	uxtb	r3, r3
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	370c      	adds	r7, #12
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr

08005ae0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b088      	sub	sp, #32
 8005ae4:	af02      	add	r7, sp, #8
 8005ae6:	60f8      	str	r0, [r7, #12]
 8005ae8:	4608      	mov	r0, r1
 8005aea:	4611      	mov	r1, r2
 8005aec:	461a      	mov	r2, r3
 8005aee:	4603      	mov	r3, r0
 8005af0:	817b      	strh	r3, [r7, #10]
 8005af2:	460b      	mov	r3, r1
 8005af4:	813b      	strh	r3, [r7, #8]
 8005af6:	4613      	mov	r3, r2
 8005af8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b08:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	6a3b      	ldr	r3, [r7, #32]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	f000 f95c 	bl	8005dd4 <I2C_WaitOnFlagUntilTimeout>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00c      	beq.n	8005b3c <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d003      	beq.n	8005b38 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b36:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b38:	2303      	movs	r3, #3
 8005b3a:	e05f      	b.n	8005bfc <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b3c:	897b      	ldrh	r3, [r7, #10]
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	461a      	mov	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b4a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4e:	6a3a      	ldr	r2, [r7, #32]
 8005b50:	492c      	ldr	r1, [pc, #176]	; (8005c04 <I2C_RequestMemoryWrite+0x124>)
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f000 f995 	bl	8005e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d001      	beq.n	8005b62 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e04c      	b.n	8005bfc <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b62:	2300      	movs	r3, #0
 8005b64:	617b      	str	r3, [r7, #20]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	695b      	ldr	r3, [r3, #20]
 8005b6c:	617b      	str	r3, [r7, #20]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	617b      	str	r3, [r7, #20]
 8005b76:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b7a:	6a39      	ldr	r1, [r7, #32]
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 f9ff 	bl	8005f80 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00d      	beq.n	8005ba4 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b8c:	2b04      	cmp	r3, #4
 8005b8e:	d107      	bne.n	8005ba0 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b9e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e02b      	b.n	8005bfc <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ba4:	88fb      	ldrh	r3, [r7, #6]
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d105      	bne.n	8005bb6 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005baa:	893b      	ldrh	r3, [r7, #8]
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	611a      	str	r2, [r3, #16]
 8005bb4:	e021      	b.n	8005bfa <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005bb6:	893b      	ldrh	r3, [r7, #8]
 8005bb8:	0a1b      	lsrs	r3, r3, #8
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bc6:	6a39      	ldr	r1, [r7, #32]
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f000 f9d9 	bl	8005f80 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00d      	beq.n	8005bf0 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd8:	2b04      	cmp	r3, #4
 8005bda:	d107      	bne.n	8005bec <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e005      	b.n	8005bfc <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005bf0:	893b      	ldrh	r3, [r7, #8]
 8005bf2:	b2da      	uxtb	r2, r3
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3718      	adds	r7, #24
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	00010002 	.word	0x00010002

08005c08 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b088      	sub	sp, #32
 8005c0c:	af02      	add	r7, sp, #8
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	4608      	mov	r0, r1
 8005c12:	4611      	mov	r1, r2
 8005c14:	461a      	mov	r2, r3
 8005c16:	4603      	mov	r3, r0
 8005c18:	817b      	strh	r3, [r7, #10]
 8005c1a:	460b      	mov	r3, r1
 8005c1c:	813b      	strh	r3, [r7, #8]
 8005c1e:	4613      	mov	r3, r2
 8005c20:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c30:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	6a3b      	ldr	r3, [r7, #32]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f000 f8c0 	bl	8005dd4 <I2C_WaitOnFlagUntilTimeout>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00c      	beq.n	8005c74 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d003      	beq.n	8005c70 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c6e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c70:	2303      	movs	r3, #3
 8005c72:	e0a9      	b.n	8005dc8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c74:	897b      	ldrh	r3, [r7, #10]
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	461a      	mov	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005c82:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c86:	6a3a      	ldr	r2, [r7, #32]
 8005c88:	4951      	ldr	r1, [pc, #324]	; (8005dd0 <I2C_RequestMemoryRead+0x1c8>)
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f000 f8f9 	bl	8005e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e096      	b.n	8005dc8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	617b      	str	r3, [r7, #20]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	617b      	str	r3, [r7, #20]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	699b      	ldr	r3, [r3, #24]
 8005cac:	617b      	str	r3, [r7, #20]
 8005cae:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cb2:	6a39      	ldr	r1, [r7, #32]
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f000 f963 	bl	8005f80 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00d      	beq.n	8005cdc <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc4:	2b04      	cmp	r3, #4
 8005cc6:	d107      	bne.n	8005cd8 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cd6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e075      	b.n	8005dc8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005cdc:	88fb      	ldrh	r3, [r7, #6]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d105      	bne.n	8005cee <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ce2:	893b      	ldrh	r3, [r7, #8]
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	611a      	str	r2, [r3, #16]
 8005cec:	e021      	b.n	8005d32 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005cee:	893b      	ldrh	r3, [r7, #8]
 8005cf0:	0a1b      	lsrs	r3, r3, #8
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	b2da      	uxtb	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cfe:	6a39      	ldr	r1, [r7, #32]
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f93d 	bl	8005f80 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00d      	beq.n	8005d28 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d10:	2b04      	cmp	r3, #4
 8005d12:	d107      	bne.n	8005d24 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d22:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e04f      	b.n	8005dc8 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d28:	893b      	ldrh	r3, [r7, #8]
 8005d2a:	b2da      	uxtb	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d34:	6a39      	ldr	r1, [r7, #32]
 8005d36:	68f8      	ldr	r0, [r7, #12]
 8005d38:	f000 f922 	bl	8005f80 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00d      	beq.n	8005d5e <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d46:	2b04      	cmp	r3, #4
 8005d48:	d107      	bne.n	8005d5a <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e034      	b.n	8005dc8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d70:	9300      	str	r3, [sp, #0]
 8005d72:	6a3b      	ldr	r3, [r7, #32]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f000 f82a 	bl	8005dd4 <I2C_WaitOnFlagUntilTimeout>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00c      	beq.n	8005da0 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d003      	beq.n	8005d9c <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e013      	b.n	8005dc8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005da0:	897b      	ldrh	r3, [r7, #10]
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	f043 0301 	orr.w	r3, r3, #1
 8005da8:	b2da      	uxtb	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db2:	6a3a      	ldr	r2, [r7, #32]
 8005db4:	4906      	ldr	r1, [pc, #24]	; (8005dd0 <I2C_RequestMemoryRead+0x1c8>)
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f000 f863 	bl	8005e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d001      	beq.n	8005dc6 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e000      	b.n	8005dc8 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3718      	adds	r7, #24
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	00010002 	.word	0x00010002

08005dd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	603b      	str	r3, [r7, #0]
 8005de0:	4613      	mov	r3, r2
 8005de2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005de4:	e025      	b.n	8005e32 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dec:	d021      	beq.n	8005e32 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dee:	f7fe fa4b 	bl	8004288 <HAL_GetTick>
 8005df2:	4602      	mov	r2, r0
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	683a      	ldr	r2, [r7, #0]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d302      	bcc.n	8005e04 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d116      	bne.n	8005e32 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1e:	f043 0220 	orr.w	r2, r3, #32
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e023      	b.n	8005e7a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	0c1b      	lsrs	r3, r3, #16
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d10d      	bne.n	8005e58 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	43da      	mvns	r2, r3
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	4013      	ands	r3, r2
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	bf0c      	ite	eq
 8005e4e:	2301      	moveq	r3, #1
 8005e50:	2300      	movne	r3, #0
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	461a      	mov	r2, r3
 8005e56:	e00c      	b.n	8005e72 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	43da      	mvns	r2, r3
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	4013      	ands	r3, r2
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	bf0c      	ite	eq
 8005e6a:	2301      	moveq	r3, #1
 8005e6c:	2300      	movne	r3, #0
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	461a      	mov	r2, r3
 8005e72:	79fb      	ldrb	r3, [r7, #7]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d0b6      	beq.n	8005de6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005e82:	b580      	push	{r7, lr}
 8005e84:	b084      	sub	sp, #16
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	60f8      	str	r0, [r7, #12]
 8005e8a:	60b9      	str	r1, [r7, #8]
 8005e8c:	607a      	str	r2, [r7, #4]
 8005e8e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e90:	e051      	b.n	8005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ea0:	d123      	bne.n	8005eea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eb0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005eba:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed6:	f043 0204 	orr.w	r2, r3, #4
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e046      	b.n	8005f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef0:	d021      	beq.n	8005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ef2:	f7fe f9c9 	bl	8004288 <HAL_GetTick>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	1ad3      	subs	r3, r2, r3
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d302      	bcc.n	8005f08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d116      	bne.n	8005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2220      	movs	r2, #32
 8005f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f22:	f043 0220 	orr.w	r2, r3, #32
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e020      	b.n	8005f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	0c1b      	lsrs	r3, r3, #16
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d10c      	bne.n	8005f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	695b      	ldr	r3, [r3, #20]
 8005f46:	43da      	mvns	r2, r3
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	bf14      	ite	ne
 8005f52:	2301      	movne	r3, #1
 8005f54:	2300      	moveq	r3, #0
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	e00b      	b.n	8005f72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	43da      	mvns	r2, r3
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	4013      	ands	r3, r2
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	bf14      	ite	ne
 8005f6c:	2301      	movne	r3, #1
 8005f6e:	2300      	moveq	r3, #0
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d18d      	bne.n	8005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f8c:	e02d      	b.n	8005fea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f000 f8ce 	bl	8006130 <I2C_IsAcknowledgeFailed>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e02d      	b.n	8005ffa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa4:	d021      	beq.n	8005fea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fa6:	f7fe f96f 	bl	8004288 <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	68ba      	ldr	r2, [r7, #8]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d302      	bcc.n	8005fbc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d116      	bne.n	8005fea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2220      	movs	r2, #32
 8005fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd6:	f043 0220 	orr.w	r2, r3, #32
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e007      	b.n	8005ffa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ff4:	2b80      	cmp	r3, #128	; 0x80
 8005ff6:	d1ca      	bne.n	8005f8e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b084      	sub	sp, #16
 8006006:	af00      	add	r7, sp, #0
 8006008:	60f8      	str	r0, [r7, #12]
 800600a:	60b9      	str	r1, [r7, #8]
 800600c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800600e:	e02d      	b.n	800606c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 f88d 	bl	8006130 <I2C_IsAcknowledgeFailed>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e02d      	b.n	800607c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006026:	d021      	beq.n	800606c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006028:	f7fe f92e 	bl	8004288 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	429a      	cmp	r2, r3
 8006036:	d302      	bcc.n	800603e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d116      	bne.n	800606c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2220      	movs	r2, #32
 8006048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006058:	f043 0220 	orr.w	r2, r3, #32
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	e007      	b.n	800607c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	f003 0304 	and.w	r3, r3, #4
 8006076:	2b04      	cmp	r3, #4
 8006078:	d1ca      	bne.n	8006010 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3710      	adds	r7, #16
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006090:	e042      	b.n	8006118 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	f003 0310 	and.w	r3, r3, #16
 800609c:	2b10      	cmp	r3, #16
 800609e:	d119      	bne.n	80060d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f06f 0210 	mvn.w	r2, #16
 80060a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2220      	movs	r2, #32
 80060b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e029      	b.n	8006128 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d4:	f7fe f8d8 	bl	8004288 <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d302      	bcc.n	80060ea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d116      	bne.n	8006118 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2220      	movs	r2, #32
 80060f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006104:	f043 0220 	orr.w	r2, r3, #32
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e007      	b.n	8006128 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	695b      	ldr	r3, [r3, #20]
 800611e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006122:	2b40      	cmp	r3, #64	; 0x40
 8006124:	d1b5      	bne.n	8006092 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	3710      	adds	r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006146:	d11b      	bne.n	8006180 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006150:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2220      	movs	r2, #32
 800615c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800616c:	f043 0204 	orr.w	r2, r3, #4
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e000      	b.n	8006182 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	4618      	mov	r0, r3
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
	...

08006190 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d101      	bne.n	80061a2 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e0bf      	b.n	8006322 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d106      	bne.n	80061bc <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 f8ba 	bl	8006330 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2202      	movs	r2, #2
 80061c0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80061d2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6999      	ldr	r1, [r3, #24]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685a      	ldr	r2, [r3, #4]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80061e8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6899      	ldr	r1, [r3, #8]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	4b4a      	ldr	r3, [pc, #296]	; (800632c <HAL_LTDC_Init+0x19c>)
 8006204:	400b      	ands	r3, r1
 8006206:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	695b      	ldr	r3, [r3, #20]
 800620c:	041b      	lsls	r3, r3, #16
 800620e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6899      	ldr	r1, [r3, #8]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	431a      	orrs	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68d9      	ldr	r1, [r3, #12]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	4b3e      	ldr	r3, [pc, #248]	; (800632c <HAL_LTDC_Init+0x19c>)
 8006232:	400b      	ands	r3, r1
 8006234:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	69db      	ldr	r3, [r3, #28]
 800623a:	041b      	lsls	r3, r3, #16
 800623c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68d9      	ldr	r1, [r3, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a1a      	ldr	r2, [r3, #32]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	431a      	orrs	r2, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	430a      	orrs	r2, r1
 8006252:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	6919      	ldr	r1, [r3, #16]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	4b33      	ldr	r3, [pc, #204]	; (800632c <HAL_LTDC_Init+0x19c>)
 8006260:	400b      	ands	r3, r1
 8006262:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006268:	041b      	lsls	r3, r3, #16
 800626a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6919      	ldr	r1, [r3, #16]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	431a      	orrs	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	430a      	orrs	r2, r1
 8006280:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6959      	ldr	r1, [r3, #20]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	4b27      	ldr	r3, [pc, #156]	; (800632c <HAL_LTDC_Init+0x19c>)
 800628e:	400b      	ands	r3, r1
 8006290:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006296:	041b      	lsls	r3, r3, #16
 8006298:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	6959      	ldr	r1, [r3, #20]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	431a      	orrs	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	430a      	orrs	r2, r1
 80062ae:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062b6:	021b      	lsls	r3, r3, #8
 80062b8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80062c0:	041b      	lsls	r3, r3, #16
 80062c2:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80062d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	4313      	orrs	r3, r2
 80062e0:	687a      	ldr	r2, [r7, #4]
 80062e2:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80062e6:	431a      	orrs	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	430a      	orrs	r2, r1
 80062ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f042 0206 	orr.w	r2, r2, #6
 80062fe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	699a      	ldr	r2, [r3, #24]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f042 0201 	orr.w	r2, r2, #1
 800630e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3710      	adds	r7, #16
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	f000f800 	.word	0xf000f800

08006330 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006344:	b5b0      	push	{r4, r5, r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006356:	2b01      	cmp	r3, #1
 8006358:	d101      	bne.n	800635e <HAL_LTDC_ConfigLayer+0x1a>
 800635a:	2302      	movs	r3, #2
 800635c:	e02c      	b.n	80063b8 <HAL_LTDC_ConfigLayer+0x74>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2202      	movs	r2, #2
 800636a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800636e:	68fa      	ldr	r2, [r7, #12]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2134      	movs	r1, #52	; 0x34
 8006374:	fb01 f303 	mul.w	r3, r1, r3
 8006378:	4413      	add	r3, r2
 800637a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	4614      	mov	r4, r2
 8006382:	461d      	mov	r5, r3
 8006384:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006386:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800638a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800638c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800638e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006390:	682b      	ldr	r3, [r5, #0]
 8006392:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	68b9      	ldr	r1, [r7, #8]
 8006398:	68f8      	ldr	r0, [r7, #12]
 800639a:	f000 f83b 	bl	8006414 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2201      	movs	r2, #1
 80063a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3710      	adds	r7, #16
 80063bc:	46bd      	mov	sp, r7
 80063be:	bdb0      	pop	{r4, r5, r7, pc}

080063c0 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b083      	sub	sp, #12
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d101      	bne.n	80063d6 <HAL_LTDC_EnableDither+0x16>
 80063d2:	2302      	movs	r3, #2
 80063d4:	e016      	b.n	8006404 <HAL_LTDC_EnableDither+0x44>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2202      	movs	r2, #2
 80063e2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80063e6:	4b0a      	ldr	r3, [pc, #40]	; (8006410 <HAL_LTDC_EnableDither+0x50>)
 80063e8:	699b      	ldr	r3, [r3, #24]
 80063ea:	4a09      	ldr	r2, [pc, #36]	; (8006410 <HAL_LTDC_EnableDither+0x50>)
 80063ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063f0:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2201      	movs	r2, #1
 80063f6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	370c      	adds	r7, #12
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr
 8006410:	40016800 	.word	0x40016800

08006414 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006414:	b480      	push	{r7}
 8006416:	b089      	sub	sp, #36	; 0x24
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	685a      	ldr	r2, [r3, #4]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	0c1b      	lsrs	r3, r3, #16
 800642c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006430:	4413      	add	r3, r2
 8006432:	041b      	lsls	r3, r3, #16
 8006434:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	461a      	mov	r2, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	01db      	lsls	r3, r3, #7
 8006440:	4413      	add	r3, r2
 8006442:	3384      	adds	r3, #132	; 0x84
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	68fa      	ldr	r2, [r7, #12]
 8006448:	6812      	ldr	r2, [r2, #0]
 800644a:	4611      	mov	r1, r2
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	01d2      	lsls	r2, r2, #7
 8006450:	440a      	add	r2, r1
 8006452:	3284      	adds	r2, #132	; 0x84
 8006454:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006458:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	0c1b      	lsrs	r3, r3, #16
 8006466:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800646a:	4413      	add	r3, r2
 800646c:	1c5a      	adds	r2, r3, #1
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4619      	mov	r1, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	01db      	lsls	r3, r3, #7
 8006478:	440b      	add	r3, r1
 800647a:	3384      	adds	r3, #132	; 0x84
 800647c:	4619      	mov	r1, r3
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	4313      	orrs	r3, r2
 8006482:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	68da      	ldr	r2, [r3, #12]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006492:	4413      	add	r3, r2
 8006494:	041b      	lsls	r3, r3, #16
 8006496:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	461a      	mov	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	01db      	lsls	r3, r3, #7
 80064a2:	4413      	add	r3, r2
 80064a4:	3384      	adds	r3, #132	; 0x84
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	6812      	ldr	r2, [r2, #0]
 80064ac:	4611      	mov	r1, r2
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	01d2      	lsls	r2, r2, #7
 80064b2:	440a      	add	r2, r1
 80064b4:	3284      	adds	r2, #132	; 0x84
 80064b6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80064ba:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	689a      	ldr	r2, [r3, #8]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80064ca:	4413      	add	r3, r2
 80064cc:	1c5a      	adds	r2, r3, #1
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4619      	mov	r1, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	01db      	lsls	r3, r3, #7
 80064d8:	440b      	add	r3, r1
 80064da:	3384      	adds	r3, #132	; 0x84
 80064dc:	4619      	mov	r1, r3
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	461a      	mov	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	01db      	lsls	r3, r3, #7
 80064ee:	4413      	add	r3, r2
 80064f0:	3384      	adds	r3, #132	; 0x84
 80064f2:	691b      	ldr	r3, [r3, #16]
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	6812      	ldr	r2, [r2, #0]
 80064f8:	4611      	mov	r1, r2
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	01d2      	lsls	r2, r2, #7
 80064fe:	440a      	add	r2, r1
 8006500:	3284      	adds	r2, #132	; 0x84
 8006502:	f023 0307 	bic.w	r3, r3, #7
 8006506:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	461a      	mov	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	01db      	lsls	r3, r3, #7
 8006512:	4413      	add	r3, r2
 8006514:	3384      	adds	r3, #132	; 0x84
 8006516:	461a      	mov	r2, r3
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006524:	021b      	lsls	r3, r3, #8
 8006526:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800652e:	041b      	lsls	r3, r3, #16
 8006530:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	699b      	ldr	r3, [r3, #24]
 8006536:	061b      	lsls	r3, r3, #24
 8006538:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	461a      	mov	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	01db      	lsls	r3, r3, #7
 8006544:	4413      	add	r3, r2
 8006546:	3384      	adds	r3, #132	; 0x84
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	461a      	mov	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	01db      	lsls	r3, r3, #7
 8006554:	4413      	add	r3, r2
 8006556:	3384      	adds	r3, #132	; 0x84
 8006558:	461a      	mov	r2, r3
 800655a:	2300      	movs	r3, #0
 800655c:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006564:	461a      	mov	r2, r3
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	431a      	orrs	r2, r3
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	431a      	orrs	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4619      	mov	r1, r3
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	01db      	lsls	r3, r3, #7
 8006578:	440b      	add	r3, r1
 800657a:	3384      	adds	r3, #132	; 0x84
 800657c:	4619      	mov	r1, r3
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	4313      	orrs	r3, r2
 8006582:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	461a      	mov	r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	01db      	lsls	r3, r3, #7
 800658e:	4413      	add	r3, r2
 8006590:	3384      	adds	r3, #132	; 0x84
 8006592:	695b      	ldr	r3, [r3, #20]
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	6812      	ldr	r2, [r2, #0]
 8006598:	4611      	mov	r1, r2
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	01d2      	lsls	r2, r2, #7
 800659e:	440a      	add	r2, r1
 80065a0:	3284      	adds	r2, #132	; 0x84
 80065a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80065a6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	461a      	mov	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	01db      	lsls	r3, r3, #7
 80065b2:	4413      	add	r3, r2
 80065b4:	3384      	adds	r3, #132	; 0x84
 80065b6:	461a      	mov	r2, r3
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	695b      	ldr	r3, [r3, #20]
 80065bc:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	461a      	mov	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	01db      	lsls	r3, r3, #7
 80065c8:	4413      	add	r3, r2
 80065ca:	3384      	adds	r3, #132	; 0x84
 80065cc:	69db      	ldr	r3, [r3, #28]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	6812      	ldr	r2, [r2, #0]
 80065d2:	4611      	mov	r1, r2
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	01d2      	lsls	r2, r2, #7
 80065d8:	440a      	add	r2, r1
 80065da:	3284      	adds	r2, #132	; 0x84
 80065dc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80065e0:	f023 0307 	bic.w	r3, r3, #7
 80065e4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	69da      	ldr	r2, [r3, #28]
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	68f9      	ldr	r1, [r7, #12]
 80065f0:	6809      	ldr	r1, [r1, #0]
 80065f2:	4608      	mov	r0, r1
 80065f4:	6879      	ldr	r1, [r7, #4]
 80065f6:	01c9      	lsls	r1, r1, #7
 80065f8:	4401      	add	r1, r0
 80065fa:	3184      	adds	r1, #132	; 0x84
 80065fc:	4313      	orrs	r3, r2
 80065fe:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	461a      	mov	r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	01db      	lsls	r3, r3, #7
 800660a:	4413      	add	r3, r2
 800660c:	3384      	adds	r3, #132	; 0x84
 800660e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	461a      	mov	r2, r3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	01db      	lsls	r3, r3, #7
 800661a:	4413      	add	r3, r2
 800661c:	3384      	adds	r3, #132	; 0x84
 800661e:	461a      	mov	r2, r3
 8006620:	2300      	movs	r3, #0
 8006622:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	461a      	mov	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	01db      	lsls	r3, r3, #7
 800662e:	4413      	add	r3, r2
 8006630:	3384      	adds	r3, #132	; 0x84
 8006632:	461a      	mov	r2, r3
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006638:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d102      	bne.n	8006648 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8006642:	2304      	movs	r3, #4
 8006644:	61fb      	str	r3, [r7, #28]
 8006646:	e01b      	b.n	8006680 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d102      	bne.n	8006656 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8006650:	2303      	movs	r3, #3
 8006652:	61fb      	str	r3, [r7, #28]
 8006654:	e014      	b.n	8006680 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	2b04      	cmp	r3, #4
 800665c:	d00b      	beq.n	8006676 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006662:	2b02      	cmp	r3, #2
 8006664:	d007      	beq.n	8006676 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800666a:	2b03      	cmp	r3, #3
 800666c:	d003      	beq.n	8006676 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006672:	2b07      	cmp	r3, #7
 8006674:	d102      	bne.n	800667c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8006676:	2302      	movs	r3, #2
 8006678:	61fb      	str	r3, [r7, #28]
 800667a:	e001      	b.n	8006680 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 800667c:	2301      	movs	r3, #1
 800667e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	461a      	mov	r2, r3
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	01db      	lsls	r3, r3, #7
 800668a:	4413      	add	r3, r2
 800668c:	3384      	adds	r3, #132	; 0x84
 800668e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	6812      	ldr	r2, [r2, #0]
 8006694:	4611      	mov	r1, r2
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	01d2      	lsls	r2, r2, #7
 800669a:	440a      	add	r2, r1
 800669c:	3284      	adds	r2, #132	; 0x84
 800669e:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80066a2:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a8:	69fa      	ldr	r2, [r7, #28]
 80066aa:	fb02 f303 	mul.w	r3, r2, r3
 80066ae:	041a      	lsls	r2, r3, #16
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	6859      	ldr	r1, [r3, #4]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	1acb      	subs	r3, r1, r3
 80066ba:	69f9      	ldr	r1, [r7, #28]
 80066bc:	fb01 f303 	mul.w	r3, r1, r3
 80066c0:	3303      	adds	r3, #3
 80066c2:	68f9      	ldr	r1, [r7, #12]
 80066c4:	6809      	ldr	r1, [r1, #0]
 80066c6:	4608      	mov	r0, r1
 80066c8:	6879      	ldr	r1, [r7, #4]
 80066ca:	01c9      	lsls	r1, r1, #7
 80066cc:	4401      	add	r1, r0
 80066ce:	3184      	adds	r1, #132	; 0x84
 80066d0:	4313      	orrs	r3, r2
 80066d2:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	461a      	mov	r2, r3
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	01db      	lsls	r3, r3, #7
 80066de:	4413      	add	r3, r2
 80066e0:	3384      	adds	r3, #132	; 0x84
 80066e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	6812      	ldr	r2, [r2, #0]
 80066e8:	4611      	mov	r1, r2
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	01d2      	lsls	r2, r2, #7
 80066ee:	440a      	add	r2, r1
 80066f0:	3284      	adds	r2, #132	; 0x84
 80066f2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80066f6:	f023 0307 	bic.w	r3, r3, #7
 80066fa:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	461a      	mov	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	01db      	lsls	r3, r3, #7
 8006706:	4413      	add	r3, r2
 8006708:	3384      	adds	r3, #132	; 0x84
 800670a:	461a      	mov	r2, r3
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006710:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	461a      	mov	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	01db      	lsls	r3, r3, #7
 800671c:	4413      	add	r3, r2
 800671e:	3384      	adds	r3, #132	; 0x84
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68fa      	ldr	r2, [r7, #12]
 8006724:	6812      	ldr	r2, [r2, #0]
 8006726:	4611      	mov	r1, r2
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	01d2      	lsls	r2, r2, #7
 800672c:	440a      	add	r2, r1
 800672e:	3284      	adds	r2, #132	; 0x84
 8006730:	f043 0301 	orr.w	r3, r3, #1
 8006734:	6013      	str	r3, [r2, #0]
}
 8006736:	bf00      	nop
 8006738:	3724      	adds	r7, #36	; 0x24
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
	...

08006744 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b086      	sub	sp, #24
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e25e      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	2b00      	cmp	r3, #0
 8006760:	d075      	beq.n	800684e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006762:	4b88      	ldr	r3, [pc, #544]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f003 030c 	and.w	r3, r3, #12
 800676a:	2b04      	cmp	r3, #4
 800676c:	d00c      	beq.n	8006788 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800676e:	4b85      	ldr	r3, [pc, #532]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006776:	2b08      	cmp	r3, #8
 8006778:	d112      	bne.n	80067a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800677a:	4b82      	ldr	r3, [pc, #520]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006782:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006786:	d10b      	bne.n	80067a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006788:	4b7e      	ldr	r3, [pc, #504]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d05b      	beq.n	800684c <HAL_RCC_OscConfig+0x108>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d157      	bne.n	800684c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e239      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067a8:	d106      	bne.n	80067b8 <HAL_RCC_OscConfig+0x74>
 80067aa:	4b76      	ldr	r3, [pc, #472]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a75      	ldr	r2, [pc, #468]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067b4:	6013      	str	r3, [r2, #0]
 80067b6:	e01d      	b.n	80067f4 <HAL_RCC_OscConfig+0xb0>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067c0:	d10c      	bne.n	80067dc <HAL_RCC_OscConfig+0x98>
 80067c2:	4b70      	ldr	r3, [pc, #448]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a6f      	ldr	r2, [pc, #444]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067cc:	6013      	str	r3, [r2, #0]
 80067ce:	4b6d      	ldr	r3, [pc, #436]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a6c      	ldr	r2, [pc, #432]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	e00b      	b.n	80067f4 <HAL_RCC_OscConfig+0xb0>
 80067dc:	4b69      	ldr	r3, [pc, #420]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a68      	ldr	r2, [pc, #416]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067e6:	6013      	str	r3, [r2, #0]
 80067e8:	4b66      	ldr	r3, [pc, #408]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a65      	ldr	r2, [pc, #404]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80067ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d013      	beq.n	8006824 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067fc:	f7fd fd44 	bl	8004288 <HAL_GetTick>
 8006800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006802:	e008      	b.n	8006816 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006804:	f7fd fd40 	bl	8004288 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b64      	cmp	r3, #100	; 0x64
 8006810:	d901      	bls.n	8006816 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e1fe      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006816:	4b5b      	ldr	r3, [pc, #364]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d0f0      	beq.n	8006804 <HAL_RCC_OscConfig+0xc0>
 8006822:	e014      	b.n	800684e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006824:	f7fd fd30 	bl	8004288 <HAL_GetTick>
 8006828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800682a:	e008      	b.n	800683e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800682c:	f7fd fd2c 	bl	8004288 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	2b64      	cmp	r3, #100	; 0x64
 8006838:	d901      	bls.n	800683e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e1ea      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800683e:	4b51      	ldr	r3, [pc, #324]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1f0      	bne.n	800682c <HAL_RCC_OscConfig+0xe8>
 800684a:	e000      	b.n	800684e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800684c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f003 0302 	and.w	r3, r3, #2
 8006856:	2b00      	cmp	r3, #0
 8006858:	d063      	beq.n	8006922 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800685a:	4b4a      	ldr	r3, [pc, #296]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 030c 	and.w	r3, r3, #12
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00b      	beq.n	800687e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006866:	4b47      	ldr	r3, [pc, #284]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800686e:	2b08      	cmp	r3, #8
 8006870:	d11c      	bne.n	80068ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006872:	4b44      	ldr	r3, [pc, #272]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800687a:	2b00      	cmp	r3, #0
 800687c:	d116      	bne.n	80068ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800687e:	4b41      	ldr	r3, [pc, #260]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d005      	beq.n	8006896 <HAL_RCC_OscConfig+0x152>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d001      	beq.n	8006896 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e1be      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006896:	4b3b      	ldr	r3, [pc, #236]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	00db      	lsls	r3, r3, #3
 80068a4:	4937      	ldr	r1, [pc, #220]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068aa:	e03a      	b.n	8006922 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d020      	beq.n	80068f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068b4:	4b34      	ldr	r3, [pc, #208]	; (8006988 <HAL_RCC_OscConfig+0x244>)
 80068b6:	2201      	movs	r2, #1
 80068b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ba:	f7fd fce5 	bl	8004288 <HAL_GetTick>
 80068be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068c0:	e008      	b.n	80068d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068c2:	f7fd fce1 	bl	8004288 <HAL_GetTick>
 80068c6:	4602      	mov	r2, r0
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	1ad3      	subs	r3, r2, r3
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d901      	bls.n	80068d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e19f      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068d4:	4b2b      	ldr	r3, [pc, #172]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d0f0      	beq.n	80068c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068e0:	4b28      	ldr	r3, [pc, #160]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	00db      	lsls	r3, r3, #3
 80068ee:	4925      	ldr	r1, [pc, #148]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 80068f0:	4313      	orrs	r3, r2
 80068f2:	600b      	str	r3, [r1, #0]
 80068f4:	e015      	b.n	8006922 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068f6:	4b24      	ldr	r3, [pc, #144]	; (8006988 <HAL_RCC_OscConfig+0x244>)
 80068f8:	2200      	movs	r2, #0
 80068fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068fc:	f7fd fcc4 	bl	8004288 <HAL_GetTick>
 8006900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006902:	e008      	b.n	8006916 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006904:	f7fd fcc0 	bl	8004288 <HAL_GetTick>
 8006908:	4602      	mov	r2, r0
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	1ad3      	subs	r3, r2, r3
 800690e:	2b02      	cmp	r3, #2
 8006910:	d901      	bls.n	8006916 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e17e      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006916:	4b1b      	ldr	r3, [pc, #108]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1f0      	bne.n	8006904 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 0308 	and.w	r3, r3, #8
 800692a:	2b00      	cmp	r3, #0
 800692c:	d036      	beq.n	800699c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	695b      	ldr	r3, [r3, #20]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d016      	beq.n	8006964 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006936:	4b15      	ldr	r3, [pc, #84]	; (800698c <HAL_RCC_OscConfig+0x248>)
 8006938:	2201      	movs	r2, #1
 800693a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800693c:	f7fd fca4 	bl	8004288 <HAL_GetTick>
 8006940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006942:	e008      	b.n	8006956 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006944:	f7fd fca0 	bl	8004288 <HAL_GetTick>
 8006948:	4602      	mov	r2, r0
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	2b02      	cmp	r3, #2
 8006950:	d901      	bls.n	8006956 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006952:	2303      	movs	r3, #3
 8006954:	e15e      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006956:	4b0b      	ldr	r3, [pc, #44]	; (8006984 <HAL_RCC_OscConfig+0x240>)
 8006958:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800695a:	f003 0302 	and.w	r3, r3, #2
 800695e:	2b00      	cmp	r3, #0
 8006960:	d0f0      	beq.n	8006944 <HAL_RCC_OscConfig+0x200>
 8006962:	e01b      	b.n	800699c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006964:	4b09      	ldr	r3, [pc, #36]	; (800698c <HAL_RCC_OscConfig+0x248>)
 8006966:	2200      	movs	r2, #0
 8006968:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800696a:	f7fd fc8d 	bl	8004288 <HAL_GetTick>
 800696e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006970:	e00e      	b.n	8006990 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006972:	f7fd fc89 	bl	8004288 <HAL_GetTick>
 8006976:	4602      	mov	r2, r0
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	2b02      	cmp	r3, #2
 800697e:	d907      	bls.n	8006990 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e147      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
 8006984:	40023800 	.word	0x40023800
 8006988:	42470000 	.word	0x42470000
 800698c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006990:	4b88      	ldr	r3, [pc, #544]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006992:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006994:	f003 0302 	and.w	r3, r3, #2
 8006998:	2b00      	cmp	r3, #0
 800699a:	d1ea      	bne.n	8006972 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0304 	and.w	r3, r3, #4
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	f000 8097 	beq.w	8006ad8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069aa:	2300      	movs	r3, #0
 80069ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069ae:	4b81      	ldr	r3, [pc, #516]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 80069b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d10f      	bne.n	80069da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069ba:	2300      	movs	r3, #0
 80069bc:	60bb      	str	r3, [r7, #8]
 80069be:	4b7d      	ldr	r3, [pc, #500]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	4a7c      	ldr	r2, [pc, #496]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 80069c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069c8:	6413      	str	r3, [r2, #64]	; 0x40
 80069ca:	4b7a      	ldr	r3, [pc, #488]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 80069cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069d2:	60bb      	str	r3, [r7, #8]
 80069d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069d6:	2301      	movs	r3, #1
 80069d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069da:	4b77      	ldr	r3, [pc, #476]	; (8006bb8 <HAL_RCC_OscConfig+0x474>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d118      	bne.n	8006a18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069e6:	4b74      	ldr	r3, [pc, #464]	; (8006bb8 <HAL_RCC_OscConfig+0x474>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a73      	ldr	r2, [pc, #460]	; (8006bb8 <HAL_RCC_OscConfig+0x474>)
 80069ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069f2:	f7fd fc49 	bl	8004288 <HAL_GetTick>
 80069f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069f8:	e008      	b.n	8006a0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069fa:	f7fd fc45 	bl	8004288 <HAL_GetTick>
 80069fe:	4602      	mov	r2, r0
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	1ad3      	subs	r3, r2, r3
 8006a04:	2b02      	cmp	r3, #2
 8006a06:	d901      	bls.n	8006a0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a08:	2303      	movs	r3, #3
 8006a0a:	e103      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a0c:	4b6a      	ldr	r3, [pc, #424]	; (8006bb8 <HAL_RCC_OscConfig+0x474>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d0f0      	beq.n	80069fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d106      	bne.n	8006a2e <HAL_RCC_OscConfig+0x2ea>
 8006a20:	4b64      	ldr	r3, [pc, #400]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a24:	4a63      	ldr	r2, [pc, #396]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a26:	f043 0301 	orr.w	r3, r3, #1
 8006a2a:	6713      	str	r3, [r2, #112]	; 0x70
 8006a2c:	e01c      	b.n	8006a68 <HAL_RCC_OscConfig+0x324>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	2b05      	cmp	r3, #5
 8006a34:	d10c      	bne.n	8006a50 <HAL_RCC_OscConfig+0x30c>
 8006a36:	4b5f      	ldr	r3, [pc, #380]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a3a:	4a5e      	ldr	r2, [pc, #376]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a3c:	f043 0304 	orr.w	r3, r3, #4
 8006a40:	6713      	str	r3, [r2, #112]	; 0x70
 8006a42:	4b5c      	ldr	r3, [pc, #368]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a46:	4a5b      	ldr	r2, [pc, #364]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a48:	f043 0301 	orr.w	r3, r3, #1
 8006a4c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a4e:	e00b      	b.n	8006a68 <HAL_RCC_OscConfig+0x324>
 8006a50:	4b58      	ldr	r3, [pc, #352]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a54:	4a57      	ldr	r2, [pc, #348]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a56:	f023 0301 	bic.w	r3, r3, #1
 8006a5a:	6713      	str	r3, [r2, #112]	; 0x70
 8006a5c:	4b55      	ldr	r3, [pc, #340]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a60:	4a54      	ldr	r2, [pc, #336]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a62:	f023 0304 	bic.w	r3, r3, #4
 8006a66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d015      	beq.n	8006a9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a70:	f7fd fc0a 	bl	8004288 <HAL_GetTick>
 8006a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a76:	e00a      	b.n	8006a8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a78:	f7fd fc06 	bl	8004288 <HAL_GetTick>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	1ad3      	subs	r3, r2, r3
 8006a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d901      	bls.n	8006a8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	e0c2      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a8e:	4b49      	ldr	r3, [pc, #292]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a92:	f003 0302 	and.w	r3, r3, #2
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d0ee      	beq.n	8006a78 <HAL_RCC_OscConfig+0x334>
 8006a9a:	e014      	b.n	8006ac6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a9c:	f7fd fbf4 	bl	8004288 <HAL_GetTick>
 8006aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006aa2:	e00a      	b.n	8006aba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006aa4:	f7fd fbf0 	bl	8004288 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d901      	bls.n	8006aba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006ab6:	2303      	movs	r3, #3
 8006ab8:	e0ac      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006aba:	4b3e      	ldr	r3, [pc, #248]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1ee      	bne.n	8006aa4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ac6:	7dfb      	ldrb	r3, [r7, #23]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d105      	bne.n	8006ad8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006acc:	4b39      	ldr	r3, [pc, #228]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad0:	4a38      	ldr	r2, [pc, #224]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006ad2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ad6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	699b      	ldr	r3, [r3, #24]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	f000 8098 	beq.w	8006c12 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ae2:	4b34      	ldr	r3, [pc, #208]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f003 030c 	and.w	r3, r3, #12
 8006aea:	2b08      	cmp	r3, #8
 8006aec:	d05c      	beq.n	8006ba8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	2b02      	cmp	r3, #2
 8006af4:	d141      	bne.n	8006b7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006af6:	4b31      	ldr	r3, [pc, #196]	; (8006bbc <HAL_RCC_OscConfig+0x478>)
 8006af8:	2200      	movs	r2, #0
 8006afa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006afc:	f7fd fbc4 	bl	8004288 <HAL_GetTick>
 8006b00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b02:	e008      	b.n	8006b16 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b04:	f7fd fbc0 	bl	8004288 <HAL_GetTick>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	2b02      	cmp	r3, #2
 8006b10:	d901      	bls.n	8006b16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b12:	2303      	movs	r3, #3
 8006b14:	e07e      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b16:	4b27      	ldr	r3, [pc, #156]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d1f0      	bne.n	8006b04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	69da      	ldr	r2, [r3, #28]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	431a      	orrs	r2, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b30:	019b      	lsls	r3, r3, #6
 8006b32:	431a      	orrs	r2, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b38:	085b      	lsrs	r3, r3, #1
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	041b      	lsls	r3, r3, #16
 8006b3e:	431a      	orrs	r2, r3
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b44:	061b      	lsls	r3, r3, #24
 8006b46:	491b      	ldr	r1, [pc, #108]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b4c:	4b1b      	ldr	r3, [pc, #108]	; (8006bbc <HAL_RCC_OscConfig+0x478>)
 8006b4e:	2201      	movs	r2, #1
 8006b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b52:	f7fd fb99 	bl	8004288 <HAL_GetTick>
 8006b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b58:	e008      	b.n	8006b6c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b5a:	f7fd fb95 	bl	8004288 <HAL_GetTick>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	1ad3      	subs	r3, r2, r3
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	d901      	bls.n	8006b6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	e053      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b6c:	4b11      	ldr	r3, [pc, #68]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d0f0      	beq.n	8006b5a <HAL_RCC_OscConfig+0x416>
 8006b78:	e04b      	b.n	8006c12 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b7a:	4b10      	ldr	r3, [pc, #64]	; (8006bbc <HAL_RCC_OscConfig+0x478>)
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b80:	f7fd fb82 	bl	8004288 <HAL_GetTick>
 8006b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b86:	e008      	b.n	8006b9a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b88:	f7fd fb7e 	bl	8004288 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d901      	bls.n	8006b9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	e03c      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b9a:	4b06      	ldr	r3, [pc, #24]	; (8006bb4 <HAL_RCC_OscConfig+0x470>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d1f0      	bne.n	8006b88 <HAL_RCC_OscConfig+0x444>
 8006ba6:	e034      	b.n	8006c12 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	699b      	ldr	r3, [r3, #24]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d107      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e02f      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
 8006bb4:	40023800 	.word	0x40023800
 8006bb8:	40007000 	.word	0x40007000
 8006bbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006bc0:	4b16      	ldr	r3, [pc, #88]	; (8006c1c <HAL_RCC_OscConfig+0x4d8>)
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	69db      	ldr	r3, [r3, #28]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d11c      	bne.n	8006c0e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d115      	bne.n	8006c0e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006be8:	4013      	ands	r3, r2
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d10d      	bne.n	8006c0e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d106      	bne.n	8006c0e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d001      	beq.n	8006c12 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e000      	b.n	8006c14 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8006c12:	2300      	movs	r3, #0
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	3718      	adds	r7, #24
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}
 8006c1c:	40023800 	.word	0x40023800

08006c20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d101      	bne.n	8006c34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e0cc      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c34:	4b68      	ldr	r3, [pc, #416]	; (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 030f 	and.w	r3, r3, #15
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d90c      	bls.n	8006c5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c42:	4b65      	ldr	r3, [pc, #404]	; (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	b2d2      	uxtb	r2, r2
 8006c48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c4a:	4b63      	ldr	r3, [pc, #396]	; (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 030f 	and.w	r3, r3, #15
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d001      	beq.n	8006c5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e0b8      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0302 	and.w	r3, r3, #2
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d020      	beq.n	8006caa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0304 	and.w	r3, r3, #4
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d005      	beq.n	8006c80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c74:	4b59      	ldr	r3, [pc, #356]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	4a58      	ldr	r2, [pc, #352]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006c7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 0308 	and.w	r3, r3, #8
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d005      	beq.n	8006c98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c8c:	4b53      	ldr	r3, [pc, #332]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	4a52      	ldr	r2, [pc, #328]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006c96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c98:	4b50      	ldr	r3, [pc, #320]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	494d      	ldr	r1, [pc, #308]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d044      	beq.n	8006d40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d107      	bne.n	8006cce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cbe:	4b47      	ldr	r3, [pc, #284]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d119      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e07f      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d003      	beq.n	8006cde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cda:	2b03      	cmp	r3, #3
 8006cdc:	d107      	bne.n	8006cee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cde:	4b3f      	ldr	r3, [pc, #252]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d109      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e06f      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cee:	4b3b      	ldr	r3, [pc, #236]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 0302 	and.w	r3, r3, #2
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d101      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e067      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cfe:	4b37      	ldr	r3, [pc, #220]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f023 0203 	bic.w	r2, r3, #3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	4934      	ldr	r1, [pc, #208]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d10:	f7fd faba 	bl	8004288 <HAL_GetTick>
 8006d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d16:	e00a      	b.n	8006d2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d18:	f7fd fab6 	bl	8004288 <HAL_GetTick>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d901      	bls.n	8006d2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e04f      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d2e:	4b2b      	ldr	r3, [pc, #172]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f003 020c 	and.w	r2, r3, #12
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d1eb      	bne.n	8006d18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d40:	4b25      	ldr	r3, [pc, #148]	; (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 030f 	and.w	r3, r3, #15
 8006d48:	683a      	ldr	r2, [r7, #0]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d20c      	bcs.n	8006d68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d4e:	4b22      	ldr	r3, [pc, #136]	; (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d50:	683a      	ldr	r2, [r7, #0]
 8006d52:	b2d2      	uxtb	r2, r2
 8006d54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d56:	4b20      	ldr	r3, [pc, #128]	; (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 030f 	and.w	r3, r3, #15
 8006d5e:	683a      	ldr	r2, [r7, #0]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d001      	beq.n	8006d68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e032      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0304 	and.w	r3, r3, #4
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d008      	beq.n	8006d86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d74:	4b19      	ldr	r3, [pc, #100]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	4916      	ldr	r1, [pc, #88]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d82:	4313      	orrs	r3, r2
 8006d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 0308 	and.w	r3, r3, #8
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d009      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d92:	4b12      	ldr	r3, [pc, #72]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	00db      	lsls	r3, r3, #3
 8006da0:	490e      	ldr	r1, [pc, #56]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006da2:	4313      	orrs	r3, r2
 8006da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006da6:	f000 f821 	bl	8006dec <HAL_RCC_GetSysClockFreq>
 8006daa:	4602      	mov	r2, r0
 8006dac:	4b0b      	ldr	r3, [pc, #44]	; (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	091b      	lsrs	r3, r3, #4
 8006db2:	f003 030f 	and.w	r3, r3, #15
 8006db6:	490a      	ldr	r1, [pc, #40]	; (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006db8:	5ccb      	ldrb	r3, [r1, r3]
 8006dba:	fa22 f303 	lsr.w	r3, r2, r3
 8006dbe:	4a09      	ldr	r2, [pc, #36]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006dc2:	4b09      	ldr	r3, [pc, #36]	; (8006de8 <HAL_RCC_ClockConfig+0x1c8>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7fd fa1a 	bl	8004200 <HAL_InitTick>

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	40023c00 	.word	0x40023c00
 8006ddc:	40023800 	.word	0x40023800
 8006de0:	0800c45c 	.word	0x0800c45c
 8006de4:	20000034 	.word	0x20000034
 8006de8:	200000c4 	.word	0x200000c4

08006dec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006df0:	b094      	sub	sp, #80	; 0x50
 8006df2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006df4:	2300      	movs	r3, #0
 8006df6:	647b      	str	r3, [r7, #68]	; 0x44
 8006df8:	2300      	movs	r3, #0
 8006dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006e00:	2300      	movs	r3, #0
 8006e02:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e04:	4b79      	ldr	r3, [pc, #484]	; (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f003 030c 	and.w	r3, r3, #12
 8006e0c:	2b08      	cmp	r3, #8
 8006e0e:	d00d      	beq.n	8006e2c <HAL_RCC_GetSysClockFreq+0x40>
 8006e10:	2b08      	cmp	r3, #8
 8006e12:	f200 80e1 	bhi.w	8006fd8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d002      	beq.n	8006e20 <HAL_RCC_GetSysClockFreq+0x34>
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	d003      	beq.n	8006e26 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e1e:	e0db      	b.n	8006fd8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e20:	4b73      	ldr	r3, [pc, #460]	; (8006ff0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006e22:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006e24:	e0db      	b.n	8006fde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e26:	4b73      	ldr	r3, [pc, #460]	; (8006ff4 <HAL_RCC_GetSysClockFreq+0x208>)
 8006e28:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006e2a:	e0d8      	b.n	8006fde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e2c:	4b6f      	ldr	r3, [pc, #444]	; (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e34:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e36:	4b6d      	ldr	r3, [pc, #436]	; (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d063      	beq.n	8006f0a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e42:	4b6a      	ldr	r3, [pc, #424]	; (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	099b      	lsrs	r3, r3, #6
 8006e48:	2200      	movs	r2, #0
 8006e4a:	63bb      	str	r3, [r7, #56]	; 0x38
 8006e4c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e54:	633b      	str	r3, [r7, #48]	; 0x30
 8006e56:	2300      	movs	r3, #0
 8006e58:	637b      	str	r3, [r7, #52]	; 0x34
 8006e5a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006e5e:	4622      	mov	r2, r4
 8006e60:	462b      	mov	r3, r5
 8006e62:	f04f 0000 	mov.w	r0, #0
 8006e66:	f04f 0100 	mov.w	r1, #0
 8006e6a:	0159      	lsls	r1, r3, #5
 8006e6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e70:	0150      	lsls	r0, r2, #5
 8006e72:	4602      	mov	r2, r0
 8006e74:	460b      	mov	r3, r1
 8006e76:	4621      	mov	r1, r4
 8006e78:	1a51      	subs	r1, r2, r1
 8006e7a:	6139      	str	r1, [r7, #16]
 8006e7c:	4629      	mov	r1, r5
 8006e7e:	eb63 0301 	sbc.w	r3, r3, r1
 8006e82:	617b      	str	r3, [r7, #20]
 8006e84:	f04f 0200 	mov.w	r2, #0
 8006e88:	f04f 0300 	mov.w	r3, #0
 8006e8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e90:	4659      	mov	r1, fp
 8006e92:	018b      	lsls	r3, r1, #6
 8006e94:	4651      	mov	r1, sl
 8006e96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e9a:	4651      	mov	r1, sl
 8006e9c:	018a      	lsls	r2, r1, #6
 8006e9e:	4651      	mov	r1, sl
 8006ea0:	ebb2 0801 	subs.w	r8, r2, r1
 8006ea4:	4659      	mov	r1, fp
 8006ea6:	eb63 0901 	sbc.w	r9, r3, r1
 8006eaa:	f04f 0200 	mov.w	r2, #0
 8006eae:	f04f 0300 	mov.w	r3, #0
 8006eb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006eb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ebe:	4690      	mov	r8, r2
 8006ec0:	4699      	mov	r9, r3
 8006ec2:	4623      	mov	r3, r4
 8006ec4:	eb18 0303 	adds.w	r3, r8, r3
 8006ec8:	60bb      	str	r3, [r7, #8]
 8006eca:	462b      	mov	r3, r5
 8006ecc:	eb49 0303 	adc.w	r3, r9, r3
 8006ed0:	60fb      	str	r3, [r7, #12]
 8006ed2:	f04f 0200 	mov.w	r2, #0
 8006ed6:	f04f 0300 	mov.w	r3, #0
 8006eda:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006ede:	4629      	mov	r1, r5
 8006ee0:	024b      	lsls	r3, r1, #9
 8006ee2:	4621      	mov	r1, r4
 8006ee4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006ee8:	4621      	mov	r1, r4
 8006eea:	024a      	lsls	r2, r1, #9
 8006eec:	4610      	mov	r0, r2
 8006eee:	4619      	mov	r1, r3
 8006ef0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ef6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ef8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006efc:	f7f9 ff14 	bl	8000d28 <__aeabi_uldivmod>
 8006f00:	4602      	mov	r2, r0
 8006f02:	460b      	mov	r3, r1
 8006f04:	4613      	mov	r3, r2
 8006f06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f08:	e058      	b.n	8006fbc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f0a:	4b38      	ldr	r3, [pc, #224]	; (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	099b      	lsrs	r3, r3, #6
 8006f10:	2200      	movs	r2, #0
 8006f12:	4618      	mov	r0, r3
 8006f14:	4611      	mov	r1, r2
 8006f16:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006f1a:	623b      	str	r3, [r7, #32]
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	627b      	str	r3, [r7, #36]	; 0x24
 8006f20:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006f24:	4642      	mov	r2, r8
 8006f26:	464b      	mov	r3, r9
 8006f28:	f04f 0000 	mov.w	r0, #0
 8006f2c:	f04f 0100 	mov.w	r1, #0
 8006f30:	0159      	lsls	r1, r3, #5
 8006f32:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f36:	0150      	lsls	r0, r2, #5
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4641      	mov	r1, r8
 8006f3e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006f42:	4649      	mov	r1, r9
 8006f44:	eb63 0b01 	sbc.w	fp, r3, r1
 8006f48:	f04f 0200 	mov.w	r2, #0
 8006f4c:	f04f 0300 	mov.w	r3, #0
 8006f50:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006f54:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006f58:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006f5c:	ebb2 040a 	subs.w	r4, r2, sl
 8006f60:	eb63 050b 	sbc.w	r5, r3, fp
 8006f64:	f04f 0200 	mov.w	r2, #0
 8006f68:	f04f 0300 	mov.w	r3, #0
 8006f6c:	00eb      	lsls	r3, r5, #3
 8006f6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f72:	00e2      	lsls	r2, r4, #3
 8006f74:	4614      	mov	r4, r2
 8006f76:	461d      	mov	r5, r3
 8006f78:	4643      	mov	r3, r8
 8006f7a:	18e3      	adds	r3, r4, r3
 8006f7c:	603b      	str	r3, [r7, #0]
 8006f7e:	464b      	mov	r3, r9
 8006f80:	eb45 0303 	adc.w	r3, r5, r3
 8006f84:	607b      	str	r3, [r7, #4]
 8006f86:	f04f 0200 	mov.w	r2, #0
 8006f8a:	f04f 0300 	mov.w	r3, #0
 8006f8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f92:	4629      	mov	r1, r5
 8006f94:	028b      	lsls	r3, r1, #10
 8006f96:	4621      	mov	r1, r4
 8006f98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f9c:	4621      	mov	r1, r4
 8006f9e:	028a      	lsls	r2, r1, #10
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	61bb      	str	r3, [r7, #24]
 8006faa:	61fa      	str	r2, [r7, #28]
 8006fac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fb0:	f7f9 feba 	bl	8000d28 <__aeabi_uldivmod>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	4613      	mov	r3, r2
 8006fba:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006fbc:	4b0b      	ldr	r3, [pc, #44]	; (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	0c1b      	lsrs	r3, r3, #16
 8006fc2:	f003 0303 	and.w	r3, r3, #3
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	005b      	lsls	r3, r3, #1
 8006fca:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006fcc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006fce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fd4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006fd6:	e002      	b.n	8006fde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006fd8:	4b05      	ldr	r3, [pc, #20]	; (8006ff0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006fda:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006fdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3750      	adds	r7, #80	; 0x50
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fea:	bf00      	nop
 8006fec:	40023800 	.word	0x40023800
 8006ff0:	00f42400 	.word	0x00f42400
 8006ff4:	007a1200 	.word	0x007a1200

08006ff8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ffc:	4b03      	ldr	r3, [pc, #12]	; (800700c <HAL_RCC_GetHCLKFreq+0x14>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
}
 8007000:	4618      	mov	r0, r3
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	20000034 	.word	0x20000034

08007010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007014:	f7ff fff0 	bl	8006ff8 <HAL_RCC_GetHCLKFreq>
 8007018:	4602      	mov	r2, r0
 800701a:	4b05      	ldr	r3, [pc, #20]	; (8007030 <HAL_RCC_GetPCLK1Freq+0x20>)
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	0a9b      	lsrs	r3, r3, #10
 8007020:	f003 0307 	and.w	r3, r3, #7
 8007024:	4903      	ldr	r1, [pc, #12]	; (8007034 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007026:	5ccb      	ldrb	r3, [r1, r3]
 8007028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800702c:	4618      	mov	r0, r3
 800702e:	bd80      	pop	{r7, pc}
 8007030:	40023800 	.word	0x40023800
 8007034:	0800c46c 	.word	0x0800c46c

08007038 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b086      	sub	sp, #24
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007040:	2300      	movs	r3, #0
 8007042:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007044:	2300      	movs	r3, #0
 8007046:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 0301 	and.w	r3, r3, #1
 8007050:	2b00      	cmp	r3, #0
 8007052:	d10b      	bne.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800705c:	2b00      	cmp	r3, #0
 800705e:	d105      	bne.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007068:	2b00      	cmp	r3, #0
 800706a:	d075      	beq.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800706c:	4b91      	ldr	r3, [pc, #580]	; (80072b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800706e:	2200      	movs	r2, #0
 8007070:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007072:	f7fd f909 	bl	8004288 <HAL_GetTick>
 8007076:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007078:	e008      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800707a:	f7fd f905 	bl	8004288 <HAL_GetTick>
 800707e:	4602      	mov	r2, r0
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	1ad3      	subs	r3, r2, r3
 8007084:	2b02      	cmp	r3, #2
 8007086:	d901      	bls.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007088:	2303      	movs	r3, #3
 800708a:	e189      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800708c:	4b8a      	ldr	r3, [pc, #552]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1f0      	bne.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 0301 	and.w	r3, r3, #1
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d009      	beq.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	019a      	lsls	r2, r3, #6
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	071b      	lsls	r3, r3, #28
 80070b0:	4981      	ldr	r1, [pc, #516]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070b2:	4313      	orrs	r3, r2
 80070b4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 0302 	and.w	r3, r3, #2
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d01f      	beq.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80070c4:	4b7c      	ldr	r3, [pc, #496]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070ca:	0f1b      	lsrs	r3, r3, #28
 80070cc:	f003 0307 	and.w	r3, r3, #7
 80070d0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	019a      	lsls	r2, r3, #6
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	061b      	lsls	r3, r3, #24
 80070de:	431a      	orrs	r2, r3
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	071b      	lsls	r3, r3, #28
 80070e4:	4974      	ldr	r1, [pc, #464]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070e6:	4313      	orrs	r3, r2
 80070e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80070ec:	4b72      	ldr	r3, [pc, #456]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80070f2:	f023 021f 	bic.w	r2, r3, #31
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	69db      	ldr	r3, [r3, #28]
 80070fa:	3b01      	subs	r3, #1
 80070fc:	496e      	ldr	r1, [pc, #440]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070fe:	4313      	orrs	r3, r2
 8007100:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800710c:	2b00      	cmp	r3, #0
 800710e:	d00d      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	019a      	lsls	r2, r3, #6
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	68db      	ldr	r3, [r3, #12]
 800711a:	061b      	lsls	r3, r3, #24
 800711c:	431a      	orrs	r2, r3
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	071b      	lsls	r3, r3, #28
 8007124:	4964      	ldr	r1, [pc, #400]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007126:	4313      	orrs	r3, r2
 8007128:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800712c:	4b61      	ldr	r3, [pc, #388]	; (80072b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800712e:	2201      	movs	r2, #1
 8007130:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007132:	f7fd f8a9 	bl	8004288 <HAL_GetTick>
 8007136:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007138:	e008      	b.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800713a:	f7fd f8a5 	bl	8004288 <HAL_GetTick>
 800713e:	4602      	mov	r2, r0
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	1ad3      	subs	r3, r2, r3
 8007144:	2b02      	cmp	r3, #2
 8007146:	d901      	bls.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007148:	2303      	movs	r3, #3
 800714a:	e129      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800714c:	4b5a      	ldr	r3, [pc, #360]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007154:	2b00      	cmp	r3, #0
 8007156:	d0f0      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 0304 	and.w	r3, r3, #4
 8007160:	2b00      	cmp	r3, #0
 8007162:	d105      	bne.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800716c:	2b00      	cmp	r3, #0
 800716e:	d079      	beq.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007170:	4b52      	ldr	r3, [pc, #328]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007172:	2200      	movs	r2, #0
 8007174:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007176:	f7fd f887 	bl	8004288 <HAL_GetTick>
 800717a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800717c:	e008      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800717e:	f7fd f883 	bl	8004288 <HAL_GetTick>
 8007182:	4602      	mov	r2, r0
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	1ad3      	subs	r3, r2, r3
 8007188:	2b02      	cmp	r3, #2
 800718a:	d901      	bls.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800718c:	2303      	movs	r3, #3
 800718e:	e107      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007190:	4b49      	ldr	r3, [pc, #292]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007198:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800719c:	d0ef      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 0304 	and.w	r3, r3, #4
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d020      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80071aa:	4b43      	ldr	r3, [pc, #268]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071b0:	0f1b      	lsrs	r3, r3, #28
 80071b2:	f003 0307 	and.w	r3, r3, #7
 80071b6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	019a      	lsls	r2, r3, #6
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	695b      	ldr	r3, [r3, #20]
 80071c2:	061b      	lsls	r3, r3, #24
 80071c4:	431a      	orrs	r2, r3
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	071b      	lsls	r3, r3, #28
 80071ca:	493b      	ldr	r1, [pc, #236]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071cc:	4313      	orrs	r3, r2
 80071ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80071d2:	4b39      	ldr	r3, [pc, #228]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071d8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a1b      	ldr	r3, [r3, #32]
 80071e0:	3b01      	subs	r3, #1
 80071e2:	021b      	lsls	r3, r3, #8
 80071e4:	4934      	ldr	r1, [pc, #208]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 0308 	and.w	r3, r3, #8
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d01e      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80071f8:	4b2f      	ldr	r3, [pc, #188]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071fe:	0e1b      	lsrs	r3, r3, #24
 8007200:	f003 030f 	and.w	r3, r3, #15
 8007204:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	019a      	lsls	r2, r3, #6
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	061b      	lsls	r3, r3, #24
 8007210:	431a      	orrs	r2, r3
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	699b      	ldr	r3, [r3, #24]
 8007216:	071b      	lsls	r3, r3, #28
 8007218:	4927      	ldr	r1, [pc, #156]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800721a:	4313      	orrs	r3, r2
 800721c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007220:	4b25      	ldr	r3, [pc, #148]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007222:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007226:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722e:	4922      	ldr	r1, [pc, #136]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007230:	4313      	orrs	r3, r2
 8007232:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007236:	4b21      	ldr	r3, [pc, #132]	; (80072bc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007238:	2201      	movs	r2, #1
 800723a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800723c:	f7fd f824 	bl	8004288 <HAL_GetTick>
 8007240:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007242:	e008      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007244:	f7fd f820 	bl	8004288 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	2b02      	cmp	r3, #2
 8007250:	d901      	bls.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e0a4      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007256:	4b18      	ldr	r3, [pc, #96]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800725e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007262:	d1ef      	bne.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 0320 	and.w	r3, r3, #32
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 808b 	beq.w	8007388 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007272:	2300      	movs	r3, #0
 8007274:	60fb      	str	r3, [r7, #12]
 8007276:	4b10      	ldr	r3, [pc, #64]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727a:	4a0f      	ldr	r2, [pc, #60]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800727c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007280:	6413      	str	r3, [r2, #64]	; 0x40
 8007282:	4b0d      	ldr	r3, [pc, #52]	; (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800728a:	60fb      	str	r3, [r7, #12]
 800728c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800728e:	4b0c      	ldr	r3, [pc, #48]	; (80072c0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a0b      	ldr	r2, [pc, #44]	; (80072c0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007298:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800729a:	f7fc fff5 	bl	8004288 <HAL_GetTick>
 800729e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80072a0:	e010      	b.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80072a2:	f7fc fff1 	bl	8004288 <HAL_GetTick>
 80072a6:	4602      	mov	r2, r0
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	d909      	bls.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80072b0:	2303      	movs	r3, #3
 80072b2:	e075      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80072b4:	42470068 	.word	0x42470068
 80072b8:	40023800 	.word	0x40023800
 80072bc:	42470070 	.word	0x42470070
 80072c0:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80072c4:	4b38      	ldr	r3, [pc, #224]	; (80073a8 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d0e8      	beq.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80072d0:	4b36      	ldr	r3, [pc, #216]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80072d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072d8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d02f      	beq.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072e8:	693a      	ldr	r2, [r7, #16]
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d028      	beq.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80072ee:	4b2f      	ldr	r3, [pc, #188]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80072f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072f6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80072f8:	4b2d      	ldr	r3, [pc, #180]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80072fa:	2201      	movs	r2, #1
 80072fc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80072fe:	4b2c      	ldr	r3, [pc, #176]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007300:	2200      	movs	r2, #0
 8007302:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007304:	4a29      	ldr	r2, [pc, #164]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800730a:	4b28      	ldr	r3, [pc, #160]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800730c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800730e:	f003 0301 	and.w	r3, r3, #1
 8007312:	2b01      	cmp	r3, #1
 8007314:	d114      	bne.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007316:	f7fc ffb7 	bl	8004288 <HAL_GetTick>
 800731a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800731c:	e00a      	b.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800731e:	f7fc ffb3 	bl	8004288 <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	f241 3288 	movw	r2, #5000	; 0x1388
 800732c:	4293      	cmp	r3, r2
 800732e:	d901      	bls.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8007330:	2303      	movs	r3, #3
 8007332:	e035      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007334:	4b1d      	ldr	r3, [pc, #116]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007338:	f003 0302 	and.w	r3, r3, #2
 800733c:	2b00      	cmp	r3, #0
 800733e:	d0ee      	beq.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007344:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007348:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800734c:	d10d      	bne.n	800736a <HAL_RCCEx_PeriphCLKConfig+0x332>
 800734e:	4b17      	ldr	r3, [pc, #92]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800735a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800735e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007362:	4912      	ldr	r1, [pc, #72]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007364:	4313      	orrs	r3, r2
 8007366:	608b      	str	r3, [r1, #8]
 8007368:	e005      	b.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800736a:	4b10      	ldr	r3, [pc, #64]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	4a0f      	ldr	r2, [pc, #60]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007370:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007374:	6093      	str	r3, [r2, #8]
 8007376:	4b0d      	ldr	r3, [pc, #52]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007378:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800737e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007382:	490a      	ldr	r1, [pc, #40]	; (80073ac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007384:	4313      	orrs	r3, r2
 8007386:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0310 	and.w	r3, r3, #16
 8007390:	2b00      	cmp	r3, #0
 8007392:	d004      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800739a:	4b06      	ldr	r3, [pc, #24]	; (80073b4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800739c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3718      	adds	r7, #24
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	40007000 	.word	0x40007000
 80073ac:	40023800 	.word	0x40023800
 80073b0:	42470e40 	.word	0x42470e40
 80073b4:	424711e0 	.word	0x424711e0

080073b8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d101      	bne.n	80073cc <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e025      	b.n	8007418 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d106      	bne.n	80073e6 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f000 f81d 	bl	8007420 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2202      	movs	r2, #2
 80073ea:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	3304      	adds	r3, #4
 80073f6:	4619      	mov	r1, r3
 80073f8:	4610      	mov	r0, r2
 80073fa:	f000 ff0f 	bl	800821c <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	461a      	mov	r2, r3
 8007408:	6839      	ldr	r1, [r7, #0]
 800740a:	f000 ff7a 	bl	8008302 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2201      	movs	r2, #1
 8007412:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	3708      	adds	r7, #8
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8007428:	bf00      	nop
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr

08007434 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007446:	b2db      	uxtb	r3, r3
 8007448:	2b02      	cmp	r3, #2
 800744a:	d101      	bne.n	8007450 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 800744c:	2302      	movs	r3, #2
 800744e:	e018      	b.n	8007482 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2202      	movs	r2, #2
 8007454:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	68b9      	ldr	r1, [r7, #8]
 8007460:	4618      	mov	r0, r3
 8007462:	f000 ffcd 	bl	8008400 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	2b02      	cmp	r3, #2
 800746c:	d104      	bne.n	8007478 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2205      	movs	r2, #5
 8007472:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8007476:	e003      	b.n	8007480 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3710      	adds	r7, #16
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}

0800748a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800748a:	b580      	push	{r7, lr}
 800748c:	b082      	sub	sp, #8
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
 8007492:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800749a:	b2db      	uxtb	r3, r3
 800749c:	2b02      	cmp	r3, #2
 800749e:	d101      	bne.n	80074a4 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80074a0:	2302      	movs	r3, #2
 80074a2:	e00e      	b.n	80074c2 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2202      	movs	r2, #2
 80074a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	6839      	ldr	r1, [r7, #0]
 80074b2:	4618      	mov	r0, r3
 80074b4:	f000 ffe0 	bl	8008478 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3708      	adds	r7, #8
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b082      	sub	sp, #8
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d101      	bne.n	80074dc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e05d      	b.n	8007598 <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80074e2:	b2db      	uxtb	r3, r3
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d106      	bne.n	80074f6 <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 f87d 	bl	80075f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2202      	movs	r2, #2
 80074fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800750c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	685a      	ldr	r2, [r3, #4]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	431a      	orrs	r2, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	431a      	orrs	r2, r3
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	431a      	orrs	r2, r3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	695b      	ldr	r3, [r3, #20]
 8007528:	431a      	orrs	r2, r3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	699b      	ldr	r3, [r3, #24]
 800752e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007532:	431a      	orrs	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	69db      	ldr	r3, [r3, #28]
 8007538:	431a      	orrs	r2, r3
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a1b      	ldr	r3, [r3, #32]
 800753e:	ea42 0103 	orr.w	r1, r2, r3
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	0c1b      	lsrs	r3, r3, #16
 8007554:	f003 0104 	and.w	r1, r3, #4
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	430a      	orrs	r2, r1
 8007562:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007568:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800756c:	d104      	bne.n	8007578 <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007576:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	69da      	ldr	r2, [r3, #28]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007586:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2201      	movs	r2, #1
 8007592:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	3708      	adds	r7, #8
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b082      	sub	sp, #8
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d101      	bne.n	80075b2 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	e01a      	b.n	80075e8 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2202      	movs	r2, #2
 80075b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075c8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f000 f81a 	bl	8007604 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b083      	sub	sp, #12
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80075f8:	bf00      	nop
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8007604:	b480      	push	{r7}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 800760c:	bf00      	nop
 800760e:	370c      	adds	r7, #12
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b088      	sub	sp, #32
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	603b      	str	r3, [r7, #0]
 8007624:	4613      	mov	r3, r2
 8007626:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007628:	2300      	movs	r3, #0
 800762a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007632:	2b01      	cmp	r3, #1
 8007634:	d101      	bne.n	800763a <HAL_SPI_Transmit+0x22>
 8007636:	2302      	movs	r3, #2
 8007638:	e140      	b.n	80078bc <HAL_SPI_Transmit+0x2a4>
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2201      	movs	r2, #1
 800763e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007642:	f7fc fe21 	bl	8004288 <HAL_GetTick>
 8007646:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007648:	88fb      	ldrh	r3, [r7, #6]
 800764a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007652:	b2db      	uxtb	r3, r3
 8007654:	2b01      	cmp	r3, #1
 8007656:	d002      	beq.n	800765e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007658:	2302      	movs	r3, #2
 800765a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800765c:	e125      	b.n	80078aa <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d002      	beq.n	800766a <HAL_SPI_Transmit+0x52>
 8007664:	88fb      	ldrh	r3, [r7, #6]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d102      	bne.n	8007670 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800766e:	e11c      	b.n	80078aa <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2203      	movs	r2, #3
 8007674:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2200      	movs	r2, #0
 800767c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	88fa      	ldrh	r2, [r7, #6]
 8007688:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	88fa      	ldrh	r2, [r7, #6]
 800768e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2200      	movs	r2, #0
 800769a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2200      	movs	r2, #0
 80076a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2200      	movs	r2, #0
 80076a6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2200      	movs	r2, #0
 80076ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076b6:	d107      	bne.n	80076c8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076c6:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076d0:	d10f      	bne.n	80076f2 <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076e0:	601a      	str	r2, [r3, #0]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80076f0:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076fc:	2b40      	cmp	r3, #64	; 0x40
 80076fe:	d007      	beq.n	8007710 <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800770e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007718:	d14b      	bne.n	80077b2 <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d002      	beq.n	8007728 <HAL_SPI_Transmit+0x110>
 8007722:	8afb      	ldrh	r3, [r7, #22]
 8007724:	2b01      	cmp	r3, #1
 8007726:	d13e      	bne.n	80077a6 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800772c:	881a      	ldrh	r2, [r3, #0]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007738:	1c9a      	adds	r2, r3, #2
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007742:	b29b      	uxth	r3, r3
 8007744:	3b01      	subs	r3, #1
 8007746:	b29a      	uxth	r2, r3
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800774c:	e02b      	b.n	80077a6 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f003 0302 	and.w	r3, r3, #2
 8007758:	2b02      	cmp	r3, #2
 800775a:	d112      	bne.n	8007782 <HAL_SPI_Transmit+0x16a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007760:	881a      	ldrh	r2, [r3, #0]
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800776c:	1c9a      	adds	r2, r3, #2
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007776:	b29b      	uxth	r3, r3
 8007778:	3b01      	subs	r3, #1
 800777a:	b29a      	uxth	r2, r3
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007780:	e011      	b.n	80077a6 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007782:	f7fc fd81 	bl	8004288 <HAL_GetTick>
 8007786:	4602      	mov	r2, r0
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	1ad3      	subs	r3, r2, r3
 800778c:	683a      	ldr	r2, [r7, #0]
 800778e:	429a      	cmp	r2, r3
 8007790:	d803      	bhi.n	800779a <HAL_SPI_Transmit+0x182>
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007798:	d102      	bne.n	80077a0 <HAL_SPI_Transmit+0x188>
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d102      	bne.n	80077a6 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 80077a0:	2303      	movs	r3, #3
 80077a2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80077a4:	e081      	b.n	80078aa <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d1ce      	bne.n	800774e <HAL_SPI_Transmit+0x136>
 80077b0:	e04c      	b.n	800784c <HAL_SPI_Transmit+0x234>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d002      	beq.n	80077c0 <HAL_SPI_Transmit+0x1a8>
 80077ba:	8afb      	ldrh	r3, [r7, #22]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d140      	bne.n	8007842 <HAL_SPI_Transmit+0x22a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	330c      	adds	r3, #12
 80077ca:	7812      	ldrb	r2, [r2, #0]
 80077cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d2:	1c5a      	adds	r2, r3, #1
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077dc:	b29b      	uxth	r3, r3
 80077de:	3b01      	subs	r3, #1
 80077e0:	b29a      	uxth	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80077e6:	e02c      	b.n	8007842 <HAL_SPI_Transmit+0x22a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	f003 0302 	and.w	r3, r3, #2
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d113      	bne.n	800781e <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	330c      	adds	r3, #12
 8007800:	7812      	ldrb	r2, [r2, #0]
 8007802:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007808:	1c5a      	adds	r2, r3, #1
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007812:	b29b      	uxth	r3, r3
 8007814:	3b01      	subs	r3, #1
 8007816:	b29a      	uxth	r2, r3
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	86da      	strh	r2, [r3, #54]	; 0x36
 800781c:	e011      	b.n	8007842 <HAL_SPI_Transmit+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800781e:	f7fc fd33 	bl	8004288 <HAL_GetTick>
 8007822:	4602      	mov	r2, r0
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	429a      	cmp	r2, r3
 800782c:	d803      	bhi.n	8007836 <HAL_SPI_Transmit+0x21e>
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007834:	d102      	bne.n	800783c <HAL_SPI_Transmit+0x224>
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d102      	bne.n	8007842 <HAL_SPI_Transmit+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007840:	e033      	b.n	80078aa <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007846:	b29b      	uxth	r3, r3
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1cd      	bne.n	80077e8 <HAL_SPI_Transmit+0x1d0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007850:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007854:	d107      	bne.n	8007866 <HAL_SPI_Transmit+0x24e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007864:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007866:	69ba      	ldr	r2, [r7, #24]
 8007868:	6839      	ldr	r1, [r7, #0]
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f000 fc94 	bl	8008198 <SPI_EndRxTxTransaction>
 8007870:	4603      	mov	r3, r0
 8007872:	2b00      	cmp	r3, #0
 8007874:	d002      	beq.n	800787c <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2220      	movs	r2, #32
 800787a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d10a      	bne.n	800789a <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007884:	2300      	movs	r3, #0
 8007886:	613b      	str	r3, [r7, #16]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	613b      	str	r3, [r7, #16]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	613b      	str	r3, [r7, #16]
 8007898:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d002      	beq.n	80078a8 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	77fb      	strb	r3, [r7, #31]
 80078a6:	e000      	b.n	80078aa <HAL_SPI_Transmit+0x292>
  }

error:
 80078a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80078ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3720      	adds	r7, #32
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b088      	sub	sp, #32
 80078c8:	af02      	add	r7, sp, #8
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	603b      	str	r3, [r7, #0]
 80078d0:	4613      	mov	r3, r2
 80078d2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80078d4:	2300      	movs	r3, #0
 80078d6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078e0:	d112      	bne.n	8007908 <HAL_SPI_Receive+0x44>
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d10e      	bne.n	8007908 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2204      	movs	r2, #4
 80078ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80078f2:	88fa      	ldrh	r2, [r7, #6]
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	9300      	str	r3, [sp, #0]
 80078f8:	4613      	mov	r3, r2
 80078fa:	68ba      	ldr	r2, [r7, #8]
 80078fc:	68b9      	ldr	r1, [r7, #8]
 80078fe:	68f8      	ldr	r0, [r7, #12]
 8007900:	f000 f95f 	bl	8007bc2 <HAL_SPI_TransmitReceive>
 8007904:	4603      	mov	r3, r0
 8007906:	e158      	b.n	8007bba <HAL_SPI_Receive+0x2f6>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800790e:	2b01      	cmp	r3, #1
 8007910:	d101      	bne.n	8007916 <HAL_SPI_Receive+0x52>
 8007912:	2302      	movs	r3, #2
 8007914:	e151      	b.n	8007bba <HAL_SPI_Receive+0x2f6>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800791e:	f7fc fcb3 	bl	8004288 <HAL_GetTick>
 8007922:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800792a:	b2db      	uxtb	r3, r3
 800792c:	2b01      	cmp	r3, #1
 800792e:	d002      	beq.n	8007936 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007930:	2302      	movs	r3, #2
 8007932:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007934:	e138      	b.n	8007ba8 <HAL_SPI_Receive+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d002      	beq.n	8007942 <HAL_SPI_Receive+0x7e>
 800793c:	88fb      	ldrh	r3, [r7, #6]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d102      	bne.n	8007948 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007946:	e12f      	b.n	8007ba8 <HAL_SPI_Receive+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2204      	movs	r2, #4
 800794c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2200      	movs	r2, #0
 8007954:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	68ba      	ldr	r2, [r7, #8]
 800795a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	88fa      	ldrh	r2, [r7, #6]
 8007960:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	88fa      	ldrh	r2, [r7, #6]
 8007966:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2200      	movs	r2, #0
 800796c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2200      	movs	r2, #0
 8007972:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2200      	movs	r2, #0
 8007978:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2200      	movs	r2, #0
 8007984:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800798a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800798e:	d116      	bne.n	80079be <HAL_SPI_Receive+0xfa>
  {
    SPI_RESET_CRC(hspi);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800799e:	601a      	str	r2, [r3, #0]
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079ae:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	3b01      	subs	r3, #1
 80079b8:	b29a      	uxth	r2, r3
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079c6:	d107      	bne.n	80079d8 <HAL_SPI_Receive+0x114>
  {
    SPI_1LINE_RX(hspi);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80079d6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079e2:	2b40      	cmp	r3, #64	; 0x40
 80079e4:	d007      	beq.n	80079f6 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079f4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d162      	bne.n	8007ac4 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80079fe:	e02e      	b.n	8007a5e <HAL_SPI_Receive+0x19a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	f003 0301 	and.w	r3, r3, #1
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d115      	bne.n	8007a3a <HAL_SPI_Receive+0x176>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f103 020c 	add.w	r2, r3, #12
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a1a:	7812      	ldrb	r2, [r2, #0]
 8007a1c:	b2d2      	uxtb	r2, r2
 8007a1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a24:	1c5a      	adds	r2, r3, #1
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	3b01      	subs	r3, #1
 8007a32:	b29a      	uxth	r2, r3
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a38:	e011      	b.n	8007a5e <HAL_SPI_Receive+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a3a:	f7fc fc25 	bl	8004288 <HAL_GetTick>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	1ad3      	subs	r3, r2, r3
 8007a44:	683a      	ldr	r2, [r7, #0]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d803      	bhi.n	8007a52 <HAL_SPI_Receive+0x18e>
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a50:	d102      	bne.n	8007a58 <HAL_SPI_Receive+0x194>
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d102      	bne.n	8007a5e <HAL_SPI_Receive+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8007a58:	2303      	movs	r3, #3
 8007a5a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007a5c:	e0a4      	b.n	8007ba8 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a62:	b29b      	uxth	r3, r3
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d1cb      	bne.n	8007a00 <HAL_SPI_Receive+0x13c>
 8007a68:	e031      	b.n	8007ace <HAL_SPI_Receive+0x20a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f003 0301 	and.w	r3, r3, #1
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d113      	bne.n	8007aa0 <HAL_SPI_Receive+0x1dc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68da      	ldr	r2, [r3, #12]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a82:	b292      	uxth	r2, r2
 8007a84:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a8a:	1c9a      	adds	r2, r3, #2
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	3b01      	subs	r3, #1
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a9e:	e011      	b.n	8007ac4 <HAL_SPI_Receive+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007aa0:	f7fc fbf2 	bl	8004288 <HAL_GetTick>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	1ad3      	subs	r3, r2, r3
 8007aaa:	683a      	ldr	r2, [r7, #0]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d803      	bhi.n	8007ab8 <HAL_SPI_Receive+0x1f4>
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab6:	d102      	bne.n	8007abe <HAL_SPI_Receive+0x1fa>
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d102      	bne.n	8007ac4 <HAL_SPI_Receive+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007ac2:	e071      	b.n	8007ba8 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d1cd      	bne.n	8007a6a <HAL_SPI_Receive+0x1a6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ad2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ad6:	d142      	bne.n	8007b5e <HAL_SPI_Receive+0x29a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ae6:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	9300      	str	r3, [sp, #0]
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	2201      	movs	r2, #1
 8007af0:	2101      	movs	r1, #1
 8007af2:	68f8      	ldr	r0, [r7, #12]
 8007af4:	f000 fa81 	bl	8007ffa <SPI_WaitFlagStateUntilTimeout>
 8007af8:	4603      	mov	r3, r0
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <HAL_SPI_Receive+0x240>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8007afe:	2303      	movs	r3, #3
 8007b00:	75fb      	strb	r3, [r7, #23]
      goto error;
 8007b02:	e051      	b.n	8007ba8 <HAL_SPI_Receive+0x2e4>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	68db      	ldr	r3, [r3, #12]
 8007b08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b0c:	d107      	bne.n	8007b1e <HAL_SPI_Receive+0x25a>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	68da      	ldr	r2, [r3, #12]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b18:	b292      	uxth	r2, r2
 8007b1a:	801a      	strh	r2, [r3, #0]
 8007b1c:	e008      	b.n	8007b30 <HAL_SPI_Receive+0x26c>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f103 020c 	add.w	r2, r3, #12
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2a:	7812      	ldrb	r2, [r2, #0]
 8007b2c:	b2d2      	uxtb	r2, r2
 8007b2e:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	9300      	str	r3, [sp, #0]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	2201      	movs	r2, #1
 8007b38:	2101      	movs	r1, #1
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f000 fa5d 	bl	8007ffa <SPI_WaitFlagStateUntilTimeout>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d008      	beq.n	8007b58 <HAL_SPI_Receive+0x294>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b4a:	f043 0202 	orr.w	r2, r3, #2
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007b52:	2303      	movs	r3, #3
 8007b54:	75fb      	strb	r3, [r7, #23]
      goto error;
 8007b56:	e027      	b.n	8007ba8 <HAL_SPI_Receive+0x2e4>
    }

    /* Read CRC to Flush DR and RXNE flag */
    READ_REG(hspi->Instance->DR);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	68db      	ldr	r3, [r3, #12]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b5e:	693a      	ldr	r2, [r7, #16]
 8007b60:	6839      	ldr	r1, [r7, #0]
 8007b62:	68f8      	ldr	r0, [r7, #12]
 8007b64:	f000 fab3 	bl	80080ce <SPI_EndRxTransaction>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d002      	beq.n	8007b74 <HAL_SPI_Receive+0x2b0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2220      	movs	r2, #32
 8007b72:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	f003 0310 	and.w	r3, r3, #16
 8007b7e:	2b10      	cmp	r3, #16
 8007b80:	d10a      	bne.n	8007b98 <HAL_SPI_Receive+0x2d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b86:	f043 0202 	orr.w	r2, r3, #2
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007b96:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d002      	beq.n	8007ba6 <HAL_SPI_Receive+0x2e2>
  {
    errorcode = HAL_ERROR;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	75fb      	strb	r3, [r7, #23]
 8007ba4:	e000      	b.n	8007ba8 <HAL_SPI_Receive+0x2e4>
  }

error :
 8007ba6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007bb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3718      	adds	r7, #24
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}

08007bc2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007bc2:	b580      	push	{r7, lr}
 8007bc4:	b08e      	sub	sp, #56	; 0x38
 8007bc6:	af02      	add	r7, sp, #8
 8007bc8:	60f8      	str	r0, [r7, #12]
 8007bca:	60b9      	str	r1, [r7, #8]
 8007bcc:	607a      	str	r2, [r7, #4]
 8007bce:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d101      	bne.n	8007be8 <HAL_SPI_TransmitReceive+0x26>
 8007be4:	2302      	movs	r3, #2
 8007be6:	e1f6      	b.n	8007fd6 <HAL_SPI_TransmitReceive+0x414>
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007bf0:	f7fc fb4a 	bl	8004288 <HAL_GetTick>
 8007bf4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007c06:	887b      	ldrh	r3, [r7, #2]
 8007c08:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d00f      	beq.n	8007c32 <HAL_SPI_TransmitReceive+0x70>
 8007c12:	69fb      	ldr	r3, [r7, #28]
 8007c14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c18:	d107      	bne.n	8007c2a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d103      	bne.n	8007c2a <HAL_SPI_TransmitReceive+0x68>
 8007c22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c26:	2b04      	cmp	r3, #4
 8007c28:	d003      	beq.n	8007c32 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007c2a:	2302      	movs	r3, #2
 8007c2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c30:	e1c7      	b.n	8007fc2 <HAL_SPI_TransmitReceive+0x400>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d005      	beq.n	8007c44 <HAL_SPI_TransmitReceive+0x82>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d002      	beq.n	8007c44 <HAL_SPI_TransmitReceive+0x82>
 8007c3e:	887b      	ldrh	r3, [r7, #2]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d103      	bne.n	8007c4c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c4a:	e1ba      	b.n	8007fc2 <HAL_SPI_TransmitReceive+0x400>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	2b04      	cmp	r3, #4
 8007c56:	d003      	beq.n	8007c60 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2205      	movs	r2, #5
 8007c5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	887a      	ldrh	r2, [r7, #2]
 8007c70:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	887a      	ldrh	r2, [r7, #2]
 8007c76:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	68ba      	ldr	r2, [r7, #8]
 8007c7c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	887a      	ldrh	r2, [r7, #2]
 8007c82:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	887a      	ldrh	r2, [r7, #2]
 8007c88:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2200      	movs	r2, #0
 8007c94:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c9e:	d10f      	bne.n	8007cc0 <HAL_SPI_TransmitReceive+0xfe>
  {
    SPI_RESET_CRC(hspi);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007cae:	601a      	str	r2, [r3, #0]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007cbe:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cca:	2b40      	cmp	r3, #64	; 0x40
 8007ccc:	d007      	beq.n	8007cde <HAL_SPI_TransmitReceive+0x11c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cdc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ce6:	f040 808b 	bne.w	8007e00 <HAL_SPI_TransmitReceive+0x23e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d002      	beq.n	8007cf8 <HAL_SPI_TransmitReceive+0x136>
 8007cf2:	8b7b      	ldrh	r3, [r7, #26]
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d178      	bne.n	8007dea <HAL_SPI_TransmitReceive+0x228>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cfc:	881a      	ldrh	r2, [r3, #0]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d08:	1c9a      	adds	r2, r3, #2
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	3b01      	subs	r3, #1
 8007d16:	b29a      	uxth	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d1c:	e065      	b.n	8007dea <HAL_SPI_TransmitReceive+0x228>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	f003 0302 	and.w	r3, r3, #2
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d12d      	bne.n	8007d88 <HAL_SPI_TransmitReceive+0x1c6>
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d028      	beq.n	8007d88 <HAL_SPI_TransmitReceive+0x1c6>
 8007d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d125      	bne.n	8007d88 <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d40:	881a      	ldrh	r2, [r3, #0]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d4c:	1c9a      	adds	r2, r3, #2
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	3b01      	subs	r3, #1
 8007d5a:	b29a      	uxth	r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d60:	2300      	movs	r3, #0
 8007d62:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d10c      	bne.n	8007d88 <HAL_SPI_TransmitReceive+0x1c6>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d76:	d107      	bne.n	8007d88 <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d86:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d119      	bne.n	8007dca <HAL_SPI_TransmitReceive+0x208>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d014      	beq.n	8007dca <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68da      	ldr	r2, [r3, #12]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007daa:	b292      	uxth	r2, r2
 8007dac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db2:	1c9a      	adds	r2, r3, #2
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	3b01      	subs	r3, #1
 8007dc0:	b29a      	uxth	r2, r3
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007dca:	f7fc fa5d 	bl	8004288 <HAL_GetTick>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd2:	1ad3      	subs	r3, r2, r3
 8007dd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d807      	bhi.n	8007dea <HAL_SPI_TransmitReceive+0x228>
 8007dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de0:	d003      	beq.n	8007dea <HAL_SPI_TransmitReceive+0x228>
      {
        errorcode = HAL_TIMEOUT;
 8007de2:	2303      	movs	r3, #3
 8007de4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007de8:	e0eb      	b.n	8007fc2 <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d194      	bne.n	8007d1e <HAL_SPI_TransmitReceive+0x15c>
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007df8:	b29b      	uxth	r3, r3
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d18f      	bne.n	8007d1e <HAL_SPI_TransmitReceive+0x15c>
 8007dfe:	e08e      	b.n	8007f1e <HAL_SPI_TransmitReceive+0x35c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d002      	beq.n	8007e0e <HAL_SPI_TransmitReceive+0x24c>
 8007e08:	8b7b      	ldrh	r3, [r7, #26]
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	d17d      	bne.n	8007f0a <HAL_SPI_TransmitReceive+0x348>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	330c      	adds	r3, #12
 8007e18:	7812      	ldrb	r2, [r2, #0]
 8007e1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e20:	1c5a      	adds	r2, r3, #1
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	b29a      	uxth	r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e34:	e069      	b.n	8007f0a <HAL_SPI_TransmitReceive+0x348>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	f003 0302 	and.w	r3, r3, #2
 8007e40:	2b02      	cmp	r3, #2
 8007e42:	d12e      	bne.n	8007ea2 <HAL_SPI_TransmitReceive+0x2e0>
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d029      	beq.n	8007ea2 <HAL_SPI_TransmitReceive+0x2e0>
 8007e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d126      	bne.n	8007ea2 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	330c      	adds	r3, #12
 8007e5e:	7812      	ldrb	r2, [r2, #0]
 8007e60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e66:	1c5a      	adds	r2, r3, #1
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	3b01      	subs	r3, #1
 8007e74:	b29a      	uxth	r2, r3
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d10c      	bne.n	8007ea2 <HAL_SPI_TransmitReceive+0x2e0>
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e90:	d107      	bne.n	8007ea2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ea0:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	f003 0301 	and.w	r3, r3, #1
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d119      	bne.n	8007ee4 <HAL_SPI_TransmitReceive+0x322>
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d014      	beq.n	8007ee4 <HAL_SPI_TransmitReceive+0x322>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	68da      	ldr	r2, [r3, #12]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ec4:	b2d2      	uxtb	r2, r2
 8007ec6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ecc:	1c5a      	adds	r2, r3, #1
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	b29a      	uxth	r2, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ee4:	f7fc f9d0 	bl	8004288 <HAL_GetTick>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eec:	1ad3      	subs	r3, r2, r3
 8007eee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d803      	bhi.n	8007efc <HAL_SPI_TransmitReceive+0x33a>
 8007ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007efa:	d102      	bne.n	8007f02 <HAL_SPI_TransmitReceive+0x340>
 8007efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d103      	bne.n	8007f0a <HAL_SPI_TransmitReceive+0x348>
      {
        errorcode = HAL_TIMEOUT;
 8007f02:	2303      	movs	r3, #3
 8007f04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007f08:	e05b      	b.n	8007fc2 <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d190      	bne.n	8007e36 <HAL_SPI_TransmitReceive+0x274>
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d18b      	bne.n	8007e36 <HAL_SPI_TransmitReceive+0x274>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f26:	d117      	bne.n	8007f58 <HAL_SPI_TransmitReceive+0x396>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f2a:	9300      	str	r3, [sp, #0]
 8007f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f2e:	2201      	movs	r2, #1
 8007f30:	2101      	movs	r1, #1
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f000 f861 	bl	8007ffa <SPI_WaitFlagStateUntilTimeout>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d009      	beq.n	8007f52 <HAL_SPI_TransmitReceive+0x390>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f42:	f043 0202 	orr.w	r2, r3, #2
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007f4a:	2303      	movs	r3, #3
 8007f4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007f50:	e037      	b.n	8007fc2 <HAL_SPI_TransmitReceive+0x400>
    }
    /* Read CRC */
    READ_REG(hspi->Instance->DR);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	68db      	ldr	r3, [r3, #12]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	689b      	ldr	r3, [r3, #8]
 8007f5e:	f003 0310 	and.w	r3, r3, #16
 8007f62:	2b10      	cmp	r3, #16
 8007f64:	d10d      	bne.n	8007f82 <HAL_SPI_TransmitReceive+0x3c0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f6a:	f043 0202 	orr.w	r2, r3, #2
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007f7a:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007f86:	68f8      	ldr	r0, [r7, #12]
 8007f88:	f000 f906 	bl	8008198 <SPI_EndRxTxTransaction>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d006      	beq.n	8007fa0 <HAL_SPI_TransmitReceive+0x3de>
  {
    errorcode = HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2220      	movs	r2, #32
 8007f9c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007f9e:	e010      	b.n	8007fc2 <HAL_SPI_TransmitReceive+0x400>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d10b      	bne.n	8007fc0 <HAL_SPI_TransmitReceive+0x3fe>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fa8:	2300      	movs	r3, #0
 8007faa:	617b      	str	r3, [r7, #20]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	617b      	str	r3, [r7, #20]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	617b      	str	r3, [r7, #20]
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	e000      	b.n	8007fc2 <HAL_SPI_TransmitReceive+0x400>
  }

error :
 8007fc0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007fd2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3730      	adds	r7, #48	; 0x30
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}

08007fde <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007fde:	b480      	push	{r7}
 8007fe0:	b083      	sub	sp, #12
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007fec:	b2db      	uxtb	r3, r3
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	370c      	adds	r7, #12
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr

08007ffa <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b084      	sub	sp, #16
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	60f8      	str	r0, [r7, #12]
 8008002:	60b9      	str	r1, [r7, #8]
 8008004:	603b      	str	r3, [r7, #0]
 8008006:	4613      	mov	r3, r2
 8008008:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800800a:	e04c      	b.n	80080a6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008012:	d048      	beq.n	80080a6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008014:	f7fc f938 	bl	8004288 <HAL_GetTick>
 8008018:	4602      	mov	r2, r0
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	1ad3      	subs	r3, r2, r3
 800801e:	683a      	ldr	r2, [r7, #0]
 8008020:	429a      	cmp	r2, r3
 8008022:	d902      	bls.n	800802a <SPI_WaitFlagStateUntilTimeout+0x30>
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d13d      	bne.n	80080a6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	685a      	ldr	r2, [r3, #4]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008038:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008042:	d111      	bne.n	8008068 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800804c:	d004      	beq.n	8008058 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	689b      	ldr	r3, [r3, #8]
 8008052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008056:	d107      	bne.n	8008068 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008066:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800806c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008070:	d10f      	bne.n	8008092 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008090:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2201      	movs	r2, #1
 8008096:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80080a2:	2303      	movs	r3, #3
 80080a4:	e00f      	b.n	80080c6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	689a      	ldr	r2, [r3, #8]
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	4013      	ands	r3, r2
 80080b0:	68ba      	ldr	r2, [r7, #8]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	bf0c      	ite	eq
 80080b6:	2301      	moveq	r3, #1
 80080b8:	2300      	movne	r3, #0
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	461a      	mov	r2, r3
 80080be:	79fb      	ldrb	r3, [r7, #7]
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d1a3      	bne.n	800800c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}

080080ce <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80080ce:	b580      	push	{r7, lr}
 80080d0:	b086      	sub	sp, #24
 80080d2:	af02      	add	r7, sp, #8
 80080d4:	60f8      	str	r0, [r7, #12]
 80080d6:	60b9      	str	r1, [r7, #8]
 80080d8:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080e2:	d111      	bne.n	8008108 <SPI_EndRxTransaction+0x3a>
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080ec:	d004      	beq.n	80080f8 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080f6:	d107      	bne.n	8008108 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008106:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008110:	d12a      	bne.n	8008168 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800811a:	d012      	beq.n	8008142 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	9300      	str	r3, [sp, #0]
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	2200      	movs	r2, #0
 8008124:	2180      	movs	r1, #128	; 0x80
 8008126:	68f8      	ldr	r0, [r7, #12]
 8008128:	f7ff ff67 	bl	8007ffa <SPI_WaitFlagStateUntilTimeout>
 800812c:	4603      	mov	r3, r0
 800812e:	2b00      	cmp	r3, #0
 8008130:	d02d      	beq.n	800818e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008136:	f043 0220 	orr.w	r2, r3, #32
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800813e:	2303      	movs	r3, #3
 8008140:	e026      	b.n	8008190 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	9300      	str	r3, [sp, #0]
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	2200      	movs	r2, #0
 800814a:	2101      	movs	r1, #1
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f7ff ff54 	bl	8007ffa <SPI_WaitFlagStateUntilTimeout>
 8008152:	4603      	mov	r3, r0
 8008154:	2b00      	cmp	r3, #0
 8008156:	d01a      	beq.n	800818e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800815c:	f043 0220 	orr.w	r2, r3, #32
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008164:	2303      	movs	r3, #3
 8008166:	e013      	b.n	8008190 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	9300      	str	r3, [sp, #0]
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	2200      	movs	r2, #0
 8008170:	2101      	movs	r1, #1
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f7ff ff41 	bl	8007ffa <SPI_WaitFlagStateUntilTimeout>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d007      	beq.n	800818e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008182:	f043 0220 	orr.w	r2, r3, #32
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800818a:	2303      	movs	r3, #3
 800818c:	e000      	b.n	8008190 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800818e:	2300      	movs	r3, #0
}
 8008190:	4618      	mov	r0, r3
 8008192:	3710      	adds	r7, #16
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b088      	sub	sp, #32
 800819c:	af02      	add	r7, sp, #8
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	60b9      	str	r1, [r7, #8]
 80081a2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80081a4:	4b1b      	ldr	r3, [pc, #108]	; (8008214 <SPI_EndRxTxTransaction+0x7c>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a1b      	ldr	r2, [pc, #108]	; (8008218 <SPI_EndRxTxTransaction+0x80>)
 80081aa:	fba2 2303 	umull	r2, r3, r2, r3
 80081ae:	0d5b      	lsrs	r3, r3, #21
 80081b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80081b4:	fb02 f303 	mul.w	r3, r2, r3
 80081b8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80081c2:	d112      	bne.n	80081ea <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	9300      	str	r3, [sp, #0]
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2200      	movs	r2, #0
 80081cc:	2180      	movs	r1, #128	; 0x80
 80081ce:	68f8      	ldr	r0, [r7, #12]
 80081d0:	f7ff ff13 	bl	8007ffa <SPI_WaitFlagStateUntilTimeout>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d016      	beq.n	8008208 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081de:	f043 0220 	orr.w	r2, r3, #32
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80081e6:	2303      	movs	r3, #3
 80081e8:	e00f      	b.n	800820a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d00a      	beq.n	8008206 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	3b01      	subs	r3, #1
 80081f4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008200:	2b80      	cmp	r3, #128	; 0x80
 8008202:	d0f2      	beq.n	80081ea <SPI_EndRxTxTransaction+0x52>
 8008204:	e000      	b.n	8008208 <SPI_EndRxTxTransaction+0x70>
        break;
 8008206:	bf00      	nop
  }

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3718      	adds	r7, #24
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	20000034 	.word	0x20000034
 8008218:	165e9f81 	.word	0x165e9f81

0800821c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800821c:	b480      	push	{r7}
 800821e:	b085      	sub	sp, #20
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8008226:	2300      	movs	r3, #0
 8008228:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 800822a:	2300      	movs	r3, #0
 800822c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2b01      	cmp	r3, #1
 8008234:	d029      	beq.n	800828a <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008242:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008246:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008250:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8008256:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 800825c:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8008262:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8008268:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 800826e:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8008274:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 800827a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	4313      	orrs	r3, r2
 8008280:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	601a      	str	r2, [r3, #0]
 8008288:	e034      	b.n	80082f4 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008296:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80082a0:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80082a6:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80082ba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80082be:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082c8:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80082ce:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 80082d4:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 80082da:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 80082e0:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082e2:	68ba      	ldr	r2, [r7, #8]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	68ba      	ldr	r2, [r7, #8]
 80082f2:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 80082f4:	2300      	movs	r3, #0
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3714      	adds	r7, #20
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr

08008302 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008302:	b480      	push	{r7}
 8008304:	b087      	sub	sp, #28
 8008306:	af00      	add	r7, sp, #0
 8008308:	60f8      	str	r0, [r7, #12]
 800830a:	60b9      	str	r1, [r7, #8]
 800830c:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800830e:	2300      	movs	r3, #0
 8008310:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8008312:	2300      	movs	r3, #0
 8008314:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2b01      	cmp	r3, #1
 800831a:	d02e      	beq.n	800837a <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008328:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	3b01      	subs	r3, #1
 8008336:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008338:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	3b01      	subs	r3, #1
 8008340:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008342:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	68db      	ldr	r3, [r3, #12]
 8008348:	3b01      	subs	r3, #1
 800834a:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800834c:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	3b01      	subs	r3, #1
 8008354:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008356:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	695b      	ldr	r3, [r3, #20]
 800835c:	3b01      	subs	r3, #1
 800835e:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008360:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	699b      	ldr	r3, [r3, #24]
 8008366:	3b01      	subs	r3, #1
 8008368:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800836a:	4313      	orrs	r3, r2
 800836c:	697a      	ldr	r2, [r7, #20]
 800836e:	4313      	orrs	r3, r2
 8008370:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	697a      	ldr	r2, [r7, #20]
 8008376:	609a      	str	r2, [r3, #8]
 8008378:	e03b      	b.n	80083f2 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008386:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800838a:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	3b01      	subs	r3, #1
 8008392:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	695b      	ldr	r3, [r3, #20]
 8008398:	3b01      	subs	r3, #1
 800839a:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800839c:	4313      	orrs	r3, r2
 800839e:	697a      	ldr	r2, [r7, #20]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	68db      	ldr	r3, [r3, #12]
 80083a8:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80083b0:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	3b01      	subs	r3, #1
 80083be:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80083c0:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	689b      	ldr	r3, [r3, #8]
 80083c6:	3b01      	subs	r3, #1
 80083c8:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80083ca:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	691b      	ldr	r3, [r3, #16]
 80083d0:	3b01      	subs	r3, #1
 80083d2:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80083d4:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	699b      	ldr	r3, [r3, #24]
 80083da:	3b01      	subs	r3, #1
 80083dc:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80083de:	4313      	orrs	r3, r2
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	693a      	ldr	r2, [r7, #16]
 80083f0:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 80083f2:	2300      	movs	r3, #0
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	371c      	adds	r7, #28
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 800840c:	2300      	movs	r3, #0
 800840e:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8008410:	2300      	movs	r3, #0
 8008412:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800841c:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	3b01      	subs	r3, #1
 8008424:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8008426:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800842e:	4313      	orrs	r3, r2
 8008430:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8008432:	693a      	ldr	r2, [r7, #16]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008438:	f7fb ff26 	bl	8004288 <HAL_GetTick>
 800843c:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800843e:	e010      	b.n	8008462 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008446:	d00c      	beq.n	8008462 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d007      	beq.n	800845e <FMC_SDRAM_SendCommand+0x5e>
 800844e:	f7fb ff1b 	bl	8004288 <HAL_GetTick>
 8008452:	4602      	mov	r2, r0
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	429a      	cmp	r2, r3
 800845c:	d201      	bcs.n	8008462 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 800845e:	2303      	movs	r3, #3
 8008460:	e006      	b.n	8008470 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	699b      	ldr	r3, [r3, #24]
 8008466:	f003 0320 	and.w	r3, r3, #32
 800846a:	2b20      	cmp	r3, #32
 800846c:	d0e8      	beq.n	8008440 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 800846e:	2300      	movs	r3, #0
}
 8008470:	4618      	mov	r0, r3
 8008472:	3718      	adds	r7, #24
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}

08008478 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008478:	b480      	push	{r7}
 800847a:	b083      	sub	sp, #12
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	695a      	ldr	r2, [r3, #20]
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	005b      	lsls	r3, r3, #1
 800848a:	431a      	orrs	r2, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	370c      	adds	r7, #12
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr
	...

080084a0 <arm_max_f32>:
 80084a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084a4:	1e4f      	subs	r7, r1, #1
 80084a6:	ea5f 0897 	movs.w	r8, r7, lsr #2
 80084aa:	f100 0e04 	add.w	lr, r0, #4
 80084ae:	edd0 7a00 	vldr	s15, [r0]
 80084b2:	d058      	beq.n	8008566 <arm_max_f32+0xc6>
 80084b4:	3014      	adds	r0, #20
 80084b6:	46c4      	mov	ip, r8
 80084b8:	2604      	movs	r6, #4
 80084ba:	2400      	movs	r4, #0
 80084bc:	ed10 6a04 	vldr	s12, [r0, #-16]
 80084c0:	ed50 6a03 	vldr	s13, [r0, #-12]
 80084c4:	ed10 7a02 	vldr	s14, [r0, #-8]
 80084c8:	ed50 5a01 	vldr	s11, [r0, #-4]
 80084cc:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80084d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084d4:	bfc8      	it	gt
 80084d6:	eef0 7a46 	vmovgt.f32	s15, s12
 80084da:	f1a6 0503 	sub.w	r5, r6, #3
 80084de:	eef4 7ae6 	vcmpe.f32	s15, s13
 80084e2:	bfc8      	it	gt
 80084e4:	462c      	movgt	r4, r5
 80084e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084ea:	bf48      	it	mi
 80084ec:	eef0 7a66 	vmovmi.f32	s15, s13
 80084f0:	f1a6 0502 	sub.w	r5, r6, #2
 80084f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80084f8:	bf48      	it	mi
 80084fa:	462c      	movmi	r4, r5
 80084fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008500:	bf48      	it	mi
 8008502:	eef0 7a47 	vmovmi.f32	s15, s14
 8008506:	f106 35ff 	add.w	r5, r6, #4294967295
 800850a:	eef4 7ae5 	vcmpe.f32	s15, s11
 800850e:	bf48      	it	mi
 8008510:	462c      	movmi	r4, r5
 8008512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008516:	bf48      	it	mi
 8008518:	4634      	movmi	r4, r6
 800851a:	bf48      	it	mi
 800851c:	eef0 7a65 	vmovmi.f32	s15, s11
 8008520:	f1bc 0c01 	subs.w	ip, ip, #1
 8008524:	f100 0010 	add.w	r0, r0, #16
 8008528:	f106 0604 	add.w	r6, r6, #4
 800852c:	d1c6      	bne.n	80084bc <arm_max_f32+0x1c>
 800852e:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 8008532:	f017 0003 	ands.w	r0, r7, #3
 8008536:	d018      	beq.n	800856a <arm_max_f32+0xca>
 8008538:	1a08      	subs	r0, r1, r0
 800853a:	ecbe 7a01 	vldmia	lr!, {s14}
 800853e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008546:	bfc8      	it	gt
 8008548:	4604      	movgt	r4, r0
 800854a:	f100 0001 	add.w	r0, r0, #1
 800854e:	bfd8      	it	le
 8008550:	eeb0 7a67 	vmovle.f32	s14, s15
 8008554:	4281      	cmp	r1, r0
 8008556:	eef0 7a47 	vmov.f32	s15, s14
 800855a:	d1ee      	bne.n	800853a <arm_max_f32+0x9a>
 800855c:	ed82 7a00 	vstr	s14, [r2]
 8008560:	601c      	str	r4, [r3, #0]
 8008562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008566:	4644      	mov	r4, r8
 8008568:	e7e3      	b.n	8008532 <arm_max_f32+0x92>
 800856a:	eeb0 7a67 	vmov.f32	s14, s15
 800856e:	e7f5      	b.n	800855c <arm_max_f32+0xbc>

08008570 <arm_cfft_radix8by2_f32>:
 8008570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008574:	ed2d 8b08 	vpush	{d8-d11}
 8008578:	4607      	mov	r7, r0
 800857a:	4608      	mov	r0, r1
 800857c:	f8b7 e000 	ldrh.w	lr, [r7]
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	ea4f 015e 	mov.w	r1, lr, lsr #1
 8008586:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800858a:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800858e:	f000 80b0 	beq.w	80086f2 <arm_cfft_radix8by2_f32+0x182>
 8008592:	008b      	lsls	r3, r1, #2
 8008594:	3310      	adds	r3, #16
 8008596:	18c6      	adds	r6, r0, r3
 8008598:	3210      	adds	r2, #16
 800859a:	4443      	add	r3, r8
 800859c:	f100 0510 	add.w	r5, r0, #16
 80085a0:	f108 0410 	add.w	r4, r8, #16
 80085a4:	ed54 1a04 	vldr	s3, [r4, #-16]
 80085a8:	ed54 6a03 	vldr	s13, [r4, #-12]
 80085ac:	ed13 4a04 	vldr	s8, [r3, #-16]
 80085b0:	ed53 3a03 	vldr	s7, [r3, #-12]
 80085b4:	ed53 5a02 	vldr	s11, [r3, #-8]
 80085b8:	ed13 5a01 	vldr	s10, [r3, #-4]
 80085bc:	ed14 0a02 	vldr	s0, [r4, #-8]
 80085c0:	ed54 7a01 	vldr	s15, [r4, #-4]
 80085c4:	ed16 2a04 	vldr	s4, [r6, #-16]
 80085c8:	ed56 2a03 	vldr	s5, [r6, #-12]
 80085cc:	ed15 6a03 	vldr	s12, [r5, #-12]
 80085d0:	ed15 7a01 	vldr	s14, [r5, #-4]
 80085d4:	ed15 3a04 	vldr	s6, [r5, #-16]
 80085d8:	ed56 0a02 	vldr	s1, [r6, #-8]
 80085dc:	ed16 1a01 	vldr	s2, [r6, #-4]
 80085e0:	ed55 4a02 	vldr	s9, [r5, #-8]
 80085e4:	ee73 ba21 	vadd.f32	s23, s6, s3
 80085e8:	ee36 ba26 	vadd.f32	s22, s12, s13
 80085ec:	ee37 aa27 	vadd.f32	s20, s14, s15
 80085f0:	ee72 9a04 	vadd.f32	s19, s4, s8
 80085f4:	ee32 9aa3 	vadd.f32	s18, s5, s7
 80085f8:	ee31 8a05 	vadd.f32	s16, s2, s10
 80085fc:	ee74 aa80 	vadd.f32	s21, s9, s0
 8008600:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8008604:	ed45 ba04 	vstr	s23, [r5, #-16]
 8008608:	ed05 ba03 	vstr	s22, [r5, #-12]
 800860c:	ed45 aa02 	vstr	s21, [r5, #-8]
 8008610:	ed05 aa01 	vstr	s20, [r5, #-4]
 8008614:	ed06 8a01 	vstr	s16, [r6, #-4]
 8008618:	ed46 9a04 	vstr	s19, [r6, #-16]
 800861c:	ed06 9a03 	vstr	s18, [r6, #-12]
 8008620:	ed46 8a02 	vstr	s17, [r6, #-8]
 8008624:	ee76 6a66 	vsub.f32	s13, s12, s13
 8008628:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800862c:	ed12 6a03 	vldr	s12, [r2, #-12]
 8008630:	ed52 2a04 	vldr	s5, [r2, #-16]
 8008634:	ee33 3a61 	vsub.f32	s6, s6, s3
 8008638:	ee34 4a42 	vsub.f32	s8, s8, s4
 800863c:	ee26 8a86 	vmul.f32	s16, s13, s12
 8008640:	ee24 2a06 	vmul.f32	s4, s8, s12
 8008644:	ee63 1a22 	vmul.f32	s3, s6, s5
 8008648:	ee24 4a22 	vmul.f32	s8, s8, s5
 800864c:	ee23 3a06 	vmul.f32	s6, s6, s12
 8008650:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8008654:	ee23 6a86 	vmul.f32	s12, s7, s12
 8008658:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800865c:	ee36 6a04 	vadd.f32	s12, s12, s8
 8008660:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8008664:	ee72 3a63 	vsub.f32	s7, s4, s7
 8008668:	ee71 2a88 	vadd.f32	s5, s3, s16
 800866c:	ed44 6a03 	vstr	s13, [r4, #-12]
 8008670:	ed44 2a04 	vstr	s5, [r4, #-16]
 8008674:	ed43 3a04 	vstr	s7, [r3, #-16]
 8008678:	ed03 6a03 	vstr	s12, [r3, #-12]
 800867c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008680:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8008684:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008688:	ed52 5a02 	vldr	s11, [r2, #-8]
 800868c:	ee35 6a41 	vsub.f32	s12, s10, s2
 8008690:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8008694:	ee67 3a87 	vmul.f32	s7, s15, s14
 8008698:	ee26 5a87 	vmul.f32	s10, s13, s14
 800869c:	ee24 4aa5 	vmul.f32	s8, s9, s11
 80086a0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80086a4:	ee64 4a87 	vmul.f32	s9, s9, s14
 80086a8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80086ac:	ee26 7a07 	vmul.f32	s14, s12, s14
 80086b0:	ee26 6a25 	vmul.f32	s12, s12, s11
 80086b4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80086b8:	ee74 5a23 	vadd.f32	s11, s8, s7
 80086bc:	ee35 6a46 	vsub.f32	s12, s10, s12
 80086c0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80086c4:	f1be 0e01 	subs.w	lr, lr, #1
 80086c8:	ed44 5a02 	vstr	s11, [r4, #-8]
 80086cc:	f105 0510 	add.w	r5, r5, #16
 80086d0:	ed44 7a01 	vstr	s15, [r4, #-4]
 80086d4:	f106 0610 	add.w	r6, r6, #16
 80086d8:	ed03 6a02 	vstr	s12, [r3, #-8]
 80086dc:	ed03 7a01 	vstr	s14, [r3, #-4]
 80086e0:	f102 0210 	add.w	r2, r2, #16
 80086e4:	f104 0410 	add.w	r4, r4, #16
 80086e8:	f103 0310 	add.w	r3, r3, #16
 80086ec:	f47f af5a 	bne.w	80085a4 <arm_cfft_radix8by2_f32+0x34>
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	b28c      	uxth	r4, r1
 80086f4:	4621      	mov	r1, r4
 80086f6:	2302      	movs	r3, #2
 80086f8:	f000 fbca 	bl	8008e90 <arm_radix8_butterfly_f32>
 80086fc:	ecbd 8b08 	vpop	{d8-d11}
 8008700:	4621      	mov	r1, r4
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	4640      	mov	r0, r8
 8008706:	2302      	movs	r3, #2
 8008708:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800870c:	f000 bbc0 	b.w	8008e90 <arm_radix8_butterfly_f32>

08008710 <arm_cfft_radix8by4_f32>:
 8008710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008714:	ed2d 8b0a 	vpush	{d8-d12}
 8008718:	8802      	ldrh	r2, [r0, #0]
 800871a:	ed91 6a00 	vldr	s12, [r1]
 800871e:	b08f      	sub	sp, #60	; 0x3c
 8008720:	460f      	mov	r7, r1
 8008722:	0852      	lsrs	r2, r2, #1
 8008724:	6841      	ldr	r1, [r0, #4]
 8008726:	900c      	str	r0, [sp, #48]	; 0x30
 8008728:	0093      	lsls	r3, r2, #2
 800872a:	4638      	mov	r0, r7
 800872c:	4418      	add	r0, r3
 800872e:	4606      	mov	r6, r0
 8008730:	9009      	str	r0, [sp, #36]	; 0x24
 8008732:	4418      	add	r0, r3
 8008734:	edd0 6a00 	vldr	s13, [r0]
 8008738:	ed96 4a00 	vldr	s8, [r6]
 800873c:	edd6 2a01 	vldr	s5, [r6, #4]
 8008740:	edd0 7a01 	vldr	s15, [r0, #4]
 8008744:	900a      	str	r0, [sp, #40]	; 0x28
 8008746:	ee76 5a26 	vadd.f32	s11, s12, s13
 800874a:	4604      	mov	r4, r0
 800874c:	4625      	mov	r5, r4
 800874e:	441c      	add	r4, r3
 8008750:	edd4 4a00 	vldr	s9, [r4]
 8008754:	ed97 7a01 	vldr	s14, [r7, #4]
 8008758:	ed94 3a01 	vldr	s6, [r4, #4]
 800875c:	9401      	str	r4, [sp, #4]
 800875e:	ee35 5a84 	vadd.f32	s10, s11, s8
 8008762:	4630      	mov	r0, r6
 8008764:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008768:	463e      	mov	r6, r7
 800876a:	ee15 ea10 	vmov	lr, s10
 800876e:	ee76 6a66 	vsub.f32	s13, s12, s13
 8008772:	f846 eb08 	str.w	lr, [r6], #8
 8008776:	ee37 6a27 	vadd.f32	s12, s14, s15
 800877a:	ed90 5a01 	vldr	s10, [r0, #4]
 800877e:	9605      	str	r6, [sp, #20]
 8008780:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008784:	9e01      	ldr	r6, [sp, #4]
 8008786:	9707      	str	r7, [sp, #28]
 8008788:	ee76 3aa2 	vadd.f32	s7, s13, s5
 800878c:	ed96 2a01 	vldr	s4, [r6, #4]
 8008790:	ee36 7a05 	vadd.f32	s14, s12, s10
 8008794:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8008798:	ee37 5ac4 	vsub.f32	s10, s15, s8
 800879c:	ee77 7a84 	vadd.f32	s15, s15, s8
 80087a0:	ee33 4ac3 	vsub.f32	s8, s7, s6
 80087a4:	4604      	mov	r4, r0
 80087a6:	46a3      	mov	fp, r4
 80087a8:	ee37 7a02 	vadd.f32	s14, s14, s4
 80087ac:	ee35 5a24 	vadd.f32	s10, s10, s9
 80087b0:	ee14 8a10 	vmov	r8, s8
 80087b4:	46a4      	mov	ip, r4
 80087b6:	ee75 5ae4 	vsub.f32	s11, s11, s9
 80087ba:	ed87 7a01 	vstr	s14, [r7, #4]
 80087be:	f84b 8b08 	str.w	r8, [fp], #8
 80087c2:	f1ac 0704 	sub.w	r7, ip, #4
 80087c6:	ed8c 5a01 	vstr	s10, [ip, #4]
 80087ca:	f101 0c08 	add.w	ip, r1, #8
 80087ce:	462c      	mov	r4, r5
 80087d0:	f8cd c010 	str.w	ip, [sp, #16]
 80087d4:	ee15 ca90 	vmov	ip, s11
 80087d8:	ee36 6a62 	vsub.f32	s12, s12, s5
 80087dc:	f844 cb08 	str.w	ip, [r4], #8
 80087e0:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80087e4:	ee36 6a43 	vsub.f32	s12, s12, s6
 80087e8:	9406      	str	r4, [sp, #24]
 80087ea:	ee76 6a83 	vadd.f32	s13, s13, s6
 80087ee:	f101 0410 	add.w	r4, r1, #16
 80087f2:	0852      	lsrs	r2, r2, #1
 80087f4:	9402      	str	r4, [sp, #8]
 80087f6:	ed85 6a01 	vstr	s12, [r5, #4]
 80087fa:	462c      	mov	r4, r5
 80087fc:	f101 0518 	add.w	r5, r1, #24
 8008800:	920b      	str	r2, [sp, #44]	; 0x2c
 8008802:	46b2      	mov	sl, r6
 8008804:	9503      	str	r5, [sp, #12]
 8008806:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800880a:	3a02      	subs	r2, #2
 800880c:	ee16 5a90 	vmov	r5, s13
 8008810:	46b6      	mov	lr, r6
 8008812:	4630      	mov	r0, r6
 8008814:	0852      	lsrs	r2, r2, #1
 8008816:	f84a 5b08 	str.w	r5, [sl], #8
 800881a:	f1a0 0604 	sub.w	r6, r0, #4
 800881e:	edce 7a01 	vstr	s15, [lr, #4]
 8008822:	9208      	str	r2, [sp, #32]
 8008824:	f000 8130 	beq.w	8008a88 <arm_cfft_radix8by4_f32+0x378>
 8008828:	4691      	mov	r9, r2
 800882a:	9a07      	ldr	r2, [sp, #28]
 800882c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008830:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008834:	3b08      	subs	r3, #8
 8008836:	f102 0510 	add.w	r5, r2, #16
 800883a:	f101 0c20 	add.w	ip, r1, #32
 800883e:	f1a4 020c 	sub.w	r2, r4, #12
 8008842:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8008846:	4433      	add	r3, r6
 8008848:	3410      	adds	r4, #16
 800884a:	4650      	mov	r0, sl
 800884c:	4659      	mov	r1, fp
 800884e:	ed55 3a02 	vldr	s7, [r5, #-8]
 8008852:	ed14 5a02 	vldr	s10, [r4, #-8]
 8008856:	ed91 7a00 	vldr	s14, [r1]
 800885a:	edd0 7a00 	vldr	s15, [r0]
 800885e:	ed54 5a01 	vldr	s11, [r4, #-4]
 8008862:	ed15 4a01 	vldr	s8, [r5, #-4]
 8008866:	edd0 6a01 	vldr	s13, [r0, #4]
 800886a:	ed91 6a01 	vldr	s12, [r1, #4]
 800886e:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008872:	ee34 0a25 	vadd.f32	s0, s8, s11
 8008876:	ee78 4a07 	vadd.f32	s9, s16, s14
 800887a:	ee74 5a65 	vsub.f32	s11, s8, s11
 800887e:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8008882:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8008886:	ed45 4a02 	vstr	s9, [r5, #-8]
 800888a:	edd1 4a01 	vldr	s9, [r1, #4]
 800888e:	ed90 4a01 	vldr	s8, [r0, #4]
 8008892:	ee70 4a24 	vadd.f32	s9, s0, s9
 8008896:	ee75 aa06 	vadd.f32	s21, s10, s12
 800889a:	ee74 4a84 	vadd.f32	s9, s9, s8
 800889e:	ee35 aac7 	vsub.f32	s20, s11, s14
 80088a2:	ed45 4a01 	vstr	s9, [r5, #-4]
 80088a6:	edd6 1a00 	vldr	s3, [r6]
 80088aa:	edd7 0a00 	vldr	s1, [r7]
 80088ae:	ed92 4a02 	vldr	s8, [r2, #8]
 80088b2:	edd3 3a02 	vldr	s7, [r3, #8]
 80088b6:	ed93 2a01 	vldr	s4, [r3, #4]
 80088ba:	ed16 1a01 	vldr	s2, [r6, #-4]
 80088be:	edd2 2a01 	vldr	s5, [r2, #4]
 80088c2:	ed57 9a01 	vldr	s19, [r7, #-4]
 80088c6:	ee70 4aa1 	vadd.f32	s9, s1, s3
 80088ca:	ee39 3a81 	vadd.f32	s6, s19, s2
 80088ce:	ee74 8a84 	vadd.f32	s17, s9, s8
 80088d2:	ee70 1ae1 	vsub.f32	s3, s1, s3
 80088d6:	ee78 8aa3 	vadd.f32	s17, s17, s7
 80088da:	ee7a aae6 	vsub.f32	s21, s21, s13
 80088de:	ee18 aa90 	vmov	sl, s17
 80088e2:	f847 a908 	str.w	sl, [r7], #-8
 80088e6:	edd2 8a01 	vldr	s17, [r2, #4]
 80088ea:	ed93 9a01 	vldr	s18, [r3, #4]
 80088ee:	ee73 8a28 	vadd.f32	s17, s6, s17
 80088f2:	ee3a aa27 	vadd.f32	s20, s20, s15
 80088f6:	ee78 8a89 	vadd.f32	s17, s17, s18
 80088fa:	ee74 0a63 	vsub.f32	s1, s8, s7
 80088fe:	edc7 8a01 	vstr	s17, [r7, #4]
 8008902:	ed18 ba02 	vldr	s22, [r8, #-8]
 8008906:	ed58 8a01 	vldr	s17, [r8, #-4]
 800890a:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800890e:	ee6a ba28 	vmul.f32	s23, s20, s17
 8008912:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8008916:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800891a:	ee31 9a20 	vadd.f32	s18, s2, s1
 800891e:	ee79 9a82 	vadd.f32	s19, s19, s4
 8008922:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8008926:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800892a:	ee69 baa8 	vmul.f32	s23, s19, s17
 800892e:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8008932:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8008936:	ee69 8a28 	vmul.f32	s17, s18, s17
 800893a:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800893e:	ee1c aa10 	vmov	sl, s24
 8008942:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8008946:	f841 ab08 	str.w	sl, [r1], #8
 800894a:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800894e:	ee3b bacb 	vsub.f32	s22, s23, s22
 8008952:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8008956:	ee33 3a62 	vsub.f32	s6, s6, s5
 800895a:	ed01 aa01 	vstr	s20, [r1, #-4]
 800895e:	edc2 8a01 	vstr	s17, [r2, #4]
 8008962:	ed82 ba02 	vstr	s22, [r2, #8]
 8008966:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800896a:	ee74 3a63 	vsub.f32	s7, s8, s7
 800896e:	ee38 8a47 	vsub.f32	s16, s16, s14
 8008972:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8008976:	ee30 0a46 	vsub.f32	s0, s0, s12
 800897a:	ee33 3a42 	vsub.f32	s6, s6, s4
 800897e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008982:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008986:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800898a:	ee63 8a04 	vmul.f32	s17, s6, s8
 800898e:	ee28 aa24 	vmul.f32	s20, s16, s9
 8008992:	ee60 9a04 	vmul.f32	s19, s0, s8
 8008996:	ee28 8a04 	vmul.f32	s16, s16, s8
 800899a:	ee20 0a24 	vmul.f32	s0, s0, s9
 800899e:	ee63 3a84 	vmul.f32	s7, s7, s8
 80089a2:	ee39 4a68 	vsub.f32	s8, s18, s17
 80089a6:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80089aa:	ee14 aa10 	vmov	sl, s8
 80089ae:	ee30 0a48 	vsub.f32	s0, s0, s16
 80089b2:	ee63 4a24 	vmul.f32	s9, s6, s9
 80089b6:	ed44 9a02 	vstr	s19, [r4, #-8]
 80089ba:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80089be:	ed04 0a01 	vstr	s0, [r4, #-4]
 80089c2:	f846 a908 	str.w	sl, [r6], #-8
 80089c6:	ee35 6a46 	vsub.f32	s12, s10, s12
 80089ca:	ee35 7a87 	vadd.f32	s14, s11, s14
 80089ce:	edc6 3a01 	vstr	s7, [r6, #4]
 80089d2:	ee76 6a26 	vadd.f32	s13, s12, s13
 80089d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80089da:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 80089de:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 80089e2:	ee67 5a86 	vmul.f32	s11, s15, s12
 80089e6:	ee26 5a87 	vmul.f32	s10, s13, s14
 80089ea:	ee72 2a62 	vsub.f32	s5, s4, s5
 80089ee:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80089f2:	ee72 2ae1 	vsub.f32	s5, s5, s3
 80089f6:	ee75 5a25 	vadd.f32	s11, s10, s11
 80089fa:	ee62 0a86 	vmul.f32	s1, s5, s12
 80089fe:	ee66 6a86 	vmul.f32	s13, s13, s12
 8008a02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008a06:	ee21 6a06 	vmul.f32	s12, s2, s12
 8008a0a:	ee62 2a87 	vmul.f32	s5, s5, s14
 8008a0e:	ee21 1a07 	vmul.f32	s2, s2, s14
 8008a12:	ee15 aa90 	vmov	sl, s11
 8008a16:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008a1a:	f840 ab08 	str.w	sl, [r0], #8
 8008a1e:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8008a22:	ee76 2a22 	vadd.f32	s5, s12, s5
 8008a26:	f1b9 0901 	subs.w	r9, r9, #1
 8008a2a:	ed40 7a01 	vstr	s15, [r0, #-4]
 8008a2e:	f105 0508 	add.w	r5, r5, #8
 8008a32:	ed83 1a02 	vstr	s2, [r3, #8]
 8008a36:	edc3 2a01 	vstr	s5, [r3, #4]
 8008a3a:	f108 0808 	add.w	r8, r8, #8
 8008a3e:	f1a2 0208 	sub.w	r2, r2, #8
 8008a42:	f10c 0c10 	add.w	ip, ip, #16
 8008a46:	f104 0408 	add.w	r4, r4, #8
 8008a4a:	f10e 0e18 	add.w	lr, lr, #24
 8008a4e:	f1a3 0308 	sub.w	r3, r3, #8
 8008a52:	f47f aefc 	bne.w	800884e <arm_cfft_radix8by4_f32+0x13e>
 8008a56:	9908      	ldr	r1, [sp, #32]
 8008a58:	9802      	ldr	r0, [sp, #8]
 8008a5a:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 8008a5e:	00cb      	lsls	r3, r1, #3
 8008a60:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8008a64:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8008a68:	9102      	str	r1, [sp, #8]
 8008a6a:	9905      	ldr	r1, [sp, #20]
 8008a6c:	4419      	add	r1, r3
 8008a6e:	9105      	str	r1, [sp, #20]
 8008a70:	9904      	ldr	r1, [sp, #16]
 8008a72:	4419      	add	r1, r3
 8008a74:	9104      	str	r1, [sp, #16]
 8008a76:	9906      	ldr	r1, [sp, #24]
 8008a78:	449b      	add	fp, r3
 8008a7a:	4419      	add	r1, r3
 8008a7c:	449a      	add	sl, r3
 8008a7e:	9b03      	ldr	r3, [sp, #12]
 8008a80:	9106      	str	r1, [sp, #24]
 8008a82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a86:	9303      	str	r3, [sp, #12]
 8008a88:	9a05      	ldr	r2, [sp, #20]
 8008a8a:	9806      	ldr	r0, [sp, #24]
 8008a8c:	ed92 4a00 	vldr	s8, [r2]
 8008a90:	ed90 7a00 	vldr	s14, [r0]
 8008a94:	ed9b 3a00 	vldr	s6, [fp]
 8008a98:	edda 3a00 	vldr	s7, [sl]
 8008a9c:	edd2 4a01 	vldr	s9, [r2, #4]
 8008aa0:	edd0 6a01 	vldr	s13, [r0, #4]
 8008aa4:	ed9a 2a01 	vldr	s4, [sl, #4]
 8008aa8:	eddb 7a01 	vldr	s15, [fp, #4]
 8008aac:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 8008ab0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008ab2:	ee34 6a07 	vadd.f32	s12, s8, s14
 8008ab6:	ee74 5aa6 	vadd.f32	s11, s9, s13
 8008aba:	ee36 5a03 	vadd.f32	s10, s12, s6
 8008abe:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8008ac2:	ee35 5a23 	vadd.f32	s10, s10, s7
 8008ac6:	ee34 7a47 	vsub.f32	s14, s8, s14
 8008aca:	ed82 5a00 	vstr	s10, [r2]
 8008ace:	ed9b 5a01 	vldr	s10, [fp, #4]
 8008ad2:	edda 4a01 	vldr	s9, [sl, #4]
 8008ad6:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008ada:	ee37 4a27 	vadd.f32	s8, s14, s15
 8008ade:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008ae2:	ee76 4ac3 	vsub.f32	s9, s13, s6
 8008ae6:	ed82 5a01 	vstr	s10, [r2, #4]
 8008aea:	9a04      	ldr	r2, [sp, #16]
 8008aec:	ee34 5aa3 	vadd.f32	s10, s9, s7
 8008af0:	edd2 1a00 	vldr	s3, [r2]
 8008af4:	edd2 2a01 	vldr	s5, [r2, #4]
 8008af8:	9a02      	ldr	r2, [sp, #8]
 8008afa:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008afe:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008b02:	ee64 4a21 	vmul.f32	s9, s8, s3
 8008b06:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008b0a:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008b0e:	ee25 5a21 	vmul.f32	s10, s10, s3
 8008b12:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8008b16:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008b1a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8008b1e:	edcb 2a00 	vstr	s5, [fp]
 8008b22:	ed8b 5a01 	vstr	s10, [fp, #4]
 8008b26:	ed92 4a01 	vldr	s8, [r2, #4]
 8008b2a:	ed92 5a00 	vldr	s10, [r2]
 8008b2e:	9a03      	ldr	r2, [sp, #12]
 8008b30:	ee36 6a63 	vsub.f32	s12, s12, s7
 8008b34:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8008b38:	ee66 4a05 	vmul.f32	s9, s12, s10
 8008b3c:	ee25 5a85 	vmul.f32	s10, s11, s10
 8008b40:	ee26 6a04 	vmul.f32	s12, s12, s8
 8008b44:	ee65 5a84 	vmul.f32	s11, s11, s8
 8008b48:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008b4c:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8008b50:	ee76 6a83 	vadd.f32	s13, s13, s6
 8008b54:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008b58:	ed80 6a01 	vstr	s12, [r0, #4]
 8008b5c:	edc0 5a00 	vstr	s11, [r0]
 8008b60:	edd2 5a01 	vldr	s11, [r2, #4]
 8008b64:	9807      	ldr	r0, [sp, #28]
 8008b66:	ee77 7a02 	vadd.f32	s15, s14, s4
 8008b6a:	ee36 7ae3 	vsub.f32	s14, s13, s7
 8008b6e:	edd2 6a00 	vldr	s13, [r2]
 8008b72:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8008b76:	ee67 6a26 	vmul.f32	s13, s14, s13
 8008b7a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008b7e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008b82:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008b86:	ee36 7a07 	vadd.f32	s14, s12, s14
 8008b8a:	edca 7a01 	vstr	s15, [sl, #4]
 8008b8e:	ed8a 7a00 	vstr	s14, [sl]
 8008b92:	6872      	ldr	r2, [r6, #4]
 8008b94:	4621      	mov	r1, r4
 8008b96:	2304      	movs	r3, #4
 8008b98:	f000 f97a 	bl	8008e90 <arm_radix8_butterfly_f32>
 8008b9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b9e:	6872      	ldr	r2, [r6, #4]
 8008ba0:	4621      	mov	r1, r4
 8008ba2:	2304      	movs	r3, #4
 8008ba4:	f000 f974 	bl	8008e90 <arm_radix8_butterfly_f32>
 8008ba8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008baa:	6872      	ldr	r2, [r6, #4]
 8008bac:	4621      	mov	r1, r4
 8008bae:	2304      	movs	r3, #4
 8008bb0:	f000 f96e 	bl	8008e90 <arm_radix8_butterfly_f32>
 8008bb4:	6872      	ldr	r2, [r6, #4]
 8008bb6:	9801      	ldr	r0, [sp, #4]
 8008bb8:	4621      	mov	r1, r4
 8008bba:	2304      	movs	r3, #4
 8008bbc:	b00f      	add	sp, #60	; 0x3c
 8008bbe:	ecbd 8b0a 	vpop	{d8-d12}
 8008bc2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc6:	f000 b963 	b.w	8008e90 <arm_radix8_butterfly_f32>
 8008bca:	bf00      	nop

08008bcc <arm_cfft_f32>:
 8008bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd0:	2a01      	cmp	r2, #1
 8008bd2:	4606      	mov	r6, r0
 8008bd4:	4617      	mov	r7, r2
 8008bd6:	460c      	mov	r4, r1
 8008bd8:	4698      	mov	r8, r3
 8008bda:	8805      	ldrh	r5, [r0, #0]
 8008bdc:	d054      	beq.n	8008c88 <arm_cfft_f32+0xbc>
 8008bde:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008be2:	d04c      	beq.n	8008c7e <arm_cfft_f32+0xb2>
 8008be4:	d916      	bls.n	8008c14 <arm_cfft_f32+0x48>
 8008be6:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8008bea:	d01a      	beq.n	8008c22 <arm_cfft_f32+0x56>
 8008bec:	d95c      	bls.n	8008ca8 <arm_cfft_f32+0xdc>
 8008bee:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8008bf2:	d044      	beq.n	8008c7e <arm_cfft_f32+0xb2>
 8008bf4:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8008bf8:	d105      	bne.n	8008c06 <arm_cfft_f32+0x3a>
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	6872      	ldr	r2, [r6, #4]
 8008bfe:	4629      	mov	r1, r5
 8008c00:	4620      	mov	r0, r4
 8008c02:	f000 f945 	bl	8008e90 <arm_radix8_butterfly_f32>
 8008c06:	f1b8 0f00 	cmp.w	r8, #0
 8008c0a:	d111      	bne.n	8008c30 <arm_cfft_f32+0x64>
 8008c0c:	2f01      	cmp	r7, #1
 8008c0e:	d016      	beq.n	8008c3e <arm_cfft_f32+0x72>
 8008c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c14:	2d20      	cmp	r5, #32
 8008c16:	d032      	beq.n	8008c7e <arm_cfft_f32+0xb2>
 8008c18:	d94a      	bls.n	8008cb0 <arm_cfft_f32+0xe4>
 8008c1a:	2d40      	cmp	r5, #64	; 0x40
 8008c1c:	d0ed      	beq.n	8008bfa <arm_cfft_f32+0x2e>
 8008c1e:	2d80      	cmp	r5, #128	; 0x80
 8008c20:	d1f1      	bne.n	8008c06 <arm_cfft_f32+0x3a>
 8008c22:	4621      	mov	r1, r4
 8008c24:	4630      	mov	r0, r6
 8008c26:	f7ff fca3 	bl	8008570 <arm_cfft_radix8by2_f32>
 8008c2a:	f1b8 0f00 	cmp.w	r8, #0
 8008c2e:	d0ed      	beq.n	8008c0c <arm_cfft_f32+0x40>
 8008c30:	68b2      	ldr	r2, [r6, #8]
 8008c32:	89b1      	ldrh	r1, [r6, #12]
 8008c34:	4620      	mov	r0, r4
 8008c36:	f7f7 fadb 	bl	80001f0 <arm_bitreversal_32>
 8008c3a:	2f01      	cmp	r7, #1
 8008c3c:	d1e8      	bne.n	8008c10 <arm_cfft_f32+0x44>
 8008c3e:	ee07 5a90 	vmov	s15, r5
 8008c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008c4a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008c4e:	2d00      	cmp	r5, #0
 8008c50:	d0de      	beq.n	8008c10 <arm_cfft_f32+0x44>
 8008c52:	f104 0108 	add.w	r1, r4, #8
 8008c56:	2300      	movs	r3, #0
 8008c58:	3301      	adds	r3, #1
 8008c5a:	429d      	cmp	r5, r3
 8008c5c:	f101 0108 	add.w	r1, r1, #8
 8008c60:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008c64:	ed51 7a03 	vldr	s15, [r1, #-12]
 8008c68:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008c6c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008c70:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008c74:	ed41 7a03 	vstr	s15, [r1, #-12]
 8008c78:	d1ee      	bne.n	8008c58 <arm_cfft_f32+0x8c>
 8008c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c7e:	4621      	mov	r1, r4
 8008c80:	4630      	mov	r0, r6
 8008c82:	f7ff fd45 	bl	8008710 <arm_cfft_radix8by4_f32>
 8008c86:	e7be      	b.n	8008c06 <arm_cfft_f32+0x3a>
 8008c88:	b1ad      	cbz	r5, 8008cb6 <arm_cfft_f32+0xea>
 8008c8a:	f101 030c 	add.w	r3, r1, #12
 8008c8e:	2200      	movs	r2, #0
 8008c90:	ed53 7a02 	vldr	s15, [r3, #-8]
 8008c94:	3201      	adds	r2, #1
 8008c96:	eef1 7a67 	vneg.f32	s15, s15
 8008c9a:	4295      	cmp	r5, r2
 8008c9c:	ed43 7a02 	vstr	s15, [r3, #-8]
 8008ca0:	f103 0308 	add.w	r3, r3, #8
 8008ca4:	d1f4      	bne.n	8008c90 <arm_cfft_f32+0xc4>
 8008ca6:	e79a      	b.n	8008bde <arm_cfft_f32+0x12>
 8008ca8:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008cac:	d0a5      	beq.n	8008bfa <arm_cfft_f32+0x2e>
 8008cae:	e7aa      	b.n	8008c06 <arm_cfft_f32+0x3a>
 8008cb0:	2d10      	cmp	r5, #16
 8008cb2:	d0b6      	beq.n	8008c22 <arm_cfft_f32+0x56>
 8008cb4:	e7a7      	b.n	8008c06 <arm_cfft_f32+0x3a>
 8008cb6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008cba:	d894      	bhi.n	8008be6 <arm_cfft_f32+0x1a>
 8008cbc:	e7aa      	b.n	8008c14 <arm_cfft_f32+0x48>
 8008cbe:	bf00      	nop

08008cc0 <arm_cmplx_mag_f32>:
 8008cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cc4:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8008cc8:	b084      	sub	sp, #16
 8008cca:	d07f      	beq.n	8008dcc <arm_cmplx_mag_f32+0x10c>
 8008ccc:	2700      	movs	r7, #0
 8008cce:	f100 0420 	add.w	r4, r0, #32
 8008cd2:	f101 0510 	add.w	r5, r1, #16
 8008cd6:	4646      	mov	r6, r8
 8008cd8:	e05a      	b.n	8008d90 <arm_cmplx_mag_f32+0xd0>
 8008cda:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008cde:	eeb4 0a40 	vcmp.f32	s0, s0
 8008ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ce6:	f040 80a4 	bne.w	8008e32 <arm_cmplx_mag_f32+0x172>
 8008cea:	ed05 0a04 	vstr	s0, [r5, #-16]
 8008cee:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8008cf2:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8008cf6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008cfa:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008cfe:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008d02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d0a:	f2c0 808f 	blt.w	8008e2c <arm_cmplx_mag_f32+0x16c>
 8008d0e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008d12:	eeb4 0a40 	vcmp.f32	s0, s0
 8008d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d1a:	f040 80af 	bne.w	8008e7c <arm_cmplx_mag_f32+0x1bc>
 8008d1e:	ed05 0a03 	vstr	s0, [r5, #-12]
 8008d22:	ed54 7a04 	vldr	s15, [r4, #-16]
 8008d26:	ed14 0a03 	vldr	s0, [r4, #-12]
 8008d2a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d2e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008d32:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008d36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d3e:	db72      	blt.n	8008e26 <arm_cmplx_mag_f32+0x166>
 8008d40:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008d44:	eeb4 0a40 	vcmp.f32	s0, s0
 8008d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d4c:	f040 808c 	bne.w	8008e68 <arm_cmplx_mag_f32+0x1a8>
 8008d50:	ed05 0a02 	vstr	s0, [r5, #-8]
 8008d54:	ed54 7a02 	vldr	s15, [r4, #-8]
 8008d58:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008d5c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d60:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008d64:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008d68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d70:	db20      	blt.n	8008db4 <arm_cmplx_mag_f32+0xf4>
 8008d72:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008d76:	eeb4 0a40 	vcmp.f32	s0, s0
 8008d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d7e:	d169      	bne.n	8008e54 <arm_cmplx_mag_f32+0x194>
 8008d80:	3e01      	subs	r6, #1
 8008d82:	ed05 0a01 	vstr	s0, [r5, #-4]
 8008d86:	f104 0420 	add.w	r4, r4, #32
 8008d8a:	f105 0510 	add.w	r5, r5, #16
 8008d8e:	d019      	beq.n	8008dc4 <arm_cmplx_mag_f32+0x104>
 8008d90:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8008d94:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8008d98:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d9c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008da0:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008da4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dac:	da95      	bge.n	8008cda <arm_cmplx_mag_f32+0x1a>
 8008dae:	f845 7c10 	str.w	r7, [r5, #-16]
 8008db2:	e79c      	b.n	8008cee <arm_cmplx_mag_f32+0x2e>
 8008db4:	3e01      	subs	r6, #1
 8008db6:	f845 7c04 	str.w	r7, [r5, #-4]
 8008dba:	f104 0420 	add.w	r4, r4, #32
 8008dbe:	f105 0510 	add.w	r5, r5, #16
 8008dc2:	d1e5      	bne.n	8008d90 <arm_cmplx_mag_f32+0xd0>
 8008dc4:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8008dc8:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8008dcc:	f012 0503 	ands.w	r5, r2, #3
 8008dd0:	d026      	beq.n	8008e20 <arm_cmplx_mag_f32+0x160>
 8008dd2:	2600      	movs	r6, #0
 8008dd4:	f100 0408 	add.w	r4, r0, #8
 8008dd8:	e00c      	b.n	8008df4 <arm_cmplx_mag_f32+0x134>
 8008dda:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008dde:	eeb4 0a40 	vcmp.f32	s0, s0
 8008de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008de6:	d12e      	bne.n	8008e46 <arm_cmplx_mag_f32+0x186>
 8008de8:	3d01      	subs	r5, #1
 8008dea:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008dee:	f104 0408 	add.w	r4, r4, #8
 8008df2:	d015      	beq.n	8008e20 <arm_cmplx_mag_f32+0x160>
 8008df4:	ed54 7a02 	vldr	s15, [r4, #-8]
 8008df8:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008dfc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008e00:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008e04:	3104      	adds	r1, #4
 8008e06:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008e0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e12:	dae2      	bge.n	8008dda <arm_cmplx_mag_f32+0x11a>
 8008e14:	3d01      	subs	r5, #1
 8008e16:	f841 6c04 	str.w	r6, [r1, #-4]
 8008e1a:	f104 0408 	add.w	r4, r4, #8
 8008e1e:	d1e9      	bne.n	8008df4 <arm_cmplx_mag_f32+0x134>
 8008e20:	b004      	add	sp, #16
 8008e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e26:	f845 7c08 	str.w	r7, [r5, #-8]
 8008e2a:	e793      	b.n	8008d54 <arm_cmplx_mag_f32+0x94>
 8008e2c:	f845 7c0c 	str.w	r7, [r5, #-12]
 8008e30:	e777      	b.n	8008d22 <arm_cmplx_mag_f32+0x62>
 8008e32:	eeb0 0a67 	vmov.f32	s0, s15
 8008e36:	9203      	str	r2, [sp, #12]
 8008e38:	9102      	str	r1, [sp, #8]
 8008e3a:	9001      	str	r0, [sp, #4]
 8008e3c:	f003 fa60 	bl	800c300 <sqrtf>
 8008e40:	a801      	add	r0, sp, #4
 8008e42:	c807      	ldmia	r0, {r0, r1, r2}
 8008e44:	e751      	b.n	8008cea <arm_cmplx_mag_f32+0x2a>
 8008e46:	eeb0 0a67 	vmov.f32	s0, s15
 8008e4a:	9101      	str	r1, [sp, #4]
 8008e4c:	f003 fa58 	bl	800c300 <sqrtf>
 8008e50:	9901      	ldr	r1, [sp, #4]
 8008e52:	e7c9      	b.n	8008de8 <arm_cmplx_mag_f32+0x128>
 8008e54:	eeb0 0a67 	vmov.f32	s0, s15
 8008e58:	9203      	str	r2, [sp, #12]
 8008e5a:	9102      	str	r1, [sp, #8]
 8008e5c:	9001      	str	r0, [sp, #4]
 8008e5e:	f003 fa4f 	bl	800c300 <sqrtf>
 8008e62:	a801      	add	r0, sp, #4
 8008e64:	c807      	ldmia	r0, {r0, r1, r2}
 8008e66:	e78b      	b.n	8008d80 <arm_cmplx_mag_f32+0xc0>
 8008e68:	eeb0 0a67 	vmov.f32	s0, s15
 8008e6c:	9203      	str	r2, [sp, #12]
 8008e6e:	9102      	str	r1, [sp, #8]
 8008e70:	9001      	str	r0, [sp, #4]
 8008e72:	f003 fa45 	bl	800c300 <sqrtf>
 8008e76:	a801      	add	r0, sp, #4
 8008e78:	c807      	ldmia	r0, {r0, r1, r2}
 8008e7a:	e769      	b.n	8008d50 <arm_cmplx_mag_f32+0x90>
 8008e7c:	eeb0 0a67 	vmov.f32	s0, s15
 8008e80:	9203      	str	r2, [sp, #12]
 8008e82:	9102      	str	r1, [sp, #8]
 8008e84:	9001      	str	r0, [sp, #4]
 8008e86:	f003 fa3b 	bl	800c300 <sqrtf>
 8008e8a:	a801      	add	r0, sp, #4
 8008e8c:	c807      	ldmia	r0, {r0, r1, r2}
 8008e8e:	e746      	b.n	8008d1e <arm_cmplx_mag_f32+0x5e>

08008e90 <arm_radix8_butterfly_f32>:
 8008e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e94:	ed2d 8b10 	vpush	{d8-d15}
 8008e98:	461c      	mov	r4, r3
 8008e9a:	b09d      	sub	sp, #116	; 0x74
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	3304      	adds	r3, #4
 8008ea0:	ed9f bac4 	vldr	s22, [pc, #784]	; 80091b4 <arm_radix8_butterfly_f32+0x324>
 8008ea4:	9019      	str	r0, [sp, #100]	; 0x64
 8008ea6:	921a      	str	r2, [sp, #104]	; 0x68
 8008ea8:	468b      	mov	fp, r1
 8008eaa:	931b      	str	r3, [sp, #108]	; 0x6c
 8008eac:	468a      	mov	sl, r1
 8008eae:	46a1      	mov	r9, r4
 8008eb0:	4607      	mov	r7, r0
 8008eb2:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8008eb6:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8008eba:	eb03 0508 	add.w	r5, r3, r8
 8008ebe:	195c      	adds	r4, r3, r5
 8008ec0:	00de      	lsls	r6, r3, #3
 8008ec2:	191a      	adds	r2, r3, r4
 8008ec4:	9600      	str	r6, [sp, #0]
 8008ec6:	1898      	adds	r0, r3, r2
 8008ec8:	4619      	mov	r1, r3
 8008eca:	9e00      	ldr	r6, [sp, #0]
 8008ecc:	9311      	str	r3, [sp, #68]	; 0x44
 8008ece:	4401      	add	r1, r0
 8008ed0:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8008ed4:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8008ed8:	19be      	adds	r6, r7, r6
 8008eda:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8008ede:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8008ee2:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8008ee6:	9f00      	ldr	r7, [sp, #0]
 8008ee8:	011b      	lsls	r3, r3, #4
 8008eea:	eb06 0e07 	add.w	lr, r6, r7
 8008eee:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008ef0:	9302      	str	r3, [sp, #8]
 8008ef2:	3204      	adds	r2, #4
 8008ef4:	3104      	adds	r1, #4
 8008ef6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008efa:	f04f 0c00 	mov.w	ip, #0
 8008efe:	edde 7a00 	vldr	s15, [lr]
 8008f02:	edd6 6a00 	vldr	s13, [r6]
 8008f06:	ed95 2a00 	vldr	s4, [r5]
 8008f0a:	ed17 aa01 	vldr	s20, [r7, #-4]
 8008f0e:	edd4 4a00 	vldr	s9, [r4]
 8008f12:	ed90 5a00 	vldr	s10, [r0]
 8008f16:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008f1a:	ed51 0a01 	vldr	s1, [r1, #-4]
 8008f1e:	ee77 8a85 	vadd.f32	s17, s15, s10
 8008f22:	ee76 3a87 	vadd.f32	s7, s13, s14
 8008f26:	ee32 4a20 	vadd.f32	s8, s4, s1
 8008f2a:	ee3a 3a24 	vadd.f32	s6, s20, s9
 8008f2e:	ee33 6a84 	vadd.f32	s12, s7, s8
 8008f32:	ee73 5a28 	vadd.f32	s11, s6, s17
 8008f36:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008f3a:	ee75 6a86 	vadd.f32	s13, s11, s12
 8008f3e:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8008f42:	ed47 6a01 	vstr	s13, [r7, #-4]
 8008f46:	edc4 5a00 	vstr	s11, [r4]
 8008f4a:	ed92 9a00 	vldr	s18, [r2]
 8008f4e:	ed95 1a01 	vldr	s2, [r5, #4]
 8008f52:	edd6 5a01 	vldr	s11, [r6, #4]
 8008f56:	ed91 6a00 	vldr	s12, [r1]
 8008f5a:	edd7 2a00 	vldr	s5, [r7]
 8008f5e:	edd4 1a01 	vldr	s3, [r4, #4]
 8008f62:	edde 6a01 	vldr	s13, [lr, #4]
 8008f66:	edd0 9a01 	vldr	s19, [r0, #4]
 8008f6a:	ee72 0a60 	vsub.f32	s1, s4, s1
 8008f6e:	ee71 aa46 	vsub.f32	s21, s2, s12
 8008f72:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8008f76:	ee37 0a60 	vsub.f32	s0, s14, s1
 8008f7a:	ee32 8a2a 	vadd.f32	s16, s4, s21
 8008f7e:	ee37 7a20 	vadd.f32	s14, s14, s1
 8008f82:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8008f86:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8008f8a:	ee75 5a89 	vadd.f32	s11, s11, s18
 8008f8e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8008f92:	ee7a 4a64 	vsub.f32	s9, s20, s9
 8008f96:	ee31 6a06 	vadd.f32	s12, s2, s12
 8008f9a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8008f9e:	ee32 1aa1 	vadd.f32	s2, s5, s3
 8008fa2:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8008fa6:	ee72 1ae1 	vsub.f32	s3, s5, s3
 8008faa:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8008fae:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8008fb2:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8008fb6:	ee33 3a68 	vsub.f32	s6, s6, s17
 8008fba:	ee36 0a88 	vadd.f32	s0, s13, s16
 8008fbe:	ee75 8a86 	vadd.f32	s17, s11, s12
 8008fc2:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8008fc6:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8008fca:	ee74 6ae0 	vsub.f32	s13, s9, s1
 8008fce:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8008fd2:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8008fd6:	ee75 4a27 	vadd.f32	s9, s10, s15
 8008fda:	ee71 5a49 	vsub.f32	s11, s2, s18
 8008fde:	ee31 2a09 	vadd.f32	s4, s2, s18
 8008fe2:	ee75 7a67 	vsub.f32	s15, s10, s15
 8008fe6:	ee31 1aa2 	vadd.f32	s2, s3, s5
 8008fea:	ee71 2ae2 	vsub.f32	s5, s3, s5
 8008fee:	ee73 0a06 	vadd.f32	s1, s6, s12
 8008ff2:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8008ff6:	ee36 5a87 	vadd.f32	s10, s13, s14
 8008ffa:	ee32 8a28 	vadd.f32	s16, s4, s17
 8008ffe:	ee33 6a46 	vsub.f32	s12, s6, s12
 8009002:	ee34 4a25 	vadd.f32	s8, s8, s11
 8009006:	ee33 3a80 	vadd.f32	s6, s7, s0
 800900a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800900e:	ee71 5a64 	vsub.f32	s11, s2, s9
 8009012:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8009016:	ee32 2a68 	vsub.f32	s4, s4, s17
 800901a:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800901e:	ee74 4a81 	vadd.f32	s9, s9, s2
 8009022:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8009026:	44dc      	add	ip, fp
 8009028:	45e2      	cmp	sl, ip
 800902a:	ed87 8a00 	vstr	s16, [r7]
 800902e:	ed84 2a01 	vstr	s4, [r4, #4]
 8009032:	441f      	add	r7, r3
 8009034:	edce 0a00 	vstr	s1, [lr]
 8009038:	441c      	add	r4, r3
 800903a:	ed80 6a00 	vstr	s12, [r0]
 800903e:	edce 1a01 	vstr	s3, [lr, #4]
 8009042:	ed80 4a01 	vstr	s8, [r0, #4]
 8009046:	449e      	add	lr, r3
 8009048:	ed86 3a00 	vstr	s6, [r6]
 800904c:	4418      	add	r0, r3
 800904e:	ed41 3a01 	vstr	s7, [r1, #-4]
 8009052:	ed02 5a01 	vstr	s10, [r2, #-4]
 8009056:	ed85 7a00 	vstr	s14, [r5]
 800905a:	edc6 5a01 	vstr	s11, [r6, #4]
 800905e:	edc1 4a00 	vstr	s9, [r1]
 8009062:	441e      	add	r6, r3
 8009064:	edc2 6a00 	vstr	s13, [r2]
 8009068:	4419      	add	r1, r3
 800906a:	edc5 7a01 	vstr	s15, [r5, #4]
 800906e:	441a      	add	r2, r3
 8009070:	441d      	add	r5, r3
 8009072:	f63f af44 	bhi.w	8008efe <arm_radix8_butterfly_f32+0x6e>
 8009076:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009078:	2a07      	cmp	r2, #7
 800907a:	f240 81f5 	bls.w	8009468 <arm_radix8_butterfly_f32+0x5d8>
 800907e:	f108 0101 	add.w	r1, r8, #1
 8009082:	188f      	adds	r7, r1, r2
 8009084:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 8009088:	19d6      	adds	r6, r2, r7
 800908a:	eb08 0c09 	add.w	ip, r8, r9
 800908e:	1994      	adds	r4, r2, r6
 8009090:	eb0c 0e09 	add.w	lr, ip, r9
 8009094:	4610      	mov	r0, r2
 8009096:	9701      	str	r7, [sp, #4]
 8009098:	4420      	add	r0, r4
 800909a:	eb0e 0709 	add.w	r7, lr, r9
 800909e:	1815      	adds	r5, r2, r0
 80090a0:	eb07 0209 	add.w	r2, r7, r9
 80090a4:	9203      	str	r2, [sp, #12]
 80090a6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80090a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80090ac:	9117      	str	r1, [sp, #92]	; 0x5c
 80090ae:	440a      	add	r2, r1
 80090b0:	9900      	ldr	r1, [sp, #0]
 80090b2:	3108      	adds	r1, #8
 80090b4:	9100      	str	r1, [sp, #0]
 80090b6:	9902      	ldr	r1, [sp, #8]
 80090b8:	3108      	adds	r1, #8
 80090ba:	9102      	str	r1, [sp, #8]
 80090bc:	9919      	ldr	r1, [sp, #100]	; 0x64
 80090be:	00ff      	lsls	r7, r7, #3
 80090c0:	9715      	str	r7, [sp, #84]	; 0x54
 80090c2:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 80090c6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80090ca:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80090ce:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 80090d0:	9903      	ldr	r1, [sp, #12]
 80090d2:	19d7      	adds	r7, r2, r7
 80090d4:	00c9      	lsls	r1, r1, #3
 80090d6:	9114      	str	r1, [sp, #80]	; 0x50
 80090d8:	9710      	str	r7, [sp, #64]	; 0x40
 80090da:	9919      	ldr	r1, [sp, #100]	; 0x64
 80090dc:	9f00      	ldr	r7, [sp, #0]
 80090de:	19cf      	adds	r7, r1, r7
 80090e0:	970d      	str	r7, [sp, #52]	; 0x34
 80090e2:	9f02      	ldr	r7, [sp, #8]
 80090e4:	19cf      	adds	r7, r1, r7
 80090e6:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 80090ea:	970c      	str	r7, [sp, #48]	; 0x30
 80090ec:	9f01      	ldr	r7, [sp, #4]
 80090ee:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 80090f2:	3504      	adds	r5, #4
 80090f4:	3004      	adds	r0, #4
 80090f6:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 80090fa:	9508      	str	r5, [sp, #32]
 80090fc:	9009      	str	r0, [sp, #36]	; 0x24
 80090fe:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8009100:	981a      	ldr	r0, [sp, #104]	; 0x68
 8009102:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8009106:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800910a:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800910e:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009110:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8009114:	1945      	adds	r5, r0, r5
 8009116:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800911a:	460f      	mov	r7, r1
 800911c:	3404      	adds	r4, #4
 800911e:	4641      	mov	r1, r8
 8009120:	1841      	adds	r1, r0, r1
 8009122:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 8009126:	940a      	str	r4, [sp, #40]	; 0x28
 8009128:	eb00 0c06 	add.w	ip, r0, r6
 800912c:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8009130:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8009132:	9506      	str	r5, [sp, #24]
 8009134:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8009136:	9105      	str	r1, [sp, #20]
 8009138:	4639      	mov	r1, r7
 800913a:	1905      	adds	r5, r0, r4
 800913c:	3108      	adds	r1, #8
 800913e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009140:	9507      	str	r5, [sp, #28]
 8009142:	910f      	str	r1, [sp, #60]	; 0x3c
 8009144:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8009148:	2101      	movs	r1, #1
 800914a:	eb00 0e06 	add.w	lr, r0, r6
 800914e:	9518      	str	r5, [sp, #96]	; 0x60
 8009150:	9404      	str	r4, [sp, #16]
 8009152:	9103      	str	r1, [sp, #12]
 8009154:	4620      	mov	r0, r4
 8009156:	4689      	mov	r9, r1
 8009158:	9e06      	ldr	r6, [sp, #24]
 800915a:	ed90 fa00 	vldr	s30, [r0]
 800915e:	edd6 7a01 	vldr	s15, [r6, #4]
 8009162:	edd0 ba01 	vldr	s23, [r0, #4]
 8009166:	edcd 7a00 	vstr	s15, [sp]
 800916a:	a80d      	add	r0, sp, #52	; 0x34
 800916c:	edde 7a01 	vldr	s15, [lr, #4]
 8009170:	9c05      	ldr	r4, [sp, #20]
 8009172:	9d07      	ldr	r5, [sp, #28]
 8009174:	edd2 fa00 	vldr	s31, [r2]
 8009178:	ed92 ca01 	vldr	s24, [r2, #4]
 800917c:	edcd 7a01 	vstr	s15, [sp, #4]
 8009180:	c807      	ldmia	r0, {r0, r1, r2}
 8009182:	eddc 7a01 	vldr	s15, [ip, #4]
 8009186:	edd4 ea00 	vldr	s29, [r4]
 800918a:	ed95 ea00 	vldr	s28, [r5]
 800918e:	edd6 da00 	vldr	s27, [r6]
 8009192:	edd4 aa01 	vldr	s21, [r4, #4]
 8009196:	ed95 aa01 	vldr	s20, [r5, #4]
 800919a:	ed9e da00 	vldr	s26, [lr]
 800919e:	eddc ca00 	vldr	s25, [ip]
 80091a2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091a6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80091a8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80091aa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80091ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80091ae:	edcd 7a02 	vstr	s15, [sp, #8]
 80091b2:	e001      	b.n	80091b8 <arm_radix8_butterfly_f32+0x328>
 80091b4:	3f3504f3 	.word	0x3f3504f3
 80091b8:	ed16 6a01 	vldr	s12, [r6, #-4]
 80091bc:	ed91 5a00 	vldr	s10, [r1]
 80091c0:	ed57 9a01 	vldr	s19, [r7, #-4]
 80091c4:	edd5 7a00 	vldr	s15, [r5]
 80091c8:	ed18 7a01 	vldr	s14, [r8, #-4]
 80091cc:	edd2 3a00 	vldr	s7, [r2]
 80091d0:	ed94 3a00 	vldr	s6, [r4]
 80091d4:	ed90 2a00 	vldr	s4, [r0]
 80091d8:	ed92 0a01 	vldr	s0, [r2, #4]
 80091dc:	ee33 8a85 	vadd.f32	s16, s7, s10
 80091e0:	ee32 1a06 	vadd.f32	s2, s4, s12
 80091e4:	ee33 4a29 	vadd.f32	s8, s6, s19
 80091e8:	ee77 4a87 	vadd.f32	s9, s15, s14
 80091ec:	ee78 1a04 	vadd.f32	s3, s16, s8
 80091f0:	ee71 6a24 	vadd.f32	s13, s2, s9
 80091f4:	ee32 2a46 	vsub.f32	s4, s4, s12
 80091f8:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80091fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009200:	ed82 6a00 	vstr	s12, [r2]
 8009204:	edd5 8a01 	vldr	s17, [r5, #4]
 8009208:	ed90 9a01 	vldr	s18, [r0, #4]
 800920c:	edd6 2a00 	vldr	s5, [r6]
 8009210:	ed98 7a00 	vldr	s14, [r8]
 8009214:	edd4 0a01 	vldr	s1, [r4, #4]
 8009218:	ed91 6a01 	vldr	s12, [r1, #4]
 800921c:	edd7 5a00 	vldr	s11, [r7]
 8009220:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8009224:	ee33 3a69 	vsub.f32	s6, s6, s19
 8009228:	ee39 5a62 	vsub.f32	s10, s18, s5
 800922c:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8009230:	ee38 4a44 	vsub.f32	s8, s16, s8
 8009234:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009238:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800923c:	ee79 2a22 	vadd.f32	s5, s18, s5
 8009240:	ee75 8a69 	vsub.f32	s17, s10, s19
 8009244:	ee32 9a27 	vadd.f32	s18, s4, s15
 8009248:	ee35 5a29 	vadd.f32	s10, s10, s19
 800924c:	ee72 7a67 	vsub.f32	s15, s4, s15
 8009250:	ee30 2a06 	vadd.f32	s4, s0, s12
 8009254:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8009258:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800925c:	ee32 9a08 	vadd.f32	s18, s4, s16
 8009260:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8009264:	ee32 2a48 	vsub.f32	s4, s4, s16
 8009268:	ee71 4a64 	vsub.f32	s9, s2, s9
 800926c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8009270:	ee32 1a87 	vadd.f32	s2, s5, s14
 8009274:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8009278:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800927c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8009280:	ee73 0a29 	vadd.f32	s1, s6, s19
 8009284:	ee36 0a28 	vadd.f32	s0, s12, s17
 8009288:	ee33 3a69 	vsub.f32	s6, s6, s19
 800928c:	ee32 7a64 	vsub.f32	s14, s4, s9
 8009290:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8009294:	ee36 6a68 	vsub.f32	s12, s12, s17
 8009298:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800929c:	ee75 8a85 	vadd.f32	s17, s11, s10
 80092a0:	ee74 3a22 	vadd.f32	s7, s8, s5
 80092a4:	ee35 5ac5 	vsub.f32	s10, s11, s10
 80092a8:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80092ac:	ee79 1a41 	vsub.f32	s3, s18, s2
 80092b0:	ee39 8aa8 	vadd.f32	s16, s19, s17
 80092b4:	ee76 5a43 	vsub.f32	s11, s12, s6
 80092b8:	ee74 2a62 	vsub.f32	s5, s8, s5
 80092bc:	ee74 4a82 	vadd.f32	s9, s9, s4
 80092c0:	ee30 4a60 	vsub.f32	s8, s0, s1
 80092c4:	ee79 8ae8 	vsub.f32	s17, s19, s17
 80092c8:	ee30 0a80 	vadd.f32	s0, s1, s0
 80092cc:	ee77 9a85 	vadd.f32	s19, s15, s10
 80092d0:	ee33 6a06 	vadd.f32	s12, s6, s12
 80092d4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80092d8:	ee2e 2a21 	vmul.f32	s4, s28, s3
 80092dc:	ee2e 5a26 	vmul.f32	s10, s28, s13
 80092e0:	ee6f 0a23 	vmul.f32	s1, s30, s7
 80092e4:	ee2a 3a21 	vmul.f32	s6, s20, s3
 80092e8:	ee39 1a01 	vadd.f32	s2, s18, s2
 80092ec:	ee6a 6a26 	vmul.f32	s13, s20, s13
 80092f0:	ee2b 9a87 	vmul.f32	s18, s23, s14
 80092f4:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 80092f8:	ee2f 7a07 	vmul.f32	s14, s30, s14
 80092fc:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8009300:	ee35 3a03 	vadd.f32	s6, s10, s6
 8009304:	ee72 6a66 	vsub.f32	s13, s4, s13
 8009308:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800930c:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8009310:	ed9d 4a02 	vldr	s8, [sp, #8]
 8009314:	ed82 1a01 	vstr	s2, [r2, #4]
 8009318:	ee77 3a63 	vsub.f32	s7, s14, s7
 800931c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8009320:	ed9d 7a01 	vldr	s14, [sp, #4]
 8009324:	ed81 3a00 	vstr	s6, [r1]
 8009328:	ee30 9a89 	vadd.f32	s18, s1, s18
 800932c:	ee32 2a05 	vadd.f32	s4, s4, s10
 8009330:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8009334:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8009338:	ee67 2a22 	vmul.f32	s5, s14, s5
 800933c:	ee64 1a00 	vmul.f32	s3, s8, s0
 8009340:	ee27 7a24 	vmul.f32	s14, s14, s9
 8009344:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8009348:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800934c:	ee64 8a28 	vmul.f32	s17, s8, s17
 8009350:	ed9d 4a00 	vldr	s8, [sp]
 8009354:	edc1 6a01 	vstr	s13, [r1, #4]
 8009358:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800935c:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8009360:	ee64 9a29 	vmul.f32	s19, s8, s19
 8009364:	ee24 4a25 	vmul.f32	s8, s8, s11
 8009368:	ee30 7a87 	vadd.f32	s14, s1, s14
 800936c:	ee74 4a84 	vadd.f32	s9, s9, s8
 8009370:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8009374:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8009378:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800937c:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8009380:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8009384:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8009388:	ee75 1a21 	vadd.f32	s3, s10, s3
 800938c:	ee30 0a68 	vsub.f32	s0, s0, s17
 8009390:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8009394:	ee70 0a84 	vadd.f32	s1, s1, s8
 8009398:	ee36 6a67 	vsub.f32	s12, s12, s15
 800939c:	44d9      	add	r9, fp
 800939e:	45ca      	cmp	sl, r9
 80093a0:	ed84 9a00 	vstr	s18, [r4]
 80093a4:	edc4 3a01 	vstr	s7, [r4, #4]
 80093a8:	441a      	add	r2, r3
 80093aa:	ed07 7a01 	vstr	s14, [r7, #-4]
 80093ae:	edc7 2a00 	vstr	s5, [r7]
 80093b2:	4419      	add	r1, r3
 80093b4:	ed80 2a00 	vstr	s4, [r0]
 80093b8:	ed80 8a01 	vstr	s16, [r0, #4]
 80093bc:	441c      	add	r4, r3
 80093be:	ed48 1a01 	vstr	s3, [r8, #-4]
 80093c2:	ed88 0a00 	vstr	s0, [r8]
 80093c6:	441f      	add	r7, r3
 80093c8:	ed46 4a01 	vstr	s9, [r6, #-4]
 80093cc:	4418      	add	r0, r3
 80093ce:	edc6 9a00 	vstr	s19, [r6]
 80093d2:	4498      	add	r8, r3
 80093d4:	edc5 0a00 	vstr	s1, [r5]
 80093d8:	ed85 6a01 	vstr	s12, [r5, #4]
 80093dc:	441e      	add	r6, r3
 80093de:	441d      	add	r5, r3
 80093e0:	f63f aeea 	bhi.w	80091b8 <arm_radix8_butterfly_f32+0x328>
 80093e4:	9a03      	ldr	r2, [sp, #12]
 80093e6:	9818      	ldr	r0, [sp, #96]	; 0x60
 80093e8:	3201      	adds	r2, #1
 80093ea:	4611      	mov	r1, r2
 80093ec:	9203      	str	r2, [sp, #12]
 80093ee:	9a04      	ldr	r2, [sp, #16]
 80093f0:	4402      	add	r2, r0
 80093f2:	9204      	str	r2, [sp, #16]
 80093f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80093f6:	9a05      	ldr	r2, [sp, #20]
 80093f8:	4402      	add	r2, r0
 80093fa:	9205      	str	r2, [sp, #20]
 80093fc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80093fe:	9a07      	ldr	r2, [sp, #28]
 8009400:	4402      	add	r2, r0
 8009402:	9207      	str	r2, [sp, #28]
 8009404:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009406:	9a06      	ldr	r2, [sp, #24]
 8009408:	4402      	add	r2, r0
 800940a:	9206      	str	r2, [sp, #24]
 800940c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800940e:	4496      	add	lr, r2
 8009410:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009412:	4494      	add	ip, r2
 8009414:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009416:	3208      	adds	r2, #8
 8009418:	920f      	str	r2, [sp, #60]	; 0x3c
 800941a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800941c:	3208      	adds	r2, #8
 800941e:	920e      	str	r2, [sp, #56]	; 0x38
 8009420:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009422:	3208      	adds	r2, #8
 8009424:	920d      	str	r2, [sp, #52]	; 0x34
 8009426:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009428:	3208      	adds	r2, #8
 800942a:	920c      	str	r2, [sp, #48]	; 0x30
 800942c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800942e:	3208      	adds	r2, #8
 8009430:	920b      	str	r2, [sp, #44]	; 0x2c
 8009432:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009434:	3208      	adds	r2, #8
 8009436:	920a      	str	r2, [sp, #40]	; 0x28
 8009438:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800943a:	3208      	adds	r2, #8
 800943c:	9209      	str	r2, [sp, #36]	; 0x24
 800943e:	9a08      	ldr	r2, [sp, #32]
 8009440:	3208      	adds	r2, #8
 8009442:	9208      	str	r2, [sp, #32]
 8009444:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009446:	9811      	ldr	r0, [sp, #68]	; 0x44
 8009448:	4288      	cmp	r0, r1
 800944a:	4622      	mov	r2, r4
 800944c:	d007      	beq.n	800945e <arm_radix8_butterfly_f32+0x5ce>
 800944e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009450:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009454:	4621      	mov	r1, r4
 8009456:	4401      	add	r1, r0
 8009458:	9110      	str	r1, [sp, #64]	; 0x40
 800945a:	9804      	ldr	r0, [sp, #16]
 800945c:	e67c      	b.n	8009158 <arm_radix8_butterfly_f32+0x2c8>
 800945e:	4683      	mov	fp, r0
 8009460:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 8009464:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8009466:	e524      	b.n	8008eb2 <arm_radix8_butterfly_f32+0x22>
 8009468:	b01d      	add	sp, #116	; 0x74
 800946a:	ecbd 8b10 	vpop	{d8-d15}
 800946e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009472:	bf00      	nop

08009474 <__libc_init_array>:
 8009474:	b570      	push	{r4, r5, r6, lr}
 8009476:	4d0d      	ldr	r5, [pc, #52]	; (80094ac <__libc_init_array+0x38>)
 8009478:	4c0d      	ldr	r4, [pc, #52]	; (80094b0 <__libc_init_array+0x3c>)
 800947a:	1b64      	subs	r4, r4, r5
 800947c:	10a4      	asrs	r4, r4, #2
 800947e:	2600      	movs	r6, #0
 8009480:	42a6      	cmp	r6, r4
 8009482:	d109      	bne.n	8009498 <__libc_init_array+0x24>
 8009484:	4d0b      	ldr	r5, [pc, #44]	; (80094b4 <__libc_init_array+0x40>)
 8009486:	4c0c      	ldr	r4, [pc, #48]	; (80094b8 <__libc_init_array+0x44>)
 8009488:	f002 ffb2 	bl	800c3f0 <_init>
 800948c:	1b64      	subs	r4, r4, r5
 800948e:	10a4      	asrs	r4, r4, #2
 8009490:	2600      	movs	r6, #0
 8009492:	42a6      	cmp	r6, r4
 8009494:	d105      	bne.n	80094a2 <__libc_init_array+0x2e>
 8009496:	bd70      	pop	{r4, r5, r6, pc}
 8009498:	f855 3b04 	ldr.w	r3, [r5], #4
 800949c:	4798      	blx	r3
 800949e:	3601      	adds	r6, #1
 80094a0:	e7ee      	b.n	8009480 <__libc_init_array+0xc>
 80094a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80094a6:	4798      	blx	r3
 80094a8:	3601      	adds	r6, #1
 80094aa:	e7f2      	b.n	8009492 <__libc_init_array+0x1e>
 80094ac:	08024854 	.word	0x08024854
 80094b0:	08024854 	.word	0x08024854
 80094b4:	08024854 	.word	0x08024854
 80094b8:	08024858 	.word	0x08024858

080094bc <memset>:
 80094bc:	4402      	add	r2, r0
 80094be:	4603      	mov	r3, r0
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d100      	bne.n	80094c6 <memset+0xa>
 80094c4:	4770      	bx	lr
 80094c6:	f803 1b01 	strb.w	r1, [r3], #1
 80094ca:	e7f9      	b.n	80094c0 <memset+0x4>

080094cc <__cvt>:
 80094cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094d0:	ec55 4b10 	vmov	r4, r5, d0
 80094d4:	2d00      	cmp	r5, #0
 80094d6:	460e      	mov	r6, r1
 80094d8:	4619      	mov	r1, r3
 80094da:	462b      	mov	r3, r5
 80094dc:	bfbb      	ittet	lt
 80094de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80094e2:	461d      	movlt	r5, r3
 80094e4:	2300      	movge	r3, #0
 80094e6:	232d      	movlt	r3, #45	; 0x2d
 80094e8:	700b      	strb	r3, [r1, #0]
 80094ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80094f0:	4691      	mov	r9, r2
 80094f2:	f023 0820 	bic.w	r8, r3, #32
 80094f6:	bfbc      	itt	lt
 80094f8:	4622      	movlt	r2, r4
 80094fa:	4614      	movlt	r4, r2
 80094fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009500:	d005      	beq.n	800950e <__cvt+0x42>
 8009502:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009506:	d100      	bne.n	800950a <__cvt+0x3e>
 8009508:	3601      	adds	r6, #1
 800950a:	2102      	movs	r1, #2
 800950c:	e000      	b.n	8009510 <__cvt+0x44>
 800950e:	2103      	movs	r1, #3
 8009510:	ab03      	add	r3, sp, #12
 8009512:	9301      	str	r3, [sp, #4]
 8009514:	ab02      	add	r3, sp, #8
 8009516:	9300      	str	r3, [sp, #0]
 8009518:	ec45 4b10 	vmov	d0, r4, r5
 800951c:	4653      	mov	r3, sl
 800951e:	4632      	mov	r2, r6
 8009520:	f000 fcfe 	bl	8009f20 <_dtoa_r>
 8009524:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009528:	4607      	mov	r7, r0
 800952a:	d102      	bne.n	8009532 <__cvt+0x66>
 800952c:	f019 0f01 	tst.w	r9, #1
 8009530:	d022      	beq.n	8009578 <__cvt+0xac>
 8009532:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009536:	eb07 0906 	add.w	r9, r7, r6
 800953a:	d110      	bne.n	800955e <__cvt+0x92>
 800953c:	783b      	ldrb	r3, [r7, #0]
 800953e:	2b30      	cmp	r3, #48	; 0x30
 8009540:	d10a      	bne.n	8009558 <__cvt+0x8c>
 8009542:	2200      	movs	r2, #0
 8009544:	2300      	movs	r3, #0
 8009546:	4620      	mov	r0, r4
 8009548:	4629      	mov	r1, r5
 800954a:	f7f7 fb2d 	bl	8000ba8 <__aeabi_dcmpeq>
 800954e:	b918      	cbnz	r0, 8009558 <__cvt+0x8c>
 8009550:	f1c6 0601 	rsb	r6, r6, #1
 8009554:	f8ca 6000 	str.w	r6, [sl]
 8009558:	f8da 3000 	ldr.w	r3, [sl]
 800955c:	4499      	add	r9, r3
 800955e:	2200      	movs	r2, #0
 8009560:	2300      	movs	r3, #0
 8009562:	4620      	mov	r0, r4
 8009564:	4629      	mov	r1, r5
 8009566:	f7f7 fb1f 	bl	8000ba8 <__aeabi_dcmpeq>
 800956a:	b108      	cbz	r0, 8009570 <__cvt+0xa4>
 800956c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009570:	2230      	movs	r2, #48	; 0x30
 8009572:	9b03      	ldr	r3, [sp, #12]
 8009574:	454b      	cmp	r3, r9
 8009576:	d307      	bcc.n	8009588 <__cvt+0xbc>
 8009578:	9b03      	ldr	r3, [sp, #12]
 800957a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800957c:	1bdb      	subs	r3, r3, r7
 800957e:	4638      	mov	r0, r7
 8009580:	6013      	str	r3, [r2, #0]
 8009582:	b004      	add	sp, #16
 8009584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009588:	1c59      	adds	r1, r3, #1
 800958a:	9103      	str	r1, [sp, #12]
 800958c:	701a      	strb	r2, [r3, #0]
 800958e:	e7f0      	b.n	8009572 <__cvt+0xa6>

08009590 <__exponent>:
 8009590:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009592:	4603      	mov	r3, r0
 8009594:	2900      	cmp	r1, #0
 8009596:	bfb8      	it	lt
 8009598:	4249      	neglt	r1, r1
 800959a:	f803 2b02 	strb.w	r2, [r3], #2
 800959e:	bfb4      	ite	lt
 80095a0:	222d      	movlt	r2, #45	; 0x2d
 80095a2:	222b      	movge	r2, #43	; 0x2b
 80095a4:	2909      	cmp	r1, #9
 80095a6:	7042      	strb	r2, [r0, #1]
 80095a8:	dd2a      	ble.n	8009600 <__exponent+0x70>
 80095aa:	f10d 0407 	add.w	r4, sp, #7
 80095ae:	46a4      	mov	ip, r4
 80095b0:	270a      	movs	r7, #10
 80095b2:	46a6      	mov	lr, r4
 80095b4:	460a      	mov	r2, r1
 80095b6:	fb91 f6f7 	sdiv	r6, r1, r7
 80095ba:	fb07 1516 	mls	r5, r7, r6, r1
 80095be:	3530      	adds	r5, #48	; 0x30
 80095c0:	2a63      	cmp	r2, #99	; 0x63
 80095c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80095c6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80095ca:	4631      	mov	r1, r6
 80095cc:	dcf1      	bgt.n	80095b2 <__exponent+0x22>
 80095ce:	3130      	adds	r1, #48	; 0x30
 80095d0:	f1ae 0502 	sub.w	r5, lr, #2
 80095d4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80095d8:	1c44      	adds	r4, r0, #1
 80095da:	4629      	mov	r1, r5
 80095dc:	4561      	cmp	r1, ip
 80095de:	d30a      	bcc.n	80095f6 <__exponent+0x66>
 80095e0:	f10d 0209 	add.w	r2, sp, #9
 80095e4:	eba2 020e 	sub.w	r2, r2, lr
 80095e8:	4565      	cmp	r5, ip
 80095ea:	bf88      	it	hi
 80095ec:	2200      	movhi	r2, #0
 80095ee:	4413      	add	r3, r2
 80095f0:	1a18      	subs	r0, r3, r0
 80095f2:	b003      	add	sp, #12
 80095f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095fa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80095fe:	e7ed      	b.n	80095dc <__exponent+0x4c>
 8009600:	2330      	movs	r3, #48	; 0x30
 8009602:	3130      	adds	r1, #48	; 0x30
 8009604:	7083      	strb	r3, [r0, #2]
 8009606:	70c1      	strb	r1, [r0, #3]
 8009608:	1d03      	adds	r3, r0, #4
 800960a:	e7f1      	b.n	80095f0 <__exponent+0x60>

0800960c <_printf_float>:
 800960c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009610:	ed2d 8b02 	vpush	{d8}
 8009614:	b08d      	sub	sp, #52	; 0x34
 8009616:	460c      	mov	r4, r1
 8009618:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800961c:	4616      	mov	r6, r2
 800961e:	461f      	mov	r7, r3
 8009620:	4605      	mov	r5, r0
 8009622:	f001 fa6b 	bl	800aafc <_localeconv_r>
 8009626:	f8d0 a000 	ldr.w	sl, [r0]
 800962a:	4650      	mov	r0, sl
 800962c:	f7f6 fe40 	bl	80002b0 <strlen>
 8009630:	2300      	movs	r3, #0
 8009632:	930a      	str	r3, [sp, #40]	; 0x28
 8009634:	6823      	ldr	r3, [r4, #0]
 8009636:	9305      	str	r3, [sp, #20]
 8009638:	f8d8 3000 	ldr.w	r3, [r8]
 800963c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009640:	3307      	adds	r3, #7
 8009642:	f023 0307 	bic.w	r3, r3, #7
 8009646:	f103 0208 	add.w	r2, r3, #8
 800964a:	f8c8 2000 	str.w	r2, [r8]
 800964e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009652:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009656:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800965a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800965e:	9307      	str	r3, [sp, #28]
 8009660:	f8cd 8018 	str.w	r8, [sp, #24]
 8009664:	ee08 0a10 	vmov	s16, r0
 8009668:	4b9f      	ldr	r3, [pc, #636]	; (80098e8 <_printf_float+0x2dc>)
 800966a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800966e:	f04f 32ff 	mov.w	r2, #4294967295
 8009672:	f7f7 facb 	bl	8000c0c <__aeabi_dcmpun>
 8009676:	bb88      	cbnz	r0, 80096dc <_printf_float+0xd0>
 8009678:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800967c:	4b9a      	ldr	r3, [pc, #616]	; (80098e8 <_printf_float+0x2dc>)
 800967e:	f04f 32ff 	mov.w	r2, #4294967295
 8009682:	f7f7 faa5 	bl	8000bd0 <__aeabi_dcmple>
 8009686:	bb48      	cbnz	r0, 80096dc <_printf_float+0xd0>
 8009688:	2200      	movs	r2, #0
 800968a:	2300      	movs	r3, #0
 800968c:	4640      	mov	r0, r8
 800968e:	4649      	mov	r1, r9
 8009690:	f7f7 fa94 	bl	8000bbc <__aeabi_dcmplt>
 8009694:	b110      	cbz	r0, 800969c <_printf_float+0x90>
 8009696:	232d      	movs	r3, #45	; 0x2d
 8009698:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800969c:	4b93      	ldr	r3, [pc, #588]	; (80098ec <_printf_float+0x2e0>)
 800969e:	4894      	ldr	r0, [pc, #592]	; (80098f0 <_printf_float+0x2e4>)
 80096a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80096a4:	bf94      	ite	ls
 80096a6:	4698      	movls	r8, r3
 80096a8:	4680      	movhi	r8, r0
 80096aa:	2303      	movs	r3, #3
 80096ac:	6123      	str	r3, [r4, #16]
 80096ae:	9b05      	ldr	r3, [sp, #20]
 80096b0:	f023 0204 	bic.w	r2, r3, #4
 80096b4:	6022      	str	r2, [r4, #0]
 80096b6:	f04f 0900 	mov.w	r9, #0
 80096ba:	9700      	str	r7, [sp, #0]
 80096bc:	4633      	mov	r3, r6
 80096be:	aa0b      	add	r2, sp, #44	; 0x2c
 80096c0:	4621      	mov	r1, r4
 80096c2:	4628      	mov	r0, r5
 80096c4:	f000 f9d8 	bl	8009a78 <_printf_common>
 80096c8:	3001      	adds	r0, #1
 80096ca:	f040 8090 	bne.w	80097ee <_printf_float+0x1e2>
 80096ce:	f04f 30ff 	mov.w	r0, #4294967295
 80096d2:	b00d      	add	sp, #52	; 0x34
 80096d4:	ecbd 8b02 	vpop	{d8}
 80096d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096dc:	4642      	mov	r2, r8
 80096de:	464b      	mov	r3, r9
 80096e0:	4640      	mov	r0, r8
 80096e2:	4649      	mov	r1, r9
 80096e4:	f7f7 fa92 	bl	8000c0c <__aeabi_dcmpun>
 80096e8:	b140      	cbz	r0, 80096fc <_printf_float+0xf0>
 80096ea:	464b      	mov	r3, r9
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	bfbc      	itt	lt
 80096f0:	232d      	movlt	r3, #45	; 0x2d
 80096f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80096f6:	487f      	ldr	r0, [pc, #508]	; (80098f4 <_printf_float+0x2e8>)
 80096f8:	4b7f      	ldr	r3, [pc, #508]	; (80098f8 <_printf_float+0x2ec>)
 80096fa:	e7d1      	b.n	80096a0 <_printf_float+0x94>
 80096fc:	6863      	ldr	r3, [r4, #4]
 80096fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009702:	9206      	str	r2, [sp, #24]
 8009704:	1c5a      	adds	r2, r3, #1
 8009706:	d13f      	bne.n	8009788 <_printf_float+0x17c>
 8009708:	2306      	movs	r3, #6
 800970a:	6063      	str	r3, [r4, #4]
 800970c:	9b05      	ldr	r3, [sp, #20]
 800970e:	6861      	ldr	r1, [r4, #4]
 8009710:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009714:	2300      	movs	r3, #0
 8009716:	9303      	str	r3, [sp, #12]
 8009718:	ab0a      	add	r3, sp, #40	; 0x28
 800971a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800971e:	ab09      	add	r3, sp, #36	; 0x24
 8009720:	ec49 8b10 	vmov	d0, r8, r9
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	6022      	str	r2, [r4, #0]
 8009728:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800972c:	4628      	mov	r0, r5
 800972e:	f7ff fecd 	bl	80094cc <__cvt>
 8009732:	9b06      	ldr	r3, [sp, #24]
 8009734:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009736:	2b47      	cmp	r3, #71	; 0x47
 8009738:	4680      	mov	r8, r0
 800973a:	d108      	bne.n	800974e <_printf_float+0x142>
 800973c:	1cc8      	adds	r0, r1, #3
 800973e:	db02      	blt.n	8009746 <_printf_float+0x13a>
 8009740:	6863      	ldr	r3, [r4, #4]
 8009742:	4299      	cmp	r1, r3
 8009744:	dd41      	ble.n	80097ca <_printf_float+0x1be>
 8009746:	f1ab 0b02 	sub.w	fp, fp, #2
 800974a:	fa5f fb8b 	uxtb.w	fp, fp
 800974e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009752:	d820      	bhi.n	8009796 <_printf_float+0x18a>
 8009754:	3901      	subs	r1, #1
 8009756:	465a      	mov	r2, fp
 8009758:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800975c:	9109      	str	r1, [sp, #36]	; 0x24
 800975e:	f7ff ff17 	bl	8009590 <__exponent>
 8009762:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009764:	1813      	adds	r3, r2, r0
 8009766:	2a01      	cmp	r2, #1
 8009768:	4681      	mov	r9, r0
 800976a:	6123      	str	r3, [r4, #16]
 800976c:	dc02      	bgt.n	8009774 <_printf_float+0x168>
 800976e:	6822      	ldr	r2, [r4, #0]
 8009770:	07d2      	lsls	r2, r2, #31
 8009772:	d501      	bpl.n	8009778 <_printf_float+0x16c>
 8009774:	3301      	adds	r3, #1
 8009776:	6123      	str	r3, [r4, #16]
 8009778:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800977c:	2b00      	cmp	r3, #0
 800977e:	d09c      	beq.n	80096ba <_printf_float+0xae>
 8009780:	232d      	movs	r3, #45	; 0x2d
 8009782:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009786:	e798      	b.n	80096ba <_printf_float+0xae>
 8009788:	9a06      	ldr	r2, [sp, #24]
 800978a:	2a47      	cmp	r2, #71	; 0x47
 800978c:	d1be      	bne.n	800970c <_printf_float+0x100>
 800978e:	2b00      	cmp	r3, #0
 8009790:	d1bc      	bne.n	800970c <_printf_float+0x100>
 8009792:	2301      	movs	r3, #1
 8009794:	e7b9      	b.n	800970a <_printf_float+0xfe>
 8009796:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800979a:	d118      	bne.n	80097ce <_printf_float+0x1c2>
 800979c:	2900      	cmp	r1, #0
 800979e:	6863      	ldr	r3, [r4, #4]
 80097a0:	dd0b      	ble.n	80097ba <_printf_float+0x1ae>
 80097a2:	6121      	str	r1, [r4, #16]
 80097a4:	b913      	cbnz	r3, 80097ac <_printf_float+0x1a0>
 80097a6:	6822      	ldr	r2, [r4, #0]
 80097a8:	07d0      	lsls	r0, r2, #31
 80097aa:	d502      	bpl.n	80097b2 <_printf_float+0x1a6>
 80097ac:	3301      	adds	r3, #1
 80097ae:	440b      	add	r3, r1
 80097b0:	6123      	str	r3, [r4, #16]
 80097b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80097b4:	f04f 0900 	mov.w	r9, #0
 80097b8:	e7de      	b.n	8009778 <_printf_float+0x16c>
 80097ba:	b913      	cbnz	r3, 80097c2 <_printf_float+0x1b6>
 80097bc:	6822      	ldr	r2, [r4, #0]
 80097be:	07d2      	lsls	r2, r2, #31
 80097c0:	d501      	bpl.n	80097c6 <_printf_float+0x1ba>
 80097c2:	3302      	adds	r3, #2
 80097c4:	e7f4      	b.n	80097b0 <_printf_float+0x1a4>
 80097c6:	2301      	movs	r3, #1
 80097c8:	e7f2      	b.n	80097b0 <_printf_float+0x1a4>
 80097ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80097ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097d0:	4299      	cmp	r1, r3
 80097d2:	db05      	blt.n	80097e0 <_printf_float+0x1d4>
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	6121      	str	r1, [r4, #16]
 80097d8:	07d8      	lsls	r0, r3, #31
 80097da:	d5ea      	bpl.n	80097b2 <_printf_float+0x1a6>
 80097dc:	1c4b      	adds	r3, r1, #1
 80097de:	e7e7      	b.n	80097b0 <_printf_float+0x1a4>
 80097e0:	2900      	cmp	r1, #0
 80097e2:	bfd4      	ite	le
 80097e4:	f1c1 0202 	rsble	r2, r1, #2
 80097e8:	2201      	movgt	r2, #1
 80097ea:	4413      	add	r3, r2
 80097ec:	e7e0      	b.n	80097b0 <_printf_float+0x1a4>
 80097ee:	6823      	ldr	r3, [r4, #0]
 80097f0:	055a      	lsls	r2, r3, #21
 80097f2:	d407      	bmi.n	8009804 <_printf_float+0x1f8>
 80097f4:	6923      	ldr	r3, [r4, #16]
 80097f6:	4642      	mov	r2, r8
 80097f8:	4631      	mov	r1, r6
 80097fa:	4628      	mov	r0, r5
 80097fc:	47b8      	blx	r7
 80097fe:	3001      	adds	r0, #1
 8009800:	d12c      	bne.n	800985c <_printf_float+0x250>
 8009802:	e764      	b.n	80096ce <_printf_float+0xc2>
 8009804:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009808:	f240 80e0 	bls.w	80099cc <_printf_float+0x3c0>
 800980c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009810:	2200      	movs	r2, #0
 8009812:	2300      	movs	r3, #0
 8009814:	f7f7 f9c8 	bl	8000ba8 <__aeabi_dcmpeq>
 8009818:	2800      	cmp	r0, #0
 800981a:	d034      	beq.n	8009886 <_printf_float+0x27a>
 800981c:	4a37      	ldr	r2, [pc, #220]	; (80098fc <_printf_float+0x2f0>)
 800981e:	2301      	movs	r3, #1
 8009820:	4631      	mov	r1, r6
 8009822:	4628      	mov	r0, r5
 8009824:	47b8      	blx	r7
 8009826:	3001      	adds	r0, #1
 8009828:	f43f af51 	beq.w	80096ce <_printf_float+0xc2>
 800982c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009830:	429a      	cmp	r2, r3
 8009832:	db02      	blt.n	800983a <_printf_float+0x22e>
 8009834:	6823      	ldr	r3, [r4, #0]
 8009836:	07d8      	lsls	r0, r3, #31
 8009838:	d510      	bpl.n	800985c <_printf_float+0x250>
 800983a:	ee18 3a10 	vmov	r3, s16
 800983e:	4652      	mov	r2, sl
 8009840:	4631      	mov	r1, r6
 8009842:	4628      	mov	r0, r5
 8009844:	47b8      	blx	r7
 8009846:	3001      	adds	r0, #1
 8009848:	f43f af41 	beq.w	80096ce <_printf_float+0xc2>
 800984c:	f04f 0800 	mov.w	r8, #0
 8009850:	f104 091a 	add.w	r9, r4, #26
 8009854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009856:	3b01      	subs	r3, #1
 8009858:	4543      	cmp	r3, r8
 800985a:	dc09      	bgt.n	8009870 <_printf_float+0x264>
 800985c:	6823      	ldr	r3, [r4, #0]
 800985e:	079b      	lsls	r3, r3, #30
 8009860:	f100 8105 	bmi.w	8009a6e <_printf_float+0x462>
 8009864:	68e0      	ldr	r0, [r4, #12]
 8009866:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009868:	4298      	cmp	r0, r3
 800986a:	bfb8      	it	lt
 800986c:	4618      	movlt	r0, r3
 800986e:	e730      	b.n	80096d2 <_printf_float+0xc6>
 8009870:	2301      	movs	r3, #1
 8009872:	464a      	mov	r2, r9
 8009874:	4631      	mov	r1, r6
 8009876:	4628      	mov	r0, r5
 8009878:	47b8      	blx	r7
 800987a:	3001      	adds	r0, #1
 800987c:	f43f af27 	beq.w	80096ce <_printf_float+0xc2>
 8009880:	f108 0801 	add.w	r8, r8, #1
 8009884:	e7e6      	b.n	8009854 <_printf_float+0x248>
 8009886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009888:	2b00      	cmp	r3, #0
 800988a:	dc39      	bgt.n	8009900 <_printf_float+0x2f4>
 800988c:	4a1b      	ldr	r2, [pc, #108]	; (80098fc <_printf_float+0x2f0>)
 800988e:	2301      	movs	r3, #1
 8009890:	4631      	mov	r1, r6
 8009892:	4628      	mov	r0, r5
 8009894:	47b8      	blx	r7
 8009896:	3001      	adds	r0, #1
 8009898:	f43f af19 	beq.w	80096ce <_printf_float+0xc2>
 800989c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098a0:	4313      	orrs	r3, r2
 80098a2:	d102      	bne.n	80098aa <_printf_float+0x29e>
 80098a4:	6823      	ldr	r3, [r4, #0]
 80098a6:	07d9      	lsls	r1, r3, #31
 80098a8:	d5d8      	bpl.n	800985c <_printf_float+0x250>
 80098aa:	ee18 3a10 	vmov	r3, s16
 80098ae:	4652      	mov	r2, sl
 80098b0:	4631      	mov	r1, r6
 80098b2:	4628      	mov	r0, r5
 80098b4:	47b8      	blx	r7
 80098b6:	3001      	adds	r0, #1
 80098b8:	f43f af09 	beq.w	80096ce <_printf_float+0xc2>
 80098bc:	f04f 0900 	mov.w	r9, #0
 80098c0:	f104 0a1a 	add.w	sl, r4, #26
 80098c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098c6:	425b      	negs	r3, r3
 80098c8:	454b      	cmp	r3, r9
 80098ca:	dc01      	bgt.n	80098d0 <_printf_float+0x2c4>
 80098cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ce:	e792      	b.n	80097f6 <_printf_float+0x1ea>
 80098d0:	2301      	movs	r3, #1
 80098d2:	4652      	mov	r2, sl
 80098d4:	4631      	mov	r1, r6
 80098d6:	4628      	mov	r0, r5
 80098d8:	47b8      	blx	r7
 80098da:	3001      	adds	r0, #1
 80098dc:	f43f aef7 	beq.w	80096ce <_printf_float+0xc2>
 80098e0:	f109 0901 	add.w	r9, r9, #1
 80098e4:	e7ee      	b.n	80098c4 <_printf_float+0x2b8>
 80098e6:	bf00      	nop
 80098e8:	7fefffff 	.word	0x7fefffff
 80098ec:	08024478 	.word	0x08024478
 80098f0:	0802447c 	.word	0x0802447c
 80098f4:	08024484 	.word	0x08024484
 80098f8:	08024480 	.word	0x08024480
 80098fc:	08024488 	.word	0x08024488
 8009900:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009902:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009904:	429a      	cmp	r2, r3
 8009906:	bfa8      	it	ge
 8009908:	461a      	movge	r2, r3
 800990a:	2a00      	cmp	r2, #0
 800990c:	4691      	mov	r9, r2
 800990e:	dc37      	bgt.n	8009980 <_printf_float+0x374>
 8009910:	f04f 0b00 	mov.w	fp, #0
 8009914:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009918:	f104 021a 	add.w	r2, r4, #26
 800991c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800991e:	9305      	str	r3, [sp, #20]
 8009920:	eba3 0309 	sub.w	r3, r3, r9
 8009924:	455b      	cmp	r3, fp
 8009926:	dc33      	bgt.n	8009990 <_printf_float+0x384>
 8009928:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800992c:	429a      	cmp	r2, r3
 800992e:	db3b      	blt.n	80099a8 <_printf_float+0x39c>
 8009930:	6823      	ldr	r3, [r4, #0]
 8009932:	07da      	lsls	r2, r3, #31
 8009934:	d438      	bmi.n	80099a8 <_printf_float+0x39c>
 8009936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009938:	9a05      	ldr	r2, [sp, #20]
 800993a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800993c:	1a9a      	subs	r2, r3, r2
 800993e:	eba3 0901 	sub.w	r9, r3, r1
 8009942:	4591      	cmp	r9, r2
 8009944:	bfa8      	it	ge
 8009946:	4691      	movge	r9, r2
 8009948:	f1b9 0f00 	cmp.w	r9, #0
 800994c:	dc35      	bgt.n	80099ba <_printf_float+0x3ae>
 800994e:	f04f 0800 	mov.w	r8, #0
 8009952:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009956:	f104 0a1a 	add.w	sl, r4, #26
 800995a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800995e:	1a9b      	subs	r3, r3, r2
 8009960:	eba3 0309 	sub.w	r3, r3, r9
 8009964:	4543      	cmp	r3, r8
 8009966:	f77f af79 	ble.w	800985c <_printf_float+0x250>
 800996a:	2301      	movs	r3, #1
 800996c:	4652      	mov	r2, sl
 800996e:	4631      	mov	r1, r6
 8009970:	4628      	mov	r0, r5
 8009972:	47b8      	blx	r7
 8009974:	3001      	adds	r0, #1
 8009976:	f43f aeaa 	beq.w	80096ce <_printf_float+0xc2>
 800997a:	f108 0801 	add.w	r8, r8, #1
 800997e:	e7ec      	b.n	800995a <_printf_float+0x34e>
 8009980:	4613      	mov	r3, r2
 8009982:	4631      	mov	r1, r6
 8009984:	4642      	mov	r2, r8
 8009986:	4628      	mov	r0, r5
 8009988:	47b8      	blx	r7
 800998a:	3001      	adds	r0, #1
 800998c:	d1c0      	bne.n	8009910 <_printf_float+0x304>
 800998e:	e69e      	b.n	80096ce <_printf_float+0xc2>
 8009990:	2301      	movs	r3, #1
 8009992:	4631      	mov	r1, r6
 8009994:	4628      	mov	r0, r5
 8009996:	9205      	str	r2, [sp, #20]
 8009998:	47b8      	blx	r7
 800999a:	3001      	adds	r0, #1
 800999c:	f43f ae97 	beq.w	80096ce <_printf_float+0xc2>
 80099a0:	9a05      	ldr	r2, [sp, #20]
 80099a2:	f10b 0b01 	add.w	fp, fp, #1
 80099a6:	e7b9      	b.n	800991c <_printf_float+0x310>
 80099a8:	ee18 3a10 	vmov	r3, s16
 80099ac:	4652      	mov	r2, sl
 80099ae:	4631      	mov	r1, r6
 80099b0:	4628      	mov	r0, r5
 80099b2:	47b8      	blx	r7
 80099b4:	3001      	adds	r0, #1
 80099b6:	d1be      	bne.n	8009936 <_printf_float+0x32a>
 80099b8:	e689      	b.n	80096ce <_printf_float+0xc2>
 80099ba:	9a05      	ldr	r2, [sp, #20]
 80099bc:	464b      	mov	r3, r9
 80099be:	4442      	add	r2, r8
 80099c0:	4631      	mov	r1, r6
 80099c2:	4628      	mov	r0, r5
 80099c4:	47b8      	blx	r7
 80099c6:	3001      	adds	r0, #1
 80099c8:	d1c1      	bne.n	800994e <_printf_float+0x342>
 80099ca:	e680      	b.n	80096ce <_printf_float+0xc2>
 80099cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099ce:	2a01      	cmp	r2, #1
 80099d0:	dc01      	bgt.n	80099d6 <_printf_float+0x3ca>
 80099d2:	07db      	lsls	r3, r3, #31
 80099d4:	d538      	bpl.n	8009a48 <_printf_float+0x43c>
 80099d6:	2301      	movs	r3, #1
 80099d8:	4642      	mov	r2, r8
 80099da:	4631      	mov	r1, r6
 80099dc:	4628      	mov	r0, r5
 80099de:	47b8      	blx	r7
 80099e0:	3001      	adds	r0, #1
 80099e2:	f43f ae74 	beq.w	80096ce <_printf_float+0xc2>
 80099e6:	ee18 3a10 	vmov	r3, s16
 80099ea:	4652      	mov	r2, sl
 80099ec:	4631      	mov	r1, r6
 80099ee:	4628      	mov	r0, r5
 80099f0:	47b8      	blx	r7
 80099f2:	3001      	adds	r0, #1
 80099f4:	f43f ae6b 	beq.w	80096ce <_printf_float+0xc2>
 80099f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80099fc:	2200      	movs	r2, #0
 80099fe:	2300      	movs	r3, #0
 8009a00:	f7f7 f8d2 	bl	8000ba8 <__aeabi_dcmpeq>
 8009a04:	b9d8      	cbnz	r0, 8009a3e <_printf_float+0x432>
 8009a06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a08:	f108 0201 	add.w	r2, r8, #1
 8009a0c:	3b01      	subs	r3, #1
 8009a0e:	4631      	mov	r1, r6
 8009a10:	4628      	mov	r0, r5
 8009a12:	47b8      	blx	r7
 8009a14:	3001      	adds	r0, #1
 8009a16:	d10e      	bne.n	8009a36 <_printf_float+0x42a>
 8009a18:	e659      	b.n	80096ce <_printf_float+0xc2>
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	4652      	mov	r2, sl
 8009a1e:	4631      	mov	r1, r6
 8009a20:	4628      	mov	r0, r5
 8009a22:	47b8      	blx	r7
 8009a24:	3001      	adds	r0, #1
 8009a26:	f43f ae52 	beq.w	80096ce <_printf_float+0xc2>
 8009a2a:	f108 0801 	add.w	r8, r8, #1
 8009a2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a30:	3b01      	subs	r3, #1
 8009a32:	4543      	cmp	r3, r8
 8009a34:	dcf1      	bgt.n	8009a1a <_printf_float+0x40e>
 8009a36:	464b      	mov	r3, r9
 8009a38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009a3c:	e6dc      	b.n	80097f8 <_printf_float+0x1ec>
 8009a3e:	f04f 0800 	mov.w	r8, #0
 8009a42:	f104 0a1a 	add.w	sl, r4, #26
 8009a46:	e7f2      	b.n	8009a2e <_printf_float+0x422>
 8009a48:	2301      	movs	r3, #1
 8009a4a:	4642      	mov	r2, r8
 8009a4c:	e7df      	b.n	8009a0e <_printf_float+0x402>
 8009a4e:	2301      	movs	r3, #1
 8009a50:	464a      	mov	r2, r9
 8009a52:	4631      	mov	r1, r6
 8009a54:	4628      	mov	r0, r5
 8009a56:	47b8      	blx	r7
 8009a58:	3001      	adds	r0, #1
 8009a5a:	f43f ae38 	beq.w	80096ce <_printf_float+0xc2>
 8009a5e:	f108 0801 	add.w	r8, r8, #1
 8009a62:	68e3      	ldr	r3, [r4, #12]
 8009a64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a66:	1a5b      	subs	r3, r3, r1
 8009a68:	4543      	cmp	r3, r8
 8009a6a:	dcf0      	bgt.n	8009a4e <_printf_float+0x442>
 8009a6c:	e6fa      	b.n	8009864 <_printf_float+0x258>
 8009a6e:	f04f 0800 	mov.w	r8, #0
 8009a72:	f104 0919 	add.w	r9, r4, #25
 8009a76:	e7f4      	b.n	8009a62 <_printf_float+0x456>

08009a78 <_printf_common>:
 8009a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a7c:	4616      	mov	r6, r2
 8009a7e:	4699      	mov	r9, r3
 8009a80:	688a      	ldr	r2, [r1, #8]
 8009a82:	690b      	ldr	r3, [r1, #16]
 8009a84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	bfb8      	it	lt
 8009a8c:	4613      	movlt	r3, r2
 8009a8e:	6033      	str	r3, [r6, #0]
 8009a90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a94:	4607      	mov	r7, r0
 8009a96:	460c      	mov	r4, r1
 8009a98:	b10a      	cbz	r2, 8009a9e <_printf_common+0x26>
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	6033      	str	r3, [r6, #0]
 8009a9e:	6823      	ldr	r3, [r4, #0]
 8009aa0:	0699      	lsls	r1, r3, #26
 8009aa2:	bf42      	ittt	mi
 8009aa4:	6833      	ldrmi	r3, [r6, #0]
 8009aa6:	3302      	addmi	r3, #2
 8009aa8:	6033      	strmi	r3, [r6, #0]
 8009aaa:	6825      	ldr	r5, [r4, #0]
 8009aac:	f015 0506 	ands.w	r5, r5, #6
 8009ab0:	d106      	bne.n	8009ac0 <_printf_common+0x48>
 8009ab2:	f104 0a19 	add.w	sl, r4, #25
 8009ab6:	68e3      	ldr	r3, [r4, #12]
 8009ab8:	6832      	ldr	r2, [r6, #0]
 8009aba:	1a9b      	subs	r3, r3, r2
 8009abc:	42ab      	cmp	r3, r5
 8009abe:	dc26      	bgt.n	8009b0e <_printf_common+0x96>
 8009ac0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ac4:	1e13      	subs	r3, r2, #0
 8009ac6:	6822      	ldr	r2, [r4, #0]
 8009ac8:	bf18      	it	ne
 8009aca:	2301      	movne	r3, #1
 8009acc:	0692      	lsls	r2, r2, #26
 8009ace:	d42b      	bmi.n	8009b28 <_printf_common+0xb0>
 8009ad0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ad4:	4649      	mov	r1, r9
 8009ad6:	4638      	mov	r0, r7
 8009ad8:	47c0      	blx	r8
 8009ada:	3001      	adds	r0, #1
 8009adc:	d01e      	beq.n	8009b1c <_printf_common+0xa4>
 8009ade:	6823      	ldr	r3, [r4, #0]
 8009ae0:	68e5      	ldr	r5, [r4, #12]
 8009ae2:	6832      	ldr	r2, [r6, #0]
 8009ae4:	f003 0306 	and.w	r3, r3, #6
 8009ae8:	2b04      	cmp	r3, #4
 8009aea:	bf08      	it	eq
 8009aec:	1aad      	subeq	r5, r5, r2
 8009aee:	68a3      	ldr	r3, [r4, #8]
 8009af0:	6922      	ldr	r2, [r4, #16]
 8009af2:	bf0c      	ite	eq
 8009af4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009af8:	2500      	movne	r5, #0
 8009afa:	4293      	cmp	r3, r2
 8009afc:	bfc4      	itt	gt
 8009afe:	1a9b      	subgt	r3, r3, r2
 8009b00:	18ed      	addgt	r5, r5, r3
 8009b02:	2600      	movs	r6, #0
 8009b04:	341a      	adds	r4, #26
 8009b06:	42b5      	cmp	r5, r6
 8009b08:	d11a      	bne.n	8009b40 <_printf_common+0xc8>
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	e008      	b.n	8009b20 <_printf_common+0xa8>
 8009b0e:	2301      	movs	r3, #1
 8009b10:	4652      	mov	r2, sl
 8009b12:	4649      	mov	r1, r9
 8009b14:	4638      	mov	r0, r7
 8009b16:	47c0      	blx	r8
 8009b18:	3001      	adds	r0, #1
 8009b1a:	d103      	bne.n	8009b24 <_printf_common+0xac>
 8009b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b24:	3501      	adds	r5, #1
 8009b26:	e7c6      	b.n	8009ab6 <_printf_common+0x3e>
 8009b28:	18e1      	adds	r1, r4, r3
 8009b2a:	1c5a      	adds	r2, r3, #1
 8009b2c:	2030      	movs	r0, #48	; 0x30
 8009b2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b32:	4422      	add	r2, r4
 8009b34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b3c:	3302      	adds	r3, #2
 8009b3e:	e7c7      	b.n	8009ad0 <_printf_common+0x58>
 8009b40:	2301      	movs	r3, #1
 8009b42:	4622      	mov	r2, r4
 8009b44:	4649      	mov	r1, r9
 8009b46:	4638      	mov	r0, r7
 8009b48:	47c0      	blx	r8
 8009b4a:	3001      	adds	r0, #1
 8009b4c:	d0e6      	beq.n	8009b1c <_printf_common+0xa4>
 8009b4e:	3601      	adds	r6, #1
 8009b50:	e7d9      	b.n	8009b06 <_printf_common+0x8e>
	...

08009b54 <_printf_i>:
 8009b54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b58:	7e0f      	ldrb	r7, [r1, #24]
 8009b5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009b5c:	2f78      	cmp	r7, #120	; 0x78
 8009b5e:	4691      	mov	r9, r2
 8009b60:	4680      	mov	r8, r0
 8009b62:	460c      	mov	r4, r1
 8009b64:	469a      	mov	sl, r3
 8009b66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b6a:	d807      	bhi.n	8009b7c <_printf_i+0x28>
 8009b6c:	2f62      	cmp	r7, #98	; 0x62
 8009b6e:	d80a      	bhi.n	8009b86 <_printf_i+0x32>
 8009b70:	2f00      	cmp	r7, #0
 8009b72:	f000 80d8 	beq.w	8009d26 <_printf_i+0x1d2>
 8009b76:	2f58      	cmp	r7, #88	; 0x58
 8009b78:	f000 80a3 	beq.w	8009cc2 <_printf_i+0x16e>
 8009b7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b84:	e03a      	b.n	8009bfc <_printf_i+0xa8>
 8009b86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b8a:	2b15      	cmp	r3, #21
 8009b8c:	d8f6      	bhi.n	8009b7c <_printf_i+0x28>
 8009b8e:	a101      	add	r1, pc, #4	; (adr r1, 8009b94 <_printf_i+0x40>)
 8009b90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b94:	08009bed 	.word	0x08009bed
 8009b98:	08009c01 	.word	0x08009c01
 8009b9c:	08009b7d 	.word	0x08009b7d
 8009ba0:	08009b7d 	.word	0x08009b7d
 8009ba4:	08009b7d 	.word	0x08009b7d
 8009ba8:	08009b7d 	.word	0x08009b7d
 8009bac:	08009c01 	.word	0x08009c01
 8009bb0:	08009b7d 	.word	0x08009b7d
 8009bb4:	08009b7d 	.word	0x08009b7d
 8009bb8:	08009b7d 	.word	0x08009b7d
 8009bbc:	08009b7d 	.word	0x08009b7d
 8009bc0:	08009d0d 	.word	0x08009d0d
 8009bc4:	08009c31 	.word	0x08009c31
 8009bc8:	08009cef 	.word	0x08009cef
 8009bcc:	08009b7d 	.word	0x08009b7d
 8009bd0:	08009b7d 	.word	0x08009b7d
 8009bd4:	08009d2f 	.word	0x08009d2f
 8009bd8:	08009b7d 	.word	0x08009b7d
 8009bdc:	08009c31 	.word	0x08009c31
 8009be0:	08009b7d 	.word	0x08009b7d
 8009be4:	08009b7d 	.word	0x08009b7d
 8009be8:	08009cf7 	.word	0x08009cf7
 8009bec:	682b      	ldr	r3, [r5, #0]
 8009bee:	1d1a      	adds	r2, r3, #4
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	602a      	str	r2, [r5, #0]
 8009bf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009bf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e0a3      	b.n	8009d48 <_printf_i+0x1f4>
 8009c00:	6820      	ldr	r0, [r4, #0]
 8009c02:	6829      	ldr	r1, [r5, #0]
 8009c04:	0606      	lsls	r6, r0, #24
 8009c06:	f101 0304 	add.w	r3, r1, #4
 8009c0a:	d50a      	bpl.n	8009c22 <_printf_i+0xce>
 8009c0c:	680e      	ldr	r6, [r1, #0]
 8009c0e:	602b      	str	r3, [r5, #0]
 8009c10:	2e00      	cmp	r6, #0
 8009c12:	da03      	bge.n	8009c1c <_printf_i+0xc8>
 8009c14:	232d      	movs	r3, #45	; 0x2d
 8009c16:	4276      	negs	r6, r6
 8009c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c1c:	485e      	ldr	r0, [pc, #376]	; (8009d98 <_printf_i+0x244>)
 8009c1e:	230a      	movs	r3, #10
 8009c20:	e019      	b.n	8009c56 <_printf_i+0x102>
 8009c22:	680e      	ldr	r6, [r1, #0]
 8009c24:	602b      	str	r3, [r5, #0]
 8009c26:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c2a:	bf18      	it	ne
 8009c2c:	b236      	sxthne	r6, r6
 8009c2e:	e7ef      	b.n	8009c10 <_printf_i+0xbc>
 8009c30:	682b      	ldr	r3, [r5, #0]
 8009c32:	6820      	ldr	r0, [r4, #0]
 8009c34:	1d19      	adds	r1, r3, #4
 8009c36:	6029      	str	r1, [r5, #0]
 8009c38:	0601      	lsls	r1, r0, #24
 8009c3a:	d501      	bpl.n	8009c40 <_printf_i+0xec>
 8009c3c:	681e      	ldr	r6, [r3, #0]
 8009c3e:	e002      	b.n	8009c46 <_printf_i+0xf2>
 8009c40:	0646      	lsls	r6, r0, #25
 8009c42:	d5fb      	bpl.n	8009c3c <_printf_i+0xe8>
 8009c44:	881e      	ldrh	r6, [r3, #0]
 8009c46:	4854      	ldr	r0, [pc, #336]	; (8009d98 <_printf_i+0x244>)
 8009c48:	2f6f      	cmp	r7, #111	; 0x6f
 8009c4a:	bf0c      	ite	eq
 8009c4c:	2308      	moveq	r3, #8
 8009c4e:	230a      	movne	r3, #10
 8009c50:	2100      	movs	r1, #0
 8009c52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c56:	6865      	ldr	r5, [r4, #4]
 8009c58:	60a5      	str	r5, [r4, #8]
 8009c5a:	2d00      	cmp	r5, #0
 8009c5c:	bfa2      	ittt	ge
 8009c5e:	6821      	ldrge	r1, [r4, #0]
 8009c60:	f021 0104 	bicge.w	r1, r1, #4
 8009c64:	6021      	strge	r1, [r4, #0]
 8009c66:	b90e      	cbnz	r6, 8009c6c <_printf_i+0x118>
 8009c68:	2d00      	cmp	r5, #0
 8009c6a:	d04d      	beq.n	8009d08 <_printf_i+0x1b4>
 8009c6c:	4615      	mov	r5, r2
 8009c6e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c72:	fb03 6711 	mls	r7, r3, r1, r6
 8009c76:	5dc7      	ldrb	r7, [r0, r7]
 8009c78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009c7c:	4637      	mov	r7, r6
 8009c7e:	42bb      	cmp	r3, r7
 8009c80:	460e      	mov	r6, r1
 8009c82:	d9f4      	bls.n	8009c6e <_printf_i+0x11a>
 8009c84:	2b08      	cmp	r3, #8
 8009c86:	d10b      	bne.n	8009ca0 <_printf_i+0x14c>
 8009c88:	6823      	ldr	r3, [r4, #0]
 8009c8a:	07de      	lsls	r6, r3, #31
 8009c8c:	d508      	bpl.n	8009ca0 <_printf_i+0x14c>
 8009c8e:	6923      	ldr	r3, [r4, #16]
 8009c90:	6861      	ldr	r1, [r4, #4]
 8009c92:	4299      	cmp	r1, r3
 8009c94:	bfde      	ittt	le
 8009c96:	2330      	movle	r3, #48	; 0x30
 8009c98:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009ca0:	1b52      	subs	r2, r2, r5
 8009ca2:	6122      	str	r2, [r4, #16]
 8009ca4:	f8cd a000 	str.w	sl, [sp]
 8009ca8:	464b      	mov	r3, r9
 8009caa:	aa03      	add	r2, sp, #12
 8009cac:	4621      	mov	r1, r4
 8009cae:	4640      	mov	r0, r8
 8009cb0:	f7ff fee2 	bl	8009a78 <_printf_common>
 8009cb4:	3001      	adds	r0, #1
 8009cb6:	d14c      	bne.n	8009d52 <_printf_i+0x1fe>
 8009cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cbc:	b004      	add	sp, #16
 8009cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc2:	4835      	ldr	r0, [pc, #212]	; (8009d98 <_printf_i+0x244>)
 8009cc4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009cc8:	6829      	ldr	r1, [r5, #0]
 8009cca:	6823      	ldr	r3, [r4, #0]
 8009ccc:	f851 6b04 	ldr.w	r6, [r1], #4
 8009cd0:	6029      	str	r1, [r5, #0]
 8009cd2:	061d      	lsls	r5, r3, #24
 8009cd4:	d514      	bpl.n	8009d00 <_printf_i+0x1ac>
 8009cd6:	07df      	lsls	r7, r3, #31
 8009cd8:	bf44      	itt	mi
 8009cda:	f043 0320 	orrmi.w	r3, r3, #32
 8009cde:	6023      	strmi	r3, [r4, #0]
 8009ce0:	b91e      	cbnz	r6, 8009cea <_printf_i+0x196>
 8009ce2:	6823      	ldr	r3, [r4, #0]
 8009ce4:	f023 0320 	bic.w	r3, r3, #32
 8009ce8:	6023      	str	r3, [r4, #0]
 8009cea:	2310      	movs	r3, #16
 8009cec:	e7b0      	b.n	8009c50 <_printf_i+0xfc>
 8009cee:	6823      	ldr	r3, [r4, #0]
 8009cf0:	f043 0320 	orr.w	r3, r3, #32
 8009cf4:	6023      	str	r3, [r4, #0]
 8009cf6:	2378      	movs	r3, #120	; 0x78
 8009cf8:	4828      	ldr	r0, [pc, #160]	; (8009d9c <_printf_i+0x248>)
 8009cfa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009cfe:	e7e3      	b.n	8009cc8 <_printf_i+0x174>
 8009d00:	0659      	lsls	r1, r3, #25
 8009d02:	bf48      	it	mi
 8009d04:	b2b6      	uxthmi	r6, r6
 8009d06:	e7e6      	b.n	8009cd6 <_printf_i+0x182>
 8009d08:	4615      	mov	r5, r2
 8009d0a:	e7bb      	b.n	8009c84 <_printf_i+0x130>
 8009d0c:	682b      	ldr	r3, [r5, #0]
 8009d0e:	6826      	ldr	r6, [r4, #0]
 8009d10:	6961      	ldr	r1, [r4, #20]
 8009d12:	1d18      	adds	r0, r3, #4
 8009d14:	6028      	str	r0, [r5, #0]
 8009d16:	0635      	lsls	r5, r6, #24
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	d501      	bpl.n	8009d20 <_printf_i+0x1cc>
 8009d1c:	6019      	str	r1, [r3, #0]
 8009d1e:	e002      	b.n	8009d26 <_printf_i+0x1d2>
 8009d20:	0670      	lsls	r0, r6, #25
 8009d22:	d5fb      	bpl.n	8009d1c <_printf_i+0x1c8>
 8009d24:	8019      	strh	r1, [r3, #0]
 8009d26:	2300      	movs	r3, #0
 8009d28:	6123      	str	r3, [r4, #16]
 8009d2a:	4615      	mov	r5, r2
 8009d2c:	e7ba      	b.n	8009ca4 <_printf_i+0x150>
 8009d2e:	682b      	ldr	r3, [r5, #0]
 8009d30:	1d1a      	adds	r2, r3, #4
 8009d32:	602a      	str	r2, [r5, #0]
 8009d34:	681d      	ldr	r5, [r3, #0]
 8009d36:	6862      	ldr	r2, [r4, #4]
 8009d38:	2100      	movs	r1, #0
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	f7f6 fac0 	bl	80002c0 <memchr>
 8009d40:	b108      	cbz	r0, 8009d46 <_printf_i+0x1f2>
 8009d42:	1b40      	subs	r0, r0, r5
 8009d44:	6060      	str	r0, [r4, #4]
 8009d46:	6863      	ldr	r3, [r4, #4]
 8009d48:	6123      	str	r3, [r4, #16]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d50:	e7a8      	b.n	8009ca4 <_printf_i+0x150>
 8009d52:	6923      	ldr	r3, [r4, #16]
 8009d54:	462a      	mov	r2, r5
 8009d56:	4649      	mov	r1, r9
 8009d58:	4640      	mov	r0, r8
 8009d5a:	47d0      	blx	sl
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	d0ab      	beq.n	8009cb8 <_printf_i+0x164>
 8009d60:	6823      	ldr	r3, [r4, #0]
 8009d62:	079b      	lsls	r3, r3, #30
 8009d64:	d413      	bmi.n	8009d8e <_printf_i+0x23a>
 8009d66:	68e0      	ldr	r0, [r4, #12]
 8009d68:	9b03      	ldr	r3, [sp, #12]
 8009d6a:	4298      	cmp	r0, r3
 8009d6c:	bfb8      	it	lt
 8009d6e:	4618      	movlt	r0, r3
 8009d70:	e7a4      	b.n	8009cbc <_printf_i+0x168>
 8009d72:	2301      	movs	r3, #1
 8009d74:	4632      	mov	r2, r6
 8009d76:	4649      	mov	r1, r9
 8009d78:	4640      	mov	r0, r8
 8009d7a:	47d0      	blx	sl
 8009d7c:	3001      	adds	r0, #1
 8009d7e:	d09b      	beq.n	8009cb8 <_printf_i+0x164>
 8009d80:	3501      	adds	r5, #1
 8009d82:	68e3      	ldr	r3, [r4, #12]
 8009d84:	9903      	ldr	r1, [sp, #12]
 8009d86:	1a5b      	subs	r3, r3, r1
 8009d88:	42ab      	cmp	r3, r5
 8009d8a:	dcf2      	bgt.n	8009d72 <_printf_i+0x21e>
 8009d8c:	e7eb      	b.n	8009d66 <_printf_i+0x212>
 8009d8e:	2500      	movs	r5, #0
 8009d90:	f104 0619 	add.w	r6, r4, #25
 8009d94:	e7f5      	b.n	8009d82 <_printf_i+0x22e>
 8009d96:	bf00      	nop
 8009d98:	0802448a 	.word	0x0802448a
 8009d9c:	0802449b 	.word	0x0802449b

08009da0 <sniprintf>:
 8009da0:	b40c      	push	{r2, r3}
 8009da2:	b530      	push	{r4, r5, lr}
 8009da4:	4b17      	ldr	r3, [pc, #92]	; (8009e04 <sniprintf+0x64>)
 8009da6:	1e0c      	subs	r4, r1, #0
 8009da8:	681d      	ldr	r5, [r3, #0]
 8009daa:	b09d      	sub	sp, #116	; 0x74
 8009dac:	da08      	bge.n	8009dc0 <sniprintf+0x20>
 8009dae:	238b      	movs	r3, #139	; 0x8b
 8009db0:	602b      	str	r3, [r5, #0]
 8009db2:	f04f 30ff 	mov.w	r0, #4294967295
 8009db6:	b01d      	add	sp, #116	; 0x74
 8009db8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009dbc:	b002      	add	sp, #8
 8009dbe:	4770      	bx	lr
 8009dc0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009dc4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009dc8:	bf14      	ite	ne
 8009dca:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009dce:	4623      	moveq	r3, r4
 8009dd0:	9304      	str	r3, [sp, #16]
 8009dd2:	9307      	str	r3, [sp, #28]
 8009dd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009dd8:	9002      	str	r0, [sp, #8]
 8009dda:	9006      	str	r0, [sp, #24]
 8009ddc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009de0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009de2:	ab21      	add	r3, sp, #132	; 0x84
 8009de4:	a902      	add	r1, sp, #8
 8009de6:	4628      	mov	r0, r5
 8009de8:	9301      	str	r3, [sp, #4]
 8009dea:	f001 fb77 	bl	800b4dc <_svfiprintf_r>
 8009dee:	1c43      	adds	r3, r0, #1
 8009df0:	bfbc      	itt	lt
 8009df2:	238b      	movlt	r3, #139	; 0x8b
 8009df4:	602b      	strlt	r3, [r5, #0]
 8009df6:	2c00      	cmp	r4, #0
 8009df8:	d0dd      	beq.n	8009db6 <sniprintf+0x16>
 8009dfa:	9b02      	ldr	r3, [sp, #8]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	701a      	strb	r2, [r3, #0]
 8009e00:	e7d9      	b.n	8009db6 <sniprintf+0x16>
 8009e02:	bf00      	nop
 8009e04:	200000cc 	.word	0x200000cc

08009e08 <quorem>:
 8009e08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e0c:	6903      	ldr	r3, [r0, #16]
 8009e0e:	690c      	ldr	r4, [r1, #16]
 8009e10:	42a3      	cmp	r3, r4
 8009e12:	4607      	mov	r7, r0
 8009e14:	f2c0 8081 	blt.w	8009f1a <quorem+0x112>
 8009e18:	3c01      	subs	r4, #1
 8009e1a:	f101 0814 	add.w	r8, r1, #20
 8009e1e:	f100 0514 	add.w	r5, r0, #20
 8009e22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e26:	9301      	str	r3, [sp, #4]
 8009e28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009e2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e30:	3301      	adds	r3, #1
 8009e32:	429a      	cmp	r2, r3
 8009e34:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009e38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009e3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009e40:	d331      	bcc.n	8009ea6 <quorem+0x9e>
 8009e42:	f04f 0e00 	mov.w	lr, #0
 8009e46:	4640      	mov	r0, r8
 8009e48:	46ac      	mov	ip, r5
 8009e4a:	46f2      	mov	sl, lr
 8009e4c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009e50:	b293      	uxth	r3, r2
 8009e52:	fb06 e303 	mla	r3, r6, r3, lr
 8009e56:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	ebaa 0303 	sub.w	r3, sl, r3
 8009e60:	f8dc a000 	ldr.w	sl, [ip]
 8009e64:	0c12      	lsrs	r2, r2, #16
 8009e66:	fa13 f38a 	uxtah	r3, r3, sl
 8009e6a:	fb06 e202 	mla	r2, r6, r2, lr
 8009e6e:	9300      	str	r3, [sp, #0]
 8009e70:	9b00      	ldr	r3, [sp, #0]
 8009e72:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009e76:	b292      	uxth	r2, r2
 8009e78:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009e7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009e80:	f8bd 3000 	ldrh.w	r3, [sp]
 8009e84:	4581      	cmp	r9, r0
 8009e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e8a:	f84c 3b04 	str.w	r3, [ip], #4
 8009e8e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009e92:	d2db      	bcs.n	8009e4c <quorem+0x44>
 8009e94:	f855 300b 	ldr.w	r3, [r5, fp]
 8009e98:	b92b      	cbnz	r3, 8009ea6 <quorem+0x9e>
 8009e9a:	9b01      	ldr	r3, [sp, #4]
 8009e9c:	3b04      	subs	r3, #4
 8009e9e:	429d      	cmp	r5, r3
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	d32e      	bcc.n	8009f02 <quorem+0xfa>
 8009ea4:	613c      	str	r4, [r7, #16]
 8009ea6:	4638      	mov	r0, r7
 8009ea8:	f001 f8c4 	bl	800b034 <__mcmp>
 8009eac:	2800      	cmp	r0, #0
 8009eae:	db24      	blt.n	8009efa <quorem+0xf2>
 8009eb0:	3601      	adds	r6, #1
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	f04f 0c00 	mov.w	ip, #0
 8009eb8:	f858 2b04 	ldr.w	r2, [r8], #4
 8009ebc:	f8d0 e000 	ldr.w	lr, [r0]
 8009ec0:	b293      	uxth	r3, r2
 8009ec2:	ebac 0303 	sub.w	r3, ip, r3
 8009ec6:	0c12      	lsrs	r2, r2, #16
 8009ec8:	fa13 f38e 	uxtah	r3, r3, lr
 8009ecc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009ed0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009eda:	45c1      	cmp	r9, r8
 8009edc:	f840 3b04 	str.w	r3, [r0], #4
 8009ee0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009ee4:	d2e8      	bcs.n	8009eb8 <quorem+0xb0>
 8009ee6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009eea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009eee:	b922      	cbnz	r2, 8009efa <quorem+0xf2>
 8009ef0:	3b04      	subs	r3, #4
 8009ef2:	429d      	cmp	r5, r3
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	d30a      	bcc.n	8009f0e <quorem+0x106>
 8009ef8:	613c      	str	r4, [r7, #16]
 8009efa:	4630      	mov	r0, r6
 8009efc:	b003      	add	sp, #12
 8009efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f02:	6812      	ldr	r2, [r2, #0]
 8009f04:	3b04      	subs	r3, #4
 8009f06:	2a00      	cmp	r2, #0
 8009f08:	d1cc      	bne.n	8009ea4 <quorem+0x9c>
 8009f0a:	3c01      	subs	r4, #1
 8009f0c:	e7c7      	b.n	8009e9e <quorem+0x96>
 8009f0e:	6812      	ldr	r2, [r2, #0]
 8009f10:	3b04      	subs	r3, #4
 8009f12:	2a00      	cmp	r2, #0
 8009f14:	d1f0      	bne.n	8009ef8 <quorem+0xf0>
 8009f16:	3c01      	subs	r4, #1
 8009f18:	e7eb      	b.n	8009ef2 <quorem+0xea>
 8009f1a:	2000      	movs	r0, #0
 8009f1c:	e7ee      	b.n	8009efc <quorem+0xf4>
	...

08009f20 <_dtoa_r>:
 8009f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f24:	ed2d 8b04 	vpush	{d8-d9}
 8009f28:	ec57 6b10 	vmov	r6, r7, d0
 8009f2c:	b093      	sub	sp, #76	; 0x4c
 8009f2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009f30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009f34:	9106      	str	r1, [sp, #24]
 8009f36:	ee10 aa10 	vmov	sl, s0
 8009f3a:	4604      	mov	r4, r0
 8009f3c:	9209      	str	r2, [sp, #36]	; 0x24
 8009f3e:	930c      	str	r3, [sp, #48]	; 0x30
 8009f40:	46bb      	mov	fp, r7
 8009f42:	b975      	cbnz	r5, 8009f62 <_dtoa_r+0x42>
 8009f44:	2010      	movs	r0, #16
 8009f46:	f000 fddd 	bl	800ab04 <malloc>
 8009f4a:	4602      	mov	r2, r0
 8009f4c:	6260      	str	r0, [r4, #36]	; 0x24
 8009f4e:	b920      	cbnz	r0, 8009f5a <_dtoa_r+0x3a>
 8009f50:	4ba7      	ldr	r3, [pc, #668]	; (800a1f0 <_dtoa_r+0x2d0>)
 8009f52:	21ea      	movs	r1, #234	; 0xea
 8009f54:	48a7      	ldr	r0, [pc, #668]	; (800a1f4 <_dtoa_r+0x2d4>)
 8009f56:	f001 fbd1 	bl	800b6fc <__assert_func>
 8009f5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009f5e:	6005      	str	r5, [r0, #0]
 8009f60:	60c5      	str	r5, [r0, #12]
 8009f62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f64:	6819      	ldr	r1, [r3, #0]
 8009f66:	b151      	cbz	r1, 8009f7e <_dtoa_r+0x5e>
 8009f68:	685a      	ldr	r2, [r3, #4]
 8009f6a:	604a      	str	r2, [r1, #4]
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	4093      	lsls	r3, r2
 8009f70:	608b      	str	r3, [r1, #8]
 8009f72:	4620      	mov	r0, r4
 8009f74:	f000 fe1c 	bl	800abb0 <_Bfree>
 8009f78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	601a      	str	r2, [r3, #0]
 8009f7e:	1e3b      	subs	r3, r7, #0
 8009f80:	bfaa      	itet	ge
 8009f82:	2300      	movge	r3, #0
 8009f84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009f88:	f8c8 3000 	strge.w	r3, [r8]
 8009f8c:	4b9a      	ldr	r3, [pc, #616]	; (800a1f8 <_dtoa_r+0x2d8>)
 8009f8e:	bfbc      	itt	lt
 8009f90:	2201      	movlt	r2, #1
 8009f92:	f8c8 2000 	strlt.w	r2, [r8]
 8009f96:	ea33 030b 	bics.w	r3, r3, fp
 8009f9a:	d11b      	bne.n	8009fd4 <_dtoa_r+0xb4>
 8009f9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f9e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009fa2:	6013      	str	r3, [r2, #0]
 8009fa4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fa8:	4333      	orrs	r3, r6
 8009faa:	f000 8592 	beq.w	800aad2 <_dtoa_r+0xbb2>
 8009fae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009fb0:	b963      	cbnz	r3, 8009fcc <_dtoa_r+0xac>
 8009fb2:	4b92      	ldr	r3, [pc, #584]	; (800a1fc <_dtoa_r+0x2dc>)
 8009fb4:	e022      	b.n	8009ffc <_dtoa_r+0xdc>
 8009fb6:	4b92      	ldr	r3, [pc, #584]	; (800a200 <_dtoa_r+0x2e0>)
 8009fb8:	9301      	str	r3, [sp, #4]
 8009fba:	3308      	adds	r3, #8
 8009fbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009fbe:	6013      	str	r3, [r2, #0]
 8009fc0:	9801      	ldr	r0, [sp, #4]
 8009fc2:	b013      	add	sp, #76	; 0x4c
 8009fc4:	ecbd 8b04 	vpop	{d8-d9}
 8009fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fcc:	4b8b      	ldr	r3, [pc, #556]	; (800a1fc <_dtoa_r+0x2dc>)
 8009fce:	9301      	str	r3, [sp, #4]
 8009fd0:	3303      	adds	r3, #3
 8009fd2:	e7f3      	b.n	8009fbc <_dtoa_r+0x9c>
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	4650      	mov	r0, sl
 8009fda:	4659      	mov	r1, fp
 8009fdc:	f7f6 fde4 	bl	8000ba8 <__aeabi_dcmpeq>
 8009fe0:	ec4b ab19 	vmov	d9, sl, fp
 8009fe4:	4680      	mov	r8, r0
 8009fe6:	b158      	cbz	r0, 800a000 <_dtoa_r+0xe0>
 8009fe8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009fea:	2301      	movs	r3, #1
 8009fec:	6013      	str	r3, [r2, #0]
 8009fee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	f000 856b 	beq.w	800aacc <_dtoa_r+0xbac>
 8009ff6:	4883      	ldr	r0, [pc, #524]	; (800a204 <_dtoa_r+0x2e4>)
 8009ff8:	6018      	str	r0, [r3, #0]
 8009ffa:	1e43      	subs	r3, r0, #1
 8009ffc:	9301      	str	r3, [sp, #4]
 8009ffe:	e7df      	b.n	8009fc0 <_dtoa_r+0xa0>
 800a000:	ec4b ab10 	vmov	d0, sl, fp
 800a004:	aa10      	add	r2, sp, #64	; 0x40
 800a006:	a911      	add	r1, sp, #68	; 0x44
 800a008:	4620      	mov	r0, r4
 800a00a:	f001 f8b9 	bl	800b180 <__d2b>
 800a00e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a012:	ee08 0a10 	vmov	s16, r0
 800a016:	2d00      	cmp	r5, #0
 800a018:	f000 8084 	beq.w	800a124 <_dtoa_r+0x204>
 800a01c:	ee19 3a90 	vmov	r3, s19
 800a020:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a024:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a028:	4656      	mov	r6, sl
 800a02a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a02e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a032:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a036:	4b74      	ldr	r3, [pc, #464]	; (800a208 <_dtoa_r+0x2e8>)
 800a038:	2200      	movs	r2, #0
 800a03a:	4630      	mov	r0, r6
 800a03c:	4639      	mov	r1, r7
 800a03e:	f7f6 f993 	bl	8000368 <__aeabi_dsub>
 800a042:	a365      	add	r3, pc, #404	; (adr r3, 800a1d8 <_dtoa_r+0x2b8>)
 800a044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a048:	f7f6 fb46 	bl	80006d8 <__aeabi_dmul>
 800a04c:	a364      	add	r3, pc, #400	; (adr r3, 800a1e0 <_dtoa_r+0x2c0>)
 800a04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a052:	f7f6 f98b 	bl	800036c <__adddf3>
 800a056:	4606      	mov	r6, r0
 800a058:	4628      	mov	r0, r5
 800a05a:	460f      	mov	r7, r1
 800a05c:	f7f6 fad2 	bl	8000604 <__aeabi_i2d>
 800a060:	a361      	add	r3, pc, #388	; (adr r3, 800a1e8 <_dtoa_r+0x2c8>)
 800a062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a066:	f7f6 fb37 	bl	80006d8 <__aeabi_dmul>
 800a06a:	4602      	mov	r2, r0
 800a06c:	460b      	mov	r3, r1
 800a06e:	4630      	mov	r0, r6
 800a070:	4639      	mov	r1, r7
 800a072:	f7f6 f97b 	bl	800036c <__adddf3>
 800a076:	4606      	mov	r6, r0
 800a078:	460f      	mov	r7, r1
 800a07a:	f7f6 fddd 	bl	8000c38 <__aeabi_d2iz>
 800a07e:	2200      	movs	r2, #0
 800a080:	9000      	str	r0, [sp, #0]
 800a082:	2300      	movs	r3, #0
 800a084:	4630      	mov	r0, r6
 800a086:	4639      	mov	r1, r7
 800a088:	f7f6 fd98 	bl	8000bbc <__aeabi_dcmplt>
 800a08c:	b150      	cbz	r0, 800a0a4 <_dtoa_r+0x184>
 800a08e:	9800      	ldr	r0, [sp, #0]
 800a090:	f7f6 fab8 	bl	8000604 <__aeabi_i2d>
 800a094:	4632      	mov	r2, r6
 800a096:	463b      	mov	r3, r7
 800a098:	f7f6 fd86 	bl	8000ba8 <__aeabi_dcmpeq>
 800a09c:	b910      	cbnz	r0, 800a0a4 <_dtoa_r+0x184>
 800a09e:	9b00      	ldr	r3, [sp, #0]
 800a0a0:	3b01      	subs	r3, #1
 800a0a2:	9300      	str	r3, [sp, #0]
 800a0a4:	9b00      	ldr	r3, [sp, #0]
 800a0a6:	2b16      	cmp	r3, #22
 800a0a8:	d85a      	bhi.n	800a160 <_dtoa_r+0x240>
 800a0aa:	9a00      	ldr	r2, [sp, #0]
 800a0ac:	4b57      	ldr	r3, [pc, #348]	; (800a20c <_dtoa_r+0x2ec>)
 800a0ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b6:	ec51 0b19 	vmov	r0, r1, d9
 800a0ba:	f7f6 fd7f 	bl	8000bbc <__aeabi_dcmplt>
 800a0be:	2800      	cmp	r0, #0
 800a0c0:	d050      	beq.n	800a164 <_dtoa_r+0x244>
 800a0c2:	9b00      	ldr	r3, [sp, #0]
 800a0c4:	3b01      	subs	r3, #1
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0ce:	1b5d      	subs	r5, r3, r5
 800a0d0:	1e6b      	subs	r3, r5, #1
 800a0d2:	9305      	str	r3, [sp, #20]
 800a0d4:	bf45      	ittet	mi
 800a0d6:	f1c5 0301 	rsbmi	r3, r5, #1
 800a0da:	9304      	strmi	r3, [sp, #16]
 800a0dc:	2300      	movpl	r3, #0
 800a0de:	2300      	movmi	r3, #0
 800a0e0:	bf4c      	ite	mi
 800a0e2:	9305      	strmi	r3, [sp, #20]
 800a0e4:	9304      	strpl	r3, [sp, #16]
 800a0e6:	9b00      	ldr	r3, [sp, #0]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	db3d      	blt.n	800a168 <_dtoa_r+0x248>
 800a0ec:	9b05      	ldr	r3, [sp, #20]
 800a0ee:	9a00      	ldr	r2, [sp, #0]
 800a0f0:	920a      	str	r2, [sp, #40]	; 0x28
 800a0f2:	4413      	add	r3, r2
 800a0f4:	9305      	str	r3, [sp, #20]
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	9307      	str	r3, [sp, #28]
 800a0fa:	9b06      	ldr	r3, [sp, #24]
 800a0fc:	2b09      	cmp	r3, #9
 800a0fe:	f200 8089 	bhi.w	800a214 <_dtoa_r+0x2f4>
 800a102:	2b05      	cmp	r3, #5
 800a104:	bfc4      	itt	gt
 800a106:	3b04      	subgt	r3, #4
 800a108:	9306      	strgt	r3, [sp, #24]
 800a10a:	9b06      	ldr	r3, [sp, #24]
 800a10c:	f1a3 0302 	sub.w	r3, r3, #2
 800a110:	bfcc      	ite	gt
 800a112:	2500      	movgt	r5, #0
 800a114:	2501      	movle	r5, #1
 800a116:	2b03      	cmp	r3, #3
 800a118:	f200 8087 	bhi.w	800a22a <_dtoa_r+0x30a>
 800a11c:	e8df f003 	tbb	[pc, r3]
 800a120:	59383a2d 	.word	0x59383a2d
 800a124:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a128:	441d      	add	r5, r3
 800a12a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a12e:	2b20      	cmp	r3, #32
 800a130:	bfc1      	itttt	gt
 800a132:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a136:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a13a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a13e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a142:	bfda      	itte	le
 800a144:	f1c3 0320 	rsble	r3, r3, #32
 800a148:	fa06 f003 	lslle.w	r0, r6, r3
 800a14c:	4318      	orrgt	r0, r3
 800a14e:	f7f6 fa49 	bl	80005e4 <__aeabi_ui2d>
 800a152:	2301      	movs	r3, #1
 800a154:	4606      	mov	r6, r0
 800a156:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a15a:	3d01      	subs	r5, #1
 800a15c:	930e      	str	r3, [sp, #56]	; 0x38
 800a15e:	e76a      	b.n	800a036 <_dtoa_r+0x116>
 800a160:	2301      	movs	r3, #1
 800a162:	e7b2      	b.n	800a0ca <_dtoa_r+0x1aa>
 800a164:	900b      	str	r0, [sp, #44]	; 0x2c
 800a166:	e7b1      	b.n	800a0cc <_dtoa_r+0x1ac>
 800a168:	9b04      	ldr	r3, [sp, #16]
 800a16a:	9a00      	ldr	r2, [sp, #0]
 800a16c:	1a9b      	subs	r3, r3, r2
 800a16e:	9304      	str	r3, [sp, #16]
 800a170:	4253      	negs	r3, r2
 800a172:	9307      	str	r3, [sp, #28]
 800a174:	2300      	movs	r3, #0
 800a176:	930a      	str	r3, [sp, #40]	; 0x28
 800a178:	e7bf      	b.n	800a0fa <_dtoa_r+0x1da>
 800a17a:	2300      	movs	r3, #0
 800a17c:	9308      	str	r3, [sp, #32]
 800a17e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a180:	2b00      	cmp	r3, #0
 800a182:	dc55      	bgt.n	800a230 <_dtoa_r+0x310>
 800a184:	2301      	movs	r3, #1
 800a186:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a18a:	461a      	mov	r2, r3
 800a18c:	9209      	str	r2, [sp, #36]	; 0x24
 800a18e:	e00c      	b.n	800a1aa <_dtoa_r+0x28a>
 800a190:	2301      	movs	r3, #1
 800a192:	e7f3      	b.n	800a17c <_dtoa_r+0x25c>
 800a194:	2300      	movs	r3, #0
 800a196:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a198:	9308      	str	r3, [sp, #32]
 800a19a:	9b00      	ldr	r3, [sp, #0]
 800a19c:	4413      	add	r3, r2
 800a19e:	9302      	str	r3, [sp, #8]
 800a1a0:	3301      	adds	r3, #1
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	9303      	str	r3, [sp, #12]
 800a1a6:	bfb8      	it	lt
 800a1a8:	2301      	movlt	r3, #1
 800a1aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	6042      	str	r2, [r0, #4]
 800a1b0:	2204      	movs	r2, #4
 800a1b2:	f102 0614 	add.w	r6, r2, #20
 800a1b6:	429e      	cmp	r6, r3
 800a1b8:	6841      	ldr	r1, [r0, #4]
 800a1ba:	d93d      	bls.n	800a238 <_dtoa_r+0x318>
 800a1bc:	4620      	mov	r0, r4
 800a1be:	f000 fcb7 	bl	800ab30 <_Balloc>
 800a1c2:	9001      	str	r0, [sp, #4]
 800a1c4:	2800      	cmp	r0, #0
 800a1c6:	d13b      	bne.n	800a240 <_dtoa_r+0x320>
 800a1c8:	4b11      	ldr	r3, [pc, #68]	; (800a210 <_dtoa_r+0x2f0>)
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a1d0:	e6c0      	b.n	8009f54 <_dtoa_r+0x34>
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e7df      	b.n	800a196 <_dtoa_r+0x276>
 800a1d6:	bf00      	nop
 800a1d8:	636f4361 	.word	0x636f4361
 800a1dc:	3fd287a7 	.word	0x3fd287a7
 800a1e0:	8b60c8b3 	.word	0x8b60c8b3
 800a1e4:	3fc68a28 	.word	0x3fc68a28
 800a1e8:	509f79fb 	.word	0x509f79fb
 800a1ec:	3fd34413 	.word	0x3fd34413
 800a1f0:	080244b9 	.word	0x080244b9
 800a1f4:	080244d0 	.word	0x080244d0
 800a1f8:	7ff00000 	.word	0x7ff00000
 800a1fc:	080244b5 	.word	0x080244b5
 800a200:	080244ac 	.word	0x080244ac
 800a204:	08024489 	.word	0x08024489
 800a208:	3ff80000 	.word	0x3ff80000
 800a20c:	080245c0 	.word	0x080245c0
 800a210:	0802452b 	.word	0x0802452b
 800a214:	2501      	movs	r5, #1
 800a216:	2300      	movs	r3, #0
 800a218:	9306      	str	r3, [sp, #24]
 800a21a:	9508      	str	r5, [sp, #32]
 800a21c:	f04f 33ff 	mov.w	r3, #4294967295
 800a220:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a224:	2200      	movs	r2, #0
 800a226:	2312      	movs	r3, #18
 800a228:	e7b0      	b.n	800a18c <_dtoa_r+0x26c>
 800a22a:	2301      	movs	r3, #1
 800a22c:	9308      	str	r3, [sp, #32]
 800a22e:	e7f5      	b.n	800a21c <_dtoa_r+0x2fc>
 800a230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a232:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a236:	e7b8      	b.n	800a1aa <_dtoa_r+0x28a>
 800a238:	3101      	adds	r1, #1
 800a23a:	6041      	str	r1, [r0, #4]
 800a23c:	0052      	lsls	r2, r2, #1
 800a23e:	e7b8      	b.n	800a1b2 <_dtoa_r+0x292>
 800a240:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a242:	9a01      	ldr	r2, [sp, #4]
 800a244:	601a      	str	r2, [r3, #0]
 800a246:	9b03      	ldr	r3, [sp, #12]
 800a248:	2b0e      	cmp	r3, #14
 800a24a:	f200 809d 	bhi.w	800a388 <_dtoa_r+0x468>
 800a24e:	2d00      	cmp	r5, #0
 800a250:	f000 809a 	beq.w	800a388 <_dtoa_r+0x468>
 800a254:	9b00      	ldr	r3, [sp, #0]
 800a256:	2b00      	cmp	r3, #0
 800a258:	dd32      	ble.n	800a2c0 <_dtoa_r+0x3a0>
 800a25a:	4ab7      	ldr	r2, [pc, #732]	; (800a538 <_dtoa_r+0x618>)
 800a25c:	f003 030f 	and.w	r3, r3, #15
 800a260:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a264:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a268:	9b00      	ldr	r3, [sp, #0]
 800a26a:	05d8      	lsls	r0, r3, #23
 800a26c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a270:	d516      	bpl.n	800a2a0 <_dtoa_r+0x380>
 800a272:	4bb2      	ldr	r3, [pc, #712]	; (800a53c <_dtoa_r+0x61c>)
 800a274:	ec51 0b19 	vmov	r0, r1, d9
 800a278:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a27c:	f7f6 fb56 	bl	800092c <__aeabi_ddiv>
 800a280:	f007 070f 	and.w	r7, r7, #15
 800a284:	4682      	mov	sl, r0
 800a286:	468b      	mov	fp, r1
 800a288:	2503      	movs	r5, #3
 800a28a:	4eac      	ldr	r6, [pc, #688]	; (800a53c <_dtoa_r+0x61c>)
 800a28c:	b957      	cbnz	r7, 800a2a4 <_dtoa_r+0x384>
 800a28e:	4642      	mov	r2, r8
 800a290:	464b      	mov	r3, r9
 800a292:	4650      	mov	r0, sl
 800a294:	4659      	mov	r1, fp
 800a296:	f7f6 fb49 	bl	800092c <__aeabi_ddiv>
 800a29a:	4682      	mov	sl, r0
 800a29c:	468b      	mov	fp, r1
 800a29e:	e028      	b.n	800a2f2 <_dtoa_r+0x3d2>
 800a2a0:	2502      	movs	r5, #2
 800a2a2:	e7f2      	b.n	800a28a <_dtoa_r+0x36a>
 800a2a4:	07f9      	lsls	r1, r7, #31
 800a2a6:	d508      	bpl.n	800a2ba <_dtoa_r+0x39a>
 800a2a8:	4640      	mov	r0, r8
 800a2aa:	4649      	mov	r1, r9
 800a2ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a2b0:	f7f6 fa12 	bl	80006d8 <__aeabi_dmul>
 800a2b4:	3501      	adds	r5, #1
 800a2b6:	4680      	mov	r8, r0
 800a2b8:	4689      	mov	r9, r1
 800a2ba:	107f      	asrs	r7, r7, #1
 800a2bc:	3608      	adds	r6, #8
 800a2be:	e7e5      	b.n	800a28c <_dtoa_r+0x36c>
 800a2c0:	f000 809b 	beq.w	800a3fa <_dtoa_r+0x4da>
 800a2c4:	9b00      	ldr	r3, [sp, #0]
 800a2c6:	4f9d      	ldr	r7, [pc, #628]	; (800a53c <_dtoa_r+0x61c>)
 800a2c8:	425e      	negs	r6, r3
 800a2ca:	4b9b      	ldr	r3, [pc, #620]	; (800a538 <_dtoa_r+0x618>)
 800a2cc:	f006 020f 	and.w	r2, r6, #15
 800a2d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d8:	ec51 0b19 	vmov	r0, r1, d9
 800a2dc:	f7f6 f9fc 	bl	80006d8 <__aeabi_dmul>
 800a2e0:	1136      	asrs	r6, r6, #4
 800a2e2:	4682      	mov	sl, r0
 800a2e4:	468b      	mov	fp, r1
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	2502      	movs	r5, #2
 800a2ea:	2e00      	cmp	r6, #0
 800a2ec:	d17a      	bne.n	800a3e4 <_dtoa_r+0x4c4>
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d1d3      	bne.n	800a29a <_dtoa_r+0x37a>
 800a2f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	f000 8082 	beq.w	800a3fe <_dtoa_r+0x4de>
 800a2fa:	4b91      	ldr	r3, [pc, #580]	; (800a540 <_dtoa_r+0x620>)
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	4650      	mov	r0, sl
 800a300:	4659      	mov	r1, fp
 800a302:	f7f6 fc5b 	bl	8000bbc <__aeabi_dcmplt>
 800a306:	2800      	cmp	r0, #0
 800a308:	d079      	beq.n	800a3fe <_dtoa_r+0x4de>
 800a30a:	9b03      	ldr	r3, [sp, #12]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d076      	beq.n	800a3fe <_dtoa_r+0x4de>
 800a310:	9b02      	ldr	r3, [sp, #8]
 800a312:	2b00      	cmp	r3, #0
 800a314:	dd36      	ble.n	800a384 <_dtoa_r+0x464>
 800a316:	9b00      	ldr	r3, [sp, #0]
 800a318:	4650      	mov	r0, sl
 800a31a:	4659      	mov	r1, fp
 800a31c:	1e5f      	subs	r7, r3, #1
 800a31e:	2200      	movs	r2, #0
 800a320:	4b88      	ldr	r3, [pc, #544]	; (800a544 <_dtoa_r+0x624>)
 800a322:	f7f6 f9d9 	bl	80006d8 <__aeabi_dmul>
 800a326:	9e02      	ldr	r6, [sp, #8]
 800a328:	4682      	mov	sl, r0
 800a32a:	468b      	mov	fp, r1
 800a32c:	3501      	adds	r5, #1
 800a32e:	4628      	mov	r0, r5
 800a330:	f7f6 f968 	bl	8000604 <__aeabi_i2d>
 800a334:	4652      	mov	r2, sl
 800a336:	465b      	mov	r3, fp
 800a338:	f7f6 f9ce 	bl	80006d8 <__aeabi_dmul>
 800a33c:	4b82      	ldr	r3, [pc, #520]	; (800a548 <_dtoa_r+0x628>)
 800a33e:	2200      	movs	r2, #0
 800a340:	f7f6 f814 	bl	800036c <__adddf3>
 800a344:	46d0      	mov	r8, sl
 800a346:	46d9      	mov	r9, fp
 800a348:	4682      	mov	sl, r0
 800a34a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a34e:	2e00      	cmp	r6, #0
 800a350:	d158      	bne.n	800a404 <_dtoa_r+0x4e4>
 800a352:	4b7e      	ldr	r3, [pc, #504]	; (800a54c <_dtoa_r+0x62c>)
 800a354:	2200      	movs	r2, #0
 800a356:	4640      	mov	r0, r8
 800a358:	4649      	mov	r1, r9
 800a35a:	f7f6 f805 	bl	8000368 <__aeabi_dsub>
 800a35e:	4652      	mov	r2, sl
 800a360:	465b      	mov	r3, fp
 800a362:	4680      	mov	r8, r0
 800a364:	4689      	mov	r9, r1
 800a366:	f7f6 fc47 	bl	8000bf8 <__aeabi_dcmpgt>
 800a36a:	2800      	cmp	r0, #0
 800a36c:	f040 8295 	bne.w	800a89a <_dtoa_r+0x97a>
 800a370:	4652      	mov	r2, sl
 800a372:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a376:	4640      	mov	r0, r8
 800a378:	4649      	mov	r1, r9
 800a37a:	f7f6 fc1f 	bl	8000bbc <__aeabi_dcmplt>
 800a37e:	2800      	cmp	r0, #0
 800a380:	f040 8289 	bne.w	800a896 <_dtoa_r+0x976>
 800a384:	ec5b ab19 	vmov	sl, fp, d9
 800a388:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	f2c0 8148 	blt.w	800a620 <_dtoa_r+0x700>
 800a390:	9a00      	ldr	r2, [sp, #0]
 800a392:	2a0e      	cmp	r2, #14
 800a394:	f300 8144 	bgt.w	800a620 <_dtoa_r+0x700>
 800a398:	4b67      	ldr	r3, [pc, #412]	; (800a538 <_dtoa_r+0x618>)
 800a39a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a39e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a3a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	f280 80d5 	bge.w	800a554 <_dtoa_r+0x634>
 800a3aa:	9b03      	ldr	r3, [sp, #12]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	f300 80d1 	bgt.w	800a554 <_dtoa_r+0x634>
 800a3b2:	f040 826f 	bne.w	800a894 <_dtoa_r+0x974>
 800a3b6:	4b65      	ldr	r3, [pc, #404]	; (800a54c <_dtoa_r+0x62c>)
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	4640      	mov	r0, r8
 800a3bc:	4649      	mov	r1, r9
 800a3be:	f7f6 f98b 	bl	80006d8 <__aeabi_dmul>
 800a3c2:	4652      	mov	r2, sl
 800a3c4:	465b      	mov	r3, fp
 800a3c6:	f7f6 fc0d 	bl	8000be4 <__aeabi_dcmpge>
 800a3ca:	9e03      	ldr	r6, [sp, #12]
 800a3cc:	4637      	mov	r7, r6
 800a3ce:	2800      	cmp	r0, #0
 800a3d0:	f040 8245 	bne.w	800a85e <_dtoa_r+0x93e>
 800a3d4:	9d01      	ldr	r5, [sp, #4]
 800a3d6:	2331      	movs	r3, #49	; 0x31
 800a3d8:	f805 3b01 	strb.w	r3, [r5], #1
 800a3dc:	9b00      	ldr	r3, [sp, #0]
 800a3de:	3301      	adds	r3, #1
 800a3e0:	9300      	str	r3, [sp, #0]
 800a3e2:	e240      	b.n	800a866 <_dtoa_r+0x946>
 800a3e4:	07f2      	lsls	r2, r6, #31
 800a3e6:	d505      	bpl.n	800a3f4 <_dtoa_r+0x4d4>
 800a3e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3ec:	f7f6 f974 	bl	80006d8 <__aeabi_dmul>
 800a3f0:	3501      	adds	r5, #1
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	1076      	asrs	r6, r6, #1
 800a3f6:	3708      	adds	r7, #8
 800a3f8:	e777      	b.n	800a2ea <_dtoa_r+0x3ca>
 800a3fa:	2502      	movs	r5, #2
 800a3fc:	e779      	b.n	800a2f2 <_dtoa_r+0x3d2>
 800a3fe:	9f00      	ldr	r7, [sp, #0]
 800a400:	9e03      	ldr	r6, [sp, #12]
 800a402:	e794      	b.n	800a32e <_dtoa_r+0x40e>
 800a404:	9901      	ldr	r1, [sp, #4]
 800a406:	4b4c      	ldr	r3, [pc, #304]	; (800a538 <_dtoa_r+0x618>)
 800a408:	4431      	add	r1, r6
 800a40a:	910d      	str	r1, [sp, #52]	; 0x34
 800a40c:	9908      	ldr	r1, [sp, #32]
 800a40e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a412:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a416:	2900      	cmp	r1, #0
 800a418:	d043      	beq.n	800a4a2 <_dtoa_r+0x582>
 800a41a:	494d      	ldr	r1, [pc, #308]	; (800a550 <_dtoa_r+0x630>)
 800a41c:	2000      	movs	r0, #0
 800a41e:	f7f6 fa85 	bl	800092c <__aeabi_ddiv>
 800a422:	4652      	mov	r2, sl
 800a424:	465b      	mov	r3, fp
 800a426:	f7f5 ff9f 	bl	8000368 <__aeabi_dsub>
 800a42a:	9d01      	ldr	r5, [sp, #4]
 800a42c:	4682      	mov	sl, r0
 800a42e:	468b      	mov	fp, r1
 800a430:	4649      	mov	r1, r9
 800a432:	4640      	mov	r0, r8
 800a434:	f7f6 fc00 	bl	8000c38 <__aeabi_d2iz>
 800a438:	4606      	mov	r6, r0
 800a43a:	f7f6 f8e3 	bl	8000604 <__aeabi_i2d>
 800a43e:	4602      	mov	r2, r0
 800a440:	460b      	mov	r3, r1
 800a442:	4640      	mov	r0, r8
 800a444:	4649      	mov	r1, r9
 800a446:	f7f5 ff8f 	bl	8000368 <__aeabi_dsub>
 800a44a:	3630      	adds	r6, #48	; 0x30
 800a44c:	f805 6b01 	strb.w	r6, [r5], #1
 800a450:	4652      	mov	r2, sl
 800a452:	465b      	mov	r3, fp
 800a454:	4680      	mov	r8, r0
 800a456:	4689      	mov	r9, r1
 800a458:	f7f6 fbb0 	bl	8000bbc <__aeabi_dcmplt>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	d163      	bne.n	800a528 <_dtoa_r+0x608>
 800a460:	4642      	mov	r2, r8
 800a462:	464b      	mov	r3, r9
 800a464:	4936      	ldr	r1, [pc, #216]	; (800a540 <_dtoa_r+0x620>)
 800a466:	2000      	movs	r0, #0
 800a468:	f7f5 ff7e 	bl	8000368 <__aeabi_dsub>
 800a46c:	4652      	mov	r2, sl
 800a46e:	465b      	mov	r3, fp
 800a470:	f7f6 fba4 	bl	8000bbc <__aeabi_dcmplt>
 800a474:	2800      	cmp	r0, #0
 800a476:	f040 80b5 	bne.w	800a5e4 <_dtoa_r+0x6c4>
 800a47a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a47c:	429d      	cmp	r5, r3
 800a47e:	d081      	beq.n	800a384 <_dtoa_r+0x464>
 800a480:	4b30      	ldr	r3, [pc, #192]	; (800a544 <_dtoa_r+0x624>)
 800a482:	2200      	movs	r2, #0
 800a484:	4650      	mov	r0, sl
 800a486:	4659      	mov	r1, fp
 800a488:	f7f6 f926 	bl	80006d8 <__aeabi_dmul>
 800a48c:	4b2d      	ldr	r3, [pc, #180]	; (800a544 <_dtoa_r+0x624>)
 800a48e:	4682      	mov	sl, r0
 800a490:	468b      	mov	fp, r1
 800a492:	4640      	mov	r0, r8
 800a494:	4649      	mov	r1, r9
 800a496:	2200      	movs	r2, #0
 800a498:	f7f6 f91e 	bl	80006d8 <__aeabi_dmul>
 800a49c:	4680      	mov	r8, r0
 800a49e:	4689      	mov	r9, r1
 800a4a0:	e7c6      	b.n	800a430 <_dtoa_r+0x510>
 800a4a2:	4650      	mov	r0, sl
 800a4a4:	4659      	mov	r1, fp
 800a4a6:	f7f6 f917 	bl	80006d8 <__aeabi_dmul>
 800a4aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4ac:	9d01      	ldr	r5, [sp, #4]
 800a4ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4b0:	4682      	mov	sl, r0
 800a4b2:	468b      	mov	fp, r1
 800a4b4:	4649      	mov	r1, r9
 800a4b6:	4640      	mov	r0, r8
 800a4b8:	f7f6 fbbe 	bl	8000c38 <__aeabi_d2iz>
 800a4bc:	4606      	mov	r6, r0
 800a4be:	f7f6 f8a1 	bl	8000604 <__aeabi_i2d>
 800a4c2:	3630      	adds	r6, #48	; 0x30
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	460b      	mov	r3, r1
 800a4c8:	4640      	mov	r0, r8
 800a4ca:	4649      	mov	r1, r9
 800a4cc:	f7f5 ff4c 	bl	8000368 <__aeabi_dsub>
 800a4d0:	f805 6b01 	strb.w	r6, [r5], #1
 800a4d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4d6:	429d      	cmp	r5, r3
 800a4d8:	4680      	mov	r8, r0
 800a4da:	4689      	mov	r9, r1
 800a4dc:	f04f 0200 	mov.w	r2, #0
 800a4e0:	d124      	bne.n	800a52c <_dtoa_r+0x60c>
 800a4e2:	4b1b      	ldr	r3, [pc, #108]	; (800a550 <_dtoa_r+0x630>)
 800a4e4:	4650      	mov	r0, sl
 800a4e6:	4659      	mov	r1, fp
 800a4e8:	f7f5 ff40 	bl	800036c <__adddf3>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	4640      	mov	r0, r8
 800a4f2:	4649      	mov	r1, r9
 800a4f4:	f7f6 fb80 	bl	8000bf8 <__aeabi_dcmpgt>
 800a4f8:	2800      	cmp	r0, #0
 800a4fa:	d173      	bne.n	800a5e4 <_dtoa_r+0x6c4>
 800a4fc:	4652      	mov	r2, sl
 800a4fe:	465b      	mov	r3, fp
 800a500:	4913      	ldr	r1, [pc, #76]	; (800a550 <_dtoa_r+0x630>)
 800a502:	2000      	movs	r0, #0
 800a504:	f7f5 ff30 	bl	8000368 <__aeabi_dsub>
 800a508:	4602      	mov	r2, r0
 800a50a:	460b      	mov	r3, r1
 800a50c:	4640      	mov	r0, r8
 800a50e:	4649      	mov	r1, r9
 800a510:	f7f6 fb54 	bl	8000bbc <__aeabi_dcmplt>
 800a514:	2800      	cmp	r0, #0
 800a516:	f43f af35 	beq.w	800a384 <_dtoa_r+0x464>
 800a51a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a51c:	1e6b      	subs	r3, r5, #1
 800a51e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a520:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a524:	2b30      	cmp	r3, #48	; 0x30
 800a526:	d0f8      	beq.n	800a51a <_dtoa_r+0x5fa>
 800a528:	9700      	str	r7, [sp, #0]
 800a52a:	e049      	b.n	800a5c0 <_dtoa_r+0x6a0>
 800a52c:	4b05      	ldr	r3, [pc, #20]	; (800a544 <_dtoa_r+0x624>)
 800a52e:	f7f6 f8d3 	bl	80006d8 <__aeabi_dmul>
 800a532:	4680      	mov	r8, r0
 800a534:	4689      	mov	r9, r1
 800a536:	e7bd      	b.n	800a4b4 <_dtoa_r+0x594>
 800a538:	080245c0 	.word	0x080245c0
 800a53c:	08024598 	.word	0x08024598
 800a540:	3ff00000 	.word	0x3ff00000
 800a544:	40240000 	.word	0x40240000
 800a548:	401c0000 	.word	0x401c0000
 800a54c:	40140000 	.word	0x40140000
 800a550:	3fe00000 	.word	0x3fe00000
 800a554:	9d01      	ldr	r5, [sp, #4]
 800a556:	4656      	mov	r6, sl
 800a558:	465f      	mov	r7, fp
 800a55a:	4642      	mov	r2, r8
 800a55c:	464b      	mov	r3, r9
 800a55e:	4630      	mov	r0, r6
 800a560:	4639      	mov	r1, r7
 800a562:	f7f6 f9e3 	bl	800092c <__aeabi_ddiv>
 800a566:	f7f6 fb67 	bl	8000c38 <__aeabi_d2iz>
 800a56a:	4682      	mov	sl, r0
 800a56c:	f7f6 f84a 	bl	8000604 <__aeabi_i2d>
 800a570:	4642      	mov	r2, r8
 800a572:	464b      	mov	r3, r9
 800a574:	f7f6 f8b0 	bl	80006d8 <__aeabi_dmul>
 800a578:	4602      	mov	r2, r0
 800a57a:	460b      	mov	r3, r1
 800a57c:	4630      	mov	r0, r6
 800a57e:	4639      	mov	r1, r7
 800a580:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a584:	f7f5 fef0 	bl	8000368 <__aeabi_dsub>
 800a588:	f805 6b01 	strb.w	r6, [r5], #1
 800a58c:	9e01      	ldr	r6, [sp, #4]
 800a58e:	9f03      	ldr	r7, [sp, #12]
 800a590:	1bae      	subs	r6, r5, r6
 800a592:	42b7      	cmp	r7, r6
 800a594:	4602      	mov	r2, r0
 800a596:	460b      	mov	r3, r1
 800a598:	d135      	bne.n	800a606 <_dtoa_r+0x6e6>
 800a59a:	f7f5 fee7 	bl	800036c <__adddf3>
 800a59e:	4642      	mov	r2, r8
 800a5a0:	464b      	mov	r3, r9
 800a5a2:	4606      	mov	r6, r0
 800a5a4:	460f      	mov	r7, r1
 800a5a6:	f7f6 fb27 	bl	8000bf8 <__aeabi_dcmpgt>
 800a5aa:	b9d0      	cbnz	r0, 800a5e2 <_dtoa_r+0x6c2>
 800a5ac:	4642      	mov	r2, r8
 800a5ae:	464b      	mov	r3, r9
 800a5b0:	4630      	mov	r0, r6
 800a5b2:	4639      	mov	r1, r7
 800a5b4:	f7f6 faf8 	bl	8000ba8 <__aeabi_dcmpeq>
 800a5b8:	b110      	cbz	r0, 800a5c0 <_dtoa_r+0x6a0>
 800a5ba:	f01a 0f01 	tst.w	sl, #1
 800a5be:	d110      	bne.n	800a5e2 <_dtoa_r+0x6c2>
 800a5c0:	4620      	mov	r0, r4
 800a5c2:	ee18 1a10 	vmov	r1, s16
 800a5c6:	f000 faf3 	bl	800abb0 <_Bfree>
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	9800      	ldr	r0, [sp, #0]
 800a5ce:	702b      	strb	r3, [r5, #0]
 800a5d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5d2:	3001      	adds	r0, #1
 800a5d4:	6018      	str	r0, [r3, #0]
 800a5d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f43f acf1 	beq.w	8009fc0 <_dtoa_r+0xa0>
 800a5de:	601d      	str	r5, [r3, #0]
 800a5e0:	e4ee      	b.n	8009fc0 <_dtoa_r+0xa0>
 800a5e2:	9f00      	ldr	r7, [sp, #0]
 800a5e4:	462b      	mov	r3, r5
 800a5e6:	461d      	mov	r5, r3
 800a5e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a5ec:	2a39      	cmp	r2, #57	; 0x39
 800a5ee:	d106      	bne.n	800a5fe <_dtoa_r+0x6de>
 800a5f0:	9a01      	ldr	r2, [sp, #4]
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d1f7      	bne.n	800a5e6 <_dtoa_r+0x6c6>
 800a5f6:	9901      	ldr	r1, [sp, #4]
 800a5f8:	2230      	movs	r2, #48	; 0x30
 800a5fa:	3701      	adds	r7, #1
 800a5fc:	700a      	strb	r2, [r1, #0]
 800a5fe:	781a      	ldrb	r2, [r3, #0]
 800a600:	3201      	adds	r2, #1
 800a602:	701a      	strb	r2, [r3, #0]
 800a604:	e790      	b.n	800a528 <_dtoa_r+0x608>
 800a606:	4ba6      	ldr	r3, [pc, #664]	; (800a8a0 <_dtoa_r+0x980>)
 800a608:	2200      	movs	r2, #0
 800a60a:	f7f6 f865 	bl	80006d8 <__aeabi_dmul>
 800a60e:	2200      	movs	r2, #0
 800a610:	2300      	movs	r3, #0
 800a612:	4606      	mov	r6, r0
 800a614:	460f      	mov	r7, r1
 800a616:	f7f6 fac7 	bl	8000ba8 <__aeabi_dcmpeq>
 800a61a:	2800      	cmp	r0, #0
 800a61c:	d09d      	beq.n	800a55a <_dtoa_r+0x63a>
 800a61e:	e7cf      	b.n	800a5c0 <_dtoa_r+0x6a0>
 800a620:	9a08      	ldr	r2, [sp, #32]
 800a622:	2a00      	cmp	r2, #0
 800a624:	f000 80d7 	beq.w	800a7d6 <_dtoa_r+0x8b6>
 800a628:	9a06      	ldr	r2, [sp, #24]
 800a62a:	2a01      	cmp	r2, #1
 800a62c:	f300 80ba 	bgt.w	800a7a4 <_dtoa_r+0x884>
 800a630:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a632:	2a00      	cmp	r2, #0
 800a634:	f000 80b2 	beq.w	800a79c <_dtoa_r+0x87c>
 800a638:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a63c:	9e07      	ldr	r6, [sp, #28]
 800a63e:	9d04      	ldr	r5, [sp, #16]
 800a640:	9a04      	ldr	r2, [sp, #16]
 800a642:	441a      	add	r2, r3
 800a644:	9204      	str	r2, [sp, #16]
 800a646:	9a05      	ldr	r2, [sp, #20]
 800a648:	2101      	movs	r1, #1
 800a64a:	441a      	add	r2, r3
 800a64c:	4620      	mov	r0, r4
 800a64e:	9205      	str	r2, [sp, #20]
 800a650:	f000 fb66 	bl	800ad20 <__i2b>
 800a654:	4607      	mov	r7, r0
 800a656:	2d00      	cmp	r5, #0
 800a658:	dd0c      	ble.n	800a674 <_dtoa_r+0x754>
 800a65a:	9b05      	ldr	r3, [sp, #20]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	dd09      	ble.n	800a674 <_dtoa_r+0x754>
 800a660:	42ab      	cmp	r3, r5
 800a662:	9a04      	ldr	r2, [sp, #16]
 800a664:	bfa8      	it	ge
 800a666:	462b      	movge	r3, r5
 800a668:	1ad2      	subs	r2, r2, r3
 800a66a:	9204      	str	r2, [sp, #16]
 800a66c:	9a05      	ldr	r2, [sp, #20]
 800a66e:	1aed      	subs	r5, r5, r3
 800a670:	1ad3      	subs	r3, r2, r3
 800a672:	9305      	str	r3, [sp, #20]
 800a674:	9b07      	ldr	r3, [sp, #28]
 800a676:	b31b      	cbz	r3, 800a6c0 <_dtoa_r+0x7a0>
 800a678:	9b08      	ldr	r3, [sp, #32]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	f000 80af 	beq.w	800a7de <_dtoa_r+0x8be>
 800a680:	2e00      	cmp	r6, #0
 800a682:	dd13      	ble.n	800a6ac <_dtoa_r+0x78c>
 800a684:	4639      	mov	r1, r7
 800a686:	4632      	mov	r2, r6
 800a688:	4620      	mov	r0, r4
 800a68a:	f000 fc09 	bl	800aea0 <__pow5mult>
 800a68e:	ee18 2a10 	vmov	r2, s16
 800a692:	4601      	mov	r1, r0
 800a694:	4607      	mov	r7, r0
 800a696:	4620      	mov	r0, r4
 800a698:	f000 fb58 	bl	800ad4c <__multiply>
 800a69c:	ee18 1a10 	vmov	r1, s16
 800a6a0:	4680      	mov	r8, r0
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	f000 fa84 	bl	800abb0 <_Bfree>
 800a6a8:	ee08 8a10 	vmov	s16, r8
 800a6ac:	9b07      	ldr	r3, [sp, #28]
 800a6ae:	1b9a      	subs	r2, r3, r6
 800a6b0:	d006      	beq.n	800a6c0 <_dtoa_r+0x7a0>
 800a6b2:	ee18 1a10 	vmov	r1, s16
 800a6b6:	4620      	mov	r0, r4
 800a6b8:	f000 fbf2 	bl	800aea0 <__pow5mult>
 800a6bc:	ee08 0a10 	vmov	s16, r0
 800a6c0:	2101      	movs	r1, #1
 800a6c2:	4620      	mov	r0, r4
 800a6c4:	f000 fb2c 	bl	800ad20 <__i2b>
 800a6c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	4606      	mov	r6, r0
 800a6ce:	f340 8088 	ble.w	800a7e2 <_dtoa_r+0x8c2>
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	4601      	mov	r1, r0
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	f000 fbe2 	bl	800aea0 <__pow5mult>
 800a6dc:	9b06      	ldr	r3, [sp, #24]
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	4606      	mov	r6, r0
 800a6e2:	f340 8081 	ble.w	800a7e8 <_dtoa_r+0x8c8>
 800a6e6:	f04f 0800 	mov.w	r8, #0
 800a6ea:	6933      	ldr	r3, [r6, #16]
 800a6ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a6f0:	6918      	ldr	r0, [r3, #16]
 800a6f2:	f000 fac5 	bl	800ac80 <__hi0bits>
 800a6f6:	f1c0 0020 	rsb	r0, r0, #32
 800a6fa:	9b05      	ldr	r3, [sp, #20]
 800a6fc:	4418      	add	r0, r3
 800a6fe:	f010 001f 	ands.w	r0, r0, #31
 800a702:	f000 8092 	beq.w	800a82a <_dtoa_r+0x90a>
 800a706:	f1c0 0320 	rsb	r3, r0, #32
 800a70a:	2b04      	cmp	r3, #4
 800a70c:	f340 808a 	ble.w	800a824 <_dtoa_r+0x904>
 800a710:	f1c0 001c 	rsb	r0, r0, #28
 800a714:	9b04      	ldr	r3, [sp, #16]
 800a716:	4403      	add	r3, r0
 800a718:	9304      	str	r3, [sp, #16]
 800a71a:	9b05      	ldr	r3, [sp, #20]
 800a71c:	4403      	add	r3, r0
 800a71e:	4405      	add	r5, r0
 800a720:	9305      	str	r3, [sp, #20]
 800a722:	9b04      	ldr	r3, [sp, #16]
 800a724:	2b00      	cmp	r3, #0
 800a726:	dd07      	ble.n	800a738 <_dtoa_r+0x818>
 800a728:	ee18 1a10 	vmov	r1, s16
 800a72c:	461a      	mov	r2, r3
 800a72e:	4620      	mov	r0, r4
 800a730:	f000 fc10 	bl	800af54 <__lshift>
 800a734:	ee08 0a10 	vmov	s16, r0
 800a738:	9b05      	ldr	r3, [sp, #20]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	dd05      	ble.n	800a74a <_dtoa_r+0x82a>
 800a73e:	4631      	mov	r1, r6
 800a740:	461a      	mov	r2, r3
 800a742:	4620      	mov	r0, r4
 800a744:	f000 fc06 	bl	800af54 <__lshift>
 800a748:	4606      	mov	r6, r0
 800a74a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d06e      	beq.n	800a82e <_dtoa_r+0x90e>
 800a750:	ee18 0a10 	vmov	r0, s16
 800a754:	4631      	mov	r1, r6
 800a756:	f000 fc6d 	bl	800b034 <__mcmp>
 800a75a:	2800      	cmp	r0, #0
 800a75c:	da67      	bge.n	800a82e <_dtoa_r+0x90e>
 800a75e:	9b00      	ldr	r3, [sp, #0]
 800a760:	3b01      	subs	r3, #1
 800a762:	ee18 1a10 	vmov	r1, s16
 800a766:	9300      	str	r3, [sp, #0]
 800a768:	220a      	movs	r2, #10
 800a76a:	2300      	movs	r3, #0
 800a76c:	4620      	mov	r0, r4
 800a76e:	f000 fa41 	bl	800abf4 <__multadd>
 800a772:	9b08      	ldr	r3, [sp, #32]
 800a774:	ee08 0a10 	vmov	s16, r0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	f000 81b1 	beq.w	800aae0 <_dtoa_r+0xbc0>
 800a77e:	2300      	movs	r3, #0
 800a780:	4639      	mov	r1, r7
 800a782:	220a      	movs	r2, #10
 800a784:	4620      	mov	r0, r4
 800a786:	f000 fa35 	bl	800abf4 <__multadd>
 800a78a:	9b02      	ldr	r3, [sp, #8]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	4607      	mov	r7, r0
 800a790:	f300 808e 	bgt.w	800a8b0 <_dtoa_r+0x990>
 800a794:	9b06      	ldr	r3, [sp, #24]
 800a796:	2b02      	cmp	r3, #2
 800a798:	dc51      	bgt.n	800a83e <_dtoa_r+0x91e>
 800a79a:	e089      	b.n	800a8b0 <_dtoa_r+0x990>
 800a79c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a79e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a7a2:	e74b      	b.n	800a63c <_dtoa_r+0x71c>
 800a7a4:	9b03      	ldr	r3, [sp, #12]
 800a7a6:	1e5e      	subs	r6, r3, #1
 800a7a8:	9b07      	ldr	r3, [sp, #28]
 800a7aa:	42b3      	cmp	r3, r6
 800a7ac:	bfbf      	itttt	lt
 800a7ae:	9b07      	ldrlt	r3, [sp, #28]
 800a7b0:	9607      	strlt	r6, [sp, #28]
 800a7b2:	1af2      	sublt	r2, r6, r3
 800a7b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a7b6:	bfb6      	itet	lt
 800a7b8:	189b      	addlt	r3, r3, r2
 800a7ba:	1b9e      	subge	r6, r3, r6
 800a7bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a7be:	9b03      	ldr	r3, [sp, #12]
 800a7c0:	bfb8      	it	lt
 800a7c2:	2600      	movlt	r6, #0
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	bfb7      	itett	lt
 800a7c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a7cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a7d0:	1a9d      	sublt	r5, r3, r2
 800a7d2:	2300      	movlt	r3, #0
 800a7d4:	e734      	b.n	800a640 <_dtoa_r+0x720>
 800a7d6:	9e07      	ldr	r6, [sp, #28]
 800a7d8:	9d04      	ldr	r5, [sp, #16]
 800a7da:	9f08      	ldr	r7, [sp, #32]
 800a7dc:	e73b      	b.n	800a656 <_dtoa_r+0x736>
 800a7de:	9a07      	ldr	r2, [sp, #28]
 800a7e0:	e767      	b.n	800a6b2 <_dtoa_r+0x792>
 800a7e2:	9b06      	ldr	r3, [sp, #24]
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	dc18      	bgt.n	800a81a <_dtoa_r+0x8fa>
 800a7e8:	f1ba 0f00 	cmp.w	sl, #0
 800a7ec:	d115      	bne.n	800a81a <_dtoa_r+0x8fa>
 800a7ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7f2:	b993      	cbnz	r3, 800a81a <_dtoa_r+0x8fa>
 800a7f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a7f8:	0d1b      	lsrs	r3, r3, #20
 800a7fa:	051b      	lsls	r3, r3, #20
 800a7fc:	b183      	cbz	r3, 800a820 <_dtoa_r+0x900>
 800a7fe:	9b04      	ldr	r3, [sp, #16]
 800a800:	3301      	adds	r3, #1
 800a802:	9304      	str	r3, [sp, #16]
 800a804:	9b05      	ldr	r3, [sp, #20]
 800a806:	3301      	adds	r3, #1
 800a808:	9305      	str	r3, [sp, #20]
 800a80a:	f04f 0801 	mov.w	r8, #1
 800a80e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a810:	2b00      	cmp	r3, #0
 800a812:	f47f af6a 	bne.w	800a6ea <_dtoa_r+0x7ca>
 800a816:	2001      	movs	r0, #1
 800a818:	e76f      	b.n	800a6fa <_dtoa_r+0x7da>
 800a81a:	f04f 0800 	mov.w	r8, #0
 800a81e:	e7f6      	b.n	800a80e <_dtoa_r+0x8ee>
 800a820:	4698      	mov	r8, r3
 800a822:	e7f4      	b.n	800a80e <_dtoa_r+0x8ee>
 800a824:	f43f af7d 	beq.w	800a722 <_dtoa_r+0x802>
 800a828:	4618      	mov	r0, r3
 800a82a:	301c      	adds	r0, #28
 800a82c:	e772      	b.n	800a714 <_dtoa_r+0x7f4>
 800a82e:	9b03      	ldr	r3, [sp, #12]
 800a830:	2b00      	cmp	r3, #0
 800a832:	dc37      	bgt.n	800a8a4 <_dtoa_r+0x984>
 800a834:	9b06      	ldr	r3, [sp, #24]
 800a836:	2b02      	cmp	r3, #2
 800a838:	dd34      	ble.n	800a8a4 <_dtoa_r+0x984>
 800a83a:	9b03      	ldr	r3, [sp, #12]
 800a83c:	9302      	str	r3, [sp, #8]
 800a83e:	9b02      	ldr	r3, [sp, #8]
 800a840:	b96b      	cbnz	r3, 800a85e <_dtoa_r+0x93e>
 800a842:	4631      	mov	r1, r6
 800a844:	2205      	movs	r2, #5
 800a846:	4620      	mov	r0, r4
 800a848:	f000 f9d4 	bl	800abf4 <__multadd>
 800a84c:	4601      	mov	r1, r0
 800a84e:	4606      	mov	r6, r0
 800a850:	ee18 0a10 	vmov	r0, s16
 800a854:	f000 fbee 	bl	800b034 <__mcmp>
 800a858:	2800      	cmp	r0, #0
 800a85a:	f73f adbb 	bgt.w	800a3d4 <_dtoa_r+0x4b4>
 800a85e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a860:	9d01      	ldr	r5, [sp, #4]
 800a862:	43db      	mvns	r3, r3
 800a864:	9300      	str	r3, [sp, #0]
 800a866:	f04f 0800 	mov.w	r8, #0
 800a86a:	4631      	mov	r1, r6
 800a86c:	4620      	mov	r0, r4
 800a86e:	f000 f99f 	bl	800abb0 <_Bfree>
 800a872:	2f00      	cmp	r7, #0
 800a874:	f43f aea4 	beq.w	800a5c0 <_dtoa_r+0x6a0>
 800a878:	f1b8 0f00 	cmp.w	r8, #0
 800a87c:	d005      	beq.n	800a88a <_dtoa_r+0x96a>
 800a87e:	45b8      	cmp	r8, r7
 800a880:	d003      	beq.n	800a88a <_dtoa_r+0x96a>
 800a882:	4641      	mov	r1, r8
 800a884:	4620      	mov	r0, r4
 800a886:	f000 f993 	bl	800abb0 <_Bfree>
 800a88a:	4639      	mov	r1, r7
 800a88c:	4620      	mov	r0, r4
 800a88e:	f000 f98f 	bl	800abb0 <_Bfree>
 800a892:	e695      	b.n	800a5c0 <_dtoa_r+0x6a0>
 800a894:	2600      	movs	r6, #0
 800a896:	4637      	mov	r7, r6
 800a898:	e7e1      	b.n	800a85e <_dtoa_r+0x93e>
 800a89a:	9700      	str	r7, [sp, #0]
 800a89c:	4637      	mov	r7, r6
 800a89e:	e599      	b.n	800a3d4 <_dtoa_r+0x4b4>
 800a8a0:	40240000 	.word	0x40240000
 800a8a4:	9b08      	ldr	r3, [sp, #32]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	f000 80ca 	beq.w	800aa40 <_dtoa_r+0xb20>
 800a8ac:	9b03      	ldr	r3, [sp, #12]
 800a8ae:	9302      	str	r3, [sp, #8]
 800a8b0:	2d00      	cmp	r5, #0
 800a8b2:	dd05      	ble.n	800a8c0 <_dtoa_r+0x9a0>
 800a8b4:	4639      	mov	r1, r7
 800a8b6:	462a      	mov	r2, r5
 800a8b8:	4620      	mov	r0, r4
 800a8ba:	f000 fb4b 	bl	800af54 <__lshift>
 800a8be:	4607      	mov	r7, r0
 800a8c0:	f1b8 0f00 	cmp.w	r8, #0
 800a8c4:	d05b      	beq.n	800a97e <_dtoa_r+0xa5e>
 800a8c6:	6879      	ldr	r1, [r7, #4]
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f000 f931 	bl	800ab30 <_Balloc>
 800a8ce:	4605      	mov	r5, r0
 800a8d0:	b928      	cbnz	r0, 800a8de <_dtoa_r+0x9be>
 800a8d2:	4b87      	ldr	r3, [pc, #540]	; (800aaf0 <_dtoa_r+0xbd0>)
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a8da:	f7ff bb3b 	b.w	8009f54 <_dtoa_r+0x34>
 800a8de:	693a      	ldr	r2, [r7, #16]
 800a8e0:	3202      	adds	r2, #2
 800a8e2:	0092      	lsls	r2, r2, #2
 800a8e4:	f107 010c 	add.w	r1, r7, #12
 800a8e8:	300c      	adds	r0, #12
 800a8ea:	f000 f913 	bl	800ab14 <memcpy>
 800a8ee:	2201      	movs	r2, #1
 800a8f0:	4629      	mov	r1, r5
 800a8f2:	4620      	mov	r0, r4
 800a8f4:	f000 fb2e 	bl	800af54 <__lshift>
 800a8f8:	9b01      	ldr	r3, [sp, #4]
 800a8fa:	f103 0901 	add.w	r9, r3, #1
 800a8fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a902:	4413      	add	r3, r2
 800a904:	9305      	str	r3, [sp, #20]
 800a906:	f00a 0301 	and.w	r3, sl, #1
 800a90a:	46b8      	mov	r8, r7
 800a90c:	9304      	str	r3, [sp, #16]
 800a90e:	4607      	mov	r7, r0
 800a910:	4631      	mov	r1, r6
 800a912:	ee18 0a10 	vmov	r0, s16
 800a916:	f7ff fa77 	bl	8009e08 <quorem>
 800a91a:	4641      	mov	r1, r8
 800a91c:	9002      	str	r0, [sp, #8]
 800a91e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a922:	ee18 0a10 	vmov	r0, s16
 800a926:	f000 fb85 	bl	800b034 <__mcmp>
 800a92a:	463a      	mov	r2, r7
 800a92c:	9003      	str	r0, [sp, #12]
 800a92e:	4631      	mov	r1, r6
 800a930:	4620      	mov	r0, r4
 800a932:	f000 fb9b 	bl	800b06c <__mdiff>
 800a936:	68c2      	ldr	r2, [r0, #12]
 800a938:	f109 3bff 	add.w	fp, r9, #4294967295
 800a93c:	4605      	mov	r5, r0
 800a93e:	bb02      	cbnz	r2, 800a982 <_dtoa_r+0xa62>
 800a940:	4601      	mov	r1, r0
 800a942:	ee18 0a10 	vmov	r0, s16
 800a946:	f000 fb75 	bl	800b034 <__mcmp>
 800a94a:	4602      	mov	r2, r0
 800a94c:	4629      	mov	r1, r5
 800a94e:	4620      	mov	r0, r4
 800a950:	9207      	str	r2, [sp, #28]
 800a952:	f000 f92d 	bl	800abb0 <_Bfree>
 800a956:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a95a:	ea43 0102 	orr.w	r1, r3, r2
 800a95e:	9b04      	ldr	r3, [sp, #16]
 800a960:	430b      	orrs	r3, r1
 800a962:	464d      	mov	r5, r9
 800a964:	d10f      	bne.n	800a986 <_dtoa_r+0xa66>
 800a966:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a96a:	d02a      	beq.n	800a9c2 <_dtoa_r+0xaa2>
 800a96c:	9b03      	ldr	r3, [sp, #12]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	dd02      	ble.n	800a978 <_dtoa_r+0xa58>
 800a972:	9b02      	ldr	r3, [sp, #8]
 800a974:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a978:	f88b a000 	strb.w	sl, [fp]
 800a97c:	e775      	b.n	800a86a <_dtoa_r+0x94a>
 800a97e:	4638      	mov	r0, r7
 800a980:	e7ba      	b.n	800a8f8 <_dtoa_r+0x9d8>
 800a982:	2201      	movs	r2, #1
 800a984:	e7e2      	b.n	800a94c <_dtoa_r+0xa2c>
 800a986:	9b03      	ldr	r3, [sp, #12]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	db04      	blt.n	800a996 <_dtoa_r+0xa76>
 800a98c:	9906      	ldr	r1, [sp, #24]
 800a98e:	430b      	orrs	r3, r1
 800a990:	9904      	ldr	r1, [sp, #16]
 800a992:	430b      	orrs	r3, r1
 800a994:	d122      	bne.n	800a9dc <_dtoa_r+0xabc>
 800a996:	2a00      	cmp	r2, #0
 800a998:	ddee      	ble.n	800a978 <_dtoa_r+0xa58>
 800a99a:	ee18 1a10 	vmov	r1, s16
 800a99e:	2201      	movs	r2, #1
 800a9a0:	4620      	mov	r0, r4
 800a9a2:	f000 fad7 	bl	800af54 <__lshift>
 800a9a6:	4631      	mov	r1, r6
 800a9a8:	ee08 0a10 	vmov	s16, r0
 800a9ac:	f000 fb42 	bl	800b034 <__mcmp>
 800a9b0:	2800      	cmp	r0, #0
 800a9b2:	dc03      	bgt.n	800a9bc <_dtoa_r+0xa9c>
 800a9b4:	d1e0      	bne.n	800a978 <_dtoa_r+0xa58>
 800a9b6:	f01a 0f01 	tst.w	sl, #1
 800a9ba:	d0dd      	beq.n	800a978 <_dtoa_r+0xa58>
 800a9bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a9c0:	d1d7      	bne.n	800a972 <_dtoa_r+0xa52>
 800a9c2:	2339      	movs	r3, #57	; 0x39
 800a9c4:	f88b 3000 	strb.w	r3, [fp]
 800a9c8:	462b      	mov	r3, r5
 800a9ca:	461d      	mov	r5, r3
 800a9cc:	3b01      	subs	r3, #1
 800a9ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a9d2:	2a39      	cmp	r2, #57	; 0x39
 800a9d4:	d071      	beq.n	800aaba <_dtoa_r+0xb9a>
 800a9d6:	3201      	adds	r2, #1
 800a9d8:	701a      	strb	r2, [r3, #0]
 800a9da:	e746      	b.n	800a86a <_dtoa_r+0x94a>
 800a9dc:	2a00      	cmp	r2, #0
 800a9de:	dd07      	ble.n	800a9f0 <_dtoa_r+0xad0>
 800a9e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a9e4:	d0ed      	beq.n	800a9c2 <_dtoa_r+0xaa2>
 800a9e6:	f10a 0301 	add.w	r3, sl, #1
 800a9ea:	f88b 3000 	strb.w	r3, [fp]
 800a9ee:	e73c      	b.n	800a86a <_dtoa_r+0x94a>
 800a9f0:	9b05      	ldr	r3, [sp, #20]
 800a9f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a9f6:	4599      	cmp	r9, r3
 800a9f8:	d047      	beq.n	800aa8a <_dtoa_r+0xb6a>
 800a9fa:	ee18 1a10 	vmov	r1, s16
 800a9fe:	2300      	movs	r3, #0
 800aa00:	220a      	movs	r2, #10
 800aa02:	4620      	mov	r0, r4
 800aa04:	f000 f8f6 	bl	800abf4 <__multadd>
 800aa08:	45b8      	cmp	r8, r7
 800aa0a:	ee08 0a10 	vmov	s16, r0
 800aa0e:	f04f 0300 	mov.w	r3, #0
 800aa12:	f04f 020a 	mov.w	r2, #10
 800aa16:	4641      	mov	r1, r8
 800aa18:	4620      	mov	r0, r4
 800aa1a:	d106      	bne.n	800aa2a <_dtoa_r+0xb0a>
 800aa1c:	f000 f8ea 	bl	800abf4 <__multadd>
 800aa20:	4680      	mov	r8, r0
 800aa22:	4607      	mov	r7, r0
 800aa24:	f109 0901 	add.w	r9, r9, #1
 800aa28:	e772      	b.n	800a910 <_dtoa_r+0x9f0>
 800aa2a:	f000 f8e3 	bl	800abf4 <__multadd>
 800aa2e:	4639      	mov	r1, r7
 800aa30:	4680      	mov	r8, r0
 800aa32:	2300      	movs	r3, #0
 800aa34:	220a      	movs	r2, #10
 800aa36:	4620      	mov	r0, r4
 800aa38:	f000 f8dc 	bl	800abf4 <__multadd>
 800aa3c:	4607      	mov	r7, r0
 800aa3e:	e7f1      	b.n	800aa24 <_dtoa_r+0xb04>
 800aa40:	9b03      	ldr	r3, [sp, #12]
 800aa42:	9302      	str	r3, [sp, #8]
 800aa44:	9d01      	ldr	r5, [sp, #4]
 800aa46:	ee18 0a10 	vmov	r0, s16
 800aa4a:	4631      	mov	r1, r6
 800aa4c:	f7ff f9dc 	bl	8009e08 <quorem>
 800aa50:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aa54:	9b01      	ldr	r3, [sp, #4]
 800aa56:	f805 ab01 	strb.w	sl, [r5], #1
 800aa5a:	1aea      	subs	r2, r5, r3
 800aa5c:	9b02      	ldr	r3, [sp, #8]
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	dd09      	ble.n	800aa76 <_dtoa_r+0xb56>
 800aa62:	ee18 1a10 	vmov	r1, s16
 800aa66:	2300      	movs	r3, #0
 800aa68:	220a      	movs	r2, #10
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	f000 f8c2 	bl	800abf4 <__multadd>
 800aa70:	ee08 0a10 	vmov	s16, r0
 800aa74:	e7e7      	b.n	800aa46 <_dtoa_r+0xb26>
 800aa76:	9b02      	ldr	r3, [sp, #8]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	bfc8      	it	gt
 800aa7c:	461d      	movgt	r5, r3
 800aa7e:	9b01      	ldr	r3, [sp, #4]
 800aa80:	bfd8      	it	le
 800aa82:	2501      	movle	r5, #1
 800aa84:	441d      	add	r5, r3
 800aa86:	f04f 0800 	mov.w	r8, #0
 800aa8a:	ee18 1a10 	vmov	r1, s16
 800aa8e:	2201      	movs	r2, #1
 800aa90:	4620      	mov	r0, r4
 800aa92:	f000 fa5f 	bl	800af54 <__lshift>
 800aa96:	4631      	mov	r1, r6
 800aa98:	ee08 0a10 	vmov	s16, r0
 800aa9c:	f000 faca 	bl	800b034 <__mcmp>
 800aaa0:	2800      	cmp	r0, #0
 800aaa2:	dc91      	bgt.n	800a9c8 <_dtoa_r+0xaa8>
 800aaa4:	d102      	bne.n	800aaac <_dtoa_r+0xb8c>
 800aaa6:	f01a 0f01 	tst.w	sl, #1
 800aaaa:	d18d      	bne.n	800a9c8 <_dtoa_r+0xaa8>
 800aaac:	462b      	mov	r3, r5
 800aaae:	461d      	mov	r5, r3
 800aab0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aab4:	2a30      	cmp	r2, #48	; 0x30
 800aab6:	d0fa      	beq.n	800aaae <_dtoa_r+0xb8e>
 800aab8:	e6d7      	b.n	800a86a <_dtoa_r+0x94a>
 800aaba:	9a01      	ldr	r2, [sp, #4]
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d184      	bne.n	800a9ca <_dtoa_r+0xaaa>
 800aac0:	9b00      	ldr	r3, [sp, #0]
 800aac2:	3301      	adds	r3, #1
 800aac4:	9300      	str	r3, [sp, #0]
 800aac6:	2331      	movs	r3, #49	; 0x31
 800aac8:	7013      	strb	r3, [r2, #0]
 800aaca:	e6ce      	b.n	800a86a <_dtoa_r+0x94a>
 800aacc:	4b09      	ldr	r3, [pc, #36]	; (800aaf4 <_dtoa_r+0xbd4>)
 800aace:	f7ff ba95 	b.w	8009ffc <_dtoa_r+0xdc>
 800aad2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	f47f aa6e 	bne.w	8009fb6 <_dtoa_r+0x96>
 800aada:	4b07      	ldr	r3, [pc, #28]	; (800aaf8 <_dtoa_r+0xbd8>)
 800aadc:	f7ff ba8e 	b.w	8009ffc <_dtoa_r+0xdc>
 800aae0:	9b02      	ldr	r3, [sp, #8]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	dcae      	bgt.n	800aa44 <_dtoa_r+0xb24>
 800aae6:	9b06      	ldr	r3, [sp, #24]
 800aae8:	2b02      	cmp	r3, #2
 800aaea:	f73f aea8 	bgt.w	800a83e <_dtoa_r+0x91e>
 800aaee:	e7a9      	b.n	800aa44 <_dtoa_r+0xb24>
 800aaf0:	0802452b 	.word	0x0802452b
 800aaf4:	08024488 	.word	0x08024488
 800aaf8:	080244ac 	.word	0x080244ac

0800aafc <_localeconv_r>:
 800aafc:	4800      	ldr	r0, [pc, #0]	; (800ab00 <_localeconv_r+0x4>)
 800aafe:	4770      	bx	lr
 800ab00:	20000220 	.word	0x20000220

0800ab04 <malloc>:
 800ab04:	4b02      	ldr	r3, [pc, #8]	; (800ab10 <malloc+0xc>)
 800ab06:	4601      	mov	r1, r0
 800ab08:	6818      	ldr	r0, [r3, #0]
 800ab0a:	f000 bc17 	b.w	800b33c <_malloc_r>
 800ab0e:	bf00      	nop
 800ab10:	200000cc 	.word	0x200000cc

0800ab14 <memcpy>:
 800ab14:	440a      	add	r2, r1
 800ab16:	4291      	cmp	r1, r2
 800ab18:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab1c:	d100      	bne.n	800ab20 <memcpy+0xc>
 800ab1e:	4770      	bx	lr
 800ab20:	b510      	push	{r4, lr}
 800ab22:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab26:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab2a:	4291      	cmp	r1, r2
 800ab2c:	d1f9      	bne.n	800ab22 <memcpy+0xe>
 800ab2e:	bd10      	pop	{r4, pc}

0800ab30 <_Balloc>:
 800ab30:	b570      	push	{r4, r5, r6, lr}
 800ab32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ab34:	4604      	mov	r4, r0
 800ab36:	460d      	mov	r5, r1
 800ab38:	b976      	cbnz	r6, 800ab58 <_Balloc+0x28>
 800ab3a:	2010      	movs	r0, #16
 800ab3c:	f7ff ffe2 	bl	800ab04 <malloc>
 800ab40:	4602      	mov	r2, r0
 800ab42:	6260      	str	r0, [r4, #36]	; 0x24
 800ab44:	b920      	cbnz	r0, 800ab50 <_Balloc+0x20>
 800ab46:	4b18      	ldr	r3, [pc, #96]	; (800aba8 <_Balloc+0x78>)
 800ab48:	4818      	ldr	r0, [pc, #96]	; (800abac <_Balloc+0x7c>)
 800ab4a:	2166      	movs	r1, #102	; 0x66
 800ab4c:	f000 fdd6 	bl	800b6fc <__assert_func>
 800ab50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab54:	6006      	str	r6, [r0, #0]
 800ab56:	60c6      	str	r6, [r0, #12]
 800ab58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ab5a:	68f3      	ldr	r3, [r6, #12]
 800ab5c:	b183      	cbz	r3, 800ab80 <_Balloc+0x50>
 800ab5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab60:	68db      	ldr	r3, [r3, #12]
 800ab62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ab66:	b9b8      	cbnz	r0, 800ab98 <_Balloc+0x68>
 800ab68:	2101      	movs	r1, #1
 800ab6a:	fa01 f605 	lsl.w	r6, r1, r5
 800ab6e:	1d72      	adds	r2, r6, #5
 800ab70:	0092      	lsls	r2, r2, #2
 800ab72:	4620      	mov	r0, r4
 800ab74:	f000 fb60 	bl	800b238 <_calloc_r>
 800ab78:	b160      	cbz	r0, 800ab94 <_Balloc+0x64>
 800ab7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ab7e:	e00e      	b.n	800ab9e <_Balloc+0x6e>
 800ab80:	2221      	movs	r2, #33	; 0x21
 800ab82:	2104      	movs	r1, #4
 800ab84:	4620      	mov	r0, r4
 800ab86:	f000 fb57 	bl	800b238 <_calloc_r>
 800ab8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab8c:	60f0      	str	r0, [r6, #12]
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d1e4      	bne.n	800ab5e <_Balloc+0x2e>
 800ab94:	2000      	movs	r0, #0
 800ab96:	bd70      	pop	{r4, r5, r6, pc}
 800ab98:	6802      	ldr	r2, [r0, #0]
 800ab9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ab9e:	2300      	movs	r3, #0
 800aba0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aba4:	e7f7      	b.n	800ab96 <_Balloc+0x66>
 800aba6:	bf00      	nop
 800aba8:	080244b9 	.word	0x080244b9
 800abac:	0802453c 	.word	0x0802453c

0800abb0 <_Bfree>:
 800abb0:	b570      	push	{r4, r5, r6, lr}
 800abb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800abb4:	4605      	mov	r5, r0
 800abb6:	460c      	mov	r4, r1
 800abb8:	b976      	cbnz	r6, 800abd8 <_Bfree+0x28>
 800abba:	2010      	movs	r0, #16
 800abbc:	f7ff ffa2 	bl	800ab04 <malloc>
 800abc0:	4602      	mov	r2, r0
 800abc2:	6268      	str	r0, [r5, #36]	; 0x24
 800abc4:	b920      	cbnz	r0, 800abd0 <_Bfree+0x20>
 800abc6:	4b09      	ldr	r3, [pc, #36]	; (800abec <_Bfree+0x3c>)
 800abc8:	4809      	ldr	r0, [pc, #36]	; (800abf0 <_Bfree+0x40>)
 800abca:	218a      	movs	r1, #138	; 0x8a
 800abcc:	f000 fd96 	bl	800b6fc <__assert_func>
 800abd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800abd4:	6006      	str	r6, [r0, #0]
 800abd6:	60c6      	str	r6, [r0, #12]
 800abd8:	b13c      	cbz	r4, 800abea <_Bfree+0x3a>
 800abda:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800abdc:	6862      	ldr	r2, [r4, #4]
 800abde:	68db      	ldr	r3, [r3, #12]
 800abe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800abe4:	6021      	str	r1, [r4, #0]
 800abe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800abea:	bd70      	pop	{r4, r5, r6, pc}
 800abec:	080244b9 	.word	0x080244b9
 800abf0:	0802453c 	.word	0x0802453c

0800abf4 <__multadd>:
 800abf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abf8:	690d      	ldr	r5, [r1, #16]
 800abfa:	4607      	mov	r7, r0
 800abfc:	460c      	mov	r4, r1
 800abfe:	461e      	mov	r6, r3
 800ac00:	f101 0c14 	add.w	ip, r1, #20
 800ac04:	2000      	movs	r0, #0
 800ac06:	f8dc 3000 	ldr.w	r3, [ip]
 800ac0a:	b299      	uxth	r1, r3
 800ac0c:	fb02 6101 	mla	r1, r2, r1, r6
 800ac10:	0c1e      	lsrs	r6, r3, #16
 800ac12:	0c0b      	lsrs	r3, r1, #16
 800ac14:	fb02 3306 	mla	r3, r2, r6, r3
 800ac18:	b289      	uxth	r1, r1
 800ac1a:	3001      	adds	r0, #1
 800ac1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ac20:	4285      	cmp	r5, r0
 800ac22:	f84c 1b04 	str.w	r1, [ip], #4
 800ac26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ac2a:	dcec      	bgt.n	800ac06 <__multadd+0x12>
 800ac2c:	b30e      	cbz	r6, 800ac72 <__multadd+0x7e>
 800ac2e:	68a3      	ldr	r3, [r4, #8]
 800ac30:	42ab      	cmp	r3, r5
 800ac32:	dc19      	bgt.n	800ac68 <__multadd+0x74>
 800ac34:	6861      	ldr	r1, [r4, #4]
 800ac36:	4638      	mov	r0, r7
 800ac38:	3101      	adds	r1, #1
 800ac3a:	f7ff ff79 	bl	800ab30 <_Balloc>
 800ac3e:	4680      	mov	r8, r0
 800ac40:	b928      	cbnz	r0, 800ac4e <__multadd+0x5a>
 800ac42:	4602      	mov	r2, r0
 800ac44:	4b0c      	ldr	r3, [pc, #48]	; (800ac78 <__multadd+0x84>)
 800ac46:	480d      	ldr	r0, [pc, #52]	; (800ac7c <__multadd+0x88>)
 800ac48:	21b5      	movs	r1, #181	; 0xb5
 800ac4a:	f000 fd57 	bl	800b6fc <__assert_func>
 800ac4e:	6922      	ldr	r2, [r4, #16]
 800ac50:	3202      	adds	r2, #2
 800ac52:	f104 010c 	add.w	r1, r4, #12
 800ac56:	0092      	lsls	r2, r2, #2
 800ac58:	300c      	adds	r0, #12
 800ac5a:	f7ff ff5b 	bl	800ab14 <memcpy>
 800ac5e:	4621      	mov	r1, r4
 800ac60:	4638      	mov	r0, r7
 800ac62:	f7ff ffa5 	bl	800abb0 <_Bfree>
 800ac66:	4644      	mov	r4, r8
 800ac68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ac6c:	3501      	adds	r5, #1
 800ac6e:	615e      	str	r6, [r3, #20]
 800ac70:	6125      	str	r5, [r4, #16]
 800ac72:	4620      	mov	r0, r4
 800ac74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac78:	0802452b 	.word	0x0802452b
 800ac7c:	0802453c 	.word	0x0802453c

0800ac80 <__hi0bits>:
 800ac80:	0c03      	lsrs	r3, r0, #16
 800ac82:	041b      	lsls	r3, r3, #16
 800ac84:	b9d3      	cbnz	r3, 800acbc <__hi0bits+0x3c>
 800ac86:	0400      	lsls	r0, r0, #16
 800ac88:	2310      	movs	r3, #16
 800ac8a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ac8e:	bf04      	itt	eq
 800ac90:	0200      	lsleq	r0, r0, #8
 800ac92:	3308      	addeq	r3, #8
 800ac94:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ac98:	bf04      	itt	eq
 800ac9a:	0100      	lsleq	r0, r0, #4
 800ac9c:	3304      	addeq	r3, #4
 800ac9e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800aca2:	bf04      	itt	eq
 800aca4:	0080      	lsleq	r0, r0, #2
 800aca6:	3302      	addeq	r3, #2
 800aca8:	2800      	cmp	r0, #0
 800acaa:	db05      	blt.n	800acb8 <__hi0bits+0x38>
 800acac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800acb0:	f103 0301 	add.w	r3, r3, #1
 800acb4:	bf08      	it	eq
 800acb6:	2320      	moveq	r3, #32
 800acb8:	4618      	mov	r0, r3
 800acba:	4770      	bx	lr
 800acbc:	2300      	movs	r3, #0
 800acbe:	e7e4      	b.n	800ac8a <__hi0bits+0xa>

0800acc0 <__lo0bits>:
 800acc0:	6803      	ldr	r3, [r0, #0]
 800acc2:	f013 0207 	ands.w	r2, r3, #7
 800acc6:	4601      	mov	r1, r0
 800acc8:	d00b      	beq.n	800ace2 <__lo0bits+0x22>
 800acca:	07da      	lsls	r2, r3, #31
 800accc:	d423      	bmi.n	800ad16 <__lo0bits+0x56>
 800acce:	0798      	lsls	r0, r3, #30
 800acd0:	bf49      	itett	mi
 800acd2:	085b      	lsrmi	r3, r3, #1
 800acd4:	089b      	lsrpl	r3, r3, #2
 800acd6:	2001      	movmi	r0, #1
 800acd8:	600b      	strmi	r3, [r1, #0]
 800acda:	bf5c      	itt	pl
 800acdc:	600b      	strpl	r3, [r1, #0]
 800acde:	2002      	movpl	r0, #2
 800ace0:	4770      	bx	lr
 800ace2:	b298      	uxth	r0, r3
 800ace4:	b9a8      	cbnz	r0, 800ad12 <__lo0bits+0x52>
 800ace6:	0c1b      	lsrs	r3, r3, #16
 800ace8:	2010      	movs	r0, #16
 800acea:	b2da      	uxtb	r2, r3
 800acec:	b90a      	cbnz	r2, 800acf2 <__lo0bits+0x32>
 800acee:	3008      	adds	r0, #8
 800acf0:	0a1b      	lsrs	r3, r3, #8
 800acf2:	071a      	lsls	r2, r3, #28
 800acf4:	bf04      	itt	eq
 800acf6:	091b      	lsreq	r3, r3, #4
 800acf8:	3004      	addeq	r0, #4
 800acfa:	079a      	lsls	r2, r3, #30
 800acfc:	bf04      	itt	eq
 800acfe:	089b      	lsreq	r3, r3, #2
 800ad00:	3002      	addeq	r0, #2
 800ad02:	07da      	lsls	r2, r3, #31
 800ad04:	d403      	bmi.n	800ad0e <__lo0bits+0x4e>
 800ad06:	085b      	lsrs	r3, r3, #1
 800ad08:	f100 0001 	add.w	r0, r0, #1
 800ad0c:	d005      	beq.n	800ad1a <__lo0bits+0x5a>
 800ad0e:	600b      	str	r3, [r1, #0]
 800ad10:	4770      	bx	lr
 800ad12:	4610      	mov	r0, r2
 800ad14:	e7e9      	b.n	800acea <__lo0bits+0x2a>
 800ad16:	2000      	movs	r0, #0
 800ad18:	4770      	bx	lr
 800ad1a:	2020      	movs	r0, #32
 800ad1c:	4770      	bx	lr
	...

0800ad20 <__i2b>:
 800ad20:	b510      	push	{r4, lr}
 800ad22:	460c      	mov	r4, r1
 800ad24:	2101      	movs	r1, #1
 800ad26:	f7ff ff03 	bl	800ab30 <_Balloc>
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	b928      	cbnz	r0, 800ad3a <__i2b+0x1a>
 800ad2e:	4b05      	ldr	r3, [pc, #20]	; (800ad44 <__i2b+0x24>)
 800ad30:	4805      	ldr	r0, [pc, #20]	; (800ad48 <__i2b+0x28>)
 800ad32:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ad36:	f000 fce1 	bl	800b6fc <__assert_func>
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	6144      	str	r4, [r0, #20]
 800ad3e:	6103      	str	r3, [r0, #16]
 800ad40:	bd10      	pop	{r4, pc}
 800ad42:	bf00      	nop
 800ad44:	0802452b 	.word	0x0802452b
 800ad48:	0802453c 	.word	0x0802453c

0800ad4c <__multiply>:
 800ad4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad50:	4691      	mov	r9, r2
 800ad52:	690a      	ldr	r2, [r1, #16]
 800ad54:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ad58:	429a      	cmp	r2, r3
 800ad5a:	bfb8      	it	lt
 800ad5c:	460b      	movlt	r3, r1
 800ad5e:	460c      	mov	r4, r1
 800ad60:	bfbc      	itt	lt
 800ad62:	464c      	movlt	r4, r9
 800ad64:	4699      	movlt	r9, r3
 800ad66:	6927      	ldr	r7, [r4, #16]
 800ad68:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ad6c:	68a3      	ldr	r3, [r4, #8]
 800ad6e:	6861      	ldr	r1, [r4, #4]
 800ad70:	eb07 060a 	add.w	r6, r7, sl
 800ad74:	42b3      	cmp	r3, r6
 800ad76:	b085      	sub	sp, #20
 800ad78:	bfb8      	it	lt
 800ad7a:	3101      	addlt	r1, #1
 800ad7c:	f7ff fed8 	bl	800ab30 <_Balloc>
 800ad80:	b930      	cbnz	r0, 800ad90 <__multiply+0x44>
 800ad82:	4602      	mov	r2, r0
 800ad84:	4b44      	ldr	r3, [pc, #272]	; (800ae98 <__multiply+0x14c>)
 800ad86:	4845      	ldr	r0, [pc, #276]	; (800ae9c <__multiply+0x150>)
 800ad88:	f240 115d 	movw	r1, #349	; 0x15d
 800ad8c:	f000 fcb6 	bl	800b6fc <__assert_func>
 800ad90:	f100 0514 	add.w	r5, r0, #20
 800ad94:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad98:	462b      	mov	r3, r5
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	4543      	cmp	r3, r8
 800ad9e:	d321      	bcc.n	800ade4 <__multiply+0x98>
 800ada0:	f104 0314 	add.w	r3, r4, #20
 800ada4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ada8:	f109 0314 	add.w	r3, r9, #20
 800adac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800adb0:	9202      	str	r2, [sp, #8]
 800adb2:	1b3a      	subs	r2, r7, r4
 800adb4:	3a15      	subs	r2, #21
 800adb6:	f022 0203 	bic.w	r2, r2, #3
 800adba:	3204      	adds	r2, #4
 800adbc:	f104 0115 	add.w	r1, r4, #21
 800adc0:	428f      	cmp	r7, r1
 800adc2:	bf38      	it	cc
 800adc4:	2204      	movcc	r2, #4
 800adc6:	9201      	str	r2, [sp, #4]
 800adc8:	9a02      	ldr	r2, [sp, #8]
 800adca:	9303      	str	r3, [sp, #12]
 800adcc:	429a      	cmp	r2, r3
 800adce:	d80c      	bhi.n	800adea <__multiply+0x9e>
 800add0:	2e00      	cmp	r6, #0
 800add2:	dd03      	ble.n	800addc <__multiply+0x90>
 800add4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800add8:	2b00      	cmp	r3, #0
 800adda:	d05a      	beq.n	800ae92 <__multiply+0x146>
 800addc:	6106      	str	r6, [r0, #16]
 800adde:	b005      	add	sp, #20
 800ade0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ade4:	f843 2b04 	str.w	r2, [r3], #4
 800ade8:	e7d8      	b.n	800ad9c <__multiply+0x50>
 800adea:	f8b3 a000 	ldrh.w	sl, [r3]
 800adee:	f1ba 0f00 	cmp.w	sl, #0
 800adf2:	d024      	beq.n	800ae3e <__multiply+0xf2>
 800adf4:	f104 0e14 	add.w	lr, r4, #20
 800adf8:	46a9      	mov	r9, r5
 800adfa:	f04f 0c00 	mov.w	ip, #0
 800adfe:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ae02:	f8d9 1000 	ldr.w	r1, [r9]
 800ae06:	fa1f fb82 	uxth.w	fp, r2
 800ae0a:	b289      	uxth	r1, r1
 800ae0c:	fb0a 110b 	mla	r1, sl, fp, r1
 800ae10:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ae14:	f8d9 2000 	ldr.w	r2, [r9]
 800ae18:	4461      	add	r1, ip
 800ae1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ae1e:	fb0a c20b 	mla	r2, sl, fp, ip
 800ae22:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ae26:	b289      	uxth	r1, r1
 800ae28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ae2c:	4577      	cmp	r7, lr
 800ae2e:	f849 1b04 	str.w	r1, [r9], #4
 800ae32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ae36:	d8e2      	bhi.n	800adfe <__multiply+0xb2>
 800ae38:	9a01      	ldr	r2, [sp, #4]
 800ae3a:	f845 c002 	str.w	ip, [r5, r2]
 800ae3e:	9a03      	ldr	r2, [sp, #12]
 800ae40:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ae44:	3304      	adds	r3, #4
 800ae46:	f1b9 0f00 	cmp.w	r9, #0
 800ae4a:	d020      	beq.n	800ae8e <__multiply+0x142>
 800ae4c:	6829      	ldr	r1, [r5, #0]
 800ae4e:	f104 0c14 	add.w	ip, r4, #20
 800ae52:	46ae      	mov	lr, r5
 800ae54:	f04f 0a00 	mov.w	sl, #0
 800ae58:	f8bc b000 	ldrh.w	fp, [ip]
 800ae5c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ae60:	fb09 220b 	mla	r2, r9, fp, r2
 800ae64:	4492      	add	sl, r2
 800ae66:	b289      	uxth	r1, r1
 800ae68:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ae6c:	f84e 1b04 	str.w	r1, [lr], #4
 800ae70:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ae74:	f8be 1000 	ldrh.w	r1, [lr]
 800ae78:	0c12      	lsrs	r2, r2, #16
 800ae7a:	fb09 1102 	mla	r1, r9, r2, r1
 800ae7e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ae82:	4567      	cmp	r7, ip
 800ae84:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae88:	d8e6      	bhi.n	800ae58 <__multiply+0x10c>
 800ae8a:	9a01      	ldr	r2, [sp, #4]
 800ae8c:	50a9      	str	r1, [r5, r2]
 800ae8e:	3504      	adds	r5, #4
 800ae90:	e79a      	b.n	800adc8 <__multiply+0x7c>
 800ae92:	3e01      	subs	r6, #1
 800ae94:	e79c      	b.n	800add0 <__multiply+0x84>
 800ae96:	bf00      	nop
 800ae98:	0802452b 	.word	0x0802452b
 800ae9c:	0802453c 	.word	0x0802453c

0800aea0 <__pow5mult>:
 800aea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aea4:	4615      	mov	r5, r2
 800aea6:	f012 0203 	ands.w	r2, r2, #3
 800aeaa:	4606      	mov	r6, r0
 800aeac:	460f      	mov	r7, r1
 800aeae:	d007      	beq.n	800aec0 <__pow5mult+0x20>
 800aeb0:	4c25      	ldr	r4, [pc, #148]	; (800af48 <__pow5mult+0xa8>)
 800aeb2:	3a01      	subs	r2, #1
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aeba:	f7ff fe9b 	bl	800abf4 <__multadd>
 800aebe:	4607      	mov	r7, r0
 800aec0:	10ad      	asrs	r5, r5, #2
 800aec2:	d03d      	beq.n	800af40 <__pow5mult+0xa0>
 800aec4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aec6:	b97c      	cbnz	r4, 800aee8 <__pow5mult+0x48>
 800aec8:	2010      	movs	r0, #16
 800aeca:	f7ff fe1b 	bl	800ab04 <malloc>
 800aece:	4602      	mov	r2, r0
 800aed0:	6270      	str	r0, [r6, #36]	; 0x24
 800aed2:	b928      	cbnz	r0, 800aee0 <__pow5mult+0x40>
 800aed4:	4b1d      	ldr	r3, [pc, #116]	; (800af4c <__pow5mult+0xac>)
 800aed6:	481e      	ldr	r0, [pc, #120]	; (800af50 <__pow5mult+0xb0>)
 800aed8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800aedc:	f000 fc0e 	bl	800b6fc <__assert_func>
 800aee0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aee4:	6004      	str	r4, [r0, #0]
 800aee6:	60c4      	str	r4, [r0, #12]
 800aee8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aeec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aef0:	b94c      	cbnz	r4, 800af06 <__pow5mult+0x66>
 800aef2:	f240 2171 	movw	r1, #625	; 0x271
 800aef6:	4630      	mov	r0, r6
 800aef8:	f7ff ff12 	bl	800ad20 <__i2b>
 800aefc:	2300      	movs	r3, #0
 800aefe:	f8c8 0008 	str.w	r0, [r8, #8]
 800af02:	4604      	mov	r4, r0
 800af04:	6003      	str	r3, [r0, #0]
 800af06:	f04f 0900 	mov.w	r9, #0
 800af0a:	07eb      	lsls	r3, r5, #31
 800af0c:	d50a      	bpl.n	800af24 <__pow5mult+0x84>
 800af0e:	4639      	mov	r1, r7
 800af10:	4622      	mov	r2, r4
 800af12:	4630      	mov	r0, r6
 800af14:	f7ff ff1a 	bl	800ad4c <__multiply>
 800af18:	4639      	mov	r1, r7
 800af1a:	4680      	mov	r8, r0
 800af1c:	4630      	mov	r0, r6
 800af1e:	f7ff fe47 	bl	800abb0 <_Bfree>
 800af22:	4647      	mov	r7, r8
 800af24:	106d      	asrs	r5, r5, #1
 800af26:	d00b      	beq.n	800af40 <__pow5mult+0xa0>
 800af28:	6820      	ldr	r0, [r4, #0]
 800af2a:	b938      	cbnz	r0, 800af3c <__pow5mult+0x9c>
 800af2c:	4622      	mov	r2, r4
 800af2e:	4621      	mov	r1, r4
 800af30:	4630      	mov	r0, r6
 800af32:	f7ff ff0b 	bl	800ad4c <__multiply>
 800af36:	6020      	str	r0, [r4, #0]
 800af38:	f8c0 9000 	str.w	r9, [r0]
 800af3c:	4604      	mov	r4, r0
 800af3e:	e7e4      	b.n	800af0a <__pow5mult+0x6a>
 800af40:	4638      	mov	r0, r7
 800af42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af46:	bf00      	nop
 800af48:	08024688 	.word	0x08024688
 800af4c:	080244b9 	.word	0x080244b9
 800af50:	0802453c 	.word	0x0802453c

0800af54 <__lshift>:
 800af54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af58:	460c      	mov	r4, r1
 800af5a:	6849      	ldr	r1, [r1, #4]
 800af5c:	6923      	ldr	r3, [r4, #16]
 800af5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af62:	68a3      	ldr	r3, [r4, #8]
 800af64:	4607      	mov	r7, r0
 800af66:	4691      	mov	r9, r2
 800af68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af6c:	f108 0601 	add.w	r6, r8, #1
 800af70:	42b3      	cmp	r3, r6
 800af72:	db0b      	blt.n	800af8c <__lshift+0x38>
 800af74:	4638      	mov	r0, r7
 800af76:	f7ff fddb 	bl	800ab30 <_Balloc>
 800af7a:	4605      	mov	r5, r0
 800af7c:	b948      	cbnz	r0, 800af92 <__lshift+0x3e>
 800af7e:	4602      	mov	r2, r0
 800af80:	4b2a      	ldr	r3, [pc, #168]	; (800b02c <__lshift+0xd8>)
 800af82:	482b      	ldr	r0, [pc, #172]	; (800b030 <__lshift+0xdc>)
 800af84:	f240 11d9 	movw	r1, #473	; 0x1d9
 800af88:	f000 fbb8 	bl	800b6fc <__assert_func>
 800af8c:	3101      	adds	r1, #1
 800af8e:	005b      	lsls	r3, r3, #1
 800af90:	e7ee      	b.n	800af70 <__lshift+0x1c>
 800af92:	2300      	movs	r3, #0
 800af94:	f100 0114 	add.w	r1, r0, #20
 800af98:	f100 0210 	add.w	r2, r0, #16
 800af9c:	4618      	mov	r0, r3
 800af9e:	4553      	cmp	r3, sl
 800afa0:	db37      	blt.n	800b012 <__lshift+0xbe>
 800afa2:	6920      	ldr	r0, [r4, #16]
 800afa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800afa8:	f104 0314 	add.w	r3, r4, #20
 800afac:	f019 091f 	ands.w	r9, r9, #31
 800afb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800afb4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800afb8:	d02f      	beq.n	800b01a <__lshift+0xc6>
 800afba:	f1c9 0e20 	rsb	lr, r9, #32
 800afbe:	468a      	mov	sl, r1
 800afc0:	f04f 0c00 	mov.w	ip, #0
 800afc4:	681a      	ldr	r2, [r3, #0]
 800afc6:	fa02 f209 	lsl.w	r2, r2, r9
 800afca:	ea42 020c 	orr.w	r2, r2, ip
 800afce:	f84a 2b04 	str.w	r2, [sl], #4
 800afd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800afd6:	4298      	cmp	r0, r3
 800afd8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800afdc:	d8f2      	bhi.n	800afc4 <__lshift+0x70>
 800afde:	1b03      	subs	r3, r0, r4
 800afe0:	3b15      	subs	r3, #21
 800afe2:	f023 0303 	bic.w	r3, r3, #3
 800afe6:	3304      	adds	r3, #4
 800afe8:	f104 0215 	add.w	r2, r4, #21
 800afec:	4290      	cmp	r0, r2
 800afee:	bf38      	it	cc
 800aff0:	2304      	movcc	r3, #4
 800aff2:	f841 c003 	str.w	ip, [r1, r3]
 800aff6:	f1bc 0f00 	cmp.w	ip, #0
 800affa:	d001      	beq.n	800b000 <__lshift+0xac>
 800affc:	f108 0602 	add.w	r6, r8, #2
 800b000:	3e01      	subs	r6, #1
 800b002:	4638      	mov	r0, r7
 800b004:	612e      	str	r6, [r5, #16]
 800b006:	4621      	mov	r1, r4
 800b008:	f7ff fdd2 	bl	800abb0 <_Bfree>
 800b00c:	4628      	mov	r0, r5
 800b00e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b012:	f842 0f04 	str.w	r0, [r2, #4]!
 800b016:	3301      	adds	r3, #1
 800b018:	e7c1      	b.n	800af9e <__lshift+0x4a>
 800b01a:	3904      	subs	r1, #4
 800b01c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b020:	f841 2f04 	str.w	r2, [r1, #4]!
 800b024:	4298      	cmp	r0, r3
 800b026:	d8f9      	bhi.n	800b01c <__lshift+0xc8>
 800b028:	e7ea      	b.n	800b000 <__lshift+0xac>
 800b02a:	bf00      	nop
 800b02c:	0802452b 	.word	0x0802452b
 800b030:	0802453c 	.word	0x0802453c

0800b034 <__mcmp>:
 800b034:	b530      	push	{r4, r5, lr}
 800b036:	6902      	ldr	r2, [r0, #16]
 800b038:	690c      	ldr	r4, [r1, #16]
 800b03a:	1b12      	subs	r2, r2, r4
 800b03c:	d10e      	bne.n	800b05c <__mcmp+0x28>
 800b03e:	f100 0314 	add.w	r3, r0, #20
 800b042:	3114      	adds	r1, #20
 800b044:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b048:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b04c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b050:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b054:	42a5      	cmp	r5, r4
 800b056:	d003      	beq.n	800b060 <__mcmp+0x2c>
 800b058:	d305      	bcc.n	800b066 <__mcmp+0x32>
 800b05a:	2201      	movs	r2, #1
 800b05c:	4610      	mov	r0, r2
 800b05e:	bd30      	pop	{r4, r5, pc}
 800b060:	4283      	cmp	r3, r0
 800b062:	d3f3      	bcc.n	800b04c <__mcmp+0x18>
 800b064:	e7fa      	b.n	800b05c <__mcmp+0x28>
 800b066:	f04f 32ff 	mov.w	r2, #4294967295
 800b06a:	e7f7      	b.n	800b05c <__mcmp+0x28>

0800b06c <__mdiff>:
 800b06c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b070:	460c      	mov	r4, r1
 800b072:	4606      	mov	r6, r0
 800b074:	4611      	mov	r1, r2
 800b076:	4620      	mov	r0, r4
 800b078:	4690      	mov	r8, r2
 800b07a:	f7ff ffdb 	bl	800b034 <__mcmp>
 800b07e:	1e05      	subs	r5, r0, #0
 800b080:	d110      	bne.n	800b0a4 <__mdiff+0x38>
 800b082:	4629      	mov	r1, r5
 800b084:	4630      	mov	r0, r6
 800b086:	f7ff fd53 	bl	800ab30 <_Balloc>
 800b08a:	b930      	cbnz	r0, 800b09a <__mdiff+0x2e>
 800b08c:	4b3a      	ldr	r3, [pc, #232]	; (800b178 <__mdiff+0x10c>)
 800b08e:	4602      	mov	r2, r0
 800b090:	f240 2132 	movw	r1, #562	; 0x232
 800b094:	4839      	ldr	r0, [pc, #228]	; (800b17c <__mdiff+0x110>)
 800b096:	f000 fb31 	bl	800b6fc <__assert_func>
 800b09a:	2301      	movs	r3, #1
 800b09c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b0a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a4:	bfa4      	itt	ge
 800b0a6:	4643      	movge	r3, r8
 800b0a8:	46a0      	movge	r8, r4
 800b0aa:	4630      	mov	r0, r6
 800b0ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b0b0:	bfa6      	itte	ge
 800b0b2:	461c      	movge	r4, r3
 800b0b4:	2500      	movge	r5, #0
 800b0b6:	2501      	movlt	r5, #1
 800b0b8:	f7ff fd3a 	bl	800ab30 <_Balloc>
 800b0bc:	b920      	cbnz	r0, 800b0c8 <__mdiff+0x5c>
 800b0be:	4b2e      	ldr	r3, [pc, #184]	; (800b178 <__mdiff+0x10c>)
 800b0c0:	4602      	mov	r2, r0
 800b0c2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b0c6:	e7e5      	b.n	800b094 <__mdiff+0x28>
 800b0c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b0cc:	6926      	ldr	r6, [r4, #16]
 800b0ce:	60c5      	str	r5, [r0, #12]
 800b0d0:	f104 0914 	add.w	r9, r4, #20
 800b0d4:	f108 0514 	add.w	r5, r8, #20
 800b0d8:	f100 0e14 	add.w	lr, r0, #20
 800b0dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b0e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b0e4:	f108 0210 	add.w	r2, r8, #16
 800b0e8:	46f2      	mov	sl, lr
 800b0ea:	2100      	movs	r1, #0
 800b0ec:	f859 3b04 	ldr.w	r3, [r9], #4
 800b0f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b0f4:	fa1f f883 	uxth.w	r8, r3
 800b0f8:	fa11 f18b 	uxtah	r1, r1, fp
 800b0fc:	0c1b      	lsrs	r3, r3, #16
 800b0fe:	eba1 0808 	sub.w	r8, r1, r8
 800b102:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b106:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b10a:	fa1f f888 	uxth.w	r8, r8
 800b10e:	1419      	asrs	r1, r3, #16
 800b110:	454e      	cmp	r6, r9
 800b112:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b116:	f84a 3b04 	str.w	r3, [sl], #4
 800b11a:	d8e7      	bhi.n	800b0ec <__mdiff+0x80>
 800b11c:	1b33      	subs	r3, r6, r4
 800b11e:	3b15      	subs	r3, #21
 800b120:	f023 0303 	bic.w	r3, r3, #3
 800b124:	3304      	adds	r3, #4
 800b126:	3415      	adds	r4, #21
 800b128:	42a6      	cmp	r6, r4
 800b12a:	bf38      	it	cc
 800b12c:	2304      	movcc	r3, #4
 800b12e:	441d      	add	r5, r3
 800b130:	4473      	add	r3, lr
 800b132:	469e      	mov	lr, r3
 800b134:	462e      	mov	r6, r5
 800b136:	4566      	cmp	r6, ip
 800b138:	d30e      	bcc.n	800b158 <__mdiff+0xec>
 800b13a:	f10c 0203 	add.w	r2, ip, #3
 800b13e:	1b52      	subs	r2, r2, r5
 800b140:	f022 0203 	bic.w	r2, r2, #3
 800b144:	3d03      	subs	r5, #3
 800b146:	45ac      	cmp	ip, r5
 800b148:	bf38      	it	cc
 800b14a:	2200      	movcc	r2, #0
 800b14c:	441a      	add	r2, r3
 800b14e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b152:	b17b      	cbz	r3, 800b174 <__mdiff+0x108>
 800b154:	6107      	str	r7, [r0, #16]
 800b156:	e7a3      	b.n	800b0a0 <__mdiff+0x34>
 800b158:	f856 8b04 	ldr.w	r8, [r6], #4
 800b15c:	fa11 f288 	uxtah	r2, r1, r8
 800b160:	1414      	asrs	r4, r2, #16
 800b162:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b166:	b292      	uxth	r2, r2
 800b168:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b16c:	f84e 2b04 	str.w	r2, [lr], #4
 800b170:	1421      	asrs	r1, r4, #16
 800b172:	e7e0      	b.n	800b136 <__mdiff+0xca>
 800b174:	3f01      	subs	r7, #1
 800b176:	e7ea      	b.n	800b14e <__mdiff+0xe2>
 800b178:	0802452b 	.word	0x0802452b
 800b17c:	0802453c 	.word	0x0802453c

0800b180 <__d2b>:
 800b180:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b184:	4689      	mov	r9, r1
 800b186:	2101      	movs	r1, #1
 800b188:	ec57 6b10 	vmov	r6, r7, d0
 800b18c:	4690      	mov	r8, r2
 800b18e:	f7ff fccf 	bl	800ab30 <_Balloc>
 800b192:	4604      	mov	r4, r0
 800b194:	b930      	cbnz	r0, 800b1a4 <__d2b+0x24>
 800b196:	4602      	mov	r2, r0
 800b198:	4b25      	ldr	r3, [pc, #148]	; (800b230 <__d2b+0xb0>)
 800b19a:	4826      	ldr	r0, [pc, #152]	; (800b234 <__d2b+0xb4>)
 800b19c:	f240 310a 	movw	r1, #778	; 0x30a
 800b1a0:	f000 faac 	bl	800b6fc <__assert_func>
 800b1a4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b1a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b1ac:	bb35      	cbnz	r5, 800b1fc <__d2b+0x7c>
 800b1ae:	2e00      	cmp	r6, #0
 800b1b0:	9301      	str	r3, [sp, #4]
 800b1b2:	d028      	beq.n	800b206 <__d2b+0x86>
 800b1b4:	4668      	mov	r0, sp
 800b1b6:	9600      	str	r6, [sp, #0]
 800b1b8:	f7ff fd82 	bl	800acc0 <__lo0bits>
 800b1bc:	9900      	ldr	r1, [sp, #0]
 800b1be:	b300      	cbz	r0, 800b202 <__d2b+0x82>
 800b1c0:	9a01      	ldr	r2, [sp, #4]
 800b1c2:	f1c0 0320 	rsb	r3, r0, #32
 800b1c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b1ca:	430b      	orrs	r3, r1
 800b1cc:	40c2      	lsrs	r2, r0
 800b1ce:	6163      	str	r3, [r4, #20]
 800b1d0:	9201      	str	r2, [sp, #4]
 800b1d2:	9b01      	ldr	r3, [sp, #4]
 800b1d4:	61a3      	str	r3, [r4, #24]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	bf14      	ite	ne
 800b1da:	2202      	movne	r2, #2
 800b1dc:	2201      	moveq	r2, #1
 800b1de:	6122      	str	r2, [r4, #16]
 800b1e0:	b1d5      	cbz	r5, 800b218 <__d2b+0x98>
 800b1e2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b1e6:	4405      	add	r5, r0
 800b1e8:	f8c9 5000 	str.w	r5, [r9]
 800b1ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b1f0:	f8c8 0000 	str.w	r0, [r8]
 800b1f4:	4620      	mov	r0, r4
 800b1f6:	b003      	add	sp, #12
 800b1f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b200:	e7d5      	b.n	800b1ae <__d2b+0x2e>
 800b202:	6161      	str	r1, [r4, #20]
 800b204:	e7e5      	b.n	800b1d2 <__d2b+0x52>
 800b206:	a801      	add	r0, sp, #4
 800b208:	f7ff fd5a 	bl	800acc0 <__lo0bits>
 800b20c:	9b01      	ldr	r3, [sp, #4]
 800b20e:	6163      	str	r3, [r4, #20]
 800b210:	2201      	movs	r2, #1
 800b212:	6122      	str	r2, [r4, #16]
 800b214:	3020      	adds	r0, #32
 800b216:	e7e3      	b.n	800b1e0 <__d2b+0x60>
 800b218:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b21c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b220:	f8c9 0000 	str.w	r0, [r9]
 800b224:	6918      	ldr	r0, [r3, #16]
 800b226:	f7ff fd2b 	bl	800ac80 <__hi0bits>
 800b22a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b22e:	e7df      	b.n	800b1f0 <__d2b+0x70>
 800b230:	0802452b 	.word	0x0802452b
 800b234:	0802453c 	.word	0x0802453c

0800b238 <_calloc_r>:
 800b238:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b23a:	fba1 2402 	umull	r2, r4, r1, r2
 800b23e:	b94c      	cbnz	r4, 800b254 <_calloc_r+0x1c>
 800b240:	4611      	mov	r1, r2
 800b242:	9201      	str	r2, [sp, #4]
 800b244:	f000 f87a 	bl	800b33c <_malloc_r>
 800b248:	9a01      	ldr	r2, [sp, #4]
 800b24a:	4605      	mov	r5, r0
 800b24c:	b930      	cbnz	r0, 800b25c <_calloc_r+0x24>
 800b24e:	4628      	mov	r0, r5
 800b250:	b003      	add	sp, #12
 800b252:	bd30      	pop	{r4, r5, pc}
 800b254:	220c      	movs	r2, #12
 800b256:	6002      	str	r2, [r0, #0]
 800b258:	2500      	movs	r5, #0
 800b25a:	e7f8      	b.n	800b24e <_calloc_r+0x16>
 800b25c:	4621      	mov	r1, r4
 800b25e:	f7fe f92d 	bl	80094bc <memset>
 800b262:	e7f4      	b.n	800b24e <_calloc_r+0x16>

0800b264 <_free_r>:
 800b264:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b266:	2900      	cmp	r1, #0
 800b268:	d044      	beq.n	800b2f4 <_free_r+0x90>
 800b26a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b26e:	9001      	str	r0, [sp, #4]
 800b270:	2b00      	cmp	r3, #0
 800b272:	f1a1 0404 	sub.w	r4, r1, #4
 800b276:	bfb8      	it	lt
 800b278:	18e4      	addlt	r4, r4, r3
 800b27a:	f000 fa9b 	bl	800b7b4 <__malloc_lock>
 800b27e:	4a1e      	ldr	r2, [pc, #120]	; (800b2f8 <_free_r+0x94>)
 800b280:	9801      	ldr	r0, [sp, #4]
 800b282:	6813      	ldr	r3, [r2, #0]
 800b284:	b933      	cbnz	r3, 800b294 <_free_r+0x30>
 800b286:	6063      	str	r3, [r4, #4]
 800b288:	6014      	str	r4, [r2, #0]
 800b28a:	b003      	add	sp, #12
 800b28c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b290:	f000 ba96 	b.w	800b7c0 <__malloc_unlock>
 800b294:	42a3      	cmp	r3, r4
 800b296:	d908      	bls.n	800b2aa <_free_r+0x46>
 800b298:	6825      	ldr	r5, [r4, #0]
 800b29a:	1961      	adds	r1, r4, r5
 800b29c:	428b      	cmp	r3, r1
 800b29e:	bf01      	itttt	eq
 800b2a0:	6819      	ldreq	r1, [r3, #0]
 800b2a2:	685b      	ldreq	r3, [r3, #4]
 800b2a4:	1949      	addeq	r1, r1, r5
 800b2a6:	6021      	streq	r1, [r4, #0]
 800b2a8:	e7ed      	b.n	800b286 <_free_r+0x22>
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	685b      	ldr	r3, [r3, #4]
 800b2ae:	b10b      	cbz	r3, 800b2b4 <_free_r+0x50>
 800b2b0:	42a3      	cmp	r3, r4
 800b2b2:	d9fa      	bls.n	800b2aa <_free_r+0x46>
 800b2b4:	6811      	ldr	r1, [r2, #0]
 800b2b6:	1855      	adds	r5, r2, r1
 800b2b8:	42a5      	cmp	r5, r4
 800b2ba:	d10b      	bne.n	800b2d4 <_free_r+0x70>
 800b2bc:	6824      	ldr	r4, [r4, #0]
 800b2be:	4421      	add	r1, r4
 800b2c0:	1854      	adds	r4, r2, r1
 800b2c2:	42a3      	cmp	r3, r4
 800b2c4:	6011      	str	r1, [r2, #0]
 800b2c6:	d1e0      	bne.n	800b28a <_free_r+0x26>
 800b2c8:	681c      	ldr	r4, [r3, #0]
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	6053      	str	r3, [r2, #4]
 800b2ce:	4421      	add	r1, r4
 800b2d0:	6011      	str	r1, [r2, #0]
 800b2d2:	e7da      	b.n	800b28a <_free_r+0x26>
 800b2d4:	d902      	bls.n	800b2dc <_free_r+0x78>
 800b2d6:	230c      	movs	r3, #12
 800b2d8:	6003      	str	r3, [r0, #0]
 800b2da:	e7d6      	b.n	800b28a <_free_r+0x26>
 800b2dc:	6825      	ldr	r5, [r4, #0]
 800b2de:	1961      	adds	r1, r4, r5
 800b2e0:	428b      	cmp	r3, r1
 800b2e2:	bf04      	itt	eq
 800b2e4:	6819      	ldreq	r1, [r3, #0]
 800b2e6:	685b      	ldreq	r3, [r3, #4]
 800b2e8:	6063      	str	r3, [r4, #4]
 800b2ea:	bf04      	itt	eq
 800b2ec:	1949      	addeq	r1, r1, r5
 800b2ee:	6021      	streq	r1, [r4, #0]
 800b2f0:	6054      	str	r4, [r2, #4]
 800b2f2:	e7ca      	b.n	800b28a <_free_r+0x26>
 800b2f4:	b003      	add	sp, #12
 800b2f6:	bd30      	pop	{r4, r5, pc}
 800b2f8:	200008a8 	.word	0x200008a8

0800b2fc <sbrk_aligned>:
 800b2fc:	b570      	push	{r4, r5, r6, lr}
 800b2fe:	4e0e      	ldr	r6, [pc, #56]	; (800b338 <sbrk_aligned+0x3c>)
 800b300:	460c      	mov	r4, r1
 800b302:	6831      	ldr	r1, [r6, #0]
 800b304:	4605      	mov	r5, r0
 800b306:	b911      	cbnz	r1, 800b30e <sbrk_aligned+0x12>
 800b308:	f000 f9e8 	bl	800b6dc <_sbrk_r>
 800b30c:	6030      	str	r0, [r6, #0]
 800b30e:	4621      	mov	r1, r4
 800b310:	4628      	mov	r0, r5
 800b312:	f000 f9e3 	bl	800b6dc <_sbrk_r>
 800b316:	1c43      	adds	r3, r0, #1
 800b318:	d00a      	beq.n	800b330 <sbrk_aligned+0x34>
 800b31a:	1cc4      	adds	r4, r0, #3
 800b31c:	f024 0403 	bic.w	r4, r4, #3
 800b320:	42a0      	cmp	r0, r4
 800b322:	d007      	beq.n	800b334 <sbrk_aligned+0x38>
 800b324:	1a21      	subs	r1, r4, r0
 800b326:	4628      	mov	r0, r5
 800b328:	f000 f9d8 	bl	800b6dc <_sbrk_r>
 800b32c:	3001      	adds	r0, #1
 800b32e:	d101      	bne.n	800b334 <sbrk_aligned+0x38>
 800b330:	f04f 34ff 	mov.w	r4, #4294967295
 800b334:	4620      	mov	r0, r4
 800b336:	bd70      	pop	{r4, r5, r6, pc}
 800b338:	200008ac 	.word	0x200008ac

0800b33c <_malloc_r>:
 800b33c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b340:	1ccd      	adds	r5, r1, #3
 800b342:	f025 0503 	bic.w	r5, r5, #3
 800b346:	3508      	adds	r5, #8
 800b348:	2d0c      	cmp	r5, #12
 800b34a:	bf38      	it	cc
 800b34c:	250c      	movcc	r5, #12
 800b34e:	2d00      	cmp	r5, #0
 800b350:	4607      	mov	r7, r0
 800b352:	db01      	blt.n	800b358 <_malloc_r+0x1c>
 800b354:	42a9      	cmp	r1, r5
 800b356:	d905      	bls.n	800b364 <_malloc_r+0x28>
 800b358:	230c      	movs	r3, #12
 800b35a:	603b      	str	r3, [r7, #0]
 800b35c:	2600      	movs	r6, #0
 800b35e:	4630      	mov	r0, r6
 800b360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b364:	4e2e      	ldr	r6, [pc, #184]	; (800b420 <_malloc_r+0xe4>)
 800b366:	f000 fa25 	bl	800b7b4 <__malloc_lock>
 800b36a:	6833      	ldr	r3, [r6, #0]
 800b36c:	461c      	mov	r4, r3
 800b36e:	bb34      	cbnz	r4, 800b3be <_malloc_r+0x82>
 800b370:	4629      	mov	r1, r5
 800b372:	4638      	mov	r0, r7
 800b374:	f7ff ffc2 	bl	800b2fc <sbrk_aligned>
 800b378:	1c43      	adds	r3, r0, #1
 800b37a:	4604      	mov	r4, r0
 800b37c:	d14d      	bne.n	800b41a <_malloc_r+0xde>
 800b37e:	6834      	ldr	r4, [r6, #0]
 800b380:	4626      	mov	r6, r4
 800b382:	2e00      	cmp	r6, #0
 800b384:	d140      	bne.n	800b408 <_malloc_r+0xcc>
 800b386:	6823      	ldr	r3, [r4, #0]
 800b388:	4631      	mov	r1, r6
 800b38a:	4638      	mov	r0, r7
 800b38c:	eb04 0803 	add.w	r8, r4, r3
 800b390:	f000 f9a4 	bl	800b6dc <_sbrk_r>
 800b394:	4580      	cmp	r8, r0
 800b396:	d13a      	bne.n	800b40e <_malloc_r+0xd2>
 800b398:	6821      	ldr	r1, [r4, #0]
 800b39a:	3503      	adds	r5, #3
 800b39c:	1a6d      	subs	r5, r5, r1
 800b39e:	f025 0503 	bic.w	r5, r5, #3
 800b3a2:	3508      	adds	r5, #8
 800b3a4:	2d0c      	cmp	r5, #12
 800b3a6:	bf38      	it	cc
 800b3a8:	250c      	movcc	r5, #12
 800b3aa:	4629      	mov	r1, r5
 800b3ac:	4638      	mov	r0, r7
 800b3ae:	f7ff ffa5 	bl	800b2fc <sbrk_aligned>
 800b3b2:	3001      	adds	r0, #1
 800b3b4:	d02b      	beq.n	800b40e <_malloc_r+0xd2>
 800b3b6:	6823      	ldr	r3, [r4, #0]
 800b3b8:	442b      	add	r3, r5
 800b3ba:	6023      	str	r3, [r4, #0]
 800b3bc:	e00e      	b.n	800b3dc <_malloc_r+0xa0>
 800b3be:	6822      	ldr	r2, [r4, #0]
 800b3c0:	1b52      	subs	r2, r2, r5
 800b3c2:	d41e      	bmi.n	800b402 <_malloc_r+0xc6>
 800b3c4:	2a0b      	cmp	r2, #11
 800b3c6:	d916      	bls.n	800b3f6 <_malloc_r+0xba>
 800b3c8:	1961      	adds	r1, r4, r5
 800b3ca:	42a3      	cmp	r3, r4
 800b3cc:	6025      	str	r5, [r4, #0]
 800b3ce:	bf18      	it	ne
 800b3d0:	6059      	strne	r1, [r3, #4]
 800b3d2:	6863      	ldr	r3, [r4, #4]
 800b3d4:	bf08      	it	eq
 800b3d6:	6031      	streq	r1, [r6, #0]
 800b3d8:	5162      	str	r2, [r4, r5]
 800b3da:	604b      	str	r3, [r1, #4]
 800b3dc:	4638      	mov	r0, r7
 800b3de:	f104 060b 	add.w	r6, r4, #11
 800b3e2:	f000 f9ed 	bl	800b7c0 <__malloc_unlock>
 800b3e6:	f026 0607 	bic.w	r6, r6, #7
 800b3ea:	1d23      	adds	r3, r4, #4
 800b3ec:	1af2      	subs	r2, r6, r3
 800b3ee:	d0b6      	beq.n	800b35e <_malloc_r+0x22>
 800b3f0:	1b9b      	subs	r3, r3, r6
 800b3f2:	50a3      	str	r3, [r4, r2]
 800b3f4:	e7b3      	b.n	800b35e <_malloc_r+0x22>
 800b3f6:	6862      	ldr	r2, [r4, #4]
 800b3f8:	42a3      	cmp	r3, r4
 800b3fa:	bf0c      	ite	eq
 800b3fc:	6032      	streq	r2, [r6, #0]
 800b3fe:	605a      	strne	r2, [r3, #4]
 800b400:	e7ec      	b.n	800b3dc <_malloc_r+0xa0>
 800b402:	4623      	mov	r3, r4
 800b404:	6864      	ldr	r4, [r4, #4]
 800b406:	e7b2      	b.n	800b36e <_malloc_r+0x32>
 800b408:	4634      	mov	r4, r6
 800b40a:	6876      	ldr	r6, [r6, #4]
 800b40c:	e7b9      	b.n	800b382 <_malloc_r+0x46>
 800b40e:	230c      	movs	r3, #12
 800b410:	603b      	str	r3, [r7, #0]
 800b412:	4638      	mov	r0, r7
 800b414:	f000 f9d4 	bl	800b7c0 <__malloc_unlock>
 800b418:	e7a1      	b.n	800b35e <_malloc_r+0x22>
 800b41a:	6025      	str	r5, [r4, #0]
 800b41c:	e7de      	b.n	800b3dc <_malloc_r+0xa0>
 800b41e:	bf00      	nop
 800b420:	200008a8 	.word	0x200008a8

0800b424 <__ssputs_r>:
 800b424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b428:	688e      	ldr	r6, [r1, #8]
 800b42a:	429e      	cmp	r6, r3
 800b42c:	4682      	mov	sl, r0
 800b42e:	460c      	mov	r4, r1
 800b430:	4690      	mov	r8, r2
 800b432:	461f      	mov	r7, r3
 800b434:	d838      	bhi.n	800b4a8 <__ssputs_r+0x84>
 800b436:	898a      	ldrh	r2, [r1, #12]
 800b438:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b43c:	d032      	beq.n	800b4a4 <__ssputs_r+0x80>
 800b43e:	6825      	ldr	r5, [r4, #0]
 800b440:	6909      	ldr	r1, [r1, #16]
 800b442:	eba5 0901 	sub.w	r9, r5, r1
 800b446:	6965      	ldr	r5, [r4, #20]
 800b448:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b44c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b450:	3301      	adds	r3, #1
 800b452:	444b      	add	r3, r9
 800b454:	106d      	asrs	r5, r5, #1
 800b456:	429d      	cmp	r5, r3
 800b458:	bf38      	it	cc
 800b45a:	461d      	movcc	r5, r3
 800b45c:	0553      	lsls	r3, r2, #21
 800b45e:	d531      	bpl.n	800b4c4 <__ssputs_r+0xa0>
 800b460:	4629      	mov	r1, r5
 800b462:	f7ff ff6b 	bl	800b33c <_malloc_r>
 800b466:	4606      	mov	r6, r0
 800b468:	b950      	cbnz	r0, 800b480 <__ssputs_r+0x5c>
 800b46a:	230c      	movs	r3, #12
 800b46c:	f8ca 3000 	str.w	r3, [sl]
 800b470:	89a3      	ldrh	r3, [r4, #12]
 800b472:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b476:	81a3      	strh	r3, [r4, #12]
 800b478:	f04f 30ff 	mov.w	r0, #4294967295
 800b47c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b480:	6921      	ldr	r1, [r4, #16]
 800b482:	464a      	mov	r2, r9
 800b484:	f7ff fb46 	bl	800ab14 <memcpy>
 800b488:	89a3      	ldrh	r3, [r4, #12]
 800b48a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b48e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b492:	81a3      	strh	r3, [r4, #12]
 800b494:	6126      	str	r6, [r4, #16]
 800b496:	6165      	str	r5, [r4, #20]
 800b498:	444e      	add	r6, r9
 800b49a:	eba5 0509 	sub.w	r5, r5, r9
 800b49e:	6026      	str	r6, [r4, #0]
 800b4a0:	60a5      	str	r5, [r4, #8]
 800b4a2:	463e      	mov	r6, r7
 800b4a4:	42be      	cmp	r6, r7
 800b4a6:	d900      	bls.n	800b4aa <__ssputs_r+0x86>
 800b4a8:	463e      	mov	r6, r7
 800b4aa:	6820      	ldr	r0, [r4, #0]
 800b4ac:	4632      	mov	r2, r6
 800b4ae:	4641      	mov	r1, r8
 800b4b0:	f000 f966 	bl	800b780 <memmove>
 800b4b4:	68a3      	ldr	r3, [r4, #8]
 800b4b6:	1b9b      	subs	r3, r3, r6
 800b4b8:	60a3      	str	r3, [r4, #8]
 800b4ba:	6823      	ldr	r3, [r4, #0]
 800b4bc:	4433      	add	r3, r6
 800b4be:	6023      	str	r3, [r4, #0]
 800b4c0:	2000      	movs	r0, #0
 800b4c2:	e7db      	b.n	800b47c <__ssputs_r+0x58>
 800b4c4:	462a      	mov	r2, r5
 800b4c6:	f000 f981 	bl	800b7cc <_realloc_r>
 800b4ca:	4606      	mov	r6, r0
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	d1e1      	bne.n	800b494 <__ssputs_r+0x70>
 800b4d0:	6921      	ldr	r1, [r4, #16]
 800b4d2:	4650      	mov	r0, sl
 800b4d4:	f7ff fec6 	bl	800b264 <_free_r>
 800b4d8:	e7c7      	b.n	800b46a <__ssputs_r+0x46>
	...

0800b4dc <_svfiprintf_r>:
 800b4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4e0:	4698      	mov	r8, r3
 800b4e2:	898b      	ldrh	r3, [r1, #12]
 800b4e4:	061b      	lsls	r3, r3, #24
 800b4e6:	b09d      	sub	sp, #116	; 0x74
 800b4e8:	4607      	mov	r7, r0
 800b4ea:	460d      	mov	r5, r1
 800b4ec:	4614      	mov	r4, r2
 800b4ee:	d50e      	bpl.n	800b50e <_svfiprintf_r+0x32>
 800b4f0:	690b      	ldr	r3, [r1, #16]
 800b4f2:	b963      	cbnz	r3, 800b50e <_svfiprintf_r+0x32>
 800b4f4:	2140      	movs	r1, #64	; 0x40
 800b4f6:	f7ff ff21 	bl	800b33c <_malloc_r>
 800b4fa:	6028      	str	r0, [r5, #0]
 800b4fc:	6128      	str	r0, [r5, #16]
 800b4fe:	b920      	cbnz	r0, 800b50a <_svfiprintf_r+0x2e>
 800b500:	230c      	movs	r3, #12
 800b502:	603b      	str	r3, [r7, #0]
 800b504:	f04f 30ff 	mov.w	r0, #4294967295
 800b508:	e0d1      	b.n	800b6ae <_svfiprintf_r+0x1d2>
 800b50a:	2340      	movs	r3, #64	; 0x40
 800b50c:	616b      	str	r3, [r5, #20]
 800b50e:	2300      	movs	r3, #0
 800b510:	9309      	str	r3, [sp, #36]	; 0x24
 800b512:	2320      	movs	r3, #32
 800b514:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b518:	f8cd 800c 	str.w	r8, [sp, #12]
 800b51c:	2330      	movs	r3, #48	; 0x30
 800b51e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b6c8 <_svfiprintf_r+0x1ec>
 800b522:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b526:	f04f 0901 	mov.w	r9, #1
 800b52a:	4623      	mov	r3, r4
 800b52c:	469a      	mov	sl, r3
 800b52e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b532:	b10a      	cbz	r2, 800b538 <_svfiprintf_r+0x5c>
 800b534:	2a25      	cmp	r2, #37	; 0x25
 800b536:	d1f9      	bne.n	800b52c <_svfiprintf_r+0x50>
 800b538:	ebba 0b04 	subs.w	fp, sl, r4
 800b53c:	d00b      	beq.n	800b556 <_svfiprintf_r+0x7a>
 800b53e:	465b      	mov	r3, fp
 800b540:	4622      	mov	r2, r4
 800b542:	4629      	mov	r1, r5
 800b544:	4638      	mov	r0, r7
 800b546:	f7ff ff6d 	bl	800b424 <__ssputs_r>
 800b54a:	3001      	adds	r0, #1
 800b54c:	f000 80aa 	beq.w	800b6a4 <_svfiprintf_r+0x1c8>
 800b550:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b552:	445a      	add	r2, fp
 800b554:	9209      	str	r2, [sp, #36]	; 0x24
 800b556:	f89a 3000 	ldrb.w	r3, [sl]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	f000 80a2 	beq.w	800b6a4 <_svfiprintf_r+0x1c8>
 800b560:	2300      	movs	r3, #0
 800b562:	f04f 32ff 	mov.w	r2, #4294967295
 800b566:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b56a:	f10a 0a01 	add.w	sl, sl, #1
 800b56e:	9304      	str	r3, [sp, #16]
 800b570:	9307      	str	r3, [sp, #28]
 800b572:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b576:	931a      	str	r3, [sp, #104]	; 0x68
 800b578:	4654      	mov	r4, sl
 800b57a:	2205      	movs	r2, #5
 800b57c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b580:	4851      	ldr	r0, [pc, #324]	; (800b6c8 <_svfiprintf_r+0x1ec>)
 800b582:	f7f4 fe9d 	bl	80002c0 <memchr>
 800b586:	9a04      	ldr	r2, [sp, #16]
 800b588:	b9d8      	cbnz	r0, 800b5c2 <_svfiprintf_r+0xe6>
 800b58a:	06d0      	lsls	r0, r2, #27
 800b58c:	bf44      	itt	mi
 800b58e:	2320      	movmi	r3, #32
 800b590:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b594:	0711      	lsls	r1, r2, #28
 800b596:	bf44      	itt	mi
 800b598:	232b      	movmi	r3, #43	; 0x2b
 800b59a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b59e:	f89a 3000 	ldrb.w	r3, [sl]
 800b5a2:	2b2a      	cmp	r3, #42	; 0x2a
 800b5a4:	d015      	beq.n	800b5d2 <_svfiprintf_r+0xf6>
 800b5a6:	9a07      	ldr	r2, [sp, #28]
 800b5a8:	4654      	mov	r4, sl
 800b5aa:	2000      	movs	r0, #0
 800b5ac:	f04f 0c0a 	mov.w	ip, #10
 800b5b0:	4621      	mov	r1, r4
 800b5b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5b6:	3b30      	subs	r3, #48	; 0x30
 800b5b8:	2b09      	cmp	r3, #9
 800b5ba:	d94e      	bls.n	800b65a <_svfiprintf_r+0x17e>
 800b5bc:	b1b0      	cbz	r0, 800b5ec <_svfiprintf_r+0x110>
 800b5be:	9207      	str	r2, [sp, #28]
 800b5c0:	e014      	b.n	800b5ec <_svfiprintf_r+0x110>
 800b5c2:	eba0 0308 	sub.w	r3, r0, r8
 800b5c6:	fa09 f303 	lsl.w	r3, r9, r3
 800b5ca:	4313      	orrs	r3, r2
 800b5cc:	9304      	str	r3, [sp, #16]
 800b5ce:	46a2      	mov	sl, r4
 800b5d0:	e7d2      	b.n	800b578 <_svfiprintf_r+0x9c>
 800b5d2:	9b03      	ldr	r3, [sp, #12]
 800b5d4:	1d19      	adds	r1, r3, #4
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	9103      	str	r1, [sp, #12]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	bfbb      	ittet	lt
 800b5de:	425b      	neglt	r3, r3
 800b5e0:	f042 0202 	orrlt.w	r2, r2, #2
 800b5e4:	9307      	strge	r3, [sp, #28]
 800b5e6:	9307      	strlt	r3, [sp, #28]
 800b5e8:	bfb8      	it	lt
 800b5ea:	9204      	strlt	r2, [sp, #16]
 800b5ec:	7823      	ldrb	r3, [r4, #0]
 800b5ee:	2b2e      	cmp	r3, #46	; 0x2e
 800b5f0:	d10c      	bne.n	800b60c <_svfiprintf_r+0x130>
 800b5f2:	7863      	ldrb	r3, [r4, #1]
 800b5f4:	2b2a      	cmp	r3, #42	; 0x2a
 800b5f6:	d135      	bne.n	800b664 <_svfiprintf_r+0x188>
 800b5f8:	9b03      	ldr	r3, [sp, #12]
 800b5fa:	1d1a      	adds	r2, r3, #4
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	9203      	str	r2, [sp, #12]
 800b600:	2b00      	cmp	r3, #0
 800b602:	bfb8      	it	lt
 800b604:	f04f 33ff 	movlt.w	r3, #4294967295
 800b608:	3402      	adds	r4, #2
 800b60a:	9305      	str	r3, [sp, #20]
 800b60c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b6d8 <_svfiprintf_r+0x1fc>
 800b610:	7821      	ldrb	r1, [r4, #0]
 800b612:	2203      	movs	r2, #3
 800b614:	4650      	mov	r0, sl
 800b616:	f7f4 fe53 	bl	80002c0 <memchr>
 800b61a:	b140      	cbz	r0, 800b62e <_svfiprintf_r+0x152>
 800b61c:	2340      	movs	r3, #64	; 0x40
 800b61e:	eba0 000a 	sub.w	r0, r0, sl
 800b622:	fa03 f000 	lsl.w	r0, r3, r0
 800b626:	9b04      	ldr	r3, [sp, #16]
 800b628:	4303      	orrs	r3, r0
 800b62a:	3401      	adds	r4, #1
 800b62c:	9304      	str	r3, [sp, #16]
 800b62e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b632:	4826      	ldr	r0, [pc, #152]	; (800b6cc <_svfiprintf_r+0x1f0>)
 800b634:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b638:	2206      	movs	r2, #6
 800b63a:	f7f4 fe41 	bl	80002c0 <memchr>
 800b63e:	2800      	cmp	r0, #0
 800b640:	d038      	beq.n	800b6b4 <_svfiprintf_r+0x1d8>
 800b642:	4b23      	ldr	r3, [pc, #140]	; (800b6d0 <_svfiprintf_r+0x1f4>)
 800b644:	bb1b      	cbnz	r3, 800b68e <_svfiprintf_r+0x1b2>
 800b646:	9b03      	ldr	r3, [sp, #12]
 800b648:	3307      	adds	r3, #7
 800b64a:	f023 0307 	bic.w	r3, r3, #7
 800b64e:	3308      	adds	r3, #8
 800b650:	9303      	str	r3, [sp, #12]
 800b652:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b654:	4433      	add	r3, r6
 800b656:	9309      	str	r3, [sp, #36]	; 0x24
 800b658:	e767      	b.n	800b52a <_svfiprintf_r+0x4e>
 800b65a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b65e:	460c      	mov	r4, r1
 800b660:	2001      	movs	r0, #1
 800b662:	e7a5      	b.n	800b5b0 <_svfiprintf_r+0xd4>
 800b664:	2300      	movs	r3, #0
 800b666:	3401      	adds	r4, #1
 800b668:	9305      	str	r3, [sp, #20]
 800b66a:	4619      	mov	r1, r3
 800b66c:	f04f 0c0a 	mov.w	ip, #10
 800b670:	4620      	mov	r0, r4
 800b672:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b676:	3a30      	subs	r2, #48	; 0x30
 800b678:	2a09      	cmp	r2, #9
 800b67a:	d903      	bls.n	800b684 <_svfiprintf_r+0x1a8>
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d0c5      	beq.n	800b60c <_svfiprintf_r+0x130>
 800b680:	9105      	str	r1, [sp, #20]
 800b682:	e7c3      	b.n	800b60c <_svfiprintf_r+0x130>
 800b684:	fb0c 2101 	mla	r1, ip, r1, r2
 800b688:	4604      	mov	r4, r0
 800b68a:	2301      	movs	r3, #1
 800b68c:	e7f0      	b.n	800b670 <_svfiprintf_r+0x194>
 800b68e:	ab03      	add	r3, sp, #12
 800b690:	9300      	str	r3, [sp, #0]
 800b692:	462a      	mov	r2, r5
 800b694:	4b0f      	ldr	r3, [pc, #60]	; (800b6d4 <_svfiprintf_r+0x1f8>)
 800b696:	a904      	add	r1, sp, #16
 800b698:	4638      	mov	r0, r7
 800b69a:	f7fd ffb7 	bl	800960c <_printf_float>
 800b69e:	1c42      	adds	r2, r0, #1
 800b6a0:	4606      	mov	r6, r0
 800b6a2:	d1d6      	bne.n	800b652 <_svfiprintf_r+0x176>
 800b6a4:	89ab      	ldrh	r3, [r5, #12]
 800b6a6:	065b      	lsls	r3, r3, #25
 800b6a8:	f53f af2c 	bmi.w	800b504 <_svfiprintf_r+0x28>
 800b6ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b6ae:	b01d      	add	sp, #116	; 0x74
 800b6b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6b4:	ab03      	add	r3, sp, #12
 800b6b6:	9300      	str	r3, [sp, #0]
 800b6b8:	462a      	mov	r2, r5
 800b6ba:	4b06      	ldr	r3, [pc, #24]	; (800b6d4 <_svfiprintf_r+0x1f8>)
 800b6bc:	a904      	add	r1, sp, #16
 800b6be:	4638      	mov	r0, r7
 800b6c0:	f7fe fa48 	bl	8009b54 <_printf_i>
 800b6c4:	e7eb      	b.n	800b69e <_svfiprintf_r+0x1c2>
 800b6c6:	bf00      	nop
 800b6c8:	08024694 	.word	0x08024694
 800b6cc:	0802469e 	.word	0x0802469e
 800b6d0:	0800960d 	.word	0x0800960d
 800b6d4:	0800b425 	.word	0x0800b425
 800b6d8:	0802469a 	.word	0x0802469a

0800b6dc <_sbrk_r>:
 800b6dc:	b538      	push	{r3, r4, r5, lr}
 800b6de:	4d06      	ldr	r5, [pc, #24]	; (800b6f8 <_sbrk_r+0x1c>)
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	4604      	mov	r4, r0
 800b6e4:	4608      	mov	r0, r1
 800b6e6:	602b      	str	r3, [r5, #0]
 800b6e8:	f000 fe6a 	bl	800c3c0 <_sbrk>
 800b6ec:	1c43      	adds	r3, r0, #1
 800b6ee:	d102      	bne.n	800b6f6 <_sbrk_r+0x1a>
 800b6f0:	682b      	ldr	r3, [r5, #0]
 800b6f2:	b103      	cbz	r3, 800b6f6 <_sbrk_r+0x1a>
 800b6f4:	6023      	str	r3, [r4, #0]
 800b6f6:	bd38      	pop	{r3, r4, r5, pc}
 800b6f8:	200008b0 	.word	0x200008b0

0800b6fc <__assert_func>:
 800b6fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b6fe:	4614      	mov	r4, r2
 800b700:	461a      	mov	r2, r3
 800b702:	4b09      	ldr	r3, [pc, #36]	; (800b728 <__assert_func+0x2c>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4605      	mov	r5, r0
 800b708:	68d8      	ldr	r0, [r3, #12]
 800b70a:	b14c      	cbz	r4, 800b720 <__assert_func+0x24>
 800b70c:	4b07      	ldr	r3, [pc, #28]	; (800b72c <__assert_func+0x30>)
 800b70e:	9100      	str	r1, [sp, #0]
 800b710:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b714:	4906      	ldr	r1, [pc, #24]	; (800b730 <__assert_func+0x34>)
 800b716:	462b      	mov	r3, r5
 800b718:	f000 f80e 	bl	800b738 <fiprintf>
 800b71c:	f000 faac 	bl	800bc78 <abort>
 800b720:	4b04      	ldr	r3, [pc, #16]	; (800b734 <__assert_func+0x38>)
 800b722:	461c      	mov	r4, r3
 800b724:	e7f3      	b.n	800b70e <__assert_func+0x12>
 800b726:	bf00      	nop
 800b728:	200000cc 	.word	0x200000cc
 800b72c:	080246a5 	.word	0x080246a5
 800b730:	080246b2 	.word	0x080246b2
 800b734:	080246e0 	.word	0x080246e0

0800b738 <fiprintf>:
 800b738:	b40e      	push	{r1, r2, r3}
 800b73a:	b503      	push	{r0, r1, lr}
 800b73c:	4601      	mov	r1, r0
 800b73e:	ab03      	add	r3, sp, #12
 800b740:	4805      	ldr	r0, [pc, #20]	; (800b758 <fiprintf+0x20>)
 800b742:	f853 2b04 	ldr.w	r2, [r3], #4
 800b746:	6800      	ldr	r0, [r0, #0]
 800b748:	9301      	str	r3, [sp, #4]
 800b74a:	f000 f897 	bl	800b87c <_vfiprintf_r>
 800b74e:	b002      	add	sp, #8
 800b750:	f85d eb04 	ldr.w	lr, [sp], #4
 800b754:	b003      	add	sp, #12
 800b756:	4770      	bx	lr
 800b758:	200000cc 	.word	0x200000cc

0800b75c <__ascii_mbtowc>:
 800b75c:	b082      	sub	sp, #8
 800b75e:	b901      	cbnz	r1, 800b762 <__ascii_mbtowc+0x6>
 800b760:	a901      	add	r1, sp, #4
 800b762:	b142      	cbz	r2, 800b776 <__ascii_mbtowc+0x1a>
 800b764:	b14b      	cbz	r3, 800b77a <__ascii_mbtowc+0x1e>
 800b766:	7813      	ldrb	r3, [r2, #0]
 800b768:	600b      	str	r3, [r1, #0]
 800b76a:	7812      	ldrb	r2, [r2, #0]
 800b76c:	1e10      	subs	r0, r2, #0
 800b76e:	bf18      	it	ne
 800b770:	2001      	movne	r0, #1
 800b772:	b002      	add	sp, #8
 800b774:	4770      	bx	lr
 800b776:	4610      	mov	r0, r2
 800b778:	e7fb      	b.n	800b772 <__ascii_mbtowc+0x16>
 800b77a:	f06f 0001 	mvn.w	r0, #1
 800b77e:	e7f8      	b.n	800b772 <__ascii_mbtowc+0x16>

0800b780 <memmove>:
 800b780:	4288      	cmp	r0, r1
 800b782:	b510      	push	{r4, lr}
 800b784:	eb01 0402 	add.w	r4, r1, r2
 800b788:	d902      	bls.n	800b790 <memmove+0x10>
 800b78a:	4284      	cmp	r4, r0
 800b78c:	4623      	mov	r3, r4
 800b78e:	d807      	bhi.n	800b7a0 <memmove+0x20>
 800b790:	1e43      	subs	r3, r0, #1
 800b792:	42a1      	cmp	r1, r4
 800b794:	d008      	beq.n	800b7a8 <memmove+0x28>
 800b796:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b79a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b79e:	e7f8      	b.n	800b792 <memmove+0x12>
 800b7a0:	4402      	add	r2, r0
 800b7a2:	4601      	mov	r1, r0
 800b7a4:	428a      	cmp	r2, r1
 800b7a6:	d100      	bne.n	800b7aa <memmove+0x2a>
 800b7a8:	bd10      	pop	{r4, pc}
 800b7aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b7ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b7b2:	e7f7      	b.n	800b7a4 <memmove+0x24>

0800b7b4 <__malloc_lock>:
 800b7b4:	4801      	ldr	r0, [pc, #4]	; (800b7bc <__malloc_lock+0x8>)
 800b7b6:	f000 bc1f 	b.w	800bff8 <__retarget_lock_acquire_recursive>
 800b7ba:	bf00      	nop
 800b7bc:	200008b4 	.word	0x200008b4

0800b7c0 <__malloc_unlock>:
 800b7c0:	4801      	ldr	r0, [pc, #4]	; (800b7c8 <__malloc_unlock+0x8>)
 800b7c2:	f000 bc1a 	b.w	800bffa <__retarget_lock_release_recursive>
 800b7c6:	bf00      	nop
 800b7c8:	200008b4 	.word	0x200008b4

0800b7cc <_realloc_r>:
 800b7cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7d0:	4680      	mov	r8, r0
 800b7d2:	4614      	mov	r4, r2
 800b7d4:	460e      	mov	r6, r1
 800b7d6:	b921      	cbnz	r1, 800b7e2 <_realloc_r+0x16>
 800b7d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7dc:	4611      	mov	r1, r2
 800b7de:	f7ff bdad 	b.w	800b33c <_malloc_r>
 800b7e2:	b92a      	cbnz	r2, 800b7f0 <_realloc_r+0x24>
 800b7e4:	f7ff fd3e 	bl	800b264 <_free_r>
 800b7e8:	4625      	mov	r5, r4
 800b7ea:	4628      	mov	r0, r5
 800b7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7f0:	f000 fc6a 	bl	800c0c8 <_malloc_usable_size_r>
 800b7f4:	4284      	cmp	r4, r0
 800b7f6:	4607      	mov	r7, r0
 800b7f8:	d802      	bhi.n	800b800 <_realloc_r+0x34>
 800b7fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b7fe:	d812      	bhi.n	800b826 <_realloc_r+0x5a>
 800b800:	4621      	mov	r1, r4
 800b802:	4640      	mov	r0, r8
 800b804:	f7ff fd9a 	bl	800b33c <_malloc_r>
 800b808:	4605      	mov	r5, r0
 800b80a:	2800      	cmp	r0, #0
 800b80c:	d0ed      	beq.n	800b7ea <_realloc_r+0x1e>
 800b80e:	42bc      	cmp	r4, r7
 800b810:	4622      	mov	r2, r4
 800b812:	4631      	mov	r1, r6
 800b814:	bf28      	it	cs
 800b816:	463a      	movcs	r2, r7
 800b818:	f7ff f97c 	bl	800ab14 <memcpy>
 800b81c:	4631      	mov	r1, r6
 800b81e:	4640      	mov	r0, r8
 800b820:	f7ff fd20 	bl	800b264 <_free_r>
 800b824:	e7e1      	b.n	800b7ea <_realloc_r+0x1e>
 800b826:	4635      	mov	r5, r6
 800b828:	e7df      	b.n	800b7ea <_realloc_r+0x1e>

0800b82a <__sfputc_r>:
 800b82a:	6893      	ldr	r3, [r2, #8]
 800b82c:	3b01      	subs	r3, #1
 800b82e:	2b00      	cmp	r3, #0
 800b830:	b410      	push	{r4}
 800b832:	6093      	str	r3, [r2, #8]
 800b834:	da08      	bge.n	800b848 <__sfputc_r+0x1e>
 800b836:	6994      	ldr	r4, [r2, #24]
 800b838:	42a3      	cmp	r3, r4
 800b83a:	db01      	blt.n	800b840 <__sfputc_r+0x16>
 800b83c:	290a      	cmp	r1, #10
 800b83e:	d103      	bne.n	800b848 <__sfputc_r+0x1e>
 800b840:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b844:	f000 b94a 	b.w	800badc <__swbuf_r>
 800b848:	6813      	ldr	r3, [r2, #0]
 800b84a:	1c58      	adds	r0, r3, #1
 800b84c:	6010      	str	r0, [r2, #0]
 800b84e:	7019      	strb	r1, [r3, #0]
 800b850:	4608      	mov	r0, r1
 800b852:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b856:	4770      	bx	lr

0800b858 <__sfputs_r>:
 800b858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b85a:	4606      	mov	r6, r0
 800b85c:	460f      	mov	r7, r1
 800b85e:	4614      	mov	r4, r2
 800b860:	18d5      	adds	r5, r2, r3
 800b862:	42ac      	cmp	r4, r5
 800b864:	d101      	bne.n	800b86a <__sfputs_r+0x12>
 800b866:	2000      	movs	r0, #0
 800b868:	e007      	b.n	800b87a <__sfputs_r+0x22>
 800b86a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b86e:	463a      	mov	r2, r7
 800b870:	4630      	mov	r0, r6
 800b872:	f7ff ffda 	bl	800b82a <__sfputc_r>
 800b876:	1c43      	adds	r3, r0, #1
 800b878:	d1f3      	bne.n	800b862 <__sfputs_r+0xa>
 800b87a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b87c <_vfiprintf_r>:
 800b87c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b880:	460d      	mov	r5, r1
 800b882:	b09d      	sub	sp, #116	; 0x74
 800b884:	4614      	mov	r4, r2
 800b886:	4698      	mov	r8, r3
 800b888:	4606      	mov	r6, r0
 800b88a:	b118      	cbz	r0, 800b894 <_vfiprintf_r+0x18>
 800b88c:	6983      	ldr	r3, [r0, #24]
 800b88e:	b90b      	cbnz	r3, 800b894 <_vfiprintf_r+0x18>
 800b890:	f000 fb14 	bl	800bebc <__sinit>
 800b894:	4b89      	ldr	r3, [pc, #548]	; (800babc <_vfiprintf_r+0x240>)
 800b896:	429d      	cmp	r5, r3
 800b898:	d11b      	bne.n	800b8d2 <_vfiprintf_r+0x56>
 800b89a:	6875      	ldr	r5, [r6, #4]
 800b89c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b89e:	07d9      	lsls	r1, r3, #31
 800b8a0:	d405      	bmi.n	800b8ae <_vfiprintf_r+0x32>
 800b8a2:	89ab      	ldrh	r3, [r5, #12]
 800b8a4:	059a      	lsls	r2, r3, #22
 800b8a6:	d402      	bmi.n	800b8ae <_vfiprintf_r+0x32>
 800b8a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8aa:	f000 fba5 	bl	800bff8 <__retarget_lock_acquire_recursive>
 800b8ae:	89ab      	ldrh	r3, [r5, #12]
 800b8b0:	071b      	lsls	r3, r3, #28
 800b8b2:	d501      	bpl.n	800b8b8 <_vfiprintf_r+0x3c>
 800b8b4:	692b      	ldr	r3, [r5, #16]
 800b8b6:	b9eb      	cbnz	r3, 800b8f4 <_vfiprintf_r+0x78>
 800b8b8:	4629      	mov	r1, r5
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	f000 f96e 	bl	800bb9c <__swsetup_r>
 800b8c0:	b1c0      	cbz	r0, 800b8f4 <_vfiprintf_r+0x78>
 800b8c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8c4:	07dc      	lsls	r4, r3, #31
 800b8c6:	d50e      	bpl.n	800b8e6 <_vfiprintf_r+0x6a>
 800b8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8cc:	b01d      	add	sp, #116	; 0x74
 800b8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8d2:	4b7b      	ldr	r3, [pc, #492]	; (800bac0 <_vfiprintf_r+0x244>)
 800b8d4:	429d      	cmp	r5, r3
 800b8d6:	d101      	bne.n	800b8dc <_vfiprintf_r+0x60>
 800b8d8:	68b5      	ldr	r5, [r6, #8]
 800b8da:	e7df      	b.n	800b89c <_vfiprintf_r+0x20>
 800b8dc:	4b79      	ldr	r3, [pc, #484]	; (800bac4 <_vfiprintf_r+0x248>)
 800b8de:	429d      	cmp	r5, r3
 800b8e0:	bf08      	it	eq
 800b8e2:	68f5      	ldreq	r5, [r6, #12]
 800b8e4:	e7da      	b.n	800b89c <_vfiprintf_r+0x20>
 800b8e6:	89ab      	ldrh	r3, [r5, #12]
 800b8e8:	0598      	lsls	r0, r3, #22
 800b8ea:	d4ed      	bmi.n	800b8c8 <_vfiprintf_r+0x4c>
 800b8ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8ee:	f000 fb84 	bl	800bffa <__retarget_lock_release_recursive>
 800b8f2:	e7e9      	b.n	800b8c8 <_vfiprintf_r+0x4c>
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	9309      	str	r3, [sp, #36]	; 0x24
 800b8f8:	2320      	movs	r3, #32
 800b8fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b8fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800b902:	2330      	movs	r3, #48	; 0x30
 800b904:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bac8 <_vfiprintf_r+0x24c>
 800b908:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b90c:	f04f 0901 	mov.w	r9, #1
 800b910:	4623      	mov	r3, r4
 800b912:	469a      	mov	sl, r3
 800b914:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b918:	b10a      	cbz	r2, 800b91e <_vfiprintf_r+0xa2>
 800b91a:	2a25      	cmp	r2, #37	; 0x25
 800b91c:	d1f9      	bne.n	800b912 <_vfiprintf_r+0x96>
 800b91e:	ebba 0b04 	subs.w	fp, sl, r4
 800b922:	d00b      	beq.n	800b93c <_vfiprintf_r+0xc0>
 800b924:	465b      	mov	r3, fp
 800b926:	4622      	mov	r2, r4
 800b928:	4629      	mov	r1, r5
 800b92a:	4630      	mov	r0, r6
 800b92c:	f7ff ff94 	bl	800b858 <__sfputs_r>
 800b930:	3001      	adds	r0, #1
 800b932:	f000 80aa 	beq.w	800ba8a <_vfiprintf_r+0x20e>
 800b936:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b938:	445a      	add	r2, fp
 800b93a:	9209      	str	r2, [sp, #36]	; 0x24
 800b93c:	f89a 3000 	ldrb.w	r3, [sl]
 800b940:	2b00      	cmp	r3, #0
 800b942:	f000 80a2 	beq.w	800ba8a <_vfiprintf_r+0x20e>
 800b946:	2300      	movs	r3, #0
 800b948:	f04f 32ff 	mov.w	r2, #4294967295
 800b94c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b950:	f10a 0a01 	add.w	sl, sl, #1
 800b954:	9304      	str	r3, [sp, #16]
 800b956:	9307      	str	r3, [sp, #28]
 800b958:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b95c:	931a      	str	r3, [sp, #104]	; 0x68
 800b95e:	4654      	mov	r4, sl
 800b960:	2205      	movs	r2, #5
 800b962:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b966:	4858      	ldr	r0, [pc, #352]	; (800bac8 <_vfiprintf_r+0x24c>)
 800b968:	f7f4 fcaa 	bl	80002c0 <memchr>
 800b96c:	9a04      	ldr	r2, [sp, #16]
 800b96e:	b9d8      	cbnz	r0, 800b9a8 <_vfiprintf_r+0x12c>
 800b970:	06d1      	lsls	r1, r2, #27
 800b972:	bf44      	itt	mi
 800b974:	2320      	movmi	r3, #32
 800b976:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b97a:	0713      	lsls	r3, r2, #28
 800b97c:	bf44      	itt	mi
 800b97e:	232b      	movmi	r3, #43	; 0x2b
 800b980:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b984:	f89a 3000 	ldrb.w	r3, [sl]
 800b988:	2b2a      	cmp	r3, #42	; 0x2a
 800b98a:	d015      	beq.n	800b9b8 <_vfiprintf_r+0x13c>
 800b98c:	9a07      	ldr	r2, [sp, #28]
 800b98e:	4654      	mov	r4, sl
 800b990:	2000      	movs	r0, #0
 800b992:	f04f 0c0a 	mov.w	ip, #10
 800b996:	4621      	mov	r1, r4
 800b998:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b99c:	3b30      	subs	r3, #48	; 0x30
 800b99e:	2b09      	cmp	r3, #9
 800b9a0:	d94e      	bls.n	800ba40 <_vfiprintf_r+0x1c4>
 800b9a2:	b1b0      	cbz	r0, 800b9d2 <_vfiprintf_r+0x156>
 800b9a4:	9207      	str	r2, [sp, #28]
 800b9a6:	e014      	b.n	800b9d2 <_vfiprintf_r+0x156>
 800b9a8:	eba0 0308 	sub.w	r3, r0, r8
 800b9ac:	fa09 f303 	lsl.w	r3, r9, r3
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	9304      	str	r3, [sp, #16]
 800b9b4:	46a2      	mov	sl, r4
 800b9b6:	e7d2      	b.n	800b95e <_vfiprintf_r+0xe2>
 800b9b8:	9b03      	ldr	r3, [sp, #12]
 800b9ba:	1d19      	adds	r1, r3, #4
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	9103      	str	r1, [sp, #12]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	bfbb      	ittet	lt
 800b9c4:	425b      	neglt	r3, r3
 800b9c6:	f042 0202 	orrlt.w	r2, r2, #2
 800b9ca:	9307      	strge	r3, [sp, #28]
 800b9cc:	9307      	strlt	r3, [sp, #28]
 800b9ce:	bfb8      	it	lt
 800b9d0:	9204      	strlt	r2, [sp, #16]
 800b9d2:	7823      	ldrb	r3, [r4, #0]
 800b9d4:	2b2e      	cmp	r3, #46	; 0x2e
 800b9d6:	d10c      	bne.n	800b9f2 <_vfiprintf_r+0x176>
 800b9d8:	7863      	ldrb	r3, [r4, #1]
 800b9da:	2b2a      	cmp	r3, #42	; 0x2a
 800b9dc:	d135      	bne.n	800ba4a <_vfiprintf_r+0x1ce>
 800b9de:	9b03      	ldr	r3, [sp, #12]
 800b9e0:	1d1a      	adds	r2, r3, #4
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	9203      	str	r2, [sp, #12]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	bfb8      	it	lt
 800b9ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800b9ee:	3402      	adds	r4, #2
 800b9f0:	9305      	str	r3, [sp, #20]
 800b9f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bad8 <_vfiprintf_r+0x25c>
 800b9f6:	7821      	ldrb	r1, [r4, #0]
 800b9f8:	2203      	movs	r2, #3
 800b9fa:	4650      	mov	r0, sl
 800b9fc:	f7f4 fc60 	bl	80002c0 <memchr>
 800ba00:	b140      	cbz	r0, 800ba14 <_vfiprintf_r+0x198>
 800ba02:	2340      	movs	r3, #64	; 0x40
 800ba04:	eba0 000a 	sub.w	r0, r0, sl
 800ba08:	fa03 f000 	lsl.w	r0, r3, r0
 800ba0c:	9b04      	ldr	r3, [sp, #16]
 800ba0e:	4303      	orrs	r3, r0
 800ba10:	3401      	adds	r4, #1
 800ba12:	9304      	str	r3, [sp, #16]
 800ba14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba18:	482c      	ldr	r0, [pc, #176]	; (800bacc <_vfiprintf_r+0x250>)
 800ba1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba1e:	2206      	movs	r2, #6
 800ba20:	f7f4 fc4e 	bl	80002c0 <memchr>
 800ba24:	2800      	cmp	r0, #0
 800ba26:	d03f      	beq.n	800baa8 <_vfiprintf_r+0x22c>
 800ba28:	4b29      	ldr	r3, [pc, #164]	; (800bad0 <_vfiprintf_r+0x254>)
 800ba2a:	bb1b      	cbnz	r3, 800ba74 <_vfiprintf_r+0x1f8>
 800ba2c:	9b03      	ldr	r3, [sp, #12]
 800ba2e:	3307      	adds	r3, #7
 800ba30:	f023 0307 	bic.w	r3, r3, #7
 800ba34:	3308      	adds	r3, #8
 800ba36:	9303      	str	r3, [sp, #12]
 800ba38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba3a:	443b      	add	r3, r7
 800ba3c:	9309      	str	r3, [sp, #36]	; 0x24
 800ba3e:	e767      	b.n	800b910 <_vfiprintf_r+0x94>
 800ba40:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba44:	460c      	mov	r4, r1
 800ba46:	2001      	movs	r0, #1
 800ba48:	e7a5      	b.n	800b996 <_vfiprintf_r+0x11a>
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	3401      	adds	r4, #1
 800ba4e:	9305      	str	r3, [sp, #20]
 800ba50:	4619      	mov	r1, r3
 800ba52:	f04f 0c0a 	mov.w	ip, #10
 800ba56:	4620      	mov	r0, r4
 800ba58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba5c:	3a30      	subs	r2, #48	; 0x30
 800ba5e:	2a09      	cmp	r2, #9
 800ba60:	d903      	bls.n	800ba6a <_vfiprintf_r+0x1ee>
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d0c5      	beq.n	800b9f2 <_vfiprintf_r+0x176>
 800ba66:	9105      	str	r1, [sp, #20]
 800ba68:	e7c3      	b.n	800b9f2 <_vfiprintf_r+0x176>
 800ba6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba6e:	4604      	mov	r4, r0
 800ba70:	2301      	movs	r3, #1
 800ba72:	e7f0      	b.n	800ba56 <_vfiprintf_r+0x1da>
 800ba74:	ab03      	add	r3, sp, #12
 800ba76:	9300      	str	r3, [sp, #0]
 800ba78:	462a      	mov	r2, r5
 800ba7a:	4b16      	ldr	r3, [pc, #88]	; (800bad4 <_vfiprintf_r+0x258>)
 800ba7c:	a904      	add	r1, sp, #16
 800ba7e:	4630      	mov	r0, r6
 800ba80:	f7fd fdc4 	bl	800960c <_printf_float>
 800ba84:	4607      	mov	r7, r0
 800ba86:	1c78      	adds	r0, r7, #1
 800ba88:	d1d6      	bne.n	800ba38 <_vfiprintf_r+0x1bc>
 800ba8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba8c:	07d9      	lsls	r1, r3, #31
 800ba8e:	d405      	bmi.n	800ba9c <_vfiprintf_r+0x220>
 800ba90:	89ab      	ldrh	r3, [r5, #12]
 800ba92:	059a      	lsls	r2, r3, #22
 800ba94:	d402      	bmi.n	800ba9c <_vfiprintf_r+0x220>
 800ba96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba98:	f000 faaf 	bl	800bffa <__retarget_lock_release_recursive>
 800ba9c:	89ab      	ldrh	r3, [r5, #12]
 800ba9e:	065b      	lsls	r3, r3, #25
 800baa0:	f53f af12 	bmi.w	800b8c8 <_vfiprintf_r+0x4c>
 800baa4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800baa6:	e711      	b.n	800b8cc <_vfiprintf_r+0x50>
 800baa8:	ab03      	add	r3, sp, #12
 800baaa:	9300      	str	r3, [sp, #0]
 800baac:	462a      	mov	r2, r5
 800baae:	4b09      	ldr	r3, [pc, #36]	; (800bad4 <_vfiprintf_r+0x258>)
 800bab0:	a904      	add	r1, sp, #16
 800bab2:	4630      	mov	r0, r6
 800bab4:	f7fe f84e 	bl	8009b54 <_printf_i>
 800bab8:	e7e4      	b.n	800ba84 <_vfiprintf_r+0x208>
 800baba:	bf00      	nop
 800babc:	0802480c 	.word	0x0802480c
 800bac0:	0802482c 	.word	0x0802482c
 800bac4:	080247ec 	.word	0x080247ec
 800bac8:	08024694 	.word	0x08024694
 800bacc:	0802469e 	.word	0x0802469e
 800bad0:	0800960d 	.word	0x0800960d
 800bad4:	0800b859 	.word	0x0800b859
 800bad8:	0802469a 	.word	0x0802469a

0800badc <__swbuf_r>:
 800badc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bade:	460e      	mov	r6, r1
 800bae0:	4614      	mov	r4, r2
 800bae2:	4605      	mov	r5, r0
 800bae4:	b118      	cbz	r0, 800baee <__swbuf_r+0x12>
 800bae6:	6983      	ldr	r3, [r0, #24]
 800bae8:	b90b      	cbnz	r3, 800baee <__swbuf_r+0x12>
 800baea:	f000 f9e7 	bl	800bebc <__sinit>
 800baee:	4b21      	ldr	r3, [pc, #132]	; (800bb74 <__swbuf_r+0x98>)
 800baf0:	429c      	cmp	r4, r3
 800baf2:	d12b      	bne.n	800bb4c <__swbuf_r+0x70>
 800baf4:	686c      	ldr	r4, [r5, #4]
 800baf6:	69a3      	ldr	r3, [r4, #24]
 800baf8:	60a3      	str	r3, [r4, #8]
 800bafa:	89a3      	ldrh	r3, [r4, #12]
 800bafc:	071a      	lsls	r2, r3, #28
 800bafe:	d52f      	bpl.n	800bb60 <__swbuf_r+0x84>
 800bb00:	6923      	ldr	r3, [r4, #16]
 800bb02:	b36b      	cbz	r3, 800bb60 <__swbuf_r+0x84>
 800bb04:	6923      	ldr	r3, [r4, #16]
 800bb06:	6820      	ldr	r0, [r4, #0]
 800bb08:	1ac0      	subs	r0, r0, r3
 800bb0a:	6963      	ldr	r3, [r4, #20]
 800bb0c:	b2f6      	uxtb	r6, r6
 800bb0e:	4283      	cmp	r3, r0
 800bb10:	4637      	mov	r7, r6
 800bb12:	dc04      	bgt.n	800bb1e <__swbuf_r+0x42>
 800bb14:	4621      	mov	r1, r4
 800bb16:	4628      	mov	r0, r5
 800bb18:	f000 f93c 	bl	800bd94 <_fflush_r>
 800bb1c:	bb30      	cbnz	r0, 800bb6c <__swbuf_r+0x90>
 800bb1e:	68a3      	ldr	r3, [r4, #8]
 800bb20:	3b01      	subs	r3, #1
 800bb22:	60a3      	str	r3, [r4, #8]
 800bb24:	6823      	ldr	r3, [r4, #0]
 800bb26:	1c5a      	adds	r2, r3, #1
 800bb28:	6022      	str	r2, [r4, #0]
 800bb2a:	701e      	strb	r6, [r3, #0]
 800bb2c:	6963      	ldr	r3, [r4, #20]
 800bb2e:	3001      	adds	r0, #1
 800bb30:	4283      	cmp	r3, r0
 800bb32:	d004      	beq.n	800bb3e <__swbuf_r+0x62>
 800bb34:	89a3      	ldrh	r3, [r4, #12]
 800bb36:	07db      	lsls	r3, r3, #31
 800bb38:	d506      	bpl.n	800bb48 <__swbuf_r+0x6c>
 800bb3a:	2e0a      	cmp	r6, #10
 800bb3c:	d104      	bne.n	800bb48 <__swbuf_r+0x6c>
 800bb3e:	4621      	mov	r1, r4
 800bb40:	4628      	mov	r0, r5
 800bb42:	f000 f927 	bl	800bd94 <_fflush_r>
 800bb46:	b988      	cbnz	r0, 800bb6c <__swbuf_r+0x90>
 800bb48:	4638      	mov	r0, r7
 800bb4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb4c:	4b0a      	ldr	r3, [pc, #40]	; (800bb78 <__swbuf_r+0x9c>)
 800bb4e:	429c      	cmp	r4, r3
 800bb50:	d101      	bne.n	800bb56 <__swbuf_r+0x7a>
 800bb52:	68ac      	ldr	r4, [r5, #8]
 800bb54:	e7cf      	b.n	800baf6 <__swbuf_r+0x1a>
 800bb56:	4b09      	ldr	r3, [pc, #36]	; (800bb7c <__swbuf_r+0xa0>)
 800bb58:	429c      	cmp	r4, r3
 800bb5a:	bf08      	it	eq
 800bb5c:	68ec      	ldreq	r4, [r5, #12]
 800bb5e:	e7ca      	b.n	800baf6 <__swbuf_r+0x1a>
 800bb60:	4621      	mov	r1, r4
 800bb62:	4628      	mov	r0, r5
 800bb64:	f000 f81a 	bl	800bb9c <__swsetup_r>
 800bb68:	2800      	cmp	r0, #0
 800bb6a:	d0cb      	beq.n	800bb04 <__swbuf_r+0x28>
 800bb6c:	f04f 37ff 	mov.w	r7, #4294967295
 800bb70:	e7ea      	b.n	800bb48 <__swbuf_r+0x6c>
 800bb72:	bf00      	nop
 800bb74:	0802480c 	.word	0x0802480c
 800bb78:	0802482c 	.word	0x0802482c
 800bb7c:	080247ec 	.word	0x080247ec

0800bb80 <__ascii_wctomb>:
 800bb80:	b149      	cbz	r1, 800bb96 <__ascii_wctomb+0x16>
 800bb82:	2aff      	cmp	r2, #255	; 0xff
 800bb84:	bf85      	ittet	hi
 800bb86:	238a      	movhi	r3, #138	; 0x8a
 800bb88:	6003      	strhi	r3, [r0, #0]
 800bb8a:	700a      	strbls	r2, [r1, #0]
 800bb8c:	f04f 30ff 	movhi.w	r0, #4294967295
 800bb90:	bf98      	it	ls
 800bb92:	2001      	movls	r0, #1
 800bb94:	4770      	bx	lr
 800bb96:	4608      	mov	r0, r1
 800bb98:	4770      	bx	lr
	...

0800bb9c <__swsetup_r>:
 800bb9c:	4b32      	ldr	r3, [pc, #200]	; (800bc68 <__swsetup_r+0xcc>)
 800bb9e:	b570      	push	{r4, r5, r6, lr}
 800bba0:	681d      	ldr	r5, [r3, #0]
 800bba2:	4606      	mov	r6, r0
 800bba4:	460c      	mov	r4, r1
 800bba6:	b125      	cbz	r5, 800bbb2 <__swsetup_r+0x16>
 800bba8:	69ab      	ldr	r3, [r5, #24]
 800bbaa:	b913      	cbnz	r3, 800bbb2 <__swsetup_r+0x16>
 800bbac:	4628      	mov	r0, r5
 800bbae:	f000 f985 	bl	800bebc <__sinit>
 800bbb2:	4b2e      	ldr	r3, [pc, #184]	; (800bc6c <__swsetup_r+0xd0>)
 800bbb4:	429c      	cmp	r4, r3
 800bbb6:	d10f      	bne.n	800bbd8 <__swsetup_r+0x3c>
 800bbb8:	686c      	ldr	r4, [r5, #4]
 800bbba:	89a3      	ldrh	r3, [r4, #12]
 800bbbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bbc0:	0719      	lsls	r1, r3, #28
 800bbc2:	d42c      	bmi.n	800bc1e <__swsetup_r+0x82>
 800bbc4:	06dd      	lsls	r5, r3, #27
 800bbc6:	d411      	bmi.n	800bbec <__swsetup_r+0x50>
 800bbc8:	2309      	movs	r3, #9
 800bbca:	6033      	str	r3, [r6, #0]
 800bbcc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bbd0:	81a3      	strh	r3, [r4, #12]
 800bbd2:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd6:	e03e      	b.n	800bc56 <__swsetup_r+0xba>
 800bbd8:	4b25      	ldr	r3, [pc, #148]	; (800bc70 <__swsetup_r+0xd4>)
 800bbda:	429c      	cmp	r4, r3
 800bbdc:	d101      	bne.n	800bbe2 <__swsetup_r+0x46>
 800bbde:	68ac      	ldr	r4, [r5, #8]
 800bbe0:	e7eb      	b.n	800bbba <__swsetup_r+0x1e>
 800bbe2:	4b24      	ldr	r3, [pc, #144]	; (800bc74 <__swsetup_r+0xd8>)
 800bbe4:	429c      	cmp	r4, r3
 800bbe6:	bf08      	it	eq
 800bbe8:	68ec      	ldreq	r4, [r5, #12]
 800bbea:	e7e6      	b.n	800bbba <__swsetup_r+0x1e>
 800bbec:	0758      	lsls	r0, r3, #29
 800bbee:	d512      	bpl.n	800bc16 <__swsetup_r+0x7a>
 800bbf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bbf2:	b141      	cbz	r1, 800bc06 <__swsetup_r+0x6a>
 800bbf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bbf8:	4299      	cmp	r1, r3
 800bbfa:	d002      	beq.n	800bc02 <__swsetup_r+0x66>
 800bbfc:	4630      	mov	r0, r6
 800bbfe:	f7ff fb31 	bl	800b264 <_free_r>
 800bc02:	2300      	movs	r3, #0
 800bc04:	6363      	str	r3, [r4, #52]	; 0x34
 800bc06:	89a3      	ldrh	r3, [r4, #12]
 800bc08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bc0c:	81a3      	strh	r3, [r4, #12]
 800bc0e:	2300      	movs	r3, #0
 800bc10:	6063      	str	r3, [r4, #4]
 800bc12:	6923      	ldr	r3, [r4, #16]
 800bc14:	6023      	str	r3, [r4, #0]
 800bc16:	89a3      	ldrh	r3, [r4, #12]
 800bc18:	f043 0308 	orr.w	r3, r3, #8
 800bc1c:	81a3      	strh	r3, [r4, #12]
 800bc1e:	6923      	ldr	r3, [r4, #16]
 800bc20:	b94b      	cbnz	r3, 800bc36 <__swsetup_r+0x9a>
 800bc22:	89a3      	ldrh	r3, [r4, #12]
 800bc24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bc28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc2c:	d003      	beq.n	800bc36 <__swsetup_r+0x9a>
 800bc2e:	4621      	mov	r1, r4
 800bc30:	4630      	mov	r0, r6
 800bc32:	f000 fa09 	bl	800c048 <__smakebuf_r>
 800bc36:	89a0      	ldrh	r0, [r4, #12]
 800bc38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bc3c:	f010 0301 	ands.w	r3, r0, #1
 800bc40:	d00a      	beq.n	800bc58 <__swsetup_r+0xbc>
 800bc42:	2300      	movs	r3, #0
 800bc44:	60a3      	str	r3, [r4, #8]
 800bc46:	6963      	ldr	r3, [r4, #20]
 800bc48:	425b      	negs	r3, r3
 800bc4a:	61a3      	str	r3, [r4, #24]
 800bc4c:	6923      	ldr	r3, [r4, #16]
 800bc4e:	b943      	cbnz	r3, 800bc62 <__swsetup_r+0xc6>
 800bc50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bc54:	d1ba      	bne.n	800bbcc <__swsetup_r+0x30>
 800bc56:	bd70      	pop	{r4, r5, r6, pc}
 800bc58:	0781      	lsls	r1, r0, #30
 800bc5a:	bf58      	it	pl
 800bc5c:	6963      	ldrpl	r3, [r4, #20]
 800bc5e:	60a3      	str	r3, [r4, #8]
 800bc60:	e7f4      	b.n	800bc4c <__swsetup_r+0xb0>
 800bc62:	2000      	movs	r0, #0
 800bc64:	e7f7      	b.n	800bc56 <__swsetup_r+0xba>
 800bc66:	bf00      	nop
 800bc68:	200000cc 	.word	0x200000cc
 800bc6c:	0802480c 	.word	0x0802480c
 800bc70:	0802482c 	.word	0x0802482c
 800bc74:	080247ec 	.word	0x080247ec

0800bc78 <abort>:
 800bc78:	b508      	push	{r3, lr}
 800bc7a:	2006      	movs	r0, #6
 800bc7c:	f000 fa54 	bl	800c128 <raise>
 800bc80:	2001      	movs	r0, #1
 800bc82:	f000 fbb3 	bl	800c3ec <_exit>
	...

0800bc88 <__sflush_r>:
 800bc88:	898a      	ldrh	r2, [r1, #12]
 800bc8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc8e:	4605      	mov	r5, r0
 800bc90:	0710      	lsls	r0, r2, #28
 800bc92:	460c      	mov	r4, r1
 800bc94:	d458      	bmi.n	800bd48 <__sflush_r+0xc0>
 800bc96:	684b      	ldr	r3, [r1, #4]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	dc05      	bgt.n	800bca8 <__sflush_r+0x20>
 800bc9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	dc02      	bgt.n	800bca8 <__sflush_r+0x20>
 800bca2:	2000      	movs	r0, #0
 800bca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bca8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bcaa:	2e00      	cmp	r6, #0
 800bcac:	d0f9      	beq.n	800bca2 <__sflush_r+0x1a>
 800bcae:	2300      	movs	r3, #0
 800bcb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bcb4:	682f      	ldr	r7, [r5, #0]
 800bcb6:	602b      	str	r3, [r5, #0]
 800bcb8:	d032      	beq.n	800bd20 <__sflush_r+0x98>
 800bcba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bcbc:	89a3      	ldrh	r3, [r4, #12]
 800bcbe:	075a      	lsls	r2, r3, #29
 800bcc0:	d505      	bpl.n	800bcce <__sflush_r+0x46>
 800bcc2:	6863      	ldr	r3, [r4, #4]
 800bcc4:	1ac0      	subs	r0, r0, r3
 800bcc6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bcc8:	b10b      	cbz	r3, 800bcce <__sflush_r+0x46>
 800bcca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bccc:	1ac0      	subs	r0, r0, r3
 800bcce:	2300      	movs	r3, #0
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bcd4:	6a21      	ldr	r1, [r4, #32]
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	47b0      	blx	r6
 800bcda:	1c43      	adds	r3, r0, #1
 800bcdc:	89a3      	ldrh	r3, [r4, #12]
 800bcde:	d106      	bne.n	800bcee <__sflush_r+0x66>
 800bce0:	6829      	ldr	r1, [r5, #0]
 800bce2:	291d      	cmp	r1, #29
 800bce4:	d82c      	bhi.n	800bd40 <__sflush_r+0xb8>
 800bce6:	4a2a      	ldr	r2, [pc, #168]	; (800bd90 <__sflush_r+0x108>)
 800bce8:	40ca      	lsrs	r2, r1
 800bcea:	07d6      	lsls	r6, r2, #31
 800bcec:	d528      	bpl.n	800bd40 <__sflush_r+0xb8>
 800bcee:	2200      	movs	r2, #0
 800bcf0:	6062      	str	r2, [r4, #4]
 800bcf2:	04d9      	lsls	r1, r3, #19
 800bcf4:	6922      	ldr	r2, [r4, #16]
 800bcf6:	6022      	str	r2, [r4, #0]
 800bcf8:	d504      	bpl.n	800bd04 <__sflush_r+0x7c>
 800bcfa:	1c42      	adds	r2, r0, #1
 800bcfc:	d101      	bne.n	800bd02 <__sflush_r+0x7a>
 800bcfe:	682b      	ldr	r3, [r5, #0]
 800bd00:	b903      	cbnz	r3, 800bd04 <__sflush_r+0x7c>
 800bd02:	6560      	str	r0, [r4, #84]	; 0x54
 800bd04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd06:	602f      	str	r7, [r5, #0]
 800bd08:	2900      	cmp	r1, #0
 800bd0a:	d0ca      	beq.n	800bca2 <__sflush_r+0x1a>
 800bd0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd10:	4299      	cmp	r1, r3
 800bd12:	d002      	beq.n	800bd1a <__sflush_r+0x92>
 800bd14:	4628      	mov	r0, r5
 800bd16:	f7ff faa5 	bl	800b264 <_free_r>
 800bd1a:	2000      	movs	r0, #0
 800bd1c:	6360      	str	r0, [r4, #52]	; 0x34
 800bd1e:	e7c1      	b.n	800bca4 <__sflush_r+0x1c>
 800bd20:	6a21      	ldr	r1, [r4, #32]
 800bd22:	2301      	movs	r3, #1
 800bd24:	4628      	mov	r0, r5
 800bd26:	47b0      	blx	r6
 800bd28:	1c41      	adds	r1, r0, #1
 800bd2a:	d1c7      	bne.n	800bcbc <__sflush_r+0x34>
 800bd2c:	682b      	ldr	r3, [r5, #0]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d0c4      	beq.n	800bcbc <__sflush_r+0x34>
 800bd32:	2b1d      	cmp	r3, #29
 800bd34:	d001      	beq.n	800bd3a <__sflush_r+0xb2>
 800bd36:	2b16      	cmp	r3, #22
 800bd38:	d101      	bne.n	800bd3e <__sflush_r+0xb6>
 800bd3a:	602f      	str	r7, [r5, #0]
 800bd3c:	e7b1      	b.n	800bca2 <__sflush_r+0x1a>
 800bd3e:	89a3      	ldrh	r3, [r4, #12]
 800bd40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd44:	81a3      	strh	r3, [r4, #12]
 800bd46:	e7ad      	b.n	800bca4 <__sflush_r+0x1c>
 800bd48:	690f      	ldr	r7, [r1, #16]
 800bd4a:	2f00      	cmp	r7, #0
 800bd4c:	d0a9      	beq.n	800bca2 <__sflush_r+0x1a>
 800bd4e:	0793      	lsls	r3, r2, #30
 800bd50:	680e      	ldr	r6, [r1, #0]
 800bd52:	bf08      	it	eq
 800bd54:	694b      	ldreq	r3, [r1, #20]
 800bd56:	600f      	str	r7, [r1, #0]
 800bd58:	bf18      	it	ne
 800bd5a:	2300      	movne	r3, #0
 800bd5c:	eba6 0807 	sub.w	r8, r6, r7
 800bd60:	608b      	str	r3, [r1, #8]
 800bd62:	f1b8 0f00 	cmp.w	r8, #0
 800bd66:	dd9c      	ble.n	800bca2 <__sflush_r+0x1a>
 800bd68:	6a21      	ldr	r1, [r4, #32]
 800bd6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bd6c:	4643      	mov	r3, r8
 800bd6e:	463a      	mov	r2, r7
 800bd70:	4628      	mov	r0, r5
 800bd72:	47b0      	blx	r6
 800bd74:	2800      	cmp	r0, #0
 800bd76:	dc06      	bgt.n	800bd86 <__sflush_r+0xfe>
 800bd78:	89a3      	ldrh	r3, [r4, #12]
 800bd7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd7e:	81a3      	strh	r3, [r4, #12]
 800bd80:	f04f 30ff 	mov.w	r0, #4294967295
 800bd84:	e78e      	b.n	800bca4 <__sflush_r+0x1c>
 800bd86:	4407      	add	r7, r0
 800bd88:	eba8 0800 	sub.w	r8, r8, r0
 800bd8c:	e7e9      	b.n	800bd62 <__sflush_r+0xda>
 800bd8e:	bf00      	nop
 800bd90:	20400001 	.word	0x20400001

0800bd94 <_fflush_r>:
 800bd94:	b538      	push	{r3, r4, r5, lr}
 800bd96:	690b      	ldr	r3, [r1, #16]
 800bd98:	4605      	mov	r5, r0
 800bd9a:	460c      	mov	r4, r1
 800bd9c:	b913      	cbnz	r3, 800bda4 <_fflush_r+0x10>
 800bd9e:	2500      	movs	r5, #0
 800bda0:	4628      	mov	r0, r5
 800bda2:	bd38      	pop	{r3, r4, r5, pc}
 800bda4:	b118      	cbz	r0, 800bdae <_fflush_r+0x1a>
 800bda6:	6983      	ldr	r3, [r0, #24]
 800bda8:	b90b      	cbnz	r3, 800bdae <_fflush_r+0x1a>
 800bdaa:	f000 f887 	bl	800bebc <__sinit>
 800bdae:	4b14      	ldr	r3, [pc, #80]	; (800be00 <_fflush_r+0x6c>)
 800bdb0:	429c      	cmp	r4, r3
 800bdb2:	d11b      	bne.n	800bdec <_fflush_r+0x58>
 800bdb4:	686c      	ldr	r4, [r5, #4]
 800bdb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d0ef      	beq.n	800bd9e <_fflush_r+0xa>
 800bdbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bdc0:	07d0      	lsls	r0, r2, #31
 800bdc2:	d404      	bmi.n	800bdce <_fflush_r+0x3a>
 800bdc4:	0599      	lsls	r1, r3, #22
 800bdc6:	d402      	bmi.n	800bdce <_fflush_r+0x3a>
 800bdc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdca:	f000 f915 	bl	800bff8 <__retarget_lock_acquire_recursive>
 800bdce:	4628      	mov	r0, r5
 800bdd0:	4621      	mov	r1, r4
 800bdd2:	f7ff ff59 	bl	800bc88 <__sflush_r>
 800bdd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bdd8:	07da      	lsls	r2, r3, #31
 800bdda:	4605      	mov	r5, r0
 800bddc:	d4e0      	bmi.n	800bda0 <_fflush_r+0xc>
 800bdde:	89a3      	ldrh	r3, [r4, #12]
 800bde0:	059b      	lsls	r3, r3, #22
 800bde2:	d4dd      	bmi.n	800bda0 <_fflush_r+0xc>
 800bde4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bde6:	f000 f908 	bl	800bffa <__retarget_lock_release_recursive>
 800bdea:	e7d9      	b.n	800bda0 <_fflush_r+0xc>
 800bdec:	4b05      	ldr	r3, [pc, #20]	; (800be04 <_fflush_r+0x70>)
 800bdee:	429c      	cmp	r4, r3
 800bdf0:	d101      	bne.n	800bdf6 <_fflush_r+0x62>
 800bdf2:	68ac      	ldr	r4, [r5, #8]
 800bdf4:	e7df      	b.n	800bdb6 <_fflush_r+0x22>
 800bdf6:	4b04      	ldr	r3, [pc, #16]	; (800be08 <_fflush_r+0x74>)
 800bdf8:	429c      	cmp	r4, r3
 800bdfa:	bf08      	it	eq
 800bdfc:	68ec      	ldreq	r4, [r5, #12]
 800bdfe:	e7da      	b.n	800bdb6 <_fflush_r+0x22>
 800be00:	0802480c 	.word	0x0802480c
 800be04:	0802482c 	.word	0x0802482c
 800be08:	080247ec 	.word	0x080247ec

0800be0c <std>:
 800be0c:	2300      	movs	r3, #0
 800be0e:	b510      	push	{r4, lr}
 800be10:	4604      	mov	r4, r0
 800be12:	e9c0 3300 	strd	r3, r3, [r0]
 800be16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800be1a:	6083      	str	r3, [r0, #8]
 800be1c:	8181      	strh	r1, [r0, #12]
 800be1e:	6643      	str	r3, [r0, #100]	; 0x64
 800be20:	81c2      	strh	r2, [r0, #14]
 800be22:	6183      	str	r3, [r0, #24]
 800be24:	4619      	mov	r1, r3
 800be26:	2208      	movs	r2, #8
 800be28:	305c      	adds	r0, #92	; 0x5c
 800be2a:	f7fd fb47 	bl	80094bc <memset>
 800be2e:	4b05      	ldr	r3, [pc, #20]	; (800be44 <std+0x38>)
 800be30:	6263      	str	r3, [r4, #36]	; 0x24
 800be32:	4b05      	ldr	r3, [pc, #20]	; (800be48 <std+0x3c>)
 800be34:	62a3      	str	r3, [r4, #40]	; 0x28
 800be36:	4b05      	ldr	r3, [pc, #20]	; (800be4c <std+0x40>)
 800be38:	62e3      	str	r3, [r4, #44]	; 0x2c
 800be3a:	4b05      	ldr	r3, [pc, #20]	; (800be50 <std+0x44>)
 800be3c:	6224      	str	r4, [r4, #32]
 800be3e:	6323      	str	r3, [r4, #48]	; 0x30
 800be40:	bd10      	pop	{r4, pc}
 800be42:	bf00      	nop
 800be44:	0800c161 	.word	0x0800c161
 800be48:	0800c183 	.word	0x0800c183
 800be4c:	0800c1bb 	.word	0x0800c1bb
 800be50:	0800c1df 	.word	0x0800c1df

0800be54 <_cleanup_r>:
 800be54:	4901      	ldr	r1, [pc, #4]	; (800be5c <_cleanup_r+0x8>)
 800be56:	f000 b8af 	b.w	800bfb8 <_fwalk_reent>
 800be5a:	bf00      	nop
 800be5c:	0800bd95 	.word	0x0800bd95

0800be60 <__sfmoreglue>:
 800be60:	b570      	push	{r4, r5, r6, lr}
 800be62:	2268      	movs	r2, #104	; 0x68
 800be64:	1e4d      	subs	r5, r1, #1
 800be66:	4355      	muls	r5, r2
 800be68:	460e      	mov	r6, r1
 800be6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800be6e:	f7ff fa65 	bl	800b33c <_malloc_r>
 800be72:	4604      	mov	r4, r0
 800be74:	b140      	cbz	r0, 800be88 <__sfmoreglue+0x28>
 800be76:	2100      	movs	r1, #0
 800be78:	e9c0 1600 	strd	r1, r6, [r0]
 800be7c:	300c      	adds	r0, #12
 800be7e:	60a0      	str	r0, [r4, #8]
 800be80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800be84:	f7fd fb1a 	bl	80094bc <memset>
 800be88:	4620      	mov	r0, r4
 800be8a:	bd70      	pop	{r4, r5, r6, pc}

0800be8c <__sfp_lock_acquire>:
 800be8c:	4801      	ldr	r0, [pc, #4]	; (800be94 <__sfp_lock_acquire+0x8>)
 800be8e:	f000 b8b3 	b.w	800bff8 <__retarget_lock_acquire_recursive>
 800be92:	bf00      	nop
 800be94:	200008b5 	.word	0x200008b5

0800be98 <__sfp_lock_release>:
 800be98:	4801      	ldr	r0, [pc, #4]	; (800bea0 <__sfp_lock_release+0x8>)
 800be9a:	f000 b8ae 	b.w	800bffa <__retarget_lock_release_recursive>
 800be9e:	bf00      	nop
 800bea0:	200008b5 	.word	0x200008b5

0800bea4 <__sinit_lock_acquire>:
 800bea4:	4801      	ldr	r0, [pc, #4]	; (800beac <__sinit_lock_acquire+0x8>)
 800bea6:	f000 b8a7 	b.w	800bff8 <__retarget_lock_acquire_recursive>
 800beaa:	bf00      	nop
 800beac:	200008b6 	.word	0x200008b6

0800beb0 <__sinit_lock_release>:
 800beb0:	4801      	ldr	r0, [pc, #4]	; (800beb8 <__sinit_lock_release+0x8>)
 800beb2:	f000 b8a2 	b.w	800bffa <__retarget_lock_release_recursive>
 800beb6:	bf00      	nop
 800beb8:	200008b6 	.word	0x200008b6

0800bebc <__sinit>:
 800bebc:	b510      	push	{r4, lr}
 800bebe:	4604      	mov	r4, r0
 800bec0:	f7ff fff0 	bl	800bea4 <__sinit_lock_acquire>
 800bec4:	69a3      	ldr	r3, [r4, #24]
 800bec6:	b11b      	cbz	r3, 800bed0 <__sinit+0x14>
 800bec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800becc:	f7ff bff0 	b.w	800beb0 <__sinit_lock_release>
 800bed0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bed4:	6523      	str	r3, [r4, #80]	; 0x50
 800bed6:	4b13      	ldr	r3, [pc, #76]	; (800bf24 <__sinit+0x68>)
 800bed8:	4a13      	ldr	r2, [pc, #76]	; (800bf28 <__sinit+0x6c>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	62a2      	str	r2, [r4, #40]	; 0x28
 800bede:	42a3      	cmp	r3, r4
 800bee0:	bf04      	itt	eq
 800bee2:	2301      	moveq	r3, #1
 800bee4:	61a3      	streq	r3, [r4, #24]
 800bee6:	4620      	mov	r0, r4
 800bee8:	f000 f820 	bl	800bf2c <__sfp>
 800beec:	6060      	str	r0, [r4, #4]
 800beee:	4620      	mov	r0, r4
 800bef0:	f000 f81c 	bl	800bf2c <__sfp>
 800bef4:	60a0      	str	r0, [r4, #8]
 800bef6:	4620      	mov	r0, r4
 800bef8:	f000 f818 	bl	800bf2c <__sfp>
 800befc:	2200      	movs	r2, #0
 800befe:	60e0      	str	r0, [r4, #12]
 800bf00:	2104      	movs	r1, #4
 800bf02:	6860      	ldr	r0, [r4, #4]
 800bf04:	f7ff ff82 	bl	800be0c <std>
 800bf08:	68a0      	ldr	r0, [r4, #8]
 800bf0a:	2201      	movs	r2, #1
 800bf0c:	2109      	movs	r1, #9
 800bf0e:	f7ff ff7d 	bl	800be0c <std>
 800bf12:	68e0      	ldr	r0, [r4, #12]
 800bf14:	2202      	movs	r2, #2
 800bf16:	2112      	movs	r1, #18
 800bf18:	f7ff ff78 	bl	800be0c <std>
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	61a3      	str	r3, [r4, #24]
 800bf20:	e7d2      	b.n	800bec8 <__sinit+0xc>
 800bf22:	bf00      	nop
 800bf24:	08024474 	.word	0x08024474
 800bf28:	0800be55 	.word	0x0800be55

0800bf2c <__sfp>:
 800bf2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf2e:	4607      	mov	r7, r0
 800bf30:	f7ff ffac 	bl	800be8c <__sfp_lock_acquire>
 800bf34:	4b1e      	ldr	r3, [pc, #120]	; (800bfb0 <__sfp+0x84>)
 800bf36:	681e      	ldr	r6, [r3, #0]
 800bf38:	69b3      	ldr	r3, [r6, #24]
 800bf3a:	b913      	cbnz	r3, 800bf42 <__sfp+0x16>
 800bf3c:	4630      	mov	r0, r6
 800bf3e:	f7ff ffbd 	bl	800bebc <__sinit>
 800bf42:	3648      	adds	r6, #72	; 0x48
 800bf44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bf48:	3b01      	subs	r3, #1
 800bf4a:	d503      	bpl.n	800bf54 <__sfp+0x28>
 800bf4c:	6833      	ldr	r3, [r6, #0]
 800bf4e:	b30b      	cbz	r3, 800bf94 <__sfp+0x68>
 800bf50:	6836      	ldr	r6, [r6, #0]
 800bf52:	e7f7      	b.n	800bf44 <__sfp+0x18>
 800bf54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bf58:	b9d5      	cbnz	r5, 800bf90 <__sfp+0x64>
 800bf5a:	4b16      	ldr	r3, [pc, #88]	; (800bfb4 <__sfp+0x88>)
 800bf5c:	60e3      	str	r3, [r4, #12]
 800bf5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bf62:	6665      	str	r5, [r4, #100]	; 0x64
 800bf64:	f000 f847 	bl	800bff6 <__retarget_lock_init_recursive>
 800bf68:	f7ff ff96 	bl	800be98 <__sfp_lock_release>
 800bf6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bf70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bf74:	6025      	str	r5, [r4, #0]
 800bf76:	61a5      	str	r5, [r4, #24]
 800bf78:	2208      	movs	r2, #8
 800bf7a:	4629      	mov	r1, r5
 800bf7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bf80:	f7fd fa9c 	bl	80094bc <memset>
 800bf84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bf88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bf8c:	4620      	mov	r0, r4
 800bf8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf90:	3468      	adds	r4, #104	; 0x68
 800bf92:	e7d9      	b.n	800bf48 <__sfp+0x1c>
 800bf94:	2104      	movs	r1, #4
 800bf96:	4638      	mov	r0, r7
 800bf98:	f7ff ff62 	bl	800be60 <__sfmoreglue>
 800bf9c:	4604      	mov	r4, r0
 800bf9e:	6030      	str	r0, [r6, #0]
 800bfa0:	2800      	cmp	r0, #0
 800bfa2:	d1d5      	bne.n	800bf50 <__sfp+0x24>
 800bfa4:	f7ff ff78 	bl	800be98 <__sfp_lock_release>
 800bfa8:	230c      	movs	r3, #12
 800bfaa:	603b      	str	r3, [r7, #0]
 800bfac:	e7ee      	b.n	800bf8c <__sfp+0x60>
 800bfae:	bf00      	nop
 800bfb0:	08024474 	.word	0x08024474
 800bfb4:	ffff0001 	.word	0xffff0001

0800bfb8 <_fwalk_reent>:
 800bfb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfbc:	4606      	mov	r6, r0
 800bfbe:	4688      	mov	r8, r1
 800bfc0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bfc4:	2700      	movs	r7, #0
 800bfc6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bfca:	f1b9 0901 	subs.w	r9, r9, #1
 800bfce:	d505      	bpl.n	800bfdc <_fwalk_reent+0x24>
 800bfd0:	6824      	ldr	r4, [r4, #0]
 800bfd2:	2c00      	cmp	r4, #0
 800bfd4:	d1f7      	bne.n	800bfc6 <_fwalk_reent+0xe>
 800bfd6:	4638      	mov	r0, r7
 800bfd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfdc:	89ab      	ldrh	r3, [r5, #12]
 800bfde:	2b01      	cmp	r3, #1
 800bfe0:	d907      	bls.n	800bff2 <_fwalk_reent+0x3a>
 800bfe2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	d003      	beq.n	800bff2 <_fwalk_reent+0x3a>
 800bfea:	4629      	mov	r1, r5
 800bfec:	4630      	mov	r0, r6
 800bfee:	47c0      	blx	r8
 800bff0:	4307      	orrs	r7, r0
 800bff2:	3568      	adds	r5, #104	; 0x68
 800bff4:	e7e9      	b.n	800bfca <_fwalk_reent+0x12>

0800bff6 <__retarget_lock_init_recursive>:
 800bff6:	4770      	bx	lr

0800bff8 <__retarget_lock_acquire_recursive>:
 800bff8:	4770      	bx	lr

0800bffa <__retarget_lock_release_recursive>:
 800bffa:	4770      	bx	lr

0800bffc <__swhatbuf_r>:
 800bffc:	b570      	push	{r4, r5, r6, lr}
 800bffe:	460e      	mov	r6, r1
 800c000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c004:	2900      	cmp	r1, #0
 800c006:	b096      	sub	sp, #88	; 0x58
 800c008:	4614      	mov	r4, r2
 800c00a:	461d      	mov	r5, r3
 800c00c:	da08      	bge.n	800c020 <__swhatbuf_r+0x24>
 800c00e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c012:	2200      	movs	r2, #0
 800c014:	602a      	str	r2, [r5, #0]
 800c016:	061a      	lsls	r2, r3, #24
 800c018:	d410      	bmi.n	800c03c <__swhatbuf_r+0x40>
 800c01a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c01e:	e00e      	b.n	800c03e <__swhatbuf_r+0x42>
 800c020:	466a      	mov	r2, sp
 800c022:	f000 f903 	bl	800c22c <_fstat_r>
 800c026:	2800      	cmp	r0, #0
 800c028:	dbf1      	blt.n	800c00e <__swhatbuf_r+0x12>
 800c02a:	9a01      	ldr	r2, [sp, #4]
 800c02c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c030:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c034:	425a      	negs	r2, r3
 800c036:	415a      	adcs	r2, r3
 800c038:	602a      	str	r2, [r5, #0]
 800c03a:	e7ee      	b.n	800c01a <__swhatbuf_r+0x1e>
 800c03c:	2340      	movs	r3, #64	; 0x40
 800c03e:	2000      	movs	r0, #0
 800c040:	6023      	str	r3, [r4, #0]
 800c042:	b016      	add	sp, #88	; 0x58
 800c044:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c048 <__smakebuf_r>:
 800c048:	898b      	ldrh	r3, [r1, #12]
 800c04a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c04c:	079d      	lsls	r5, r3, #30
 800c04e:	4606      	mov	r6, r0
 800c050:	460c      	mov	r4, r1
 800c052:	d507      	bpl.n	800c064 <__smakebuf_r+0x1c>
 800c054:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c058:	6023      	str	r3, [r4, #0]
 800c05a:	6123      	str	r3, [r4, #16]
 800c05c:	2301      	movs	r3, #1
 800c05e:	6163      	str	r3, [r4, #20]
 800c060:	b002      	add	sp, #8
 800c062:	bd70      	pop	{r4, r5, r6, pc}
 800c064:	ab01      	add	r3, sp, #4
 800c066:	466a      	mov	r2, sp
 800c068:	f7ff ffc8 	bl	800bffc <__swhatbuf_r>
 800c06c:	9900      	ldr	r1, [sp, #0]
 800c06e:	4605      	mov	r5, r0
 800c070:	4630      	mov	r0, r6
 800c072:	f7ff f963 	bl	800b33c <_malloc_r>
 800c076:	b948      	cbnz	r0, 800c08c <__smakebuf_r+0x44>
 800c078:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c07c:	059a      	lsls	r2, r3, #22
 800c07e:	d4ef      	bmi.n	800c060 <__smakebuf_r+0x18>
 800c080:	f023 0303 	bic.w	r3, r3, #3
 800c084:	f043 0302 	orr.w	r3, r3, #2
 800c088:	81a3      	strh	r3, [r4, #12]
 800c08a:	e7e3      	b.n	800c054 <__smakebuf_r+0xc>
 800c08c:	4b0d      	ldr	r3, [pc, #52]	; (800c0c4 <__smakebuf_r+0x7c>)
 800c08e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c090:	89a3      	ldrh	r3, [r4, #12]
 800c092:	6020      	str	r0, [r4, #0]
 800c094:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c098:	81a3      	strh	r3, [r4, #12]
 800c09a:	9b00      	ldr	r3, [sp, #0]
 800c09c:	6163      	str	r3, [r4, #20]
 800c09e:	9b01      	ldr	r3, [sp, #4]
 800c0a0:	6120      	str	r0, [r4, #16]
 800c0a2:	b15b      	cbz	r3, 800c0bc <__smakebuf_r+0x74>
 800c0a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0a8:	4630      	mov	r0, r6
 800c0aa:	f000 f8d1 	bl	800c250 <_isatty_r>
 800c0ae:	b128      	cbz	r0, 800c0bc <__smakebuf_r+0x74>
 800c0b0:	89a3      	ldrh	r3, [r4, #12]
 800c0b2:	f023 0303 	bic.w	r3, r3, #3
 800c0b6:	f043 0301 	orr.w	r3, r3, #1
 800c0ba:	81a3      	strh	r3, [r4, #12]
 800c0bc:	89a0      	ldrh	r0, [r4, #12]
 800c0be:	4305      	orrs	r5, r0
 800c0c0:	81a5      	strh	r5, [r4, #12]
 800c0c2:	e7cd      	b.n	800c060 <__smakebuf_r+0x18>
 800c0c4:	0800be55 	.word	0x0800be55

0800c0c8 <_malloc_usable_size_r>:
 800c0c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0cc:	1f18      	subs	r0, r3, #4
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	bfbc      	itt	lt
 800c0d2:	580b      	ldrlt	r3, [r1, r0]
 800c0d4:	18c0      	addlt	r0, r0, r3
 800c0d6:	4770      	bx	lr

0800c0d8 <_raise_r>:
 800c0d8:	291f      	cmp	r1, #31
 800c0da:	b538      	push	{r3, r4, r5, lr}
 800c0dc:	4604      	mov	r4, r0
 800c0de:	460d      	mov	r5, r1
 800c0e0:	d904      	bls.n	800c0ec <_raise_r+0x14>
 800c0e2:	2316      	movs	r3, #22
 800c0e4:	6003      	str	r3, [r0, #0]
 800c0e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c0ea:	bd38      	pop	{r3, r4, r5, pc}
 800c0ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c0ee:	b112      	cbz	r2, 800c0f6 <_raise_r+0x1e>
 800c0f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0f4:	b94b      	cbnz	r3, 800c10a <_raise_r+0x32>
 800c0f6:	4620      	mov	r0, r4
 800c0f8:	f000 f830 	bl	800c15c <_getpid_r>
 800c0fc:	462a      	mov	r2, r5
 800c0fe:	4601      	mov	r1, r0
 800c100:	4620      	mov	r0, r4
 800c102:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c106:	f000 b817 	b.w	800c138 <_kill_r>
 800c10a:	2b01      	cmp	r3, #1
 800c10c:	d00a      	beq.n	800c124 <_raise_r+0x4c>
 800c10e:	1c59      	adds	r1, r3, #1
 800c110:	d103      	bne.n	800c11a <_raise_r+0x42>
 800c112:	2316      	movs	r3, #22
 800c114:	6003      	str	r3, [r0, #0]
 800c116:	2001      	movs	r0, #1
 800c118:	e7e7      	b.n	800c0ea <_raise_r+0x12>
 800c11a:	2400      	movs	r4, #0
 800c11c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c120:	4628      	mov	r0, r5
 800c122:	4798      	blx	r3
 800c124:	2000      	movs	r0, #0
 800c126:	e7e0      	b.n	800c0ea <_raise_r+0x12>

0800c128 <raise>:
 800c128:	4b02      	ldr	r3, [pc, #8]	; (800c134 <raise+0xc>)
 800c12a:	4601      	mov	r1, r0
 800c12c:	6818      	ldr	r0, [r3, #0]
 800c12e:	f7ff bfd3 	b.w	800c0d8 <_raise_r>
 800c132:	bf00      	nop
 800c134:	200000cc 	.word	0x200000cc

0800c138 <_kill_r>:
 800c138:	b538      	push	{r3, r4, r5, lr}
 800c13a:	4d07      	ldr	r5, [pc, #28]	; (800c158 <_kill_r+0x20>)
 800c13c:	2300      	movs	r3, #0
 800c13e:	4604      	mov	r4, r0
 800c140:	4608      	mov	r0, r1
 800c142:	4611      	mov	r1, r2
 800c144:	602b      	str	r3, [r5, #0]
 800c146:	f000 f923 	bl	800c390 <_kill>
 800c14a:	1c43      	adds	r3, r0, #1
 800c14c:	d102      	bne.n	800c154 <_kill_r+0x1c>
 800c14e:	682b      	ldr	r3, [r5, #0]
 800c150:	b103      	cbz	r3, 800c154 <_kill_r+0x1c>
 800c152:	6023      	str	r3, [r4, #0]
 800c154:	bd38      	pop	{r3, r4, r5, pc}
 800c156:	bf00      	nop
 800c158:	200008b0 	.word	0x200008b0

0800c15c <_getpid_r>:
 800c15c:	f000 b908 	b.w	800c370 <_getpid>

0800c160 <__sread>:
 800c160:	b510      	push	{r4, lr}
 800c162:	460c      	mov	r4, r1
 800c164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c168:	f000 f894 	bl	800c294 <_read_r>
 800c16c:	2800      	cmp	r0, #0
 800c16e:	bfab      	itete	ge
 800c170:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c172:	89a3      	ldrhlt	r3, [r4, #12]
 800c174:	181b      	addge	r3, r3, r0
 800c176:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c17a:	bfac      	ite	ge
 800c17c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c17e:	81a3      	strhlt	r3, [r4, #12]
 800c180:	bd10      	pop	{r4, pc}

0800c182 <__swrite>:
 800c182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c186:	461f      	mov	r7, r3
 800c188:	898b      	ldrh	r3, [r1, #12]
 800c18a:	05db      	lsls	r3, r3, #23
 800c18c:	4605      	mov	r5, r0
 800c18e:	460c      	mov	r4, r1
 800c190:	4616      	mov	r6, r2
 800c192:	d505      	bpl.n	800c1a0 <__swrite+0x1e>
 800c194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c198:	2302      	movs	r3, #2
 800c19a:	2200      	movs	r2, #0
 800c19c:	f000 f868 	bl	800c270 <_lseek_r>
 800c1a0:	89a3      	ldrh	r3, [r4, #12]
 800c1a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c1aa:	81a3      	strh	r3, [r4, #12]
 800c1ac:	4632      	mov	r2, r6
 800c1ae:	463b      	mov	r3, r7
 800c1b0:	4628      	mov	r0, r5
 800c1b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1b6:	f000 b817 	b.w	800c1e8 <_write_r>

0800c1ba <__sseek>:
 800c1ba:	b510      	push	{r4, lr}
 800c1bc:	460c      	mov	r4, r1
 800c1be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1c2:	f000 f855 	bl	800c270 <_lseek_r>
 800c1c6:	1c43      	adds	r3, r0, #1
 800c1c8:	89a3      	ldrh	r3, [r4, #12]
 800c1ca:	bf15      	itete	ne
 800c1cc:	6560      	strne	r0, [r4, #84]	; 0x54
 800c1ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c1d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c1d6:	81a3      	strheq	r3, [r4, #12]
 800c1d8:	bf18      	it	ne
 800c1da:	81a3      	strhne	r3, [r4, #12]
 800c1dc:	bd10      	pop	{r4, pc}

0800c1de <__sclose>:
 800c1de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1e2:	f000 b813 	b.w	800c20c <_close_r>
	...

0800c1e8 <_write_r>:
 800c1e8:	b538      	push	{r3, r4, r5, lr}
 800c1ea:	4d07      	ldr	r5, [pc, #28]	; (800c208 <_write_r+0x20>)
 800c1ec:	4604      	mov	r4, r0
 800c1ee:	4608      	mov	r0, r1
 800c1f0:	4611      	mov	r1, r2
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	602a      	str	r2, [r5, #0]
 800c1f6:	461a      	mov	r2, r3
 800c1f8:	f000 f8f0 	bl	800c3dc <_write>
 800c1fc:	1c43      	adds	r3, r0, #1
 800c1fe:	d102      	bne.n	800c206 <_write_r+0x1e>
 800c200:	682b      	ldr	r3, [r5, #0]
 800c202:	b103      	cbz	r3, 800c206 <_write_r+0x1e>
 800c204:	6023      	str	r3, [r4, #0]
 800c206:	bd38      	pop	{r3, r4, r5, pc}
 800c208:	200008b0 	.word	0x200008b0

0800c20c <_close_r>:
 800c20c:	b538      	push	{r3, r4, r5, lr}
 800c20e:	4d06      	ldr	r5, [pc, #24]	; (800c228 <_close_r+0x1c>)
 800c210:	2300      	movs	r3, #0
 800c212:	4604      	mov	r4, r0
 800c214:	4608      	mov	r0, r1
 800c216:	602b      	str	r3, [r5, #0]
 800c218:	f000 f89a 	bl	800c350 <_close>
 800c21c:	1c43      	adds	r3, r0, #1
 800c21e:	d102      	bne.n	800c226 <_close_r+0x1a>
 800c220:	682b      	ldr	r3, [r5, #0]
 800c222:	b103      	cbz	r3, 800c226 <_close_r+0x1a>
 800c224:	6023      	str	r3, [r4, #0]
 800c226:	bd38      	pop	{r3, r4, r5, pc}
 800c228:	200008b0 	.word	0x200008b0

0800c22c <_fstat_r>:
 800c22c:	b538      	push	{r3, r4, r5, lr}
 800c22e:	4d07      	ldr	r5, [pc, #28]	; (800c24c <_fstat_r+0x20>)
 800c230:	2300      	movs	r3, #0
 800c232:	4604      	mov	r4, r0
 800c234:	4608      	mov	r0, r1
 800c236:	4611      	mov	r1, r2
 800c238:	602b      	str	r3, [r5, #0]
 800c23a:	f000 f891 	bl	800c360 <_fstat>
 800c23e:	1c43      	adds	r3, r0, #1
 800c240:	d102      	bne.n	800c248 <_fstat_r+0x1c>
 800c242:	682b      	ldr	r3, [r5, #0]
 800c244:	b103      	cbz	r3, 800c248 <_fstat_r+0x1c>
 800c246:	6023      	str	r3, [r4, #0]
 800c248:	bd38      	pop	{r3, r4, r5, pc}
 800c24a:	bf00      	nop
 800c24c:	200008b0 	.word	0x200008b0

0800c250 <_isatty_r>:
 800c250:	b538      	push	{r3, r4, r5, lr}
 800c252:	4d06      	ldr	r5, [pc, #24]	; (800c26c <_isatty_r+0x1c>)
 800c254:	2300      	movs	r3, #0
 800c256:	4604      	mov	r4, r0
 800c258:	4608      	mov	r0, r1
 800c25a:	602b      	str	r3, [r5, #0]
 800c25c:	f000 f890 	bl	800c380 <_isatty>
 800c260:	1c43      	adds	r3, r0, #1
 800c262:	d102      	bne.n	800c26a <_isatty_r+0x1a>
 800c264:	682b      	ldr	r3, [r5, #0]
 800c266:	b103      	cbz	r3, 800c26a <_isatty_r+0x1a>
 800c268:	6023      	str	r3, [r4, #0]
 800c26a:	bd38      	pop	{r3, r4, r5, pc}
 800c26c:	200008b0 	.word	0x200008b0

0800c270 <_lseek_r>:
 800c270:	b538      	push	{r3, r4, r5, lr}
 800c272:	4d07      	ldr	r5, [pc, #28]	; (800c290 <_lseek_r+0x20>)
 800c274:	4604      	mov	r4, r0
 800c276:	4608      	mov	r0, r1
 800c278:	4611      	mov	r1, r2
 800c27a:	2200      	movs	r2, #0
 800c27c:	602a      	str	r2, [r5, #0]
 800c27e:	461a      	mov	r2, r3
 800c280:	f000 f88e 	bl	800c3a0 <_lseek>
 800c284:	1c43      	adds	r3, r0, #1
 800c286:	d102      	bne.n	800c28e <_lseek_r+0x1e>
 800c288:	682b      	ldr	r3, [r5, #0]
 800c28a:	b103      	cbz	r3, 800c28e <_lseek_r+0x1e>
 800c28c:	6023      	str	r3, [r4, #0]
 800c28e:	bd38      	pop	{r3, r4, r5, pc}
 800c290:	200008b0 	.word	0x200008b0

0800c294 <_read_r>:
 800c294:	b538      	push	{r3, r4, r5, lr}
 800c296:	4d07      	ldr	r5, [pc, #28]	; (800c2b4 <_read_r+0x20>)
 800c298:	4604      	mov	r4, r0
 800c29a:	4608      	mov	r0, r1
 800c29c:	4611      	mov	r1, r2
 800c29e:	2200      	movs	r2, #0
 800c2a0:	602a      	str	r2, [r5, #0]
 800c2a2:	461a      	mov	r2, r3
 800c2a4:	f000 f884 	bl	800c3b0 <_read>
 800c2a8:	1c43      	adds	r3, r0, #1
 800c2aa:	d102      	bne.n	800c2b2 <_read_r+0x1e>
 800c2ac:	682b      	ldr	r3, [r5, #0]
 800c2ae:	b103      	cbz	r3, 800c2b2 <_read_r+0x1e>
 800c2b0:	6023      	str	r3, [r4, #0]
 800c2b2:	bd38      	pop	{r3, r4, r5, pc}
 800c2b4:	200008b0 	.word	0x200008b0

0800c2b8 <roundf>:
 800c2b8:	ee10 0a10 	vmov	r0, s0
 800c2bc:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800c2c0:	3a7f      	subs	r2, #127	; 0x7f
 800c2c2:	2a16      	cmp	r2, #22
 800c2c4:	dc15      	bgt.n	800c2f2 <roundf+0x3a>
 800c2c6:	2a00      	cmp	r2, #0
 800c2c8:	da08      	bge.n	800c2dc <roundf+0x24>
 800c2ca:	3201      	adds	r2, #1
 800c2cc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800c2d0:	d101      	bne.n	800c2d6 <roundf+0x1e>
 800c2d2:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800c2d6:	ee00 3a10 	vmov	s0, r3
 800c2da:	4770      	bx	lr
 800c2dc:	4907      	ldr	r1, [pc, #28]	; (800c2fc <roundf+0x44>)
 800c2de:	4111      	asrs	r1, r2
 800c2e0:	4208      	tst	r0, r1
 800c2e2:	d0fa      	beq.n	800c2da <roundf+0x22>
 800c2e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c2e8:	4113      	asrs	r3, r2
 800c2ea:	4403      	add	r3, r0
 800c2ec:	ea23 0301 	bic.w	r3, r3, r1
 800c2f0:	e7f1      	b.n	800c2d6 <roundf+0x1e>
 800c2f2:	2a80      	cmp	r2, #128	; 0x80
 800c2f4:	d1f1      	bne.n	800c2da <roundf+0x22>
 800c2f6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c2fa:	4770      	bx	lr
 800c2fc:	007fffff 	.word	0x007fffff

0800c300 <sqrtf>:
 800c300:	b508      	push	{r3, lr}
 800c302:	ed2d 8b02 	vpush	{d8}
 800c306:	eeb0 8a40 	vmov.f32	s16, s0
 800c30a:	f000 f817 	bl	800c33c <__ieee754_sqrtf>
 800c30e:	eeb4 8a48 	vcmp.f32	s16, s16
 800c312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c316:	d60c      	bvs.n	800c332 <sqrtf+0x32>
 800c318:	eddf 8a07 	vldr	s17, [pc, #28]	; 800c338 <sqrtf+0x38>
 800c31c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c324:	d505      	bpl.n	800c332 <sqrtf+0x32>
 800c326:	f000 f80d 	bl	800c344 <__errno>
 800c32a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c32e:	2321      	movs	r3, #33	; 0x21
 800c330:	6003      	str	r3, [r0, #0]
 800c332:	ecbd 8b02 	vpop	{d8}
 800c336:	bd08      	pop	{r3, pc}
 800c338:	00000000 	.word	0x00000000

0800c33c <__ieee754_sqrtf>:
 800c33c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c340:	4770      	bx	lr
	...

0800c344 <__errno>:
 800c344:	4b01      	ldr	r3, [pc, #4]	; (800c34c <__errno+0x8>)
 800c346:	6818      	ldr	r0, [r3, #0]
 800c348:	4770      	bx	lr
 800c34a:	bf00      	nop
 800c34c:	200000cc 	.word	0x200000cc

0800c350 <_close>:
 800c350:	4b02      	ldr	r3, [pc, #8]	; (800c35c <_close+0xc>)
 800c352:	2258      	movs	r2, #88	; 0x58
 800c354:	601a      	str	r2, [r3, #0]
 800c356:	f04f 30ff 	mov.w	r0, #4294967295
 800c35a:	4770      	bx	lr
 800c35c:	200008b0 	.word	0x200008b0

0800c360 <_fstat>:
 800c360:	4b02      	ldr	r3, [pc, #8]	; (800c36c <_fstat+0xc>)
 800c362:	2258      	movs	r2, #88	; 0x58
 800c364:	601a      	str	r2, [r3, #0]
 800c366:	f04f 30ff 	mov.w	r0, #4294967295
 800c36a:	4770      	bx	lr
 800c36c:	200008b0 	.word	0x200008b0

0800c370 <_getpid>:
 800c370:	4b02      	ldr	r3, [pc, #8]	; (800c37c <_getpid+0xc>)
 800c372:	2258      	movs	r2, #88	; 0x58
 800c374:	601a      	str	r2, [r3, #0]
 800c376:	f04f 30ff 	mov.w	r0, #4294967295
 800c37a:	4770      	bx	lr
 800c37c:	200008b0 	.word	0x200008b0

0800c380 <_isatty>:
 800c380:	4b02      	ldr	r3, [pc, #8]	; (800c38c <_isatty+0xc>)
 800c382:	2258      	movs	r2, #88	; 0x58
 800c384:	601a      	str	r2, [r3, #0]
 800c386:	2000      	movs	r0, #0
 800c388:	4770      	bx	lr
 800c38a:	bf00      	nop
 800c38c:	200008b0 	.word	0x200008b0

0800c390 <_kill>:
 800c390:	4b02      	ldr	r3, [pc, #8]	; (800c39c <_kill+0xc>)
 800c392:	2258      	movs	r2, #88	; 0x58
 800c394:	601a      	str	r2, [r3, #0]
 800c396:	f04f 30ff 	mov.w	r0, #4294967295
 800c39a:	4770      	bx	lr
 800c39c:	200008b0 	.word	0x200008b0

0800c3a0 <_lseek>:
 800c3a0:	4b02      	ldr	r3, [pc, #8]	; (800c3ac <_lseek+0xc>)
 800c3a2:	2258      	movs	r2, #88	; 0x58
 800c3a4:	601a      	str	r2, [r3, #0]
 800c3a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3aa:	4770      	bx	lr
 800c3ac:	200008b0 	.word	0x200008b0

0800c3b0 <_read>:
 800c3b0:	4b02      	ldr	r3, [pc, #8]	; (800c3bc <_read+0xc>)
 800c3b2:	2258      	movs	r2, #88	; 0x58
 800c3b4:	601a      	str	r2, [r3, #0]
 800c3b6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ba:	4770      	bx	lr
 800c3bc:	200008b0 	.word	0x200008b0

0800c3c0 <_sbrk>:
 800c3c0:	4a04      	ldr	r2, [pc, #16]	; (800c3d4 <_sbrk+0x14>)
 800c3c2:	6811      	ldr	r1, [r2, #0]
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	b909      	cbnz	r1, 800c3cc <_sbrk+0xc>
 800c3c8:	4903      	ldr	r1, [pc, #12]	; (800c3d8 <_sbrk+0x18>)
 800c3ca:	6011      	str	r1, [r2, #0]
 800c3cc:	6810      	ldr	r0, [r2, #0]
 800c3ce:	4403      	add	r3, r0
 800c3d0:	6013      	str	r3, [r2, #0]
 800c3d2:	4770      	bx	lr
 800c3d4:	200008b8 	.word	0x200008b8
 800c3d8:	200008c0 	.word	0x200008c0

0800c3dc <_write>:
 800c3dc:	4b02      	ldr	r3, [pc, #8]	; (800c3e8 <_write+0xc>)
 800c3de:	2258      	movs	r2, #88	; 0x58
 800c3e0:	601a      	str	r2, [r3, #0]
 800c3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800c3e6:	4770      	bx	lr
 800c3e8:	200008b0 	.word	0x200008b0

0800c3ec <_exit>:
 800c3ec:	e7fe      	b.n	800c3ec <_exit>
	...

0800c3f0 <_init>:
 800c3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3f2:	bf00      	nop
 800c3f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3f6:	bc08      	pop	{r3}
 800c3f8:	469e      	mov	lr, r3
 800c3fa:	4770      	bx	lr

0800c3fc <_fini>:
 800c3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3fe:	bf00      	nop
 800c400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c402:	bc08      	pop	{r3}
 800c404:	469e      	mov	lr, r3
 800c406:	4770      	bx	lr
