
*** Running vivado
    with args -log ctp7_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ctp7_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ctp7_top.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
Command: synth_design -top ctp7_top -part xc7vx690tffg1927-2 -flatten_hierarchy none -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 95986 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1461.699 ; gain = 87.996 ; free physical = 94484 ; free virtual = 181803
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function speedup does not always return a value [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/gbt_bank_k7v7/xlx_k7v7_gbt_bank_package.vhd:398]
WARNING: [Synth 8-2048] function txgtxbuffbypassmanual does not always return a value [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/gbt_bank_k7v7/xlx_k7v7_gbt_bank_package.vhd:467]
WARNING: [Synth 8-2048] function orgate does not always return a value [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/gbt_bank_k7v7/xlx_k7v7_gbt_bank_package.vhd:488]
WARNING: [Synth 8-1565] actual for formal port divider_i is neither a static name nor a globally static expression [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd:95]
WARNING: [Synth 8-1565] actual for formal port tx_common_frame_i is neither a static name nor a globally static expression [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd:151]
WARNING: [Synth 8-1565] actual for formal port reset_i is neither a static name nor a globally static expression [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd:256]
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:179]
WARNING: [Synth 8-1565] actual for formal port reset_i is neither a static name nor a globally static expression [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:197]
WARNING: [Synth 8-1565] actual for formal port reset_i is neither a static name nor a globally static expression [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:205]
WARNING: [Synth 8-1565] actual for formal port rx_mgt_rdy_i is neither a static name nor a globally static expression [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:292]
WARNING: [Synth 8-1565] actual for formal port reset_i is neither a static name nor a globally static expression [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:316]
WARNING: [Synth 8-1565] actual for formal port input_i is neither a static name nor a globally static expression [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:318]
INFO: [Synth 8-638] synthesizing module 'ctp7_top' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:61]
	Parameter TPD_G bound to: 32'b00000000000011110100001001000000 
	Parameter BUILD_INFO_G bound to: 2240'b11001110100110001011000001100111110001100100110100111111010110000110011011010101110011000111100111011111010001000100100001111010100111100000001000000000011100000000000000000000000000000000000101100011011101000111000000110111010111110111010001101111011100000011101000100000010101100110100101110110011000010110010001101111001000000111011000110010001100000011000100111000001011100011001000101100001000000110001101101111011100100111001001100101011011000110000101110100011011110111001000110010001011100110011001101110011000010110110000101110011001110110111101110110001000000010100001111000001110000011011001011111001101100011010000101001001011000010000001000010011101010110100101101100011101000010000001010100011101010110010100100000010011100110111101110110001000000011001000110111001000000011000100110011001110100011001100111000001110100011000000110000001000000100001101010011010101000010000000110010001100000011000100111000001000000110001001111001001000000111001001110010011010010111011001100101011100100110000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter XIL_DEVICE_G bound to: 7SERIES - type: string 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:175]
INFO: [Synth 8-3491] module 'v7_bd' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:1311' bound to instance 'i_v7_bd' of component 'v7_bd' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:192]
INFO: [Synth 8-638] synthesizing module 'v7_bd' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:1352]
INFO: [Synth 8-3491] module 'v7_bd_axi_chip2chip_0_0' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_axi_chip2chip_0_0_stub.vhdl:5' bound to instance 'axi_chip2chip_0' of component 'v7_bd_axi_chip2chip_0_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_chip2chip_0_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_axi_chip2chip_0_0_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'v7_bd_axi_interconnect_0_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:727]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_ZECGR5' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1J24L6H' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:162]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_BMC27U' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:283]
INFO: [Synth 8-3491] module 'v7_bd_auto_pc_0' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'v7_bd_auto_pc_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:449]
INFO: [Synth 8-638] synthesizing module 'v7_bd_auto_pc_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_13ZEY8I' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:564]
INFO: [Synth 8-3491] module 'v7_bd_xbar_0' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'v7_bd_xbar_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:1223]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xbar_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_xbar_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'v7_bd_clk_wiz_0_0' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'v7_bd_clk_wiz_0_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:1815]
INFO: [Synth 8-638] synthesizing module 'v7_bd_clk_wiz_0_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_clk_wiz_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'v7_bd_proc_sys_reset_0_0' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'v7_bd_proc_sys_reset_0_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:1824]
INFO: [Synth 8-638] synthesizing module 'v7_bd_proc_sys_reset_0_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'v7_bd_xadc_wiz_0_0' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'v7_bd_xadc_wiz_0_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/synth/v7_bd.vhd:1837]
INFO: [Synth 8-638] synthesizing module 'v7_bd_xadc_wiz_0_0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/v7_bd_xadc_wiz_0_0_stub.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'AxiLiteCrossbar' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:54]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter NUM_SLAVE_SLOTS_G bound to: 1 - type: integer 
	Parameter NUM_MASTER_SLOTS_G bound to: 3 - type: integer 
	Parameter DEC_ERROR_RESP_G bound to: 2'b11 
	Parameter MASTERS_CONFIG_G bound to: 237'b011000000000001100000000000000000000000000000000000000000010000111111111111111101100000000000010000000000000000000000000000000000000000001000011111111111111110110000000000000000000000000000000000000000000000000000000100001111111111111111 
	Parameter DEBUG_G bound to: 0 - type: bool 
INFO: [Synth 8-5858] RAM sAxiReadSlaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM sAxiWriteSlaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mAxiReadMasters_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-5858] RAM mAxiWriteMasters_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'r_reg[sAxiWriteSlaves][0][wready]' into 'r_reg[sAxiWriteSlaves][0][awready]' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element r_reg[sAxiWriteSlaves][0][wready] was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
INFO: [Synth 8-638] synthesizing module 'AxiVersion' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:67]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter BUILD_INFO_G bound to: 2240'b11001110100110001011000001100111110001100100110100111111010110000110011011010101110011000111100111011111010001000100100001111010100111100000001000000000011100000000000000000000000000000000000101100011011101000111000000110111010111110111010001101111011100000011101000100000010101100110100101110110011000010110010001101111001000000111011000110010001100000011000100111000001011100011001000101100001000000110001101101111011100100111001001100101011011000110000101110100011011110111001000110010001011100110011001101110011000010110110000101110011001110110111101110110001000000010100001111000001110000011011001011111001101100011010000101001001011000010000001000010011101010110100101101100011101000010000001010100011101010110010100100000010011100110111101110110001000000011001000110111001000000011000100110011001110100011001100111000001110100011000000110000001000000100001101010011010101000010000000110010001100000011000100111000001000000110001001111001001000000111001001110010011010010111011001100101011100100110000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DEVICE_ID_G bound to: 0 - type: integer 
	Parameter CLK_PERIOD_G bound to: 0.000000 - type: float 
	Parameter XIL_DEVICE_G bound to: 7SERIES - type: string 
	Parameter EN_DEVICE_DNA_G bound to: 1 - type: bool 
	Parameter EN_DS2411_G bound to: 0 - type: bool 
	Parameter EN_ICAP_G bound to: 0 - type: bool 
	Parameter USE_SLOWCLK_G bound to: 0 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter AUTO_RELOAD_EN_G bound to: 0 - type: bool 
	Parameter AUTO_RELOAD_TIME_G bound to: 10.000000 - type: float 
	Parameter AUTO_RELOAD_ADDR_G bound to: 0 - type: integer 
INFO: [Synth 8-5733] ignoring attributes on constant declaration BUILD_STRING_ROM_C [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:74]
INFO: [Synth 8-638] synthesizing module 'DeviceDna' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/xilinx/general/rtl/DeviceDna.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter XIL_DEVICE_G bound to: 7SERIES - type: string 
	Parameter USE_SLOWCLK_G bound to: 0 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter USE_SLOWCLK_G bound to: 0 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: string 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'DeviceDna7Series' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/xilinx/7Series/general/rtl/DeviceDna7Series.vhd:26' bound to instance 'DeviceDna7Series_Inst' of component 'DeviceDna7Series' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/xilinx/general/rtl/DeviceDna.vhd:73]
INFO: [Synth 8-638] synthesizing module 'DeviceDna7Series' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/xilinx/7Series/general/rtl/DeviceDna7Series.vhd:41]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter USE_SLOWCLK_G bound to: 0 - type: bool 
	Parameter BUFR_CLK_DIV_G bound to: 8 - type: string 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter SIM_DNA_VALUE_G bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BUFR_DIVIDE bound to: 8 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter BUFR_DIVIDE bound to: 1 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RstSync' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/RstSync.vhd:35]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter OUT_REG_RST_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 1 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/Synchronizer.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/Synchronizer.vhd:42]
	Parameter SIM_DNA_VALUE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 56 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element r_reg[counter] was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:247]
WARNING: [Synth 8-6014] Unused sequential element r_reg[counterRst] was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd:247]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiReadSlave][arready] in module/entity AxiVersion does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiReadSlave][arready] in module/entity AxiVersion does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][awready] in module/entity AxiVersion does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][awready] in module/entity AxiVersion does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net reg in module/entity AxiVersion does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:720]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][wready] in module/entity AxiVersion does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][wready] in module/entity AxiVersion does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
INFO: [Synth 8-638] synthesizing module 'ttc_core' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/firmware/hdl/ttc_core.vhd:40]
	Parameter TPD_G bound to: 32'b00000000000011110100001001000000 
INFO: [Synth 8-3491] module 'ttc_mmcm' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/ttc_mmcm_stub.vhdl:5' bound to instance 'i_ctp7_ttc_clocks' of component 'ttc_mmcm' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/firmware/hdl/ttc_core.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ttc_mmcm' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/ttc_mmcm_stub.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'ttc_cmd' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/firmware/hdl/ttc_cmd.vhd:32]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-638] synthesizing module 'ttc_decoder' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/firmware/hdl/TTC_decoder.vhd:56]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'local_timing_ref_gen' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/firmware/hdl/local_timin_ref_gen.vhd:28]
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized1' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 32'b00000000000011110100001001000000 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:49]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter BRAM_EN_G bound to: 0 - type: bool 
	Parameter ALTERA_SYN_G bound to: 0 - type: bool 
	Parameter ALTERA_RAM_G bound to: M9K - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FifoAsync' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/fifo/rtl/FifoAsync.vhd:65]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter BRAM_EN_G bound to: 0 - type: bool 
	Parameter FWFT_EN_G bound to: 1 - type: bool 
	Parameter USE_DSP48_G bound to: no - type: string 
	Parameter ALTERA_SYN_G bound to: 0 - type: bool 
	Parameter ALTERA_RAM_G bound to: M9K - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 32'b00000000000000000000000000000000 
	Parameter FULL_THRES_G bound to: 1 - type: integer 
	Parameter EMPTY_THRES_G bound to: 1 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'RstSync__parameterized0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/RstSync.vhd:35]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter OUT_REG_RST_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'FifoOutputPipeline' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd:43]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerVector__parameterized0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerVector.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized2' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'SimpleDualPortRam' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:53]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter BRAM_EN_G bound to: 0 - type: bool 
	Parameter DOB_REG_G bound to: 0 - type: bool 
	Parameter ALTERA_SYN_G bound to: 0 - type: bool 
	Parameter ALTERA_RAM_G bound to: M9K - type: string 
	Parameter BYTE_WR_EN_G bound to: 0 - type: bool 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter BYTE_WIDTH_G bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3936] Found unconnected internal register 'weaByteInt_reg' and it is trimmed from '4' to '1' bits. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element rdReg_reg[Ack] was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/fifo/rtl/FifoAsync.vhd:274]
WARNING: [Synth 8-6014] Unused sequential element rdReg_reg[rdy] was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/fifo/rtl/FifoAsync.vhd:274]
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShotCntVector' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerOneShotCntVector.vhd:50]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter USE_DSP48_G bound to: no - type: string 
	Parameter SYNTH_CNT_G bound to: 1'b1 
	Parameter CNT_RST_EDGE_G bound to: 1 - type: bool 
	Parameter CNT_WIDTH_G bound to: 32 - type: integer 
	Parameter WIDTH_G bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShotCnt' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerOneShotCnt.vhd:53]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter USE_DSP48_G bound to: no - type: string 
	Parameter SYNTH_CNT_G bound to: 1'b1 
	Parameter CNT_RST_EDGE_G bound to: 1 - type: bool 
	Parameter CNT_WIDTH_G bound to: 32 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'SynchronizerOneShot' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerOneShot.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter PULSE_WIDTH_G bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RstSync__parameterized1' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/RstSync.vhd:35]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter IN_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter RELEASE_DELAY_G bound to: 3 - type: integer 
	Parameter OUT_REG_RST_G bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SynchronizerEdge' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerEdge.vhd:39]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 3 - type: integer 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized3' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'Synchronizer__parameterized4' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/Synchronizer.vhd:38]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter RST_POLARITY_G bound to: 1'b1 
	Parameter OUT_POLARITY_G bound to: 1'b1 
	Parameter RST_ASYNC_G bound to: 0 - type: bool 
	Parameter STAGES_G bound to: 2 - type: integer 
	Parameter BYPASS_SYNC_G bound to: 0 - type: bool 
	Parameter INIT_G bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SynchronizerFifo__parameterized0' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/base/sync/rtl/SynchronizerFifo.vhd:49]
	Parameter TPD_G bound to: 1000000 - type: integer 
	Parameter COMMON_CLK_G bound to: 0 - type: bool 
	Parameter BRAM_EN_G bound to: 0 - type: bool 
	Parameter ALTERA_SYN_G bound to: 0 - type: bool 
	Parameter ALTERA_RAM_G bound to: M9K - type: string 
	Parameter SYNC_STAGES_G bound to: 3 - type: integer 
	Parameter PIPE_STAGES_G bound to: 0 - type: integer 
	Parameter DATA_WIDTH_G bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_G bound to: 4 - type: integer 
	Parameter INIT_G bound to: 1'b0 
CRITICAL WARNING: [Synth 8-3848] Net ep[axiReadSlave][arready] in module/entity ttc_core does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiReadSlave][arready] in module/entity ttc_core does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][awready] in module/entity ttc_core does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][awready] in module/entity ttc_core does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][wready] in module/entity ttc_core does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:717]
CRITICAL WARNING: [Synth 8-3848] Net ep[axiWriteSlave][wready] in module/entity ttc_core does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd:789]
CRITICAL WARNING: [Synth 8-3848] Net s_ttc_dec_err_cnt_rst in module/entity ttc_core does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/firmware/hdl/ttc_core.vhd:136]
CRITICAL WARNING: [Synth 8-3848] Net ttc_cnt_rst in module/entity ttc_core does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/firmware/hdl/ttc_core.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:370]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:371]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:386]
INFO: [Synth 8-638] synthesizing module 'gth_wrapper' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:115]
	Parameter g_EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter g_STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter g_NUM_OF_GTH_GTs bound to: 36 - type: integer 
	Parameter g_NUM_OF_GTH_COMMONs bound to: 16 - type: integer 
	Parameter g_GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'gth_clk_bufs' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_clk_bufs.vhd:68]
	Parameter g_NUM_OF_GTH_GTs bound to: 36 - type: integer 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'gth_single_4p8g' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_4p8g.vhd:74]
	Parameter g_GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_4p8g.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_4p8g.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_4p8g.vhd:62]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 20'b00000000110000010000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CFOK_CFG bound to: 44'b00100100100000000000000001000000111010000000 
	Parameter CFOK_CFG2 bound to: 8'b00100000 
	Parameter CFOK_CFG3 bound to: 8'b00100000 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 19 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 15 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 32'b00000000101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 3 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 32'b00000000000000000000000010000000 
	Parameter PMA_RSV2 bound to: 32'b00011100000000000000000000001010 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 16'b0000000000001000 
	Parameter PMA_RSV5 bound to: 4'b0000 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 84'b000000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001000000000 
	Parameter RXLPM_LF_CFG bound to: 18'b001001000000000000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 2'b00 
	Parameter RXPI_CFG1 bound to: 2'b00 
	Parameter RXPI_CFG2 bound to: 2'b00 
	Parameter RXPI_CFG3 bound to: 2'b11 
	Parameter RXPI_CFG4 bound to: 1'b1 
	Parameter RXPI_CFG5 bound to: 1'b1 
	Parameter RXPI_CFG6 bound to: 3'b001 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_BIAS_CFG bound to: 24'b000011000000000000010000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b00 
	Parameter RX_CM_TRIM bound to: 4'b0000 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFELPM_CFG1 bound to: 1'b0 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b00 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b010 
	Parameter RX_DFE_AGC_CFG2 bound to: 4'b0000 
	Parameter RX_DFE_AGC_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000000010000011000000 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_H6_CFG bound to: 12'b000000100000 
	Parameter RX_DFE_H7_CFG bound to: 12'b000000100000 
	Parameter RX_DFE_KL_CFG bound to: 33'b001000001000000000000001100010000 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b010 
	Parameter RX_DFE_KL_LPM_KH_CFG2 bound to: 4'b0010 
	Parameter RX_DFE_KL_LPM_KH_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b010 
	Parameter RX_DFE_KL_LPM_KL_CFG2 bound to: 4'b0010 
	Parameter RX_DFE_KL_LPM_KL_OVRDEN bound to: 1'b1 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000010000000 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_ST_CFG bound to: 56'b00000000111000010000000000000000000011000000000000111111 
	Parameter RX_DFE_UT_CFG bound to: 17'b00011100000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011101010100011 
	Parameter RX_DISPERR_SEQ_MATCH bound to: FALSE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b100 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_PRECHARGE_TIME bound to: 20'b00010101010111001100 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_o[rxnotintable] in module/entity gth_single_4p8g does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_4p8g.vhd:65]
CRITICAL WARNING: [Synth 8-3848] Net s_cpll_pd in module/entity gth_single_4p8g does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_4p8g.vhd:104]
INFO: [Synth 8-638] synthesizing module 'gth_single_TX_STARTUP_FSM' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:121]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 1 - type: bool 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:277]
INFO: [Synth 8-638] synthesizing module 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:97]
	Parameter INITIALISE bound to: 6'b000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:285]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_TXRESETDONE' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:302]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:310]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:318]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:338]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:334]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_STARTUP_FSM.vhd:374]
INFO: [Synth 8-638] synthesizing module 'gth_single_RX_STARTUP_FSM' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:132]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_rxpmaresetdone' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:279]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:371]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_rx_fsm_reset_done_int' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:379]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_RXRESETDONE' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:396]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:404]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:412]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_data_valid' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:420]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:440]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:448]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element time_out_100us_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:435]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:436]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:462]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:477]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:552]
INFO: [Synth 8-638] synthesizing module 'gth_single_TX_MANUAL_PHASE_ALIGN' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:93]
	Parameter NUMBER_OF_LANES bound to: 1 - type: integer 
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_TXPHALIGNDONE' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:146]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_TXDLYSRESETDONE' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:154]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'gth_single_sync_pulse' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_pulse.vhd:75' bound to instance 'sync_TXPHINITDONE' of component 'gth_single_sync_pulse' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:162]
INFO: [Synth 8-638] synthesizing module 'gth_single_sync_pulse' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_pulse.vhd:92]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_pulse.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_pulse.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_pulse.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_pulse.vhd:99]
INFO: [Synth 8-638] synthesizing module 'gth_single_AUTO_PHASE_ALIGN' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_AUTO_PHASE_ALIGN.vhd:93]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_PHALIGNDONE' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_AUTO_PHASE_ALIGN.vhd:120]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gth_single_sync_block' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_sync_block.vhd:81' bound to instance 'sync_DLYSRESETDONE' of component 'gth_single_sync_block' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_AUTO_PHASE_ALIGN.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element count_phalign_edges_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_AUTO_PHASE_ALIGN.vhd:150]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[15][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[15][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[14][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[14][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[13][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[13][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[12][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[12][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[11][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[11][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[10][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[10][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[9][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[9][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[8][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[8][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[7][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[7][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[6][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[6][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[5][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[5][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[4][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[4][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[3][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[3][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[2][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[2][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[1][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[1][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[0][QPLLLOCK] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_status_arr[0][QPLLREFCLKLOST] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:172]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[15][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[15][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[14][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[14][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[13][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[13][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[12][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[12][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[11][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[11][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[10][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[10][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[9][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[9][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[8][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[8][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[7][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[7][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[6][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[6][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[5][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[5][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[4][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[4][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[3][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[3][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[2][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[2][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[1][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[1][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[0][DRPDO] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net s_gth_common_drp_out_arr[0][DRPRDY] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:175]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[35][rxdata] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[35][rxbyteisaligned] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[35][rxbyterealign] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[35][rxcommadet] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[35][rxdisperr] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[35][rxnotintable] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[35][rxchariscomma] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[35][rxcharisk] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[34][rxdata] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[34][rxbyteisaligned] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[34][rxbyterealign] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[34][rxcommadet] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[34][rxdisperr] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[34][rxnotintable] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[34][rxchariscomma] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[34][rxcharisk] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[33][rxdata] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[33][rxbyteisaligned] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Synth 8-3848] Net gth_rx_data_arr_o[33][rxbyterealign] in module/entity gth_wrapper does not have driver. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:101]
CRITICAL WARNING: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'gbt' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:86]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'latch' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/utils/latch.vhd:24]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-3491] module 'sync_fifo_gth_40' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/sync_fifo_gth_40_stub.vhdl:5' bound to instance 'i_rx_sync_fifo' of component 'sync_fifo_gth_40' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/gbt.vhd:177]
INFO: [Synth 8-638] synthesizing module 'gbt_tx' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd:132]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_scrambler' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd:137]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_scrambler_21bit' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd:103]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd:125]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder_gbtframe_rsencode' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd:79]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder_gbtframe_polydiv' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd:82]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder_gbtframe_intlver' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd:79]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd:118]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_latopt' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_latopt.vhd:116]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_phasemon' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd:21]
INFO: [Synth 8-638] synthesizing module 'gem_synchronizer' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/utils/gem_synchronizer.vhd:40]
	Parameter N_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/utils/gem_synchronizer.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/utils/gem_synchronizer.vhd:46]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'gbt_rx' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd:129]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd:110]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_wraddr' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd:105]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_pattsearch' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd:122]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_bscounter' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd:97]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_rightshift' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element rightShifter40b_gen.rxBitSlipCount_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd:196]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_gearbox' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd:111]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_gearbox_std' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_std.vhd:109]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_gearbox_std_rdctrl' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_std_rdctrl.vhd:99]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_gearbox_std_dpram' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/gbt_bank_k7v7/gbt_rx/xlx_k7v7_gbt_rx_gearbox_std_dpram.vhd:90]
INFO: [Synth 8-3491] module 'xlx_k7v7_rx_dpram' declared at '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/xlx_k7v7_rx_dpram_stub.vhdl:5' bound to instance 'dpram' of component 'xlx_k7v7_rx_dpram' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/gbt_bank_k7v7/gbt_rx/xlx_k7v7_gbt_rx_gearbox_std_dpram.vhd:116]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_rx_dpram' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/.Xil/Vivado-95979-correlator2.fnal.gov/realtime/xlx_k7v7_rx_dpram_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd:138]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_deintlver' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd:86]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_rsdec' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd:91]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_syndrom' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd:93]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_lmbddet' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd:91]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_errlcpoly' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd:95]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_chnsrch' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd:103]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_elpeval' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd:90]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_rs2errcor' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd:94]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_descrambler' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd:134]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_descrambler_21bit' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd:101]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_status' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd:119]
	Parameter GBT_BANK_ID bound to: 0 - type: integer 
	Parameter NUM_LINKS bound to: 36 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:513]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:514]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:580]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:657]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_AxiVersion'. This will prevent further optimization [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:278]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GEM_style_source_links.i_gth_wrapper'. This will prevent further optimization [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:409]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GEM_style_source_links.i_gbt'. This will prevent further optimization [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:470]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1784.613 ; gain = 410.910 ; free physical = 94259 ; free virtual = 181583
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
CRITICAL WARNING: [Synth 8-3295] tying undriven pin i_ttc_cmd:tcc_err_cnt_rst_i to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/firmware/hdl/ttc_core.vhd:163]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin U_TtcCnts_SyncOneShotCntVec:cntRst to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/firmware/hdl/ttc_core.vhd:328]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllrefclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTGREFCLK] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][3] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][2] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllrefclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTGREFCLK] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][3] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][2] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllrefclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTGREFCLK] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][3] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][2] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllrefclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTGREFCLK] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][3] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][2] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllrefclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTGREFCLK] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][3] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][2] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllrefclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTGREFCLK] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][3] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][2] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllrefclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTGREFCLK] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][3] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][2] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllrefclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTGREFCLK] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTNORTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[GTSOUTHREFCLK1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][3] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][2] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][1] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g:gth_tx_data_i[txcharisk][0] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Synth 8-3295] tying undriven pin gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g:gth_gt_clk_i[qpllrefclk] to constant 0 [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_wrapper.vhd:451]
CRITICAL WARNING: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1784.613 ; gain = 410.910 ; free physical = 94315 ; free virtual = 181639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1784.613 ; gain = 410.910 ; free physical = 94315 ; free virtual = 181639
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm/ttc_mmcm_in_context.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm/ttc_mmcm_in_context.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40/sync_fifo_gth_40_in_context.xdc] for cell 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_in_context.xdc] for cell 'i_v7_bd/axi_chip2chip_0'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_in_context.xdc] for cell 'i_v7_bd/axi_chip2chip_0'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_in_context.xdc] for cell 'i_v7_bd/clk_wiz_0'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_in_context.xdc] for cell 'i_v7_bd/clk_wiz_0'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'i_v7_bd/proc_sys_reset_0'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_in_context.xdc] for cell 'i_v7_bd/xadc_wiz_0'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0_in_context.xdc] for cell 'i_v7_bd/xadc_wiz_0'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_xbar_0/v7_bd_xbar_0/v7_bd_xbar_0_in_context.xdc] for cell 'i_v7_bd/axi_interconnect_0/xbar'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_xbar_0/v7_bd_xbar_0/v7_bd_xbar_0_in_context.xdc] for cell 'i_v7_bd/axi_interconnect_0/xbar'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_auto_pc_0/v7_bd_auto_pc_0/v7_bd_auto_pc_0_in_context.xdc] for cell 'i_v7_bd/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_auto_pc_0/v7_bd_auto_pc_0/v7_bd_auto_pc_0_in_context.xdc] for cell 'i_v7_bd/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:7]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT0'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:136]
INFO: [Timing 38-2] Deriving generated clocks [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:136]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT2'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:137]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:138]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:139]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*TXOUTCLK'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*TXOUTCLK'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*TXOUTCLK}]'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*TXOUTCLK}]'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*RXOUTCLK'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*RXOUTCLK'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*RXOUTCLK}]'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*RXOUTCLK}]'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].*/i_gthe2*RXOUTCLK'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].*/i_gthe2*TXOUTCLK'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].*/i_gthe2*RXOUTCLK}]'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].*/i_gthe2*TXOUTCLK}]'. [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc]
CRITICAL WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ctp7_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ctp7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ctp7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/constrs_1/new/ctp7_top.xdc]
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/constrs_1/new/ctp7_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/constrs_1/new/ctp7_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ctp7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ctp7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4464 instances were transformed.
  FD => FDRE: 4320 instances
  FDE => FDRE: 144 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2874.531 ; gain = 0.004 ; free physical = 93199 ; free virtual = 180524
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
INFO: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo' at clock pin 'wr_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:11 ; elapsed = 00:04:47 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 93895 ; free virtual = 181220
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[slave][0][wrState]' in module 'AxiLiteCrossbar'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[slave][0][rdState]' in module 'AxiLiteCrossbar'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][2][wrState]' in module 'AxiLiteCrossbar'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][2][rdState]' in module 'AxiLiteCrossbar'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][1][wrState]' in module 'AxiLiteCrossbar'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][1][rdState]' in module 'AxiLiteCrossbar'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][0][wrState]' in module 'AxiLiteCrossbar'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[master][0][rdState]' in module 'AxiLiteCrossbar'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'DeviceDna7Series'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gth_single_TX_STARTUP_FSM'
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:551]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:293]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:561]
INFO: [Synth 8-4471] merging register 'RXLPMLFHOLD_reg' into 'RXDFEAGCHOLD_reg' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:562]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXDFEAGCHOLD_reg' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element CPLL_RESET_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:551]
WARNING: [Synth 8-6014] Unused sequential element recclk_mon_count_reset_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:293]
WARNING: [Synth 8-6014] Unused sequential element RXDFELFHOLD_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:561]
WARNING: [Synth 8-6014] Unused sequential element RXLPMLFHOLD_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:562]
WARNING: [Synth 8-6014] Unused sequential element RXLPMHFHOLD_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_RX_STARTUP_FSM.vhd:563]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gth_single_RX_STARTUP_FSM'
INFO: [Synth 8-4471] merging register 'txphinitdone_clear_slave_reg' into 'txdone_clear_reg' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_clear_slave_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:209]
INFO: [Synth 8-802] inferred FSM for state register 'tx_phalign_manual_state_reg' in module 'gth_single_TX_MANUAL_PHASE_ALIGN'
INFO: [Synth 8-802] inferred FSM for state register 'phalign_state_reg' in module 'gth_single_AUTO_PHASE_ALIGN'
INFO: [Synth 8-802] inferred FSM for state register 'gbLatOpt40b_gen.address_reg' in module 'gbt_tx_gearbox_latopt'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gbt_rx_framealigner_pattsearch'
INFO: [Synth 8-4471] merging register 'RX_BITSLIP_NBR_O_reg[5:0]' into 'count_reg[5:0]' [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element RX_BITSLIP_NBR_O_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/common/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd:111]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][2][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][wrState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][wrState]' using encoding 'sequential' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][1][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][2][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            m_wait_req_s |                             0001 |                               00
         m_wait_readys_s |                             0010 |                               01
       m_wait_req_fall_s |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[master][0][rdState]' using encoding 'one-hot' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_wait_axi_txn_s |                               00 |                               00
             s_dec_err_s |                               01 |                               01
                 s_ack_s |                               10 |                               10
                 s_txn_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[slave][0][rdState]' using encoding 'sequential' in module 'AxiLiteCrossbar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  read_s |                              001 |                               00
                 shift_s |                              010 |                               01
                  done_s |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'DeviceDna7Series'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gth_single_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
    verify_recclk_stable |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_rxusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
      monitor_data_valid |                             1001 |                             1001
                fsm_done |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gth_single_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                             0000
         wait_phrst_done |                           000010 |                             0001
                m_phinit |                           000100 |                             0010
               m_phalign |                           001000 |                             0011
                 m_dlyen |                           010000 |                             0100
            phalign_done |                           100000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_phalign_manual_state_reg' using encoding 'one-hot' in module 'gth_single_TX_MANUAL_PHASE_ALIGN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0001 |                               00
         wait_phrst_done |                             0010 |                               01
      count_phalign_done |                             0100 |                               10
            phalign_done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phalign_state_reg' using encoding 'one-hot' in module 'gth_single_AUTO_PHASE_ALIGN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gbLatOpt40b_gen.address_reg' using encoding 'one-hot' in module 'gbt_tx_gearbox_latopt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                unlocked |                              000 |                              000
          toggle_bitslip |                              001 |                              001
              going_lock |                              010 |                              010
                  locked |                              011 |                              011
            going_unlock |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gbt_rx_framealigner_pattsearch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:36 ; elapsed = 00:05:14 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 91955 ; free virtual = 179318
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |ttc_cmd__GC0            |           1|       357|
|2     |ttc_core__GC0           |           1|      8099|
|3     |gth_wrapper__GB0        |           1|     31668|
|4     |gth_wrapper__GB1        |           1|      8565|
|5     |gth_wrapper__GB2        |           1|     10293|
|6     |gth_wrapper__GB3        |           1|     13245|
|7     |gbt_rx_decoder          |          36|     10142|
|8     |gbt_rx__xdcDup__1__GC0  |           1|      2798|
|9     |gbt_rx__xdcDup__12__GC0 |           1|      2798|
|10    |gbt_rx__xdcDup__23__GC0 |           1|      2798|
|11    |gbt_rx__xdcDup__30__GC0 |           1|      2798|
|12    |gbt_rx__xdcDup__31__GC0 |           1|      2798|
|13    |gbt_rx__xdcDup__32__GC0 |           1|      2798|
|14    |gbt_rx__xdcDup__33__GC0 |           1|      2798|
|15    |gbt_rx__xdcDup__34__GC0 |           1|      2798|
|16    |gbt_rx__xdcDup__35__GC0 |           1|      2798|
|17    |gbt_rx__GC0             |           1|      2798|
|18    |gbt_rx__xdcDup__2__GC0  |           1|      2798|
|19    |gbt_rx__xdcDup__3__GC0  |           1|      2798|
|20    |gbt_rx__xdcDup__4__GC0  |           1|      2798|
|21    |gbt_rx__xdcDup__5__GC0  |           1|      2798|
|22    |gbt_rx__xdcDup__6__GC0  |           1|      2798|
|23    |gbt_rx__xdcDup__7__GC0  |           1|      2798|
|24    |gbt_rx__xdcDup__8__GC0  |           1|      2798|
|25    |gbt_rx__xdcDup__9__GC0  |           1|      2798|
|26    |gbt_rx__xdcDup__10__GC0 |           1|      2798|
|27    |gbt_rx__xdcDup__11__GC0 |           1|      2798|
|28    |gbt_rx__xdcDup__13__GC0 |           1|      2798|
|29    |gbt_rx__xdcDup__14__GC0 |           1|      2798|
|30    |gbt_rx__xdcDup__15__GC0 |           1|      2798|
|31    |gbt_rx__xdcDup__16__GC0 |           1|      2798|
|32    |gbt_rx__xdcDup__17__GC0 |           1|      2798|
|33    |gbt_rx__xdcDup__18__GC0 |           1|      2798|
|34    |gbt_rx__xdcDup__19__GC0 |           1|      2798|
|35    |gbt_rx__xdcDup__20__GC0 |           1|      2798|
|36    |gbt_rx__xdcDup__21__GC0 |           1|      2798|
|37    |gbt_rx__xdcDup__22__GC0 |           1|      2798|
|38    |gbt_rx__xdcDup__24__GC0 |           1|      2798|
|39    |gbt_rx__xdcDup__25__GC0 |           1|      2798|
|40    |gbt_rx__xdcDup__26__GC0 |           1|      2798|
|41    |gbt_rx__xdcDup__27__GC0 |           1|      2798|
|42    |gbt_rx__xdcDup__28__GC0 |           1|      2798|
|43    |gbt_rx__xdcDup__29__GC0 |           1|      2798|
|44    |gbt__GCB0               |           1|     53670|
|45    |gbt__GCB1               |           1|     16101|
|46    |gbt__GCB2               |           1|     21468|
|47    |gbt__GCB3               |           1|     26835|
|48    |gbt__GCB4               |           1|     32206|
|49    |gbt__GCB5               |           1|     37705|
|50    |gbt__GCB6               |           1|      7424|
|51    |ctp7_top__GC0           |           1|     26897|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 108   
	   2 Input      8 Bit       Adders := 72    
	   2 Input      7 Bit       Adders := 108   
	   2 Input      6 Bit       Adders := 182   
	   2 Input      5 Bit       Adders := 36    
	   2 Input      4 Bit       Adders := 36    
	   3 Input      4 Bit       Adders := 36    
	   2 Input      3 Bit       Adders := 110   
	   2 Input      2 Bit       Adders := 36    
+---XORs : 
	   2 Input      4 Bit         XORs := 18    
	   2 Input      1 Bit         XORs := 80048 
	   4 Input      1 Bit         XORs := 8282  
	   5 Input      1 Bit         XORs := 16994 
	   3 Input      1 Bit         XORs := 14184 
	   7 Input      1 Bit         XORs := 1152  
	   6 Input      1 Bit         XORs := 3168  
+---XORs : 
	               13 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	              120 Bit    Registers := 108   
	               84 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 108   
	               32 Bit    Registers := 23    
	               26 Bit    Registers := 1     
	               21 Bit    Registers := 432   
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 108   
	                8 Bit    Registers := 74    
	                7 Bit    Registers := 108   
	                6 Bit    Registers := 182   
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 139   
	                3 Bit    Registers := 389   
	                2 Bit    Registers := 158   
	                1 Bit    Registers := 3337  
+---Muxes : 
	   3 Input    120 Bit        Muxes := 36    
	   2 Input     80 Bit        Muxes := 36    
	   2 Input     60 Bit        Muxes := 72    
	   2 Input     44 Bit        Muxes := 72    
	   3 Input     40 Bit        Muxes := 36    
	   2 Input     32 Bit        Muxes := 64    
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	 142 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 288   
	   2 Input     12 Bit        Muxes := 73    
	   2 Input      8 Bit        Muxes := 73    
	   2 Input      7 Bit        Muxes := 36    
	   5 Input      7 Bit        Muxes := 36    
	   9 Input      6 Bit        Muxes := 72    
	   2 Input      6 Bit        Muxes := 180   
	   2 Input      5 Bit        Muxes := 72    
	   5 Input      5 Bit        Muxes := 36    
	   2 Input      4 Bit        Muxes := 693   
	  11 Input      4 Bit        Muxes := 36    
	  10 Input      4 Bit        Muxes := 36    
	   4 Input      4 Bit        Muxes := 36    
	  16 Input      4 Bit        Muxes := 144   
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 403   
	   5 Input      3 Bit        Muxes := 72    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 54    
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3824  
	   3 Input      1 Bit        Muxes := 79    
	  14 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 648   
	  10 Input      1 Bit        Muxes := 612   
	   6 Input      1 Bit        Muxes := 252   
	   4 Input      1 Bit        Muxes := 131   
	   5 Input      1 Bit        Muxes := 149   
	 147 Input      1 Bit        Muxes := 2     
	 146 Input      1 Bit        Muxes := 1     
	 148 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ctp7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               84 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module ttc_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
+---XORs : 
	               13 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ttc_cmd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module local_timing_ref_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module Synchronizer__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SimpleDualPortRam 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FifoAsync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module Synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SimpleDualPortRam__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FifoAsync__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module SynchronizerOneShotCnt__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SimpleDualPortRam__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FifoAsync__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module SynchronizerOneShotCnt__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SimpleDualPortRam__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FifoAsync__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module SynchronizerOneShotCnt__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SimpleDualPortRam__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FifoAsync__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module SynchronizerOneShotCnt__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Synchronizer__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SimpleDualPortRam__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FifoAsync__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module SynchronizerOneShotCnt__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Synchronizer__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Synchronizer__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SimpleDualPortRam__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FifoAsync__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module SynchronizerOneShotCnt__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Synchronizer__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Synchronizer__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SimpleDualPortRam__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FifoAsync__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module SynchronizerOneShotCnt__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Synchronizer__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SynchronizerEdge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerVector__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module Synchronizer__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SimpleDualPortRam__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FifoAsync__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module SynchronizerOneShotCnt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ttc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 114   
	  14 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module gth_single_RX_STARTUP_FSM__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_sync_pulse__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_sync_pulse__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_sync_pulse__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_TX_STARTUP_FSM__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_RX_STARTUP_FSM__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_sync_pulse__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_RX_STARTUP_FSM__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_sync_pulse__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_RX_STARTUP_FSM__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_sync_pulse__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_RX_STARTUP_FSM__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_sync_pulse__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_sync_pulse__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_sync_pulse__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_sync_pulse__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_sync_pulse__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_TX_STARTUP_FSM__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_RX_STARTUP_FSM__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_sync_pulse__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_TX_STARTUP_FSM__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_RX_STARTUP_FSM__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_sync_pulse__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_sync_pulse__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_sync_pulse__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_sync_pulse__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_TX_STARTUP_FSM__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_RX_STARTUP_FSM__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_sync_pulse__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_RX_STARTUP_FSM__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_sync_pulse__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_TX_STARTUP_FSM__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_AUTO_PHASE_ALIGN__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_TX_STARTUP_FSM__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_AUTO_PHASE_ALIGN__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_TX_STARTUP_FSM__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_TX_STARTUP_FSM__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_AUTO_PHASE_ALIGN__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_TX_STARTUP_FSM__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_AUTO_PHASE_ALIGN__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_TX_STARTUP_FSM__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_AUTO_PHASE_ALIGN__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_single_AUTO_PHASE_ALIGN 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gth_single_sync_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gth_single_TX_MANUAL_PHASE_ALIGN 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
Module gth_single_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 18    
Module gth_single_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gth_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 36    
+---Registers : 
	               10 Bit    Registers := 36    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 72    
Module gbt_rx_decoder_gbtframe_syndrom__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 385   
	   4 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 7     
Module gbt_rx_decoder_gbtframe_lmbddet__36 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_errlcpoly__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 32    
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 22    
	   6 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module gbt_rx_decoder_gbtframe_elpeval__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_chnsrch__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
Module gbt_rx_decoder_gbtframe_rs2errcor__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 204   
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 11    
	   6 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_rsdec__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_syndrom 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 385   
	   4 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 7     
Module gbt_rx_decoder_gbtframe_lmbddet 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_errlcpoly 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 32    
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 22    
	   6 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module gbt_rx_decoder_gbtframe_elpeval__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_elpeval 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_chnsrch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
Module gbt_rx_decoder_gbtframe_rs2errcor 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 204   
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 11    
	   6 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
Module gbt_rx_decoder_gbtframe_rsdec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
Module gbt_rx_framealigner_wraddr__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__36 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__37 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__38 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__39 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__30 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__40 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__31 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__41 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__32 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__42 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__33 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__43 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__34 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__44 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__35 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__45 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__46 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__47 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__48 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__49 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__50 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__51 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__52 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__53 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__54 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__55 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__56 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__57 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__58 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__59 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__60 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__61 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__62 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__63 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__64 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__65 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__66 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__24 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__67 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__25 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__68 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__26 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__69 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__27 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift__70 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__28 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_framealigner_wraddr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module gbt_rx_framealigner_pattsearch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module gbt_rx_framealigner_bscounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gbt_rx_framealigner_rightshift 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module gbt_rx_gearbox_std_rdctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gbt_rx_gearbox_std__xdcDup__29 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gbt_rx_descrambler_21bit__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler_21bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 2     
Module gbt_rx_descrambler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_rx_status 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gbt_tx_scrambler_21bit__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__1 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__2 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__3 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__4 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__5 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__6 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__7 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__8 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__9 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__10 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__11 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__12 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__13 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__14 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__15 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__16 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__17 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__18 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__19 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__20 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__21 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__22 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__23 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__24 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__25 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__26 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__27 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__28 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__29 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__30 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__31 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__32 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__33 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__34 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt__35 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module latch__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gbt_tx_scrambler_21bit__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler_21bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 21    
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module gbt_tx_scrambler 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module gbt_tx_encoder_gbtframe_polydiv__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_encoder_gbtframe_polydiv 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 44    
	   2 Input      1 Bit         XORs := 260   
	   4 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 6     
Module gbt_tx_gearbox_latopt 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    120 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     40 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module gbt_tx_gearbox_phasemon 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module latch__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module latch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AxiLiteCrossbar 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 60    
	   4 Input      1 Bit        Muxes := 59    
Module Synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RstSync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Synchronizer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SynchronizerVector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 56    
Module DeviceDna7Series 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module AxiVersion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	 142 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 754   
	 147 Input      1 Bit        Muxes := 2     
	 146 Input      1 Bit        Muxes := 1     
	 148 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gth_wrapper /i_1/\gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gbt /i_6/\gbtTx_param_generic_src_gen.gbtTx_gen[35].gbtTx /scrambler/\TX_HEADER_O_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gbt /i_6/\gbtTx_param_generic_src_gen.gbtTx_gen[35].gbtTx /txGearbox/\txGearboxLatOpt_gen.txGearboxLatOpt /\gbLatOpt40b_gen.txFrame_from_frameInverter_for_mon_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEM_style_source_links.i_gbt /i_6/\gbtTx_param_generic_src_gen.gbtTx_gen[35].gbtTx /txGearbox/\txGearboxLatOpt_gen.txGearboxLatOpt /\gbLatOpt40b_gen.txFrame_built_from_word_reg[0] )
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm /QPLL_RESET_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm /RXDFEAGCHOLD_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm /QPLL_RESET_reg)
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gt_rxresetfsm /\recclk_mon_restart_count_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_store_edge_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element txphaligndone_store_reg was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/gem_source/ctp7/hdl/system/gth_single_TX_MANUAL_PHASE_ALIGN.vhd:190]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[31] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[30] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[29] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[28] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[27] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[26] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[25] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[24] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[23] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[22] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[21] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[20] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[19] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[18] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[17] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[16] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[15] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[14] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[13] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[12] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[11] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[10] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[9] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[8] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[7] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[6] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[5] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[4] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[3] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[2] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[1] driven by constant 0
WARNING: [Synth 8-3917] design gbt_rx_decoder has port RX_EXTRA_FRAME_WIDEBUS_O[0] driven by constant 0
WARNING: [Synth 8-6014] Unused sequential element r_reg[master][2][wrAckNum] was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element r_reg[master][1][wrAckNum] was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element r_reg[master][0][wrAckNum] was removed.  [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_source/submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd:431]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][16]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][31]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][28]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][27]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][26]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][25]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][24]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][23]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][22]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][21]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][20]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][19]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][18]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][18]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][19]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][20]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][21]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][22]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][23]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][24]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][25]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][26]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][27]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][28]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][31]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][17]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][18]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][19]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][20]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][21]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][22]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][23]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][24]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][25]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][26]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][27]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][28]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][29]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][30]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][29]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][17]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][2][awaddr][16]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][16]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][17]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][29]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][2][araddr][30]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][30]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][0][awaddr][31]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][16]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][17]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][18]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][19]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][20]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][21]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][22]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][23]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][24]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][25]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][26]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][27]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][28]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][29]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][30]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][0][araddr][31]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][16]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][17]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][18]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][19]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][20]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][21]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][22]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][23]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][24]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][25]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][26]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][27]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][28]' (FDR) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][29]' (FDS) to 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][30]' (FDS) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][16]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiReadMasters][1][araddr][31]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][17]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][16]' (FDS) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][29]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][17]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][18]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][18]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][19]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][19]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][20]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][20]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][21]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][21]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][22]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][22]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][23]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][23]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][24]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][24]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][25]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][25]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][26]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][26]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][27]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][27]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][28]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][28]' (FDR) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][31]'
INFO: [Synth 8-3886] merging instance 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][29]' (FDS) to 'U_XBAR/r_reg[mAxiWriteMasters][1][awaddr][30]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:19 ; elapsed = 00:08:20 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 90599 ; free virtual = 178137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                        | RTL Object | Inference      | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+
|U_ttc_core/i_0/U_sync_ttc_dec_errs/\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst                                                                  | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[7].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[6].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[5].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[4].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[3].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[2].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[1].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[0].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |ttc_cmd__GC0            |           1|       286|
|2     |ttc_core__GC0           |           1|      4247|
|3     |gth_wrapper__GB0        |           1|     15033|
|4     |gth_wrapper__GB1        |           1|      4624|
|5     |gth_wrapper__GB2        |           1|      4961|
|6     |gth_wrapper__GB3        |           1|      6735|
|7     |gbt_rx_decoder          |          36|      4374|
|8     |gbt_rx__xdcDup__1__GC0  |           1|      1417|
|9     |gbt_rx__xdcDup__12__GC0 |           1|      1417|
|10    |gbt_rx__xdcDup__23__GC0 |           1|      1417|
|11    |gbt_rx__xdcDup__30__GC0 |           1|      1417|
|12    |gbt_rx__xdcDup__31__GC0 |           1|      1417|
|13    |gbt_rx__xdcDup__32__GC0 |           1|      1417|
|14    |gbt_rx__xdcDup__33__GC0 |           1|      1417|
|15    |gbt_rx__xdcDup__34__GC0 |           1|      1417|
|16    |gbt_rx__xdcDup__35__GC0 |           1|      1417|
|17    |gbt_rx__GC0             |           1|      1417|
|18    |gbt_rx__xdcDup__2__GC0  |           1|      1417|
|19    |gbt_rx__xdcDup__3__GC0  |           1|      1417|
|20    |gbt_rx__xdcDup__4__GC0  |           1|      1417|
|21    |gbt_rx__xdcDup__5__GC0  |           1|      1417|
|22    |gbt_rx__xdcDup__6__GC0  |           1|      1417|
|23    |gbt_rx__xdcDup__7__GC0  |           1|      1417|
|24    |gbt_rx__xdcDup__8__GC0  |           1|      1417|
|25    |gbt_rx__xdcDup__9__GC0  |           1|      1417|
|26    |gbt_rx__xdcDup__10__GC0 |           1|      1417|
|27    |gbt_rx__xdcDup__11__GC0 |           1|      1417|
|28    |gbt_rx__xdcDup__13__GC0 |           1|      1417|
|29    |gbt_rx__xdcDup__14__GC0 |           1|      1417|
|30    |gbt_rx__xdcDup__15__GC0 |           1|      1417|
|31    |gbt_rx__xdcDup__16__GC0 |           1|      1417|
|32    |gbt_rx__xdcDup__17__GC0 |           1|      1417|
|33    |gbt_rx__xdcDup__18__GC0 |           1|      1417|
|34    |gbt_rx__xdcDup__19__GC0 |           1|      1417|
|35    |gbt_rx__xdcDup__20__GC0 |           1|      1417|
|36    |gbt_rx__xdcDup__21__GC0 |           1|      1417|
|37    |gbt_rx__xdcDup__22__GC0 |           1|      1417|
|38    |gbt_rx__xdcDup__24__GC0 |           1|      1417|
|39    |gbt_rx__xdcDup__25__GC0 |           1|      1417|
|40    |gbt_rx__xdcDup__26__GC0 |           1|      1417|
|41    |gbt_rx__xdcDup__27__GC0 |           1|      1417|
|42    |gbt_rx__xdcDup__28__GC0 |           1|      1417|
|43    |gbt_rx__xdcDup__29__GC0 |           1|      1417|
|44    |gbt__GCB0               |           1|     18460|
|45    |gbt__GCB1               |           1|      5538|
|46    |gbt__GCB2               |           1|      7384|
|47    |gbt__GCB3               |           1|      9230|
|48    |gbt__GCB4               |           1|     11080|
|49    |gbt__GCB5               |           1|     13058|
|50    |gbt__GCB6               |           1|      3903|
|51    |ctp7_top__GC0           |           1|      8043|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_v7_bd/clk_wiz_0/clk_out1' to pin 'i_v7_bd/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_v7_bd/clk_wiz_0/clk_out2' to pin 'i_v7_bd/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_v7_bd/clk_wiz_0/clk_out3' to pin 'i_v7_bd/clk_wiz_0/bbstub_clk_out3/O'
WARNING: [Synth 8-565] redefining clock 'clk_200_diff_in_clk_p'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:28 ; elapsed = 00:08:35 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 90431 ; free virtual = 178060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:34 ; elapsed = 00:08:41 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 90394 ; free virtual = 178025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                        | RTL Object | Inference      | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+
|U_ttc_core/i_0/U_sync_ttc_dec_errs/\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst                                                                  | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[7].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[6].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[5].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[4].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[3].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[2].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[1].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
|U_ttc_core/i_0/U_TtcCnts_SyncOneShotCntVec/\GEN_VEC[0].SyncOneShotCnt_Inst /\GEN_CNT.SyncFifo_Inst /\GEN_ASYNC.FifoAsync_1 /SimpleDualPortRam_Inst | mem_reg    | User Attribute | 16 x 32              | RAM32M x 6   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |ttc_cmd__GC0            |           1|       286|
|2     |ttc_core__GC0           |           1|      4247|
|3     |gth_wrapper__GB0        |           1|     15033|
|4     |gth_wrapper__GB1        |           1|      4624|
|5     |gth_wrapper__GB2        |           1|      4961|
|6     |gth_wrapper__GB3        |           1|      6735|
|7     |gbt_rx_decoder          |          36|      4374|
|8     |gbt_rx__xdcDup__1__GC0  |           1|      1417|
|9     |gbt_rx__xdcDup__12__GC0 |           1|      1417|
|10    |gbt_rx__xdcDup__23__GC0 |           1|      1417|
|11    |gbt_rx__xdcDup__30__GC0 |           1|      1417|
|12    |gbt_rx__xdcDup__31__GC0 |           1|      1417|
|13    |gbt_rx__xdcDup__32__GC0 |           1|      1417|
|14    |gbt_rx__xdcDup__33__GC0 |           1|      1417|
|15    |gbt_rx__xdcDup__34__GC0 |           1|      1417|
|16    |gbt_rx__xdcDup__35__GC0 |           1|      1417|
|17    |gbt_rx__GC0             |           1|      1417|
|18    |gbt_rx__xdcDup__2__GC0  |           1|      1417|
|19    |gbt_rx__xdcDup__3__GC0  |           1|      1417|
|20    |gbt_rx__xdcDup__4__GC0  |           1|      1417|
|21    |gbt_rx__xdcDup__5__GC0  |           1|      1417|
|22    |gbt_rx__xdcDup__6__GC0  |           1|      1417|
|23    |gbt_rx__xdcDup__7__GC0  |           1|      1417|
|24    |gbt_rx__xdcDup__8__GC0  |           1|      1417|
|25    |gbt_rx__xdcDup__9__GC0  |           1|      1417|
|26    |gbt_rx__xdcDup__10__GC0 |           1|      1417|
|27    |gbt_rx__xdcDup__11__GC0 |           1|      1417|
|28    |gbt_rx__xdcDup__13__GC0 |           1|      1417|
|29    |gbt_rx__xdcDup__14__GC0 |           1|      1417|
|30    |gbt_rx__xdcDup__15__GC0 |           1|      1417|
|31    |gbt_rx__xdcDup__16__GC0 |           1|      1417|
|32    |gbt_rx__xdcDup__17__GC0 |           1|      1417|
|33    |gbt_rx__xdcDup__18__GC0 |           1|      1417|
|34    |gbt_rx__xdcDup__19__GC0 |           1|      1417|
|35    |gbt_rx__xdcDup__20__GC0 |           1|      1417|
|36    |gbt_rx__xdcDup__21__GC0 |           1|      1417|
|37    |gbt_rx__xdcDup__22__GC0 |           1|      1417|
|38    |gbt_rx__xdcDup__24__GC0 |           1|      1417|
|39    |gbt_rx__xdcDup__25__GC0 |           1|      1417|
|40    |gbt_rx__xdcDup__26__GC0 |           1|      1417|
|41    |gbt_rx__xdcDup__27__GC0 |           1|      1417|
|42    |gbt_rx__xdcDup__28__GC0 |           1|      1417|
|43    |gbt_rx__xdcDup__29__GC0 |           1|      1417|
|44    |gbt__GCB0               |           1|     18460|
|45    |gbt__GCB1               |           1|      5538|
|46    |gbt__GCB2               |           1|      7384|
|47    |gbt__GCB3               |           1|      9230|
|48    |gbt__GCB4               |           1|     11080|
|49    |gbt__GCB5               |           1|     13058|
|50    |gbt__GCB6               |           1|      3903|
|51    |ctp7_top__GC0           |           1|      7940|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[0].gen_ttc_cmds_cnt_reg[6] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[6] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:600]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[1].gen_ttc_cmds_cnt_reg[6] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[6] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[2].gen_ttc_cmds_cnt_reg[6] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[6] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[3].gen_ttc_cmds_cnt_reg[6] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[6] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[4].gen_ttc_cmds_cnt_reg[6] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[6] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[5].gen_ttc_cmds_cnt_reg[6] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[6] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[0].gen_ttc_cmds_cnt_reg[5] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[5] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:600]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[1].gen_ttc_cmds_cnt_reg[5] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[5] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[2].gen_ttc_cmds_cnt_reg[5] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[5] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[3].gen_ttc_cmds_cnt_reg[5] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[5] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[4].gen_ttc_cmds_cnt_reg[5] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[5] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[5].gen_ttc_cmds_cnt_reg[5] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[5] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[0].gen_ttc_cmds_cnt_reg[4] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[4] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:600]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[1].gen_ttc_cmds_cnt_reg[4] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[4] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[2].gen_ttc_cmds_cnt_reg[4] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[4] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[3].gen_ttc_cmds_cnt_reg[4] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[4] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[4].gen_ttc_cmds_cnt_reg[4] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[4] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[5].gen_ttc_cmds_cnt_reg[4] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[4] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[0].gen_ttc_cmds_cnt_reg[3] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[3] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:600]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[1].gen_ttc_cmds_cnt_reg[3] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[3] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[2].gen_ttc_cmds_cnt_reg[3] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[3] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[3].gen_ttc_cmds_cnt_reg[3] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[3] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[4].gen_ttc_cmds_cnt_reg[3] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[3] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[5].gen_ttc_cmds_cnt_reg[3] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[3] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[0].gen_ttc_cmds_cnt_reg[2] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[2] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:600]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[1].gen_ttc_cmds_cnt_reg[2] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[2] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[2].gen_ttc_cmds_cnt_reg[2] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[2] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[3].gen_ttc_cmds_cnt_reg[2] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[2] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[4].gen_ttc_cmds_cnt_reg[2] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[2] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[5].gen_ttc_cmds_cnt_reg[2] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[2] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[0].gen_ttc_cmds_cnt_reg[1] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[1] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:600]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[1].gen_ttc_cmds_cnt_reg[1] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[1] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[2].gen_ttc_cmds_cnt_reg[1] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[1] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[3].gen_ttc_cmds_cnt_reg[1] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[1] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[4].gen_ttc_cmds_cnt_reg[1] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[1] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[5].gen_ttc_cmds_cnt_reg[1] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[1] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[0].gen_ttc_cmds_cnt_reg[0] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[0] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:600]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[1].gen_ttc_cmds_cnt_reg[0] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[0] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[2].gen_ttc_cmds_cnt_reg[0] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[0] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[3].gen_ttc_cmds_cnt_reg[0] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[0] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[4].gen_ttc_cmds_cnt_reg[0] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[0] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
INFO: [Synth 8-4765] Removing register instance (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[5].gen_ttc_cmds_cnt_reg[0] ) from module (ctp7_top__GC0) as it is equivalent to (\GEM_style_source_links.gen_tx_data.gen_fake_ttc_cmds[6].gen_ttc_cmds_cnt_reg[0] ) and driving same net [/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7_top.vhd:622]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:59 ; elapsed = 00:09:13 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 90369 ; free virtual = 177997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:04 ; elapsed = 00:09:18 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 90368 ; free virtual = 177996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:04 ; elapsed = 00:09:18 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 90369 ; free virtual = 177997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:09 ; elapsed = 00:09:24 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 90366 ; free virtual = 177995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gbt_rx_gearbox_std_rdctrl | READY_O_reg        | 4      | 36    | YES          | NO                 | YES               | 36     | 0       | 
|DeviceDna7Series          | r_reg[dnaValue][8] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |ttc_mmcm                 |         1|
|2     |xlx_k7v7_rx_dpram        |        36|
|3     |sync_fifo_gth_40         |        36|
|4     |v7_bd_auto_pc_0          |         1|
|5     |v7_bd_xbar_0             |         1|
|6     |v7_bd_axi_chip2chip_0_0  |         1|
|7     |v7_bd_clk_wiz_0_0        |         1|
|8     |v7_bd_proc_sys_reset_0_0 |         1|
|9     |v7_bd_xadc_wiz_0_0       |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |sync_fifo_gth_40_bbox_42         |     1|
|2     |sync_fifo_gth_40_bbox_43         |     1|
|3     |sync_fifo_gth_40_bbox_44         |     1|
|4     |sync_fifo_gth_40_bbox_45         |     1|
|5     |sync_fifo_gth_40_bbox_46         |     1|
|6     |sync_fifo_gth_40_bbox_47         |     1|
|7     |sync_fifo_gth_40_bbox_48         |     1|
|8     |sync_fifo_gth_40_bbox_49         |     1|
|9     |sync_fifo_gth_40_bbox_50         |     1|
|10    |sync_fifo_gth_40_bbox_51         |     1|
|11    |sync_fifo_gth_40_bbox_52         |     1|
|12    |sync_fifo_gth_40_bbox_53         |     1|
|13    |sync_fifo_gth_40_bbox_54         |     1|
|14    |sync_fifo_gth_40_bbox_55         |     1|
|15    |sync_fifo_gth_40_bbox_56         |     1|
|16    |sync_fifo_gth_40_bbox_57         |     1|
|17    |sync_fifo_gth_40_bbox_58         |     1|
|18    |sync_fifo_gth_40_bbox_59         |     1|
|19    |sync_fifo_gth_40_bbox_60         |     1|
|20    |sync_fifo_gth_40_bbox_61         |     1|
|21    |sync_fifo_gth_40_bbox_62         |     1|
|22    |sync_fifo_gth_40_bbox_63         |     1|
|23    |sync_fifo_gth_40_bbox_64         |     1|
|24    |sync_fifo_gth_40_bbox_65         |     1|
|25    |sync_fifo_gth_40_bbox_66         |     1|
|26    |sync_fifo_gth_40_bbox_67         |     1|
|27    |sync_fifo_gth_40_bbox_68         |     1|
|28    |sync_fifo_gth_40_bbox_69         |     1|
|29    |sync_fifo_gth_40_bbox_70         |     1|
|30    |sync_fifo_gth_40_bbox_71         |     1|
|31    |sync_fifo_gth_40_bbox_72         |     1|
|32    |sync_fifo_gth_40_bbox_73         |     1|
|33    |sync_fifo_gth_40_bbox_74         |     1|
|34    |sync_fifo_gth_40_bbox_75         |     1|
|35    |sync_fifo_gth_40_bbox_76         |     1|
|36    |sync_fifo_gth_40_bbox_77         |     1|
|37    |ttc_mmcm_bbox_41                 |     1|
|38    |v7_bd_auto_pc_0_bbox_36          |     1|
|39    |v7_bd_axi_chip2chip_0_0_bbox_35  |     1|
|40    |v7_bd_clk_wiz_0_0_bbox_38        |     1|
|41    |v7_bd_proc_sys_reset_0_0_bbox_39 |     1|
|42    |v7_bd_xadc_wiz_0_0_bbox_40       |     1|
|43    |v7_bd_xbar_0_bbox_37             |     1|
|44    |xlx_k7v7_rx_dpram_bbox_78        |     1|
|45    |xlx_k7v7_rx_dpram_bbox_78__36    |     1|
|46    |xlx_k7v7_rx_dpram_bbox_78__37    |     1|
|47    |xlx_k7v7_rx_dpram_bbox_78__38    |     1|
|48    |xlx_k7v7_rx_dpram_bbox_78__39    |     1|
|49    |xlx_k7v7_rx_dpram_bbox_78__40    |     1|
|50    |xlx_k7v7_rx_dpram_bbox_78__41    |     1|
|51    |xlx_k7v7_rx_dpram_bbox_78__42    |     1|
|52    |xlx_k7v7_rx_dpram_bbox_78__43    |     1|
|53    |xlx_k7v7_rx_dpram_bbox_78__44    |     1|
|54    |xlx_k7v7_rx_dpram_bbox_78__45    |     1|
|55    |xlx_k7v7_rx_dpram_bbox_78__46    |     1|
|56    |xlx_k7v7_rx_dpram_bbox_78__47    |     1|
|57    |xlx_k7v7_rx_dpram_bbox_78__48    |     1|
|58    |xlx_k7v7_rx_dpram_bbox_78__49    |     1|
|59    |xlx_k7v7_rx_dpram_bbox_78__50    |     1|
|60    |xlx_k7v7_rx_dpram_bbox_78__51    |     1|
|61    |xlx_k7v7_rx_dpram_bbox_78__52    |     1|
|62    |xlx_k7v7_rx_dpram_bbox_78__53    |     1|
|63    |xlx_k7v7_rx_dpram_bbox_78__54    |     1|
|64    |xlx_k7v7_rx_dpram_bbox_78__55    |     1|
|65    |xlx_k7v7_rx_dpram_bbox_78__56    |     1|
|66    |xlx_k7v7_rx_dpram_bbox_78__57    |     1|
|67    |xlx_k7v7_rx_dpram_bbox_78__58    |     1|
|68    |xlx_k7v7_rx_dpram_bbox_78__59    |     1|
|69    |xlx_k7v7_rx_dpram_bbox_78__60    |     1|
|70    |xlx_k7v7_rx_dpram_bbox_78__61    |     1|
|71    |xlx_k7v7_rx_dpram_bbox_78__62    |     1|
|72    |xlx_k7v7_rx_dpram_bbox_78__63    |     1|
|73    |xlx_k7v7_rx_dpram_bbox_78__64    |     1|
|74    |xlx_k7v7_rx_dpram_bbox_78__65    |     1|
|75    |xlx_k7v7_rx_dpram_bbox_78__66    |     1|
|76    |xlx_k7v7_rx_dpram_bbox_78__67    |     1|
|77    |xlx_k7v7_rx_dpram_bbox_78__68    |     1|
|78    |xlx_k7v7_rx_dpram_bbox_78__69    |     1|
|79    |xlx_k7v7_rx_dpram_bbox_78__70    |     1|
|80    |BUFG                             |     1|
|81    |BUFH                             |    36|
|82    |BUFR                             |     1|
|83    |BUFR_1                           |     1|
|84    |CARRY4                           |  1727|
|85    |DNA_PORT                         |     1|
|86    |GTHE2_CHANNEL                    |    36|
|87    |IBUFDS_GTE2                      |    14|
|88    |IDDR                             |     1|
|89    |LUT1                             |  3475|
|90    |LUT2                             |  5954|
|91    |LUT3                             |  9219|
|92    |LUT4                             |  8793|
|93    |LUT5                             | 10815|
|94    |LUT6                             | 40489|
|95    |MUXF7                            |   144|
|96    |MUXF8                            |    72|
|97    |RAM32M                           |    54|
|98    |SRL16E                           |    38|
|99    |FD                               |  3672|
|100   |FDCE                             | 17712|
|101   |FDE                              |   144|
|102   |FDPE                             |  1467|
|103   |FDRE                             | 18684|
|104   |FDSE                             |   432|
|105   |IBUF                             |    29|
|106   |IBUFDS                           |     1|
|107   |OBUF                             |     1|
|108   |OBUFT                            |     5|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------+---------------------------------------+-------+
|      |Instance                                                                            |Module                                 |Cells  |
+------+------------------------------------------------------------------------------------+---------------------------------------+-------+
|1     |top                                                                                 |                                       | 131217|
|2     |  U_ttc_core                                                                        |ttc_core                               |   2583|
|3     |    i_ttc_cmd                                                                       |ttc_cmd                                |    147|
|4     |      i_ttc_decoder                                                                 |ttc_decoder                            |     87|
|5     |    i_local_timing_ref_gen                                                          |local_timing_ref_gen                   |    101|
|6     |    U_mmcm_locked_sync                                                              |Synchronizer__parameterized1__1        |      2|
|7     |    U_bc0_locked_sync                                                               |Synchronizer__parameterized1__2        |      2|
|8     |    U_bc0_stat_rst_sync                                                             |Synchronizer__parameterized1           |      2|
|9     |    U_sync_ttc_dec_errs                                                             |SynchronizerFifo                       |    174|
|10    |      \GEN_ASYNC.FifoAsync_1                                                        |FifoAsync                              |    174|
|11    |        READ_RstSync                                                                |RstSync__parameterized0__1             |      3|
|12    |          Synchronizer_1                                                            |Synchronizer__2                        |      2|
|13    |        SynchronizerVector_0                                                        |SynchronizerVector__parameterized0__1  |     12|
|14    |        Synchronizer_0                                                              |Synchronizer__parameterized2__1        |      3|
|15    |        WRITE_RstSync                                                               |RstSync__parameterized0                |      3|
|16    |          Synchronizer_1                                                            |Synchronizer__1                        |      2|
|17    |        SynchronizerVector_1                                                        |SynchronizerVector__parameterized0     |     12|
|18    |        Synchronizer_1                                                              |Synchronizer__parameterized2           |      3|
|19    |        SimpleDualPortRam_Inst                                                      |SimpleDualPortRam                      |     38|
|20    |    U_TtcCnts_SyncOneShotCntVec                                                     |SynchronizerOneShotCntVector           |   1920|
|21    |      \GEN_VEC[7].SyncOneShotCnt_Inst                                               |SynchronizerOneShotCnt__1              |    240|
|22    |        SyncOneShot_0                                                               |SynchronizerOneShot__3                 |      5|
|23    |          RstSync_Inst                                                              |RstSync__parameterized1__3             |      3|
|24    |            Synchronizer_1                                                          |Synchronizer__9                        |      2|
|25    |          Sync_Pulse                                                                |SynchronizerEdge__3                    |      2|
|26    |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__3        |      2|
|27    |        Synchronizer_1                                                              |Synchronizer__parameterized4__1        |      2|
|28    |        \CNT_RST_EDGE.SyncOneShot_1                                                 |SynchronizerOneShot__2                 |      8|
|29    |          RstSync_Inst                                                              |RstSync__parameterized1__2             |      3|
|30    |            Synchronizer_1                                                          |Synchronizer__8                        |      2|
|31    |          Sync_Pulse                                                                |SynchronizerEdge__2                    |      5|
|32    |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__2        |      2|
|33    |        \GEN_CNT.SyncFifo_Inst                                                      |SynchronizerFifo__parameterized0__1    |    174|
|34    |          \GEN_ASYNC.FifoAsync_1                                                    |FifoAsync__2                           |    174|
|35    |            READ_RstSync                                                            |RstSync__parameterized0__5             |      3|
|36    |              Synchronizer_1                                                        |Synchronizer__7                        |      2|
|37    |            SynchronizerVector_0                                                    |SynchronizerVector__parameterized0__5  |     12|
|38    |            Synchronizer_0                                                          |Synchronizer__parameterized2__5        |      3|
|39    |            WRITE_RstSync                                                           |RstSync__parameterized0__4             |      3|
|40    |              Synchronizer_1                                                        |Synchronizer__6                        |      2|
|41    |            SynchronizerVector_1                                                    |SynchronizerVector__parameterized0__4  |     12|
|42    |            Synchronizer_1                                                          |Synchronizer__parameterized2__4        |      3|
|43    |            SimpleDualPortRam_Inst                                                  |SimpleDualPortRam__2                   |     38|
|44    |      \GEN_VEC[6].SyncOneShotCnt_Inst                                               |SynchronizerOneShotCnt__2              |    240|
|45    |        SyncOneShot_0                                                               |SynchronizerOneShot__5                 |      5|
|46    |          RstSync_Inst                                                              |RstSync__parameterized1__5             |      3|
|47    |            Synchronizer_1                                                          |Synchronizer__13                       |      2|
|48    |          Sync_Pulse                                                                |SynchronizerEdge__5                    |      2|
|49    |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__5        |      2|
|50    |        Synchronizer_1                                                              |Synchronizer__parameterized4__2        |      2|
|51    |        \CNT_RST_EDGE.SyncOneShot_1                                                 |SynchronizerOneShot__4                 |      8|
|52    |          RstSync_Inst                                                              |RstSync__parameterized1__4             |      3|
|53    |            Synchronizer_1                                                          |Synchronizer__12                       |      2|
|54    |          Sync_Pulse                                                                |SynchronizerEdge__4                    |      5|
|55    |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__4        |      2|
|56    |        \GEN_CNT.SyncFifo_Inst                                                      |SynchronizerFifo__parameterized0__2    |    174|
|57    |          \GEN_ASYNC.FifoAsync_1                                                    |FifoAsync__3                           |    174|
|58    |            READ_RstSync                                                            |RstSync__parameterized0__7             |      3|
|59    |              Synchronizer_1                                                        |Synchronizer__11                       |      2|
|60    |            SynchronizerVector_0                                                    |SynchronizerVector__parameterized0__7  |     12|
|61    |            Synchronizer_0                                                          |Synchronizer__parameterized2__7        |      3|
|62    |            WRITE_RstSync                                                           |RstSync__parameterized0__6             |      3|
|63    |              Synchronizer_1                                                        |Synchronizer__10                       |      2|
|64    |            SynchronizerVector_1                                                    |SynchronizerVector__parameterized0__6  |     12|
|65    |            Synchronizer_1                                                          |Synchronizer__parameterized2__6        |      3|
|66    |            SimpleDualPortRam_Inst                                                  |SimpleDualPortRam__3                   |     38|
|67    |      \GEN_VEC[5].SyncOneShotCnt_Inst                                               |SynchronizerOneShotCnt__3              |    240|
|68    |        SyncOneShot_0                                                               |SynchronizerOneShot__7                 |      5|
|69    |          RstSync_Inst                                                              |RstSync__parameterized1__7             |      3|
|70    |            Synchronizer_1                                                          |Synchronizer__17                       |      2|
|71    |          Sync_Pulse                                                                |SynchronizerEdge__7                    |      2|
|72    |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__7        |      2|
|73    |        Synchronizer_1                                                              |Synchronizer__parameterized4__3        |      2|
|74    |        \CNT_RST_EDGE.SyncOneShot_1                                                 |SynchronizerOneShot__6                 |      8|
|75    |          RstSync_Inst                                                              |RstSync__parameterized1__6             |      3|
|76    |            Synchronizer_1                                                          |Synchronizer__16                       |      2|
|77    |          Sync_Pulse                                                                |SynchronizerEdge__6                    |      5|
|78    |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__6        |      2|
|79    |        \GEN_CNT.SyncFifo_Inst                                                      |SynchronizerFifo__parameterized0__3    |    174|
|80    |          \GEN_ASYNC.FifoAsync_1                                                    |FifoAsync__4                           |    174|
|81    |            READ_RstSync                                                            |RstSync__parameterized0__9             |      3|
|82    |              Synchronizer_1                                                        |Synchronizer__15                       |      2|
|83    |            SynchronizerVector_0                                                    |SynchronizerVector__parameterized0__9  |     12|
|84    |            Synchronizer_0                                                          |Synchronizer__parameterized2__9        |      3|
|85    |            WRITE_RstSync                                                           |RstSync__parameterized0__8             |      3|
|86    |              Synchronizer_1                                                        |Synchronizer__14                       |      2|
|87    |            SynchronizerVector_1                                                    |SynchronizerVector__parameterized0__8  |     12|
|88    |            Synchronizer_1                                                          |Synchronizer__parameterized2__8        |      3|
|89    |            SimpleDualPortRam_Inst                                                  |SimpleDualPortRam__4                   |     38|
|90    |      \GEN_VEC[4].SyncOneShotCnt_Inst                                               |SynchronizerOneShotCnt__4              |    240|
|91    |        SyncOneShot_0                                                               |SynchronizerOneShot__9                 |      5|
|92    |          RstSync_Inst                                                              |RstSync__parameterized1__9             |      3|
|93    |            Synchronizer_1                                                          |Synchronizer__21                       |      2|
|94    |          Sync_Pulse                                                                |SynchronizerEdge__9                    |      2|
|95    |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__9        |      2|
|96    |        Synchronizer_1                                                              |Synchronizer__parameterized4__4        |      2|
|97    |        \CNT_RST_EDGE.SyncOneShot_1                                                 |SynchronizerOneShot__8                 |      8|
|98    |          RstSync_Inst                                                              |RstSync__parameterized1__8             |      3|
|99    |            Synchronizer_1                                                          |Synchronizer__20                       |      2|
|100   |          Sync_Pulse                                                                |SynchronizerEdge__8                    |      5|
|101   |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__8        |      2|
|102   |        \GEN_CNT.SyncFifo_Inst                                                      |SynchronizerFifo__parameterized0__4    |    174|
|103   |          \GEN_ASYNC.FifoAsync_1                                                    |FifoAsync__5                           |    174|
|104   |            READ_RstSync                                                            |RstSync__parameterized0__11            |      3|
|105   |              Synchronizer_1                                                        |Synchronizer__19                       |      2|
|106   |            SynchronizerVector_0                                                    |SynchronizerVector__parameterized0__11 |     12|
|107   |            Synchronizer_0                                                          |Synchronizer__parameterized2__11       |      3|
|108   |            WRITE_RstSync                                                           |RstSync__parameterized0__10            |      3|
|109   |              Synchronizer_1                                                        |Synchronizer__18                       |      2|
|110   |            SynchronizerVector_1                                                    |SynchronizerVector__parameterized0__10 |     12|
|111   |            Synchronizer_1                                                          |Synchronizer__parameterized2__10       |      3|
|112   |            SimpleDualPortRam_Inst                                                  |SimpleDualPortRam__5                   |     38|
|113   |      \GEN_VEC[3].SyncOneShotCnt_Inst                                               |SynchronizerOneShotCnt__5              |    240|
|114   |        SyncOneShot_0                                                               |SynchronizerOneShot__11                |      5|
|115   |          RstSync_Inst                                                              |RstSync__parameterized1__11            |      3|
|116   |            Synchronizer_1                                                          |Synchronizer__25                       |      2|
|117   |          Sync_Pulse                                                                |SynchronizerEdge__11                   |      2|
|118   |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__11       |      2|
|119   |        Synchronizer_1                                                              |Synchronizer__parameterized4__5        |      2|
|120   |        \CNT_RST_EDGE.SyncOneShot_1                                                 |SynchronizerOneShot__10                |      8|
|121   |          RstSync_Inst                                                              |RstSync__parameterized1__10            |      3|
|122   |            Synchronizer_1                                                          |Synchronizer__24                       |      2|
|123   |          Sync_Pulse                                                                |SynchronizerEdge__10                   |      5|
|124   |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__10       |      2|
|125   |        \GEN_CNT.SyncFifo_Inst                                                      |SynchronizerFifo__parameterized0__5    |    174|
|126   |          \GEN_ASYNC.FifoAsync_1                                                    |FifoAsync__6                           |    174|
|127   |            READ_RstSync                                                            |RstSync__parameterized0__13            |      3|
|128   |              Synchronizer_1                                                        |Synchronizer__23                       |      2|
|129   |            SynchronizerVector_0                                                    |SynchronizerVector__parameterized0__13 |     12|
|130   |            Synchronizer_0                                                          |Synchronizer__parameterized2__13       |      3|
|131   |            WRITE_RstSync                                                           |RstSync__parameterized0__12            |      3|
|132   |              Synchronizer_1                                                        |Synchronizer__22                       |      2|
|133   |            SynchronizerVector_1                                                    |SynchronizerVector__parameterized0__12 |     12|
|134   |            Synchronizer_1                                                          |Synchronizer__parameterized2__12       |      3|
|135   |            SimpleDualPortRam_Inst                                                  |SimpleDualPortRam__6                   |     38|
|136   |      \GEN_VEC[2].SyncOneShotCnt_Inst                                               |SynchronizerOneShotCnt__6              |    240|
|137   |        SyncOneShot_0                                                               |SynchronizerOneShot__13                |      5|
|138   |          RstSync_Inst                                                              |RstSync__parameterized1__13            |      3|
|139   |            Synchronizer_1                                                          |Synchronizer__29                       |      2|
|140   |          Sync_Pulse                                                                |SynchronizerEdge__13                   |      2|
|141   |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__13       |      2|
|142   |        Synchronizer_1                                                              |Synchronizer__parameterized4__6        |      2|
|143   |        \CNT_RST_EDGE.SyncOneShot_1                                                 |SynchronizerOneShot__12                |      8|
|144   |          RstSync_Inst                                                              |RstSync__parameterized1__12            |      3|
|145   |            Synchronizer_1                                                          |Synchronizer__28                       |      2|
|146   |          Sync_Pulse                                                                |SynchronizerEdge__12                   |      5|
|147   |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__12       |      2|
|148   |        \GEN_CNT.SyncFifo_Inst                                                      |SynchronizerFifo__parameterized0__6    |    174|
|149   |          \GEN_ASYNC.FifoAsync_1                                                    |FifoAsync__7                           |    174|
|150   |            READ_RstSync                                                            |RstSync__parameterized0__15            |      3|
|151   |              Synchronizer_1                                                        |Synchronizer__27                       |      2|
|152   |            SynchronizerVector_0                                                    |SynchronizerVector__parameterized0__15 |     12|
|153   |            Synchronizer_0                                                          |Synchronizer__parameterized2__15       |      3|
|154   |            WRITE_RstSync                                                           |RstSync__parameterized0__14            |      3|
|155   |              Synchronizer_1                                                        |Synchronizer__26                       |      2|
|156   |            SynchronizerVector_1                                                    |SynchronizerVector__parameterized0__14 |     12|
|157   |            Synchronizer_1                                                          |Synchronizer__parameterized2__14       |      3|
|158   |            SimpleDualPortRam_Inst                                                  |SimpleDualPortRam__7                   |     38|
|159   |      \GEN_VEC[1].SyncOneShotCnt_Inst                                               |SynchronizerOneShotCnt__7              |    240|
|160   |        SyncOneShot_0                                                               |SynchronizerOneShot__15                |      5|
|161   |          RstSync_Inst                                                              |RstSync__parameterized1__15            |      3|
|162   |            Synchronizer_1                                                          |Synchronizer__33                       |      2|
|163   |          Sync_Pulse                                                                |SynchronizerEdge__15                   |      2|
|164   |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__15       |      2|
|165   |        Synchronizer_1                                                              |Synchronizer__parameterized4__7        |      2|
|166   |        \CNT_RST_EDGE.SyncOneShot_1                                                 |SynchronizerOneShot__14                |      8|
|167   |          RstSync_Inst                                                              |RstSync__parameterized1__14            |      3|
|168   |            Synchronizer_1                                                          |Synchronizer__32                       |      2|
|169   |          Sync_Pulse                                                                |SynchronizerEdge__14                   |      5|
|170   |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__14       |      2|
|171   |        \GEN_CNT.SyncFifo_Inst                                                      |SynchronizerFifo__parameterized0__7    |    174|
|172   |          \GEN_ASYNC.FifoAsync_1                                                    |FifoAsync__8                           |    174|
|173   |            READ_RstSync                                                            |RstSync__parameterized0__17            |      3|
|174   |              Synchronizer_1                                                        |Synchronizer__31                       |      2|
|175   |            SynchronizerVector_0                                                    |SynchronizerVector__parameterized0__17 |     12|
|176   |            Synchronizer_0                                                          |Synchronizer__parameterized2__17       |      3|
|177   |            WRITE_RstSync                                                           |RstSync__parameterized0__16            |      3|
|178   |              Synchronizer_1                                                        |Synchronizer__30                       |      2|
|179   |            SynchronizerVector_1                                                    |SynchronizerVector__parameterized0__16 |     12|
|180   |            Synchronizer_1                                                          |Synchronizer__parameterized2__16       |      3|
|181   |            SimpleDualPortRam_Inst                                                  |SimpleDualPortRam__8                   |     38|
|182   |      \GEN_VEC[0].SyncOneShotCnt_Inst                                               |SynchronizerOneShotCnt                 |    240|
|183   |        SyncOneShot_0                                                               |SynchronizerOneShot__1                 |      5|
|184   |          RstSync_Inst                                                              |RstSync__parameterized1__1             |      3|
|185   |            Synchronizer_1                                                          |Synchronizer__5                        |      2|
|186   |          Sync_Pulse                                                                |SynchronizerEdge__1                    |      2|
|187   |            Synchronizer_Inst                                                       |Synchronizer__parameterized3__1        |      2|
|188   |        Synchronizer_1                                                              |Synchronizer__parameterized4           |      2|
|189   |        \CNT_RST_EDGE.SyncOneShot_1                                                 |SynchronizerOneShot                    |      8|
|190   |          RstSync_Inst                                                              |RstSync__parameterized1                |      3|
|191   |            Synchronizer_1                                                          |Synchronizer__34                       |      2|
|192   |          Sync_Pulse                                                                |SynchronizerEdge                       |      5|
|193   |            Synchronizer_Inst                                                       |Synchronizer__parameterized3           |      2|
|194   |        \GEN_CNT.SyncFifo_Inst                                                      |SynchronizerFifo__parameterized0       |    174|
|195   |          \GEN_ASYNC.FifoAsync_1                                                    |FifoAsync__1                           |    174|
|196   |            READ_RstSync                                                            |RstSync__parameterized0__3             |      3|
|197   |              Synchronizer_1                                                        |Synchronizer__4                        |      2|
|198   |            SynchronizerVector_0                                                    |SynchronizerVector__parameterized0__3  |     12|
|199   |            Synchronizer_0                                                          |Synchronizer__parameterized2__3        |      3|
|200   |            WRITE_RstSync                                                           |RstSync__parameterized0__2             |      3|
|201   |              Synchronizer_1                                                        |Synchronizer__3                        |      2|
|202   |            SynchronizerVector_1                                                    |SynchronizerVector__parameterized0__2  |     12|
|203   |            Synchronizer_1                                                          |Synchronizer__parameterized2__2        |      3|
|204   |            SimpleDualPortRam_Inst                                                  |SimpleDualPortRam__1                   |     38|
|205   |  \GEM_style_source_links.i_gth_wrapper                                             |gth_wrapper                            |  19587|
|206   |    i_gth_clk_bufs                                                                  |gth_clk_bufs                           |     51|
|207   |    \gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__1                     |      9|
|208   |    \gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__2                     |      9|
|209   |    \gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__3                     |      9|
|210   |    \gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__4                     |      9|
|211   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__1           |    224|
|212   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__171             |      6|
|213   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__170             |      6|
|214   |      sync_RXRESETDONE                                                              |gth_single_sync_block__169             |      6|
|215   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__168             |      6|
|216   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__167             |      6|
|217   |      sync_data_valid                                                               |gth_single_sync_block__166             |      6|
|218   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__165             |      6|
|219   |    \gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__5                     |      9|
|220   |    \gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__6                     |      9|
|221   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__1           |    211|
|222   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__24              |      6|
|223   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__23              |      6|
|224   |      sync_TXRESETDONE                                                              |gth_single_sync_block__22              |      6|
|225   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__21              |      6|
|226   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__20              |      6|
|227   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__19              |      6|
|228   |    \gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__7                     |      9|
|229   |    \gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__8                     |      9|
|230   |    \gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__9                     |      9|
|231   |    \gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__10                    |      9|
|232   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__1    |     48|
|233   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__131             |      6|
|234   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__130             |      6|
|235   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__1               |     12|
|236   |    \gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__11                    |      9|
|237   |    \gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__12                    |      9|
|238   |    \gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__13                    |      9|
|239   |    \gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__14                    |      9|
|240   |    \gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__15                    |      9|
|241   |    \gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__16                    |      9|
|242   |    \gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__17                    |      9|
|243   |    \gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__18                    |      9|
|244   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__2    |     48|
|245   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__133             |      6|
|246   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__132             |      6|
|247   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__2               |     12|
|248   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__2           |    224|
|249   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__180             |      6|
|250   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__179             |      6|
|251   |      sync_RXRESETDONE                                                              |gth_single_sync_block__178             |      6|
|252   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__177             |      6|
|253   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__176             |      6|
|254   |      sync_data_valid                                                               |gth_single_sync_block__175             |      6|
|255   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__174             |      6|
|256   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__2           |    211|
|257   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__31              |      6|
|258   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__30              |      6|
|259   |      sync_TXRESETDONE                                                              |gth_single_sync_block__29              |      6|
|260   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__28              |      6|
|261   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__27              |      6|
|262   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__26              |      6|
|263   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__3    |     48|
|264   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__135             |      6|
|265   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__134             |      6|
|266   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__3               |     12|
|267   |    \gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__19                    |      9|
|268   |    \gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__20                    |      9|
|269   |    \gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__21                    |      9|
|270   |    \gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__22                    |      9|
|271   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__3           |    214|
|272   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__38              |      6|
|273   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__37              |      6|
|274   |      sync_TXRESETDONE                                                              |gth_single_sync_block__36              |      6|
|275   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__35              |      6|
|276   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__34              |      6|
|277   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__33              |      6|
|278   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__3           |    224|
|279   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__189             |      6|
|280   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__188             |      6|
|281   |      sync_RXRESETDONE                                                              |gth_single_sync_block__187             |      6|
|282   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__186             |      6|
|283   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__185             |      6|
|284   |      sync_data_valid                                                               |gth_single_sync_block__184             |      6|
|285   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__183             |      6|
|286   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__4    |     48|
|287   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__137             |      6|
|288   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__136             |      6|
|289   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__4               |     12|
|290   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__4           |    224|
|291   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__198             |      6|
|292   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__197             |      6|
|293   |      sync_RXRESETDONE                                                              |gth_single_sync_block__196             |      6|
|294   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__195             |      6|
|295   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__194             |      6|
|296   |      sync_data_valid                                                               |gth_single_sync_block__193             |      6|
|297   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__192             |      6|
|298   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__4           |    211|
|299   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__45              |      6|
|300   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__44              |      6|
|301   |      sync_TXRESETDONE                                                              |gth_single_sync_block__43              |      6|
|302   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__42              |      6|
|303   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__41              |      6|
|304   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__40              |      6|
|305   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__5           |    224|
|306   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__207             |      6|
|307   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__206             |      6|
|308   |      sync_RXRESETDONE                                                              |gth_single_sync_block__205             |      6|
|309   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__204             |      6|
|310   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__203             |      6|
|311   |      sync_data_valid                                                               |gth_single_sync_block__202             |      6|
|312   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__201             |      6|
|313   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__5    |     48|
|314   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__139             |      6|
|315   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__138             |      6|
|316   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__5               |     12|
|317   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__6           |    224|
|318   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__216             |      6|
|319   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__215             |      6|
|320   |      sync_RXRESETDONE                                                              |gth_single_sync_block__214             |      6|
|321   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__213             |      6|
|322   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__212             |      6|
|323   |      sync_data_valid                                                               |gth_single_sync_block__211             |      6|
|324   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__210             |      6|
|325   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__5           |    211|
|326   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__52              |      6|
|327   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__51              |      6|
|328   |      sync_TXRESETDONE                                                              |gth_single_sync_block__50              |      6|
|329   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__49              |      6|
|330   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__48              |      6|
|331   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__47              |      6|
|332   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__7           |    224|
|333   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__225             |      6|
|334   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__224             |      6|
|335   |      sync_RXRESETDONE                                                              |gth_single_sync_block__223             |      6|
|336   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__222             |      6|
|337   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__221             |      6|
|338   |      sync_data_valid                                                               |gth_single_sync_block__220             |      6|
|339   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__219             |      6|
|340   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__6    |     48|
|341   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__141             |      6|
|342   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__140             |      6|
|343   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__6               |     12|
|344   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__8           |    224|
|345   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__234             |      6|
|346   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__233             |      6|
|347   |      sync_RXRESETDONE                                                              |gth_single_sync_block__232             |      6|
|348   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__231             |      6|
|349   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__230             |      6|
|350   |      sync_data_valid                                                               |gth_single_sync_block__229             |      6|
|351   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__228             |      6|
|352   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__6           |    211|
|353   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__59              |      6|
|354   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__58              |      6|
|355   |      sync_TXRESETDONE                                                              |gth_single_sync_block__57              |      6|
|356   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__56              |      6|
|357   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__55              |      6|
|358   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__54              |      6|
|359   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__9           |    224|
|360   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__243             |      6|
|361   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__242             |      6|
|362   |      sync_RXRESETDONE                                                              |gth_single_sync_block__241             |      6|
|363   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__240             |      6|
|364   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__239             |      6|
|365   |      sync_data_valid                                                               |gth_single_sync_block__238             |      6|
|366   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__237             |      6|
|367   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__7    |     48|
|368   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__143             |      6|
|369   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__142             |      6|
|370   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__7               |     12|
|371   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__8    |     48|
|372   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__145             |      6|
|373   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__144             |      6|
|374   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__8               |     12|
|375   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__10          |    224|
|376   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__252             |      6|
|377   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__251             |      6|
|378   |      sync_RXRESETDONE                                                              |gth_single_sync_block__250             |      6|
|379   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__249             |      6|
|380   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__248             |      6|
|381   |      sync_data_valid                                                               |gth_single_sync_block__247             |      6|
|382   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__246             |      6|
|383   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__7           |    211|
|384   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__66              |      6|
|385   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__65              |      6|
|386   |      sync_TXRESETDONE                                                              |gth_single_sync_block__64              |      6|
|387   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__63              |      6|
|388   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__62              |      6|
|389   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__61              |      6|
|390   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__9    |     48|
|391   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__147             |      6|
|392   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__146             |      6|
|393   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__9               |     12|
|394   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__11          |    224|
|395   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__261             |      6|
|396   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__260             |      6|
|397   |      sync_RXRESETDONE                                                              |gth_single_sync_block__259             |      6|
|398   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__258             |      6|
|399   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__257             |      6|
|400   |      sync_data_valid                                                               |gth_single_sync_block__256             |      6|
|401   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__255             |      6|
|402   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__8           |    211|
|403   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__73              |      6|
|404   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__72              |      6|
|405   |      sync_TXRESETDONE                                                              |gth_single_sync_block__71              |      6|
|406   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__70              |      6|
|407   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__69              |      6|
|408   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__68              |      6|
|409   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__10   |     48|
|410   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__149             |      6|
|411   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__148             |      6|
|412   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__10              |     12|
|413   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__12          |    224|
|414   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__270             |      6|
|415   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__269             |      6|
|416   |      sync_RXRESETDONE                                                              |gth_single_sync_block__268             |      6|
|417   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__267             |      6|
|418   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__266             |      6|
|419   |      sync_data_valid                                                               |gth_single_sync_block__265             |      6|
|420   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__264             |      6|
|421   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__9           |    211|
|422   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__80              |      6|
|423   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__79              |      6|
|424   |      sync_TXRESETDONE                                                              |gth_single_sync_block__78              |      6|
|425   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__77              |      6|
|426   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__76              |      6|
|427   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__75              |      6|
|428   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__11   |     48|
|429   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__151             |      6|
|430   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__150             |      6|
|431   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__11              |     12|
|432   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__13          |    224|
|433   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__279             |      6|
|434   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__278             |      6|
|435   |      sync_RXRESETDONE                                                              |gth_single_sync_block__277             |      6|
|436   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__276             |      6|
|437   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__275             |      6|
|438   |      sync_data_valid                                                               |gth_single_sync_block__274             |      6|
|439   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__273             |      6|
|440   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__10          |    211|
|441   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__87              |      6|
|442   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__86              |      6|
|443   |      sync_TXRESETDONE                                                              |gth_single_sync_block__85              |      6|
|444   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__84              |      6|
|445   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__83              |      6|
|446   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__82              |      6|
|447   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__11          |    211|
|448   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__94              |      6|
|449   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__93              |      6|
|450   |      sync_TXRESETDONE                                                              |gth_single_sync_block__92              |      6|
|451   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__91              |      6|
|452   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__90              |      6|
|453   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__89              |      6|
|454   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__14          |    224|
|455   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__288             |      6|
|456   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__287             |      6|
|457   |      sync_RXRESETDONE                                                              |gth_single_sync_block__286             |      6|
|458   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__285             |      6|
|459   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__284             |      6|
|460   |      sync_data_valid                                                               |gth_single_sync_block__283             |      6|
|461   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__282             |      6|
|462   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__12   |     48|
|463   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__153             |      6|
|464   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__152             |      6|
|465   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__12              |     12|
|466   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__12          |    211|
|467   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__101             |      6|
|468   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__100             |      6|
|469   |      sync_TXRESETDONE                                                              |gth_single_sync_block__99              |      6|
|470   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__98              |      6|
|471   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__97              |      6|
|472   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__96              |      6|
|473   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__15          |    224|
|474   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__297             |      6|
|475   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__296             |      6|
|476   |      sync_RXRESETDONE                                                              |gth_single_sync_block__295             |      6|
|477   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__294             |      6|
|478   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__293             |      6|
|479   |      sync_data_valid                                                               |gth_single_sync_block__292             |      6|
|480   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__291             |      6|
|481   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__13   |     48|
|482   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__155             |      6|
|483   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__154             |      6|
|484   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__13              |     12|
|485   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__16          |    224|
|486   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__306             |      6|
|487   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__305             |      6|
|488   |      sync_RXRESETDONE                                                              |gth_single_sync_block__304             |      6|
|489   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__303             |      6|
|490   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__302             |      6|
|491   |      sync_data_valid                                                               |gth_single_sync_block__301             |      6|
|492   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__300             |      6|
|493   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__13          |    211|
|494   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__108             |      6|
|495   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__107             |      6|
|496   |      sync_TXRESETDONE                                                              |gth_single_sync_block__106             |      6|
|497   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__105             |      6|
|498   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__104             |      6|
|499   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__103             |      6|
|500   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__14   |     48|
|501   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__157             |      6|
|502   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__156             |      6|
|503   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__14              |     12|
|504   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__17          |    224|
|505   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__315             |      6|
|506   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__314             |      6|
|507   |      sync_RXRESETDONE                                                              |gth_single_sync_block__313             |      6|
|508   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__312             |      6|
|509   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__311             |      6|
|510   |      sync_data_valid                                                               |gth_single_sync_block__310             |      6|
|511   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__309             |      6|
|512   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__14          |    211|
|513   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__115             |      6|
|514   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__114             |      6|
|515   |      sync_TXRESETDONE                                                              |gth_single_sync_block__113             |      6|
|516   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__112             |      6|
|517   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__111             |      6|
|518   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__110             |      6|
|519   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__15   |     48|
|520   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__159             |      6|
|521   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__158             |      6|
|522   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__15              |     12|
|523   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__16   |     48|
|524   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__161             |      6|
|525   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__160             |      6|
|526   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__16              |     12|
|527   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__15          |    211|
|528   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__122             |      6|
|529   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__121             |      6|
|530   |      sync_TXRESETDONE                                                              |gth_single_sync_block__120             |      6|
|531   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__119             |      6|
|532   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__118             |      6|
|533   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__117             |      6|
|534   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__18          |    224|
|535   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__324             |      6|
|536   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__323             |      6|
|537   |      sync_RXRESETDONE                                                              |gth_single_sync_block__322             |      6|
|538   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__321             |      6|
|539   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__320             |      6|
|540   |      sync_data_valid                                                               |gth_single_sync_block__319             |      6|
|541   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__318             |      6|
|542   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__17   |     48|
|543   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__163             |      6|
|544   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__162             |      6|
|545   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__17              |     12|
|546   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__19          |    224|
|547   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__333             |      6|
|548   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__332             |      6|
|549   |      sync_RXRESETDONE                                                              |gth_single_sync_block__331             |      6|
|550   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__330             |      6|
|551   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__329             |      6|
|552   |      sync_data_valid                                                               |gth_single_sync_block__328             |      6|
|553   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__327             |      6|
|554   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__16          |    211|
|555   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__129             |      6|
|556   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__128             |      6|
|557   |      sync_TXRESETDONE                                                              |gth_single_sync_block__127             |      6|
|558   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__126             |      6|
|559   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__125             |      6|
|560   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__124             |      6|
|561   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__20          |    224|
|562   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__11              |      6|
|563   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__12              |      6|
|564   |      sync_RXRESETDONE                                                              |gth_single_sync_block__13              |      6|
|565   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__14              |      6|
|566   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__15              |      6|
|567   |      sync_data_valid                                                               |gth_single_sync_block__16              |      6|
|568   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__17              |      6|
|569   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__18   |     48|
|570   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__8               |      6|
|571   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__9               |      6|
|572   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__18              |     12|
|573   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__17          |    211|
|574   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__1               |      6|
|575   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__2               |      6|
|576   |      sync_TXRESETDONE                                                              |gth_single_sync_block__3               |      6|
|577   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__4               |      6|
|578   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__5               |      6|
|579   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__6               |      6|
|580   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__1         |     25|
|581   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__356             |      6|
|582   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__355             |      6|
|583   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__2         |     25|
|584   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__358             |      6|
|585   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__357             |      6|
|586   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__3         |     25|
|587   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__360             |      6|
|588   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__359             |      6|
|589   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__4         |     25|
|590   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__362             |      6|
|591   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__361             |      6|
|592   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__5         |     25|
|593   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__364             |      6|
|594   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__363             |      6|
|595   |    \gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__6         |     25|
|596   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__366             |      6|
|597   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__365             |      6|
|598   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__7         |     25|
|599   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__368             |      6|
|600   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__367             |      6|
|601   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__8         |     25|
|602   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__370             |      6|
|603   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__369             |      6|
|604   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__19   |     48|
|605   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__435             |      6|
|606   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__434             |      6|
|607   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__19              |     12|
|608   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__21          |    224|
|609   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__449             |      6|
|610   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__448             |      6|
|611   |      sync_RXRESETDONE                                                              |gth_single_sync_block__447             |      6|
|612   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__446             |      6|
|613   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__445             |      6|
|614   |      sync_data_valid                                                               |gth_single_sync_block__444             |      6|
|615   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__443             |      6|
|616   |    \gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__9         |     25|
|617   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__372             |      6|
|618   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__371             |      6|
|619   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__18          |    211|
|620   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__405             |      6|
|621   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__404             |      6|
|622   |      sync_TXRESETDONE                                                              |gth_single_sync_block__403             |      6|
|623   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__402             |      6|
|624   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__401             |      6|
|625   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__400             |      6|
|626   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__10        |     25|
|627   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__374             |      6|
|628   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__373             |      6|
|629   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__20   |     48|
|630   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__437             |      6|
|631   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__436             |      6|
|632   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__20              |     12|
|633   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__22          |    224|
|634   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__458             |      6|
|635   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__457             |      6|
|636   |      sync_RXRESETDONE                                                              |gth_single_sync_block__456             |      6|
|637   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__455             |      6|
|638   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__454             |      6|
|639   |      sync_data_valid                                                               |gth_single_sync_block__453             |      6|
|640   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__452             |      6|
|641   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__19          |    211|
|642   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__412             |      6|
|643   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__411             |      6|
|644   |      sync_TXRESETDONE                                                              |gth_single_sync_block__410             |      6|
|645   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__409             |      6|
|646   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__408             |      6|
|647   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__407             |      6|
|648   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__11        |     25|
|649   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__376             |      6|
|650   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__375             |      6|
|651   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__12        |     25|
|652   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__378             |      6|
|653   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__377             |      6|
|654   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__21   |     48|
|655   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__439             |      6|
|656   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__438             |      6|
|657   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__21              |     12|
|658   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__23          |    224|
|659   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__348             |      6|
|660   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__349             |      6|
|661   |      sync_RXRESETDONE                                                              |gth_single_sync_block__350             |      6|
|662   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__351             |      6|
|663   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__352             |      6|
|664   |      sync_data_valid                                                               |gth_single_sync_block__353             |      6|
|665   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__354             |      6|
|666   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__13        |     25|
|667   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__380             |      6|
|668   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__379             |      6|
|669   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__20          |    211|
|670   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__419             |      6|
|671   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__418             |      6|
|672   |      sync_TXRESETDONE                                                              |gth_single_sync_block__417             |      6|
|673   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__416             |      6|
|674   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__415             |      6|
|675   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__414             |      6|
|676   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__14        |     25|
|677   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__382             |      6|
|678   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__381             |      6|
|679   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__15        |     25|
|680   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__384             |      6|
|681   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__383             |      6|
|682   |    \gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__16        |     25|
|683   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__386             |      6|
|684   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__385             |      6|
|685   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__21          |    211|
|686   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__426             |      6|
|687   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__425             |      6|
|688   |      sync_TXRESETDONE                                                              |gth_single_sync_block__424             |      6|
|689   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__423             |      6|
|690   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__422             |      6|
|691   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__421             |      6|
|692   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__17        |     25|
|693   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__388             |      6|
|694   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__387             |      6|
|695   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__22   |     48|
|696   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__441             |      6|
|697   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__440             |      6|
|698   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__22              |     12|
|699   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__18        |     25|
|700   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__390             |      6|
|701   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__389             |      6|
|702   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__22          |    211|
|703   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__433             |      6|
|704   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__432             |      6|
|705   |      sync_TXRESETDONE                                                              |gth_single_sync_block__431             |      6|
|706   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__430             |      6|
|707   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__429             |      6|
|708   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__428             |      6|
|709   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__19        |     25|
|710   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__392             |      6|
|711   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__391             |      6|
|712   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__23   |     48|
|713   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__345             |      6|
|714   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__346             |      6|
|715   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__23              |     12|
|716   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__20        |     25|
|717   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__394             |      6|
|718   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__393             |      6|
|719   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__23          |    211|
|720   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__338             |      6|
|721   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__339             |      6|
|722   |      sync_TXRESETDONE                                                              |gth_single_sync_block__340             |      6|
|723   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__341             |      6|
|724   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__342             |      6|
|725   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__343             |      6|
|726   |    \gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__21        |     25|
|727   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__396             |      6|
|728   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__395             |      6|
|729   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__22        |     25|
|730   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__398             |      6|
|731   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__397             |      6|
|732   |    \gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__23        |     25|
|733   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__336             |      6|
|734   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__337             |      6|
|735   |    \gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__23                    |      9|
|736   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__24        |     25|
|737   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__571             |      6|
|738   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__570             |      6|
|739   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__24   |     48|
|740   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__561             |      6|
|741   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__560             |      6|
|742   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__24              |     12|
|743   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__24          |    224|
|744   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__522             |      6|
|745   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__521             |      6|
|746   |      sync_RXRESETDONE                                                              |gth_single_sync_block__520             |      6|
|747   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__519             |      6|
|748   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__518             |      6|
|749   |      sync_data_valid                                                               |gth_single_sync_block__517             |      6|
|750   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__516             |      6|
|751   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__24          |    211|
|752   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__486             |      6|
|753   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__485             |      6|
|754   |      sync_TXRESETDONE                                                              |gth_single_sync_block__484             |      6|
|755   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__483             |      6|
|756   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__482             |      6|
|757   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__481             |      6|
|758   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__25        |     25|
|759   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__573             |      6|
|760   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__572             |      6|
|761   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__25   |     48|
|762   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__563             |      6|
|763   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__562             |      6|
|764   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__25              |     12|
|765   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__25          |    224|
|766   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__531             |      6|
|767   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__530             |      6|
|768   |      sync_RXRESETDONE                                                              |gth_single_sync_block__529             |      6|
|769   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__528             |      6|
|770   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__527             |      6|
|771   |      sync_data_valid                                                               |gth_single_sync_block__526             |      6|
|772   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__525             |      6|
|773   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__25          |    211|
|774   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__493             |      6|
|775   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__492             |      6|
|776   |      sync_TXRESETDONE                                                              |gth_single_sync_block__491             |      6|
|777   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__490             |      6|
|778   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__489             |      6|
|779   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__488             |      6|
|780   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__26        |     25|
|781   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__575             |      6|
|782   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__574             |      6|
|783   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__26   |     48|
|784   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__565             |      6|
|785   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__564             |      6|
|786   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__26              |     12|
|787   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__26          |    224|
|788   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__540             |      6|
|789   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__539             |      6|
|790   |      sync_RXRESETDONE                                                              |gth_single_sync_block__538             |      6|
|791   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__537             |      6|
|792   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__536             |      6|
|793   |      sync_data_valid                                                               |gth_single_sync_block__535             |      6|
|794   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__534             |      6|
|795   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__26          |    211|
|796   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__500             |      6|
|797   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__499             |      6|
|798   |      sync_TXRESETDONE                                                              |gth_single_sync_block__498             |      6|
|799   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__497             |      6|
|800   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__496             |      6|
|801   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__495             |      6|
|802   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__27        |     25|
|803   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__577             |      6|
|804   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__576             |      6|
|805   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__27   |     48|
|806   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__567             |      6|
|807   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__566             |      6|
|808   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__27              |     12|
|809   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__27          |    224|
|810   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__549             |      6|
|811   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__548             |      6|
|812   |      sync_RXRESETDONE                                                              |gth_single_sync_block__547             |      6|
|813   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__546             |      6|
|814   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__545             |      6|
|815   |      sync_data_valid                                                               |gth_single_sync_block__544             |      6|
|816   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__543             |      6|
|817   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__27          |    211|
|818   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__507             |      6|
|819   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__506             |      6|
|820   |      sync_TXRESETDONE                                                              |gth_single_sync_block__505             |      6|
|821   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__504             |      6|
|822   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__503             |      6|
|823   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__502             |      6|
|824   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__28        |     25|
|825   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__579             |      6|
|826   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__578             |      6|
|827   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__28   |     48|
|828   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__569             |      6|
|829   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__568             |      6|
|830   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__28              |     12|
|831   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__28          |    224|
|832   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__558             |      6|
|833   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__557             |      6|
|834   |      sync_RXRESETDONE                                                              |gth_single_sync_block__556             |      6|
|835   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__555             |      6|
|836   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__554             |      6|
|837   |      sync_data_valid                                                               |gth_single_sync_block__553             |      6|
|838   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__552             |      6|
|839   |    \gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__28          |    211|
|840   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__514             |      6|
|841   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__513             |      6|
|842   |      sync_TXRESETDONE                                                              |gth_single_sync_block__512             |      6|
|843   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__511             |      6|
|844   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__510             |      6|
|845   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__509             |      6|
|846   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__29        |     25|
|847   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__479             |      6|
|848   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__580             |      6|
|849   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__29   |     48|
|850   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__477             |      6|
|851   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__478             |      6|
|852   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__29              |     12|
|853   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__29          |    224|
|854   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__469             |      6|
|855   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__470             |      6|
|856   |      sync_RXRESETDONE                                                              |gth_single_sync_block__471             |      6|
|857   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__472             |      6|
|858   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__473             |      6|
|859   |      sync_data_valid                                                               |gth_single_sync_block__474             |      6|
|860   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__475             |      6|
|861   |    \gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__29          |    211|
|862   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__461             |      6|
|863   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__462             |      6|
|864   |      sync_TXRESETDONE                                                              |gth_single_sync_block__463             |      6|
|865   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__464             |      6|
|866   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__465             |      6|
|867   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__466             |      6|
|868   |    \gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__24                    |      9|
|869   |    \gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__25                    |      9|
|870   |    \gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__26                    |      9|
|871   |    \gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__27                    |      9|
|872   |    \gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__28                    |      9|
|873   |    \gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g                               |gth_single_4p8g__29                    |      9|
|874   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__30        |     25|
|875   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__709             |      6|
|876   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__708             |      6|
|877   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__30   |     48|
|878   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__697             |      6|
|879   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__696             |      6|
|880   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__30              |     12|
|881   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__30          |    224|
|882   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__649             |      6|
|883   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__648             |      6|
|884   |      sync_RXRESETDONE                                                              |gth_single_sync_block__647             |      6|
|885   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__646             |      6|
|886   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__645             |      6|
|887   |      sync_data_valid                                                               |gth_single_sync_block__644             |      6|
|888   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__643             |      6|
|889   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__30          |    211|
|890   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__606             |      6|
|891   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__605             |      6|
|892   |      sync_TXRESETDONE                                                              |gth_single_sync_block__604             |      6|
|893   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__603             |      6|
|894   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__602             |      6|
|895   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__601             |      6|
|896   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__31        |     25|
|897   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__711             |      6|
|898   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__710             |      6|
|899   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__31   |     48|
|900   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__699             |      6|
|901   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__698             |      6|
|902   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__31              |     12|
|903   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__31          |    224|
|904   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__658             |      6|
|905   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__657             |      6|
|906   |      sync_RXRESETDONE                                                              |gth_single_sync_block__656             |      6|
|907   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__655             |      6|
|908   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__654             |      6|
|909   |      sync_data_valid                                                               |gth_single_sync_block__653             |      6|
|910   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__652             |      6|
|911   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__31          |    211|
|912   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__613             |      6|
|913   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__612             |      6|
|914   |      sync_TXRESETDONE                                                              |gth_single_sync_block__611             |      6|
|915   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__610             |      6|
|916   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__609             |      6|
|917   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__608             |      6|
|918   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__32        |     25|
|919   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__713             |      6|
|920   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__712             |      6|
|921   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__32   |     48|
|922   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__701             |      6|
|923   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__700             |      6|
|924   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__32              |     12|
|925   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__32          |    224|
|926   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__667             |      6|
|927   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__666             |      6|
|928   |      sync_RXRESETDONE                                                              |gth_single_sync_block__665             |      6|
|929   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__664             |      6|
|930   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__663             |      6|
|931   |      sync_data_valid                                                               |gth_single_sync_block__662             |      6|
|932   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__661             |      6|
|933   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__32          |    211|
|934   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__620             |      6|
|935   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__619             |      6|
|936   |      sync_TXRESETDONE                                                              |gth_single_sync_block__618             |      6|
|937   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__617             |      6|
|938   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__616             |      6|
|939   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__615             |      6|
|940   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__33        |     25|
|941   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__715             |      6|
|942   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__714             |      6|
|943   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__33   |     48|
|944   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__703             |      6|
|945   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__702             |      6|
|946   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__33              |     12|
|947   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__33          |    224|
|948   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__676             |      6|
|949   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__675             |      6|
|950   |      sync_RXRESETDONE                                                              |gth_single_sync_block__674             |      6|
|951   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__673             |      6|
|952   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__672             |      6|
|953   |      sync_data_valid                                                               |gth_single_sync_block__671             |      6|
|954   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__670             |      6|
|955   |    \gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__33          |    211|
|956   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__627             |      6|
|957   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__626             |      6|
|958   |      sync_TXRESETDONE                                                              |gth_single_sync_block__625             |      6|
|959   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__624             |      6|
|960   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__623             |      6|
|961   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__622             |      6|
|962   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__34        |     25|
|963   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__717             |      6|
|964   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__716             |      6|
|965   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__34   |     48|
|966   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__705             |      6|
|967   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__704             |      6|
|968   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__34              |     12|
|969   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__34          |    224|
|970   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__685             |      6|
|971   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__684             |      6|
|972   |      sync_RXRESETDONE                                                              |gth_single_sync_block__683             |      6|
|973   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__682             |      6|
|974   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__681             |      6|
|975   |      sync_data_valid                                                               |gth_single_sync_block__680             |      6|
|976   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__679             |      6|
|977   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__34          |    211|
|978   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__634             |      6|
|979   |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__633             |      6|
|980   |      sync_TXRESETDONE                                                              |gth_single_sync_block__632             |      6|
|981   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__631             |      6|
|982   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__630             |      6|
|983   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__629             |      6|
|984   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN__35        |     25|
|985   |      sync_PHALIGNDONE                                                              |gth_single_sync_block__719             |      6|
|986   |      sync_DLYSRESETDONE                                                            |gth_single_sync_block__718             |      6|
|987   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN__35   |     48|
|988   |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__707             |      6|
|989   |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__706             |      6|
|990   |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse__35              |     12|
|991   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM__35          |    224|
|992   |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__694             |      6|
|993   |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__693             |      6|
|994   |      sync_RXRESETDONE                                                              |gth_single_sync_block__692             |      6|
|995   |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__691             |      6|
|996   |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__690             |      6|
|997   |      sync_data_valid                                                               |gth_single_sync_block__689             |      6|
|998   |      sync_CPLLLOCK                                                                 |gth_single_sync_block__688             |      6|
|999   |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM__35          |    211|
|1000  |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__641             |      6|
|1001  |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__640             |      6|
|1002  |      sync_TXRESETDONE                                                              |gth_single_sync_block__639             |      6|
|1003  |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__638             |      6|
|1004  |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__637             |      6|
|1005  |      sync_CPLLLOCK                                                                 |gth_single_sync_block__636             |      6|
|1006  |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_rx_auto_phase_align               |gth_single_AUTO_PHASE_ALIGN            |     25|
|1007  |      sync_PHALIGNDONE                                                              |gth_single_sync_block__599             |      6|
|1008  |      sync_DLYSRESETDONE                                                            |gth_single_sync_block                  |      6|
|1009  |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align  |gth_single_TX_MANUAL_PHASE_ALIGN       |     48|
|1010  |      \cdc[0].sync_TXPHALIGNDONE                                                    |gth_single_sync_block__597             |      6|
|1011  |      \cdc[0].sync_TXDLYSRESETDONE                                                  |gth_single_sync_block__598             |      6|
|1012  |      \cdc[0].sync_TXPHINITDONE                                                     |gth_single_sync_pulse                  |     12|
|1013  |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_gt_rxresetfsm                     |gth_single_RX_STARTUP_FSM              |    224|
|1014  |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__589             |      6|
|1015  |      sync_rx_fsm_reset_done_int                                                    |gth_single_sync_block__590             |      6|
|1016  |      sync_RXRESETDONE                                                              |gth_single_sync_block__591             |      6|
|1017  |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__592             |      6|
|1018  |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__593             |      6|
|1019  |      sync_data_valid                                                               |gth_single_sync_block__594             |      6|
|1020  |      sync_CPLLLOCK                                                                 |gth_single_sync_block__595             |      6|
|1021  |    \gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_gt_txresetfsm                     |gth_single_TX_STARTUP_FSM              |    211|
|1022  |      sync_run_phase_alignment_int                                                  |gth_single_sync_block__581             |      6|
|1023  |      sync_tx_fsm_reset_done_int                                                    |gth_single_sync_block__582             |      6|
|1024  |      sync_TXRESETDONE                                                              |gth_single_sync_block__583             |      6|
|1025  |      sync_time_out_wait_bypass                                                     |gth_single_sync_block__584             |      6|
|1026  |      sync_mmcm_lock_reclocked                                                      |gth_single_sync_block__585             |      6|
|1027  |      sync_CPLLLOCK                                                                 |gth_single_sync_block__586             |      6|
|1028  |    \gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__30                    |      9|
|1029  |    \gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__31                    |      9|
|1030  |    \gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__32                    |      9|
|1031  |    \gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__33                    |      9|
|1032  |    \gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__34                    |      9|
|1033  |    \gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g__35                    |      9|
|1034  |    \gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g                              |gth_single_4p8g                        |      9|
|1035  |  \GEM_style_source_links.i_gbt                                                     |gbt                                    | 103753|
|1036  |    \gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx                                 |gbt_rx__xdcDup__1                      |   2036|
|1037  |      decoder                                                                       |gbt_rx_decoder__36                     |   1076|
|1038  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__38      |    531|
|1039  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__38    |    104|
|1040  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__38    |      3|
|1041  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__38  |    133|
|1042  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__38    |     80|
|1043  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__94    |      2|
|1044  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__93    |      2|
|1045  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__92    |      7|
|1046  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__91    |      2|
|1047  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__90    |      3|
|1048  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__89    |      3|
|1049  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__88    |      2|
|1050  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__87    |      3|
|1051  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__86    |      3|
|1052  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__85    |      3|
|1053  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__84    |      3|
|1054  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__83    |      3|
|1055  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__82    |      3|
|1056  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__81    |      3|
|1057  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__80    |      3|
|1058  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__38  |    167|
|1059  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__37      |    544|
|1060  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__37    |    104|
|1061  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__37    |      3|
|1062  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__37  |    133|
|1063  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__37    |     80|
|1064  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__79    |      2|
|1065  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__78    |      2|
|1066  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__77    |      7|
|1067  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__76    |      2|
|1068  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__75    |      3|
|1069  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__74    |      3|
|1070  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__73    |      2|
|1071  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__72    |      3|
|1072  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__71    |      3|
|1073  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__70    |      3|
|1074  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__69    |      3|
|1075  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__68    |      3|
|1076  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__67    |      3|
|1077  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__66    |      3|
|1078  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__65    |      3|
|1079  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__37  |    176|
|1080  |      frameAligner                                                                  |gbt_rx_framealigner__36                |    393|
|1081  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__36         |     27|
|1082  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__36     |     57|
|1083  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__36      |     15|
|1084  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__36     |    294|
|1085  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__1              |    306|
|1086  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__1          |    306|
|1087  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__36          |     25|
|1088  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__1    |    160|
|1089  |      descrambler                                                                   |gbt_rx_descrambler__36                 |    258|
|1090  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__36           |     64|
|1091  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__37           |     64|
|1092  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__38           |     64|
|1093  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__39           |     64|
|1094  |      status                                                                        |gbt_rx_status__36                      |      3|
|1095  |    \gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx                                 |gbt_rx__xdcDup__12                     |   2036|
|1096  |      decoder                                                                       |gbt_rx_decoder__37                     |   1076|
|1097  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__40      |    531|
|1098  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__40    |    104|
|1099  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__40    |      3|
|1100  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__40  |    133|
|1101  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__40    |     80|
|1102  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__124   |      2|
|1103  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__123   |      2|
|1104  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__122   |      7|
|1105  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__121   |      2|
|1106  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__120   |      3|
|1107  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__119   |      3|
|1108  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__118   |      2|
|1109  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__117   |      3|
|1110  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__116   |      3|
|1111  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__115   |      3|
|1112  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__114   |      3|
|1113  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__113   |      3|
|1114  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__112   |      3|
|1115  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__111   |      3|
|1116  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__110   |      3|
|1117  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__40  |    167|
|1118  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__39      |    544|
|1119  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__39    |    104|
|1120  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__39    |      3|
|1121  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__39  |    133|
|1122  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__39    |     80|
|1123  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__109   |      2|
|1124  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__108   |      2|
|1125  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__107   |      7|
|1126  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__106   |      2|
|1127  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__105   |      3|
|1128  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__104   |      3|
|1129  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__103   |      2|
|1130  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__102   |      3|
|1131  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__101   |      3|
|1132  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__100   |      3|
|1133  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__99    |      3|
|1134  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__98    |      3|
|1135  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__97    |      3|
|1136  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__96    |      3|
|1137  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__95    |      3|
|1138  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__39  |    176|
|1139  |      frameAligner                                                                  |gbt_rx_framealigner__37                |    393|
|1140  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__37         |     27|
|1141  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__37     |     57|
|1142  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__37      |     15|
|1143  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__37     |    294|
|1144  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__12             |    306|
|1145  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__12         |    306|
|1146  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__37          |     25|
|1147  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__12   |    160|
|1148  |      descrambler                                                                   |gbt_rx_descrambler__37                 |    258|
|1149  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__40           |     64|
|1150  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__41           |     64|
|1151  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__42           |     64|
|1152  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__43           |     64|
|1153  |      status                                                                        |gbt_rx_status__37                      |      3|
|1154  |    \gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx                                 |gbt_rx__xdcDup__23                     |   2036|
|1155  |      decoder                                                                       |gbt_rx_decoder__38                     |   1076|
|1156  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__42      |    531|
|1157  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__42    |    104|
|1158  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__42    |      3|
|1159  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__42  |    133|
|1160  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__42    |     80|
|1161  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__154   |      2|
|1162  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__153   |      2|
|1163  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__152   |      7|
|1164  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__151   |      2|
|1165  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__150   |      3|
|1166  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__149   |      3|
|1167  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__148   |      2|
|1168  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__147   |      3|
|1169  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__146   |      3|
|1170  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__145   |      3|
|1171  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__144   |      3|
|1172  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__143   |      3|
|1173  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__142   |      3|
|1174  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__141   |      3|
|1175  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__140   |      3|
|1176  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__42  |    167|
|1177  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__41      |    544|
|1178  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__41    |    104|
|1179  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__41    |      3|
|1180  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__41  |    133|
|1181  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__41    |     80|
|1182  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__139   |      2|
|1183  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__138   |      2|
|1184  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__137   |      7|
|1185  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__136   |      2|
|1186  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__135   |      3|
|1187  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__134   |      3|
|1188  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__133   |      2|
|1189  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__132   |      3|
|1190  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__131   |      3|
|1191  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__130   |      3|
|1192  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__129   |      3|
|1193  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__128   |      3|
|1194  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__127   |      3|
|1195  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__126   |      3|
|1196  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__125   |      3|
|1197  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__41  |    176|
|1198  |      frameAligner                                                                  |gbt_rx_framealigner__38                |    393|
|1199  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__38         |     27|
|1200  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__38     |     57|
|1201  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__38      |     15|
|1202  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__38     |    294|
|1203  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__23             |    306|
|1204  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__23         |    306|
|1205  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__38          |     25|
|1206  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__23   |    160|
|1207  |      descrambler                                                                   |gbt_rx_descrambler__38                 |    258|
|1208  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__44           |     64|
|1209  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__45           |     64|
|1210  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__46           |     64|
|1211  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__47           |     64|
|1212  |      status                                                                        |gbt_rx_status__38                      |      3|
|1213  |    \gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx                                 |gbt_rx__xdcDup__30                     |   2036|
|1214  |      decoder                                                                       |gbt_rx_decoder__39                     |   1076|
|1215  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__44      |    531|
|1216  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__44    |    104|
|1217  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__44    |      3|
|1218  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__44  |    133|
|1219  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__44    |     80|
|1220  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__184   |      2|
|1221  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__183   |      2|
|1222  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__182   |      7|
|1223  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__181   |      2|
|1224  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__180   |      3|
|1225  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__179   |      3|
|1226  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__178   |      2|
|1227  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__177   |      3|
|1228  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__176   |      3|
|1229  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__175   |      3|
|1230  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__174   |      3|
|1231  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__173   |      3|
|1232  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__172   |      3|
|1233  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__171   |      3|
|1234  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__170   |      3|
|1235  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__44  |    167|
|1236  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__43      |    544|
|1237  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__43    |    104|
|1238  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__43    |      3|
|1239  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__43  |    133|
|1240  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__43    |     80|
|1241  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__169   |      2|
|1242  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__168   |      2|
|1243  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__167   |      7|
|1244  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__166   |      2|
|1245  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__165   |      3|
|1246  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__164   |      3|
|1247  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__163   |      2|
|1248  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__162   |      3|
|1249  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__161   |      3|
|1250  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__160   |      3|
|1251  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__159   |      3|
|1252  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__158   |      3|
|1253  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__157   |      3|
|1254  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__156   |      3|
|1255  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__155   |      3|
|1256  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__43  |    176|
|1257  |      frameAligner                                                                  |gbt_rx_framealigner__39                |    393|
|1258  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__39         |     27|
|1259  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__39     |     57|
|1260  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__39      |     15|
|1261  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__39     |    294|
|1262  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__30             |    306|
|1263  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__30         |    306|
|1264  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__39          |     25|
|1265  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__30   |    160|
|1266  |      descrambler                                                                   |gbt_rx_descrambler__39                 |    258|
|1267  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__48           |     64|
|1268  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__49           |     64|
|1269  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__50           |     64|
|1270  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__51           |     64|
|1271  |      status                                                                        |gbt_rx_status__39                      |      3|
|1272  |    \gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx                                 |gbt_rx__xdcDup__31                     |   2036|
|1273  |      decoder                                                                       |gbt_rx_decoder__40                     |   1076|
|1274  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__46      |    531|
|1275  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__46    |    104|
|1276  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__46    |      3|
|1277  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__46  |    133|
|1278  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__46    |     80|
|1279  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__214   |      2|
|1280  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__213   |      2|
|1281  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__212   |      7|
|1282  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__211   |      2|
|1283  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__210   |      3|
|1284  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__209   |      3|
|1285  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__208   |      2|
|1286  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__207   |      3|
|1287  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__206   |      3|
|1288  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__205   |      3|
|1289  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__204   |      3|
|1290  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__203   |      3|
|1291  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__202   |      3|
|1292  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__201   |      3|
|1293  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__200   |      3|
|1294  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__46  |    167|
|1295  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__45      |    544|
|1296  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__45    |    104|
|1297  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__45    |      3|
|1298  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__45  |    133|
|1299  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__45    |     80|
|1300  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__199   |      2|
|1301  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__198   |      2|
|1302  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__197   |      7|
|1303  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__196   |      2|
|1304  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__195   |      3|
|1305  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__194   |      3|
|1306  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__193   |      2|
|1307  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__192   |      3|
|1308  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__191   |      3|
|1309  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__190   |      3|
|1310  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__189   |      3|
|1311  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__188   |      3|
|1312  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__187   |      3|
|1313  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__186   |      3|
|1314  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__185   |      3|
|1315  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__45  |    176|
|1316  |      frameAligner                                                                  |gbt_rx_framealigner__40                |    393|
|1317  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__40         |     27|
|1318  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__40     |     57|
|1319  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__40      |     15|
|1320  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__40     |    294|
|1321  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__31             |    306|
|1322  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__31         |    306|
|1323  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__40          |     25|
|1324  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__31   |    160|
|1325  |      descrambler                                                                   |gbt_rx_descrambler__40                 |    258|
|1326  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__52           |     64|
|1327  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__53           |     64|
|1328  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__54           |     64|
|1329  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__55           |     64|
|1330  |      status                                                                        |gbt_rx_status__40                      |      3|
|1331  |    \gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx                                 |gbt_rx__xdcDup__32                     |   2036|
|1332  |      decoder                                                                       |gbt_rx_decoder__41                     |   1076|
|1333  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__48      |    531|
|1334  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__48    |    104|
|1335  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__48    |      3|
|1336  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__48  |    133|
|1337  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__48    |     80|
|1338  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__244   |      2|
|1339  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__243   |      2|
|1340  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__242   |      7|
|1341  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__241   |      2|
|1342  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__240   |      3|
|1343  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__239   |      3|
|1344  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__238   |      2|
|1345  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__237   |      3|
|1346  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__236   |      3|
|1347  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__235   |      3|
|1348  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__234   |      3|
|1349  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__233   |      3|
|1350  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__232   |      3|
|1351  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__231   |      3|
|1352  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__230   |      3|
|1353  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__48  |    167|
|1354  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__47      |    544|
|1355  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__47    |    104|
|1356  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__47    |      3|
|1357  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__47  |    133|
|1358  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__47    |     80|
|1359  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__229   |      2|
|1360  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__228   |      2|
|1361  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__227   |      7|
|1362  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__226   |      2|
|1363  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__225   |      3|
|1364  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__224   |      3|
|1365  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__223   |      2|
|1366  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__222   |      3|
|1367  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__221   |      3|
|1368  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__220   |      3|
|1369  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__219   |      3|
|1370  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__218   |      3|
|1371  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__217   |      3|
|1372  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__216   |      3|
|1373  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__215   |      3|
|1374  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__47  |    176|
|1375  |      frameAligner                                                                  |gbt_rx_framealigner__41                |    393|
|1376  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__41         |     27|
|1377  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__41     |     57|
|1378  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__41      |     15|
|1379  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__41     |    294|
|1380  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__32             |    306|
|1381  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__32         |    306|
|1382  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__41          |     25|
|1383  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__32   |    160|
|1384  |      descrambler                                                                   |gbt_rx_descrambler__41                 |    258|
|1385  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__56           |     64|
|1386  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__57           |     64|
|1387  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__58           |     64|
|1388  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__59           |     64|
|1389  |      status                                                                        |gbt_rx_status__41                      |      3|
|1390  |    \gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx                                 |gbt_rx__xdcDup__33                     |   2036|
|1391  |      decoder                                                                       |gbt_rx_decoder__42                     |   1076|
|1392  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__50      |    531|
|1393  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__50    |    104|
|1394  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__50    |      3|
|1395  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__50  |    133|
|1396  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__50    |     80|
|1397  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__274   |      2|
|1398  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__273   |      2|
|1399  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__272   |      7|
|1400  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__271   |      2|
|1401  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__270   |      3|
|1402  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__269   |      3|
|1403  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__268   |      2|
|1404  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__267   |      3|
|1405  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__266   |      3|
|1406  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__265   |      3|
|1407  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__264   |      3|
|1408  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__263   |      3|
|1409  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__262   |      3|
|1410  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__261   |      3|
|1411  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__260   |      3|
|1412  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__50  |    167|
|1413  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__49      |    544|
|1414  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__49    |    104|
|1415  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__49    |      3|
|1416  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__49  |    133|
|1417  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__49    |     80|
|1418  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__259   |      2|
|1419  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__258   |      2|
|1420  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__257   |      7|
|1421  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__256   |      2|
|1422  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__255   |      3|
|1423  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__254   |      3|
|1424  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__253   |      2|
|1425  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__252   |      3|
|1426  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__251   |      3|
|1427  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__250   |      3|
|1428  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__249   |      3|
|1429  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__248   |      3|
|1430  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__247   |      3|
|1431  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__246   |      3|
|1432  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__245   |      3|
|1433  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__49  |    176|
|1434  |      frameAligner                                                                  |gbt_rx_framealigner__42                |    393|
|1435  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__42         |     27|
|1436  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__42     |     57|
|1437  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__42      |     15|
|1438  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__42     |    294|
|1439  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__33             |    306|
|1440  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__33         |    306|
|1441  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__42          |     25|
|1442  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__33   |    160|
|1443  |      descrambler                                                                   |gbt_rx_descrambler__42                 |    258|
|1444  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__60           |     64|
|1445  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__61           |     64|
|1446  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__62           |     64|
|1447  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__63           |     64|
|1448  |      status                                                                        |gbt_rx_status__42                      |      3|
|1449  |    \gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx                                 |gbt_rx__xdcDup__34                     |   2036|
|1450  |      decoder                                                                       |gbt_rx_decoder__43                     |   1076|
|1451  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__52      |    531|
|1452  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__52    |    104|
|1453  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__52    |      3|
|1454  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__52  |    133|
|1455  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__52    |     80|
|1456  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__304   |      2|
|1457  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__303   |      2|
|1458  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__302   |      7|
|1459  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__301   |      2|
|1460  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__300   |      3|
|1461  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__299   |      3|
|1462  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__298   |      2|
|1463  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__297   |      3|
|1464  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__296   |      3|
|1465  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__295   |      3|
|1466  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__294   |      3|
|1467  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__293   |      3|
|1468  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__292   |      3|
|1469  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__291   |      3|
|1470  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__290   |      3|
|1471  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__52  |    167|
|1472  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__51      |    544|
|1473  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__51    |    104|
|1474  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__51    |      3|
|1475  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__51  |    133|
|1476  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__51    |     80|
|1477  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__289   |      2|
|1478  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__288   |      2|
|1479  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__287   |      7|
|1480  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__286   |      2|
|1481  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__285   |      3|
|1482  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__284   |      3|
|1483  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__283   |      2|
|1484  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__282   |      3|
|1485  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__281   |      3|
|1486  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__280   |      3|
|1487  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__279   |      3|
|1488  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__278   |      3|
|1489  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__277   |      3|
|1490  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__276   |      3|
|1491  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__275   |      3|
|1492  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__51  |    176|
|1493  |      frameAligner                                                                  |gbt_rx_framealigner__43                |    393|
|1494  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__43         |     27|
|1495  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__43     |     57|
|1496  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__43      |     15|
|1497  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__43     |    294|
|1498  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__34             |    306|
|1499  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__34         |    306|
|1500  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__43          |     25|
|1501  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__34   |    160|
|1502  |      descrambler                                                                   |gbt_rx_descrambler__43                 |    258|
|1503  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__64           |     64|
|1504  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__65           |     64|
|1505  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__66           |     64|
|1506  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__67           |     64|
|1507  |      status                                                                        |gbt_rx_status__43                      |      3|
|1508  |    \gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx                                 |gbt_rx__xdcDup__35                     |   2036|
|1509  |      decoder                                                                       |gbt_rx_decoder__44                     |   1076|
|1510  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__54      |    531|
|1511  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__54    |    104|
|1512  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__54    |      3|
|1513  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__54  |    133|
|1514  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__54    |     80|
|1515  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__334   |      2|
|1516  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__333   |      2|
|1517  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__332   |      7|
|1518  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__331   |      2|
|1519  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__330   |      3|
|1520  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__329   |      3|
|1521  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__328   |      2|
|1522  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__327   |      3|
|1523  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__326   |      3|
|1524  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__325   |      3|
|1525  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__324   |      3|
|1526  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__323   |      3|
|1527  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__322   |      3|
|1528  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__321   |      3|
|1529  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__320   |      3|
|1530  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__54  |    167|
|1531  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__53      |    544|
|1532  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__53    |    104|
|1533  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__53    |      3|
|1534  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__53  |    133|
|1535  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__53    |     80|
|1536  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__319   |      2|
|1537  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__318   |      2|
|1538  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__317   |      7|
|1539  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__316   |      2|
|1540  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__315   |      3|
|1541  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__314   |      3|
|1542  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__313   |      2|
|1543  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__312   |      3|
|1544  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__311   |      3|
|1545  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__310   |      3|
|1546  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__309   |      3|
|1547  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__308   |      3|
|1548  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__307   |      3|
|1549  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__306   |      3|
|1550  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__305   |      3|
|1551  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__53  |    176|
|1552  |      frameAligner                                                                  |gbt_rx_framealigner__44                |    393|
|1553  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__44         |     27|
|1554  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__44     |     57|
|1555  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__44      |     15|
|1556  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__44     |    294|
|1557  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__35             |    306|
|1558  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__35         |    306|
|1559  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__44          |     25|
|1560  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__35   |    160|
|1561  |      descrambler                                                                   |gbt_rx_descrambler__44                 |    258|
|1562  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__68           |     64|
|1563  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__69           |     64|
|1564  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__70           |     64|
|1565  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__71           |     64|
|1566  |      status                                                                        |gbt_rx_status__44                      |      3|
|1567  |    \gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx                                 |gbt_rx                                 |   2036|
|1568  |      decoder                                                                       |gbt_rx_decoder__45                     |   1076|
|1569  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__56      |    531|
|1570  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__56    |    104|
|1571  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__56    |      3|
|1572  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__56  |    133|
|1573  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__56    |     80|
|1574  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__364   |      2|
|1575  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__363   |      2|
|1576  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__362   |      7|
|1577  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__361   |      2|
|1578  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__360   |      3|
|1579  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__359   |      3|
|1580  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__358   |      2|
|1581  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__357   |      3|
|1582  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__356   |      3|
|1583  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__355   |      3|
|1584  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__354   |      3|
|1585  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__353   |      3|
|1586  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__352   |      3|
|1587  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__351   |      3|
|1588  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__350   |      3|
|1589  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__56  |    167|
|1590  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__55      |    544|
|1591  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__55    |    104|
|1592  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__55    |      3|
|1593  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__55  |    133|
|1594  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__55    |     80|
|1595  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__349   |      2|
|1596  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__348   |      2|
|1597  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__347   |      7|
|1598  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__346   |      2|
|1599  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__345   |      3|
|1600  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__344   |      3|
|1601  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__343   |      2|
|1602  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__342   |      3|
|1603  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__341   |      3|
|1604  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__340   |      3|
|1605  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__339   |      3|
|1606  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__338   |      3|
|1607  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__337   |      3|
|1608  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__336   |      3|
|1609  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__335   |      3|
|1610  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__55  |    176|
|1611  |      frameAligner                                                                  |gbt_rx_framealigner__45                |    393|
|1612  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__45         |     27|
|1613  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__45     |     57|
|1614  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__45      |     15|
|1615  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__45     |    294|
|1616  |      rxGearbox                                                                     |gbt_rx_gearbox                         |    306|
|1617  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std                     |    306|
|1618  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__45          |     25|
|1619  |          dpram                                                                     |gbt_rx_gearbox_std_dpram               |    160|
|1620  |      descrambler                                                                   |gbt_rx_descrambler__45                 |    258|
|1621  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__72           |     64|
|1622  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__73           |     64|
|1623  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__74           |     64|
|1624  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__75           |     64|
|1625  |      status                                                                        |gbt_rx_status__45                      |      3|
|1626  |    \gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx                                |gbt_rx__xdcDup__2                      |   2036|
|1627  |      decoder                                                                       |gbt_rx_decoder__46                     |   1076|
|1628  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__58      |    531|
|1629  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__58    |    104|
|1630  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__58    |      3|
|1631  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__58  |    133|
|1632  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__58    |     80|
|1633  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__394   |      2|
|1634  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__393   |      2|
|1635  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__392   |      7|
|1636  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__391   |      2|
|1637  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__390   |      3|
|1638  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__389   |      3|
|1639  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__388   |      2|
|1640  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__387   |      3|
|1641  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__386   |      3|
|1642  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__385   |      3|
|1643  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__384   |      3|
|1644  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__383   |      3|
|1645  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__382   |      3|
|1646  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__381   |      3|
|1647  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__380   |      3|
|1648  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__58  |    167|
|1649  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__57      |    544|
|1650  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__57    |    104|
|1651  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__57    |      3|
|1652  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__57  |    133|
|1653  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__57    |     80|
|1654  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__379   |      2|
|1655  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__378   |      2|
|1656  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__377   |      7|
|1657  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__376   |      2|
|1658  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__375   |      3|
|1659  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__374   |      3|
|1660  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__373   |      2|
|1661  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__372   |      3|
|1662  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__371   |      3|
|1663  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__370   |      3|
|1664  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__369   |      3|
|1665  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__368   |      3|
|1666  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__367   |      3|
|1667  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__366   |      3|
|1668  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__365   |      3|
|1669  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__57  |    176|
|1670  |      frameAligner                                                                  |gbt_rx_framealigner__46                |    393|
|1671  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__46         |     27|
|1672  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__46     |     57|
|1673  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__46      |     15|
|1674  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__46     |    294|
|1675  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__2              |    306|
|1676  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__2          |    306|
|1677  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__46          |     25|
|1678  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__2    |    160|
|1679  |      descrambler                                                                   |gbt_rx_descrambler__46                 |    258|
|1680  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__76           |     64|
|1681  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__77           |     64|
|1682  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__78           |     64|
|1683  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__79           |     64|
|1684  |      status                                                                        |gbt_rx_status__46                      |      3|
|1685  |    \gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx                                |gbt_rx__xdcDup__3                      |   2036|
|1686  |      decoder                                                                       |gbt_rx_decoder__47                     |   1076|
|1687  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__60      |    531|
|1688  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__60    |    104|
|1689  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__60    |      3|
|1690  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__60  |    133|
|1691  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__60    |     80|
|1692  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__424   |      2|
|1693  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__423   |      2|
|1694  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__422   |      7|
|1695  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__421   |      2|
|1696  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__420   |      3|
|1697  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__419   |      3|
|1698  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__418   |      2|
|1699  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__417   |      3|
|1700  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__416   |      3|
|1701  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__415   |      3|
|1702  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__414   |      3|
|1703  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__413   |      3|
|1704  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__412   |      3|
|1705  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__411   |      3|
|1706  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__410   |      3|
|1707  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__60  |    167|
|1708  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__59      |    544|
|1709  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__59    |    104|
|1710  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__59    |      3|
|1711  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__59  |    133|
|1712  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__59    |     80|
|1713  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__409   |      2|
|1714  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__408   |      2|
|1715  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__407   |      7|
|1716  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__406   |      2|
|1717  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__405   |      3|
|1718  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__404   |      3|
|1719  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__403   |      2|
|1720  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__402   |      3|
|1721  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__401   |      3|
|1722  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__400   |      3|
|1723  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__399   |      3|
|1724  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__398   |      3|
|1725  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__397   |      3|
|1726  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__396   |      3|
|1727  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__395   |      3|
|1728  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__59  |    176|
|1729  |      frameAligner                                                                  |gbt_rx_framealigner__47                |    393|
|1730  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__47         |     27|
|1731  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__47     |     57|
|1732  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__47      |     15|
|1733  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__47     |    294|
|1734  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__3              |    306|
|1735  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__3          |    306|
|1736  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__47          |     25|
|1737  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__3    |    160|
|1738  |      descrambler                                                                   |gbt_rx_descrambler__47                 |    258|
|1739  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__80           |     64|
|1740  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__81           |     64|
|1741  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__82           |     64|
|1742  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__83           |     64|
|1743  |      status                                                                        |gbt_rx_status__47                      |      3|
|1744  |    \gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx                                |gbt_rx__xdcDup__4                      |   2036|
|1745  |      decoder                                                                       |gbt_rx_decoder__48                     |   1076|
|1746  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__62      |    531|
|1747  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__62    |    104|
|1748  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__62    |      3|
|1749  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__62  |    133|
|1750  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__62    |     80|
|1751  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__454   |      2|
|1752  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__453   |      2|
|1753  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__452   |      7|
|1754  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__451   |      2|
|1755  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__450   |      3|
|1756  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__449   |      3|
|1757  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__448   |      2|
|1758  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__447   |      3|
|1759  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__446   |      3|
|1760  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__445   |      3|
|1761  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__444   |      3|
|1762  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__443   |      3|
|1763  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__442   |      3|
|1764  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__441   |      3|
|1765  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__440   |      3|
|1766  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__62  |    167|
|1767  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__61      |    544|
|1768  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__61    |    104|
|1769  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__61    |      3|
|1770  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__61  |    133|
|1771  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__61    |     80|
|1772  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__439   |      2|
|1773  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__438   |      2|
|1774  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__437   |      7|
|1775  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__436   |      2|
|1776  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__435   |      3|
|1777  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__434   |      3|
|1778  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__433   |      2|
|1779  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__432   |      3|
|1780  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__431   |      3|
|1781  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__430   |      3|
|1782  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__429   |      3|
|1783  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__428   |      3|
|1784  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__427   |      3|
|1785  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__426   |      3|
|1786  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__425   |      3|
|1787  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__61  |    176|
|1788  |      frameAligner                                                                  |gbt_rx_framealigner__48                |    393|
|1789  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__48         |     27|
|1790  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__48     |     57|
|1791  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__48      |     15|
|1792  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__48     |    294|
|1793  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__4              |    306|
|1794  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__4          |    306|
|1795  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__48          |     25|
|1796  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__4    |    160|
|1797  |      descrambler                                                                   |gbt_rx_descrambler__48                 |    258|
|1798  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__84           |     64|
|1799  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__85           |     64|
|1800  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__86           |     64|
|1801  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__87           |     64|
|1802  |      status                                                                        |gbt_rx_status__48                      |      3|
|1803  |    \gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx                                |gbt_rx__xdcDup__5                      |   2036|
|1804  |      decoder                                                                       |gbt_rx_decoder__49                     |   1076|
|1805  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__64      |    531|
|1806  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__64    |    104|
|1807  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__64    |      3|
|1808  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__64  |    133|
|1809  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__64    |     80|
|1810  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__484   |      2|
|1811  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__483   |      2|
|1812  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__482   |      7|
|1813  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__481   |      2|
|1814  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__480   |      3|
|1815  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__479   |      3|
|1816  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__478   |      2|
|1817  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__477   |      3|
|1818  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__476   |      3|
|1819  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__475   |      3|
|1820  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__474   |      3|
|1821  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__473   |      3|
|1822  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__472   |      3|
|1823  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__471   |      3|
|1824  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__470   |      3|
|1825  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__64  |    167|
|1826  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__63      |    544|
|1827  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__63    |    104|
|1828  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__63    |      3|
|1829  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__63  |    133|
|1830  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__63    |     80|
|1831  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__469   |      2|
|1832  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__468   |      2|
|1833  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__467   |      7|
|1834  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__466   |      2|
|1835  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__465   |      3|
|1836  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__464   |      3|
|1837  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__463   |      2|
|1838  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__462   |      3|
|1839  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__461   |      3|
|1840  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__460   |      3|
|1841  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__459   |      3|
|1842  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__458   |      3|
|1843  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__457   |      3|
|1844  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__456   |      3|
|1845  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__455   |      3|
|1846  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__63  |    176|
|1847  |      frameAligner                                                                  |gbt_rx_framealigner__49                |    393|
|1848  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__49         |     27|
|1849  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__49     |     57|
|1850  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__49      |     15|
|1851  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__49     |    294|
|1852  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__5              |    306|
|1853  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__5          |    306|
|1854  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__49          |     25|
|1855  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__5    |    160|
|1856  |      descrambler                                                                   |gbt_rx_descrambler__49                 |    258|
|1857  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__88           |     64|
|1858  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__89           |     64|
|1859  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__90           |     64|
|1860  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__91           |     64|
|1861  |      status                                                                        |gbt_rx_status__49                      |      3|
|1862  |    \gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx                                |gbt_rx__xdcDup__6                      |   2036|
|1863  |      decoder                                                                       |gbt_rx_decoder__50                     |   1076|
|1864  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__66      |    531|
|1865  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__66    |    104|
|1866  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__66    |      3|
|1867  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__66  |    133|
|1868  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__66    |     80|
|1869  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__514   |      2|
|1870  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__513   |      2|
|1871  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__512   |      7|
|1872  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__511   |      2|
|1873  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__510   |      3|
|1874  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__509   |      3|
|1875  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__508   |      2|
|1876  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__507   |      3|
|1877  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__506   |      3|
|1878  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__505   |      3|
|1879  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__504   |      3|
|1880  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__503   |      3|
|1881  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__502   |      3|
|1882  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__501   |      3|
|1883  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__500   |      3|
|1884  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__66  |    167|
|1885  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__65      |    544|
|1886  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__65    |    104|
|1887  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__65    |      3|
|1888  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__65  |    133|
|1889  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__65    |     80|
|1890  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__499   |      2|
|1891  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__498   |      2|
|1892  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__497   |      7|
|1893  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__496   |      2|
|1894  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__495   |      3|
|1895  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__494   |      3|
|1896  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__493   |      2|
|1897  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__492   |      3|
|1898  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__491   |      3|
|1899  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__490   |      3|
|1900  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__489   |      3|
|1901  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__488   |      3|
|1902  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__487   |      3|
|1903  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__486   |      3|
|1904  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__485   |      3|
|1905  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__65  |    176|
|1906  |      frameAligner                                                                  |gbt_rx_framealigner__50                |    393|
|1907  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__50         |     27|
|1908  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__50     |     57|
|1909  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__50      |     15|
|1910  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__50     |    294|
|1911  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__6              |    306|
|1912  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__6          |    306|
|1913  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__50          |     25|
|1914  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__6    |    160|
|1915  |      descrambler                                                                   |gbt_rx_descrambler__50                 |    258|
|1916  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__92           |     64|
|1917  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__93           |     64|
|1918  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__94           |     64|
|1919  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__95           |     64|
|1920  |      status                                                                        |gbt_rx_status__50                      |      3|
|1921  |    \gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx                                |gbt_rx__xdcDup__7                      |   2036|
|1922  |      decoder                                                                       |gbt_rx_decoder__51                     |   1076|
|1923  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__68      |    531|
|1924  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__68    |    104|
|1925  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__68    |      3|
|1926  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__68  |    133|
|1927  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__68    |     80|
|1928  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__544   |      2|
|1929  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__543   |      2|
|1930  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__542   |      7|
|1931  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__541   |      2|
|1932  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__540   |      3|
|1933  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__539   |      3|
|1934  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__538   |      2|
|1935  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__537   |      3|
|1936  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__536   |      3|
|1937  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__535   |      3|
|1938  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__534   |      3|
|1939  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__533   |      3|
|1940  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__532   |      3|
|1941  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__531   |      3|
|1942  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__530   |      3|
|1943  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__68  |    167|
|1944  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__67      |    544|
|1945  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__67    |    104|
|1946  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__67    |      3|
|1947  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__67  |    133|
|1948  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__67    |     80|
|1949  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__529   |      2|
|1950  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__528   |      2|
|1951  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__527   |      7|
|1952  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__526   |      2|
|1953  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__525   |      3|
|1954  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__524   |      3|
|1955  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__523   |      2|
|1956  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__522   |      3|
|1957  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__521   |      3|
|1958  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__520   |      3|
|1959  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__519   |      3|
|1960  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__518   |      3|
|1961  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__517   |      3|
|1962  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__516   |      3|
|1963  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__515   |      3|
|1964  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__67  |    176|
|1965  |      frameAligner                                                                  |gbt_rx_framealigner__51                |    393|
|1966  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__51         |     27|
|1967  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__51     |     57|
|1968  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__51      |     15|
|1969  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__51     |    294|
|1970  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__7              |    306|
|1971  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__7          |    306|
|1972  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__51          |     25|
|1973  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__7    |    160|
|1974  |      descrambler                                                                   |gbt_rx_descrambler__51                 |    258|
|1975  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__96           |     64|
|1976  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__97           |     64|
|1977  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__98           |     64|
|1978  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__99           |     64|
|1979  |      status                                                                        |gbt_rx_status__51                      |      3|
|1980  |    \gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx                                |gbt_rx__xdcDup__8                      |   2036|
|1981  |      decoder                                                                       |gbt_rx_decoder__52                     |   1076|
|1982  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__70      |    531|
|1983  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__70    |    104|
|1984  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__70    |      3|
|1985  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__70  |    133|
|1986  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__70    |     80|
|1987  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__574   |      2|
|1988  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__573   |      2|
|1989  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__572   |      7|
|1990  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__571   |      2|
|1991  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__570   |      3|
|1992  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__569   |      3|
|1993  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__568   |      2|
|1994  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__567   |      3|
|1995  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__566   |      3|
|1996  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__565   |      3|
|1997  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__564   |      3|
|1998  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__563   |      3|
|1999  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__562   |      3|
|2000  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__561   |      3|
|2001  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__560   |      3|
|2002  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__70  |    167|
|2003  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__69      |    544|
|2004  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__69    |    104|
|2005  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__69    |      3|
|2006  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__69  |    133|
|2007  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__69    |     80|
|2008  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__559   |      2|
|2009  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__558   |      2|
|2010  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__557   |      7|
|2011  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__556   |      2|
|2012  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__555   |      3|
|2013  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__554   |      3|
|2014  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__553   |      2|
|2015  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__552   |      3|
|2016  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__551   |      3|
|2017  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__550   |      3|
|2018  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__549   |      3|
|2019  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__548   |      3|
|2020  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__547   |      3|
|2021  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__546   |      3|
|2022  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__545   |      3|
|2023  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__69  |    176|
|2024  |      frameAligner                                                                  |gbt_rx_framealigner__52                |    393|
|2025  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__52         |     27|
|2026  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__52     |     57|
|2027  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__52      |     15|
|2028  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__52     |    294|
|2029  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__8              |    306|
|2030  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__8          |    306|
|2031  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__52          |     25|
|2032  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__8    |    160|
|2033  |      descrambler                                                                   |gbt_rx_descrambler__52                 |    258|
|2034  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__100          |     64|
|2035  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__101          |     64|
|2036  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__102          |     64|
|2037  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__103          |     64|
|2038  |      status                                                                        |gbt_rx_status__52                      |      3|
|2039  |    \gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx                                |gbt_rx__xdcDup__9                      |   2036|
|2040  |      decoder                                                                       |gbt_rx_decoder__53                     |   1076|
|2041  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__72      |    531|
|2042  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__72    |    104|
|2043  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__72    |      3|
|2044  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__72  |    133|
|2045  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__72    |     80|
|2046  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__604   |      2|
|2047  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__603   |      2|
|2048  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__602   |      7|
|2049  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__601   |      2|
|2050  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__600   |      3|
|2051  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__599   |      3|
|2052  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__598   |      2|
|2053  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__597   |      3|
|2054  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__596   |      3|
|2055  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__595   |      3|
|2056  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__594   |      3|
|2057  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__593   |      3|
|2058  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__592   |      3|
|2059  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__591   |      3|
|2060  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__590   |      3|
|2061  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__72  |    167|
|2062  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__71      |    544|
|2063  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__71    |    104|
|2064  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__71    |      3|
|2065  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__71  |    133|
|2066  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__71    |     80|
|2067  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__589   |      2|
|2068  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__588   |      2|
|2069  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__587   |      7|
|2070  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__586   |      2|
|2071  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__585   |      3|
|2072  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__584   |      3|
|2073  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__583   |      2|
|2074  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__582   |      3|
|2075  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__581   |      3|
|2076  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__580   |      3|
|2077  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__579   |      3|
|2078  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__578   |      3|
|2079  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__577   |      3|
|2080  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__576   |      3|
|2081  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__575   |      3|
|2082  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__71  |    176|
|2083  |      frameAligner                                                                  |gbt_rx_framealigner__53                |    393|
|2084  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__53         |     27|
|2085  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__53     |     57|
|2086  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__53      |     15|
|2087  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__53     |    294|
|2088  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__9              |    306|
|2089  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__9          |    306|
|2090  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__53          |     25|
|2091  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__9    |    160|
|2092  |      descrambler                                                                   |gbt_rx_descrambler__53                 |    258|
|2093  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__104          |     64|
|2094  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__105          |     64|
|2095  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__106          |     64|
|2096  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__107          |     64|
|2097  |      status                                                                        |gbt_rx_status__53                      |      3|
|2098  |    \gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx                                |gbt_rx__xdcDup__10                     |   2036|
|2099  |      decoder                                                                       |gbt_rx_decoder__54                     |   1076|
|2100  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__74      |    531|
|2101  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__74    |    104|
|2102  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__74    |      3|
|2103  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__74  |    133|
|2104  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__74    |     80|
|2105  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__634   |      2|
|2106  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__633   |      2|
|2107  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__632   |      7|
|2108  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__631   |      2|
|2109  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__630   |      3|
|2110  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__629   |      3|
|2111  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__628   |      2|
|2112  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__627   |      3|
|2113  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__626   |      3|
|2114  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__625   |      3|
|2115  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__624   |      3|
|2116  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__623   |      3|
|2117  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__622   |      3|
|2118  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__621   |      3|
|2119  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__620   |      3|
|2120  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__74  |    167|
|2121  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__73      |    544|
|2122  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__73    |    104|
|2123  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__73    |      3|
|2124  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__73  |    133|
|2125  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__73    |     80|
|2126  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__619   |      2|
|2127  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__618   |      2|
|2128  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__617   |      7|
|2129  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__616   |      2|
|2130  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__615   |      3|
|2131  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__614   |      3|
|2132  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__613   |      2|
|2133  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__612   |      3|
|2134  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__611   |      3|
|2135  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__610   |      3|
|2136  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__609   |      3|
|2137  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__608   |      3|
|2138  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__607   |      3|
|2139  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__606   |      3|
|2140  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__605   |      3|
|2141  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__73  |    176|
|2142  |      frameAligner                                                                  |gbt_rx_framealigner__54                |    393|
|2143  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__54         |     27|
|2144  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__54     |     57|
|2145  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__54      |     15|
|2146  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__54     |    294|
|2147  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__10             |    306|
|2148  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__10         |    306|
|2149  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__54          |     25|
|2150  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__10   |    160|
|2151  |      descrambler                                                                   |gbt_rx_descrambler__54                 |    258|
|2152  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__108          |     64|
|2153  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__109          |     64|
|2154  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__110          |     64|
|2155  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__111          |     64|
|2156  |      status                                                                        |gbt_rx_status__54                      |      3|
|2157  |    \gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx                                |gbt_rx__xdcDup__11                     |   2036|
|2158  |      decoder                                                                       |gbt_rx_decoder__55                     |   1076|
|2159  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__76      |    531|
|2160  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__76    |    104|
|2161  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__76    |      3|
|2162  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__76  |    133|
|2163  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__76    |     80|
|2164  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__664   |      2|
|2165  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__663   |      2|
|2166  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__662   |      7|
|2167  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__661   |      2|
|2168  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__660   |      3|
|2169  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__659   |      3|
|2170  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__658   |      2|
|2171  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__657   |      3|
|2172  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__656   |      3|
|2173  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__655   |      3|
|2174  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__654   |      3|
|2175  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__653   |      3|
|2176  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__652   |      3|
|2177  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__651   |      3|
|2178  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__650   |      3|
|2179  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__76  |    167|
|2180  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__75      |    544|
|2181  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__75    |    104|
|2182  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__75    |      3|
|2183  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__75  |    133|
|2184  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__75    |     80|
|2185  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__649   |      2|
|2186  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__648   |      2|
|2187  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__647   |      7|
|2188  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__646   |      2|
|2189  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__645   |      3|
|2190  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__644   |      3|
|2191  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__643   |      2|
|2192  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__642   |      3|
|2193  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__641   |      3|
|2194  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__640   |      3|
|2195  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__639   |      3|
|2196  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__638   |      3|
|2197  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__637   |      3|
|2198  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__636   |      3|
|2199  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__635   |      3|
|2200  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__75  |    176|
|2201  |      frameAligner                                                                  |gbt_rx_framealigner__55                |    393|
|2202  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__55         |     27|
|2203  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__55     |     57|
|2204  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__55      |     15|
|2205  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__55     |    294|
|2206  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__11             |    306|
|2207  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__11         |    306|
|2208  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__55          |     25|
|2209  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__11   |    160|
|2210  |      descrambler                                                                   |gbt_rx_descrambler__55                 |    258|
|2211  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__112          |     64|
|2212  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__113          |     64|
|2213  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__114          |     64|
|2214  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__115          |     64|
|2215  |      status                                                                        |gbt_rx_status__55                      |      3|
|2216  |    \gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx                                |gbt_rx__xdcDup__13                     |   2036|
|2217  |      decoder                                                                       |gbt_rx_decoder__56                     |   1076|
|2218  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__78      |    531|
|2219  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__78    |    104|
|2220  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__78    |      3|
|2221  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__78  |    133|
|2222  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__78    |     80|
|2223  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__694   |      2|
|2224  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__693   |      2|
|2225  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__692   |      7|
|2226  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__691   |      2|
|2227  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__690   |      3|
|2228  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__689   |      3|
|2229  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__688   |      2|
|2230  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__687   |      3|
|2231  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__686   |      3|
|2232  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__685   |      3|
|2233  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__684   |      3|
|2234  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__683   |      3|
|2235  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__682   |      3|
|2236  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__681   |      3|
|2237  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__680   |      3|
|2238  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__78  |    167|
|2239  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__77      |    544|
|2240  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__77    |    104|
|2241  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__77    |      3|
|2242  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__77  |    133|
|2243  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__77    |     80|
|2244  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__679   |      2|
|2245  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__678   |      2|
|2246  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__677   |      7|
|2247  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__676   |      2|
|2248  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__675   |      3|
|2249  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__674   |      3|
|2250  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__673   |      2|
|2251  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__672   |      3|
|2252  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__671   |      3|
|2253  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__670   |      3|
|2254  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__669   |      3|
|2255  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__668   |      3|
|2256  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__667   |      3|
|2257  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__666   |      3|
|2258  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__665   |      3|
|2259  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__77  |    176|
|2260  |      frameAligner                                                                  |gbt_rx_framealigner__56                |    393|
|2261  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__56         |     27|
|2262  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__56     |     57|
|2263  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__56      |     15|
|2264  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__56     |    294|
|2265  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__13             |    306|
|2266  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__13         |    306|
|2267  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__56          |     25|
|2268  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__13   |    160|
|2269  |      descrambler                                                                   |gbt_rx_descrambler__56                 |    258|
|2270  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__116          |     64|
|2271  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__117          |     64|
|2272  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__118          |     64|
|2273  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__119          |     64|
|2274  |      status                                                                        |gbt_rx_status__56                      |      3|
|2275  |    \gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx                                |gbt_rx__xdcDup__14                     |   2036|
|2276  |      decoder                                                                       |gbt_rx_decoder__57                     |   1076|
|2277  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__80      |    531|
|2278  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__80    |    104|
|2279  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__80    |      3|
|2280  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__80  |    133|
|2281  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__80    |     80|
|2282  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__724   |      2|
|2283  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__723   |      2|
|2284  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__722   |      7|
|2285  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__721   |      2|
|2286  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__720   |      3|
|2287  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__719   |      3|
|2288  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__718   |      2|
|2289  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__717   |      3|
|2290  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__716   |      3|
|2291  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__715   |      3|
|2292  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__714   |      3|
|2293  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__713   |      3|
|2294  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__712   |      3|
|2295  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__711   |      3|
|2296  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__710   |      3|
|2297  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__80  |    167|
|2298  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__79      |    544|
|2299  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__79    |    104|
|2300  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__79    |      3|
|2301  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__79  |    133|
|2302  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__79    |     80|
|2303  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__709   |      2|
|2304  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__708   |      2|
|2305  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__707   |      7|
|2306  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__706   |      2|
|2307  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__705   |      3|
|2308  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__704   |      3|
|2309  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__703   |      2|
|2310  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__702   |      3|
|2311  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__701   |      3|
|2312  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__700   |      3|
|2313  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__699   |      3|
|2314  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__698   |      3|
|2315  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__697   |      3|
|2316  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__696   |      3|
|2317  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__695   |      3|
|2318  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__79  |    176|
|2319  |      frameAligner                                                                  |gbt_rx_framealigner__57                |    393|
|2320  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__57         |     27|
|2321  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__57     |     57|
|2322  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__57      |     15|
|2323  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__57     |    294|
|2324  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__14             |    306|
|2325  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__14         |    306|
|2326  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__57          |     25|
|2327  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__14   |    160|
|2328  |      descrambler                                                                   |gbt_rx_descrambler__57                 |    258|
|2329  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__120          |     64|
|2330  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__121          |     64|
|2331  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__122          |     64|
|2332  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__123          |     64|
|2333  |      status                                                                        |gbt_rx_status__57                      |      3|
|2334  |    \gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx                                |gbt_rx__xdcDup__15                     |   2036|
|2335  |      decoder                                                                       |gbt_rx_decoder__58                     |   1076|
|2336  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__82      |    531|
|2337  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__82    |    104|
|2338  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__82    |      3|
|2339  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__82  |    133|
|2340  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__82    |     80|
|2341  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__754   |      2|
|2342  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__753   |      2|
|2343  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__752   |      7|
|2344  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__751   |      2|
|2345  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__750   |      3|
|2346  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__749   |      3|
|2347  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__748   |      2|
|2348  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__747   |      3|
|2349  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__746   |      3|
|2350  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__745   |      3|
|2351  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__744   |      3|
|2352  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__743   |      3|
|2353  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__742   |      3|
|2354  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__741   |      3|
|2355  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__740   |      3|
|2356  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__82  |    167|
|2357  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__81      |    544|
|2358  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__81    |    104|
|2359  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__81    |      3|
|2360  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__81  |    133|
|2361  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__81    |     80|
|2362  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__739   |      2|
|2363  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__738   |      2|
|2364  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__737   |      7|
|2365  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__736   |      2|
|2366  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__735   |      3|
|2367  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__734   |      3|
|2368  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__733   |      2|
|2369  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__732   |      3|
|2370  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__731   |      3|
|2371  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__730   |      3|
|2372  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__729   |      3|
|2373  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__728   |      3|
|2374  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__727   |      3|
|2375  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__726   |      3|
|2376  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__725   |      3|
|2377  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__81  |    176|
|2378  |      frameAligner                                                                  |gbt_rx_framealigner__58                |    393|
|2379  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__58         |     27|
|2380  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__58     |     57|
|2381  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__58      |     15|
|2382  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__58     |    294|
|2383  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__15             |    306|
|2384  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__15         |    306|
|2385  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__58          |     25|
|2386  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__15   |    160|
|2387  |      descrambler                                                                   |gbt_rx_descrambler__58                 |    258|
|2388  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__124          |     64|
|2389  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__125          |     64|
|2390  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__126          |     64|
|2391  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__127          |     64|
|2392  |      status                                                                        |gbt_rx_status__58                      |      3|
|2393  |    \gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx                                |gbt_rx__xdcDup__16                     |   2036|
|2394  |      decoder                                                                       |gbt_rx_decoder__59                     |   1076|
|2395  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__84      |    531|
|2396  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__84    |    104|
|2397  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__84    |      3|
|2398  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__84  |    133|
|2399  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__84    |     80|
|2400  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__784   |      2|
|2401  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__783   |      2|
|2402  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__782   |      7|
|2403  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__781   |      2|
|2404  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__780   |      3|
|2405  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__779   |      3|
|2406  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__778   |      2|
|2407  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__777   |      3|
|2408  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__776   |      3|
|2409  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__775   |      3|
|2410  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__774   |      3|
|2411  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__773   |      3|
|2412  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__772   |      3|
|2413  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__771   |      3|
|2414  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__770   |      3|
|2415  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__84  |    167|
|2416  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__83      |    544|
|2417  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__83    |    104|
|2418  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__83    |      3|
|2419  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__83  |    133|
|2420  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__83    |     80|
|2421  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__769   |      2|
|2422  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__768   |      2|
|2423  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__767   |      7|
|2424  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__766   |      2|
|2425  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__765   |      3|
|2426  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__764   |      3|
|2427  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__763   |      2|
|2428  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__762   |      3|
|2429  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__761   |      3|
|2430  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__760   |      3|
|2431  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__759   |      3|
|2432  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__758   |      3|
|2433  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__757   |      3|
|2434  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__756   |      3|
|2435  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__755   |      3|
|2436  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__83  |    176|
|2437  |      frameAligner                                                                  |gbt_rx_framealigner__59                |    393|
|2438  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__59         |     27|
|2439  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__59     |     57|
|2440  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__59      |     15|
|2441  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__59     |    294|
|2442  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__16             |    306|
|2443  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__16         |    306|
|2444  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__59          |     25|
|2445  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__16   |    160|
|2446  |      descrambler                                                                   |gbt_rx_descrambler__59                 |    258|
|2447  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__128          |     64|
|2448  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__129          |     64|
|2449  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__130          |     64|
|2450  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__131          |     64|
|2451  |      status                                                                        |gbt_rx_status__59                      |      3|
|2452  |    \gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx                                |gbt_rx__xdcDup__17                     |   2036|
|2453  |      decoder                                                                       |gbt_rx_decoder__60                     |   1076|
|2454  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__86      |    531|
|2455  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__86    |    104|
|2456  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__86    |      3|
|2457  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__86  |    133|
|2458  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__86    |     80|
|2459  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__814   |      2|
|2460  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__813   |      2|
|2461  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__812   |      7|
|2462  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__811   |      2|
|2463  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__810   |      3|
|2464  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__809   |      3|
|2465  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__808   |      2|
|2466  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__807   |      3|
|2467  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__806   |      3|
|2468  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__805   |      3|
|2469  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__804   |      3|
|2470  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__803   |      3|
|2471  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__802   |      3|
|2472  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__801   |      3|
|2473  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__800   |      3|
|2474  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__86  |    167|
|2475  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__85      |    544|
|2476  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__85    |    104|
|2477  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__85    |      3|
|2478  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__85  |    133|
|2479  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__85    |     80|
|2480  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__799   |      2|
|2481  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__798   |      2|
|2482  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__797   |      7|
|2483  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__796   |      2|
|2484  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__795   |      3|
|2485  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__794   |      3|
|2486  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__793   |      2|
|2487  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__792   |      3|
|2488  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__791   |      3|
|2489  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__790   |      3|
|2490  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__789   |      3|
|2491  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__788   |      3|
|2492  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__787   |      3|
|2493  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__786   |      3|
|2494  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__785   |      3|
|2495  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__85  |    176|
|2496  |      frameAligner                                                                  |gbt_rx_framealigner__60                |    393|
|2497  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__60         |     27|
|2498  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__60     |     57|
|2499  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__60      |     15|
|2500  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__60     |    294|
|2501  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__17             |    306|
|2502  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__17         |    306|
|2503  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__60          |     25|
|2504  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__17   |    160|
|2505  |      descrambler                                                                   |gbt_rx_descrambler__60                 |    258|
|2506  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__132          |     64|
|2507  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__133          |     64|
|2508  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__134          |     64|
|2509  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__135          |     64|
|2510  |      status                                                                        |gbt_rx_status__60                      |      3|
|2511  |    \gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx                                |gbt_rx__xdcDup__18                     |   2036|
|2512  |      decoder                                                                       |gbt_rx_decoder__61                     |   1076|
|2513  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__88      |    531|
|2514  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__88    |    104|
|2515  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__88    |      3|
|2516  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__88  |    133|
|2517  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__88    |     80|
|2518  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__844   |      2|
|2519  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__843   |      2|
|2520  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__842   |      7|
|2521  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__841   |      2|
|2522  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__840   |      3|
|2523  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__839   |      3|
|2524  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__838   |      2|
|2525  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__837   |      3|
|2526  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__836   |      3|
|2527  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__835   |      3|
|2528  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__834   |      3|
|2529  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__833   |      3|
|2530  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__832   |      3|
|2531  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__831   |      3|
|2532  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__830   |      3|
|2533  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__88  |    167|
|2534  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__87      |    544|
|2535  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__87    |    104|
|2536  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__87    |      3|
|2537  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__87  |    133|
|2538  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__87    |     80|
|2539  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__829   |      2|
|2540  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__828   |      2|
|2541  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__827   |      7|
|2542  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__826   |      2|
|2543  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__825   |      3|
|2544  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__824   |      3|
|2545  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__823   |      2|
|2546  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__822   |      3|
|2547  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__821   |      3|
|2548  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__820   |      3|
|2549  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__819   |      3|
|2550  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__818   |      3|
|2551  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__817   |      3|
|2552  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__816   |      3|
|2553  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__815   |      3|
|2554  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__87  |    176|
|2555  |      frameAligner                                                                  |gbt_rx_framealigner__61                |    393|
|2556  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__61         |     27|
|2557  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__61     |     57|
|2558  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__61      |     15|
|2559  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__61     |    294|
|2560  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__18             |    306|
|2561  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__18         |    306|
|2562  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__61          |     25|
|2563  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__18   |    160|
|2564  |      descrambler                                                                   |gbt_rx_descrambler__61                 |    258|
|2565  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__136          |     64|
|2566  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__137          |     64|
|2567  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__138          |     64|
|2568  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__139          |     64|
|2569  |      status                                                                        |gbt_rx_status__61                      |      3|
|2570  |    \gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx                                |gbt_rx__xdcDup__19                     |   2036|
|2571  |      decoder                                                                       |gbt_rx_decoder__62                     |   1076|
|2572  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__90      |    531|
|2573  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__90    |    104|
|2574  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__90    |      3|
|2575  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__90  |    133|
|2576  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__90    |     80|
|2577  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__874   |      2|
|2578  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__873   |      2|
|2579  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__872   |      7|
|2580  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__871   |      2|
|2581  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__870   |      3|
|2582  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__869   |      3|
|2583  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__868   |      2|
|2584  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__867   |      3|
|2585  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__866   |      3|
|2586  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__865   |      3|
|2587  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__864   |      3|
|2588  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__863   |      3|
|2589  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__862   |      3|
|2590  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__861   |      3|
|2591  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__860   |      3|
|2592  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__90  |    167|
|2593  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__89      |    544|
|2594  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__89    |    104|
|2595  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__89    |      3|
|2596  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__89  |    133|
|2597  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__89    |     80|
|2598  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__859   |      2|
|2599  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__858   |      2|
|2600  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__857   |      7|
|2601  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__856   |      2|
|2602  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__855   |      3|
|2603  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__854   |      3|
|2604  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__853   |      2|
|2605  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__852   |      3|
|2606  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__851   |      3|
|2607  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__850   |      3|
|2608  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__849   |      3|
|2609  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__848   |      3|
|2610  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__847   |      3|
|2611  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__846   |      3|
|2612  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__845   |      3|
|2613  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__89  |    176|
|2614  |      frameAligner                                                                  |gbt_rx_framealigner__62                |    393|
|2615  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__62         |     27|
|2616  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__62     |     57|
|2617  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__62      |     15|
|2618  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__62     |    294|
|2619  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__19             |    306|
|2620  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__19         |    306|
|2621  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__62          |     25|
|2622  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__19   |    160|
|2623  |      descrambler                                                                   |gbt_rx_descrambler__62                 |    258|
|2624  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__140          |     64|
|2625  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__141          |     64|
|2626  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__142          |     64|
|2627  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__143          |     64|
|2628  |      status                                                                        |gbt_rx_status__62                      |      3|
|2629  |    \gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx                                |gbt_rx__xdcDup__20                     |   2036|
|2630  |      decoder                                                                       |gbt_rx_decoder__63                     |   1076|
|2631  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__92      |    531|
|2632  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__92    |    104|
|2633  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__92    |      3|
|2634  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__92  |    133|
|2635  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__92    |     80|
|2636  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__904   |      2|
|2637  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__903   |      2|
|2638  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__902   |      7|
|2639  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__901   |      2|
|2640  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__900   |      3|
|2641  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__899   |      3|
|2642  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__898   |      2|
|2643  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__897   |      3|
|2644  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__896   |      3|
|2645  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__895   |      3|
|2646  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__894   |      3|
|2647  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__893   |      3|
|2648  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__892   |      3|
|2649  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__891   |      3|
|2650  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__890   |      3|
|2651  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__92  |    167|
|2652  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__91      |    544|
|2653  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__91    |    104|
|2654  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__91    |      3|
|2655  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__91  |    133|
|2656  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__91    |     80|
|2657  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__889   |      2|
|2658  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__888   |      2|
|2659  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__887   |      7|
|2660  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__886   |      2|
|2661  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__885   |      3|
|2662  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__884   |      3|
|2663  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__883   |      2|
|2664  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__882   |      3|
|2665  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__881   |      3|
|2666  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__880   |      3|
|2667  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__879   |      3|
|2668  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__878   |      3|
|2669  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__877   |      3|
|2670  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__876   |      3|
|2671  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__875   |      3|
|2672  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__91  |    176|
|2673  |      frameAligner                                                                  |gbt_rx_framealigner__63                |    393|
|2674  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__63         |     27|
|2675  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__63     |     57|
|2676  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__63      |     15|
|2677  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__63     |    294|
|2678  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__20             |    306|
|2679  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__20         |    306|
|2680  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__63          |     25|
|2681  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__20   |    160|
|2682  |      descrambler                                                                   |gbt_rx_descrambler__63                 |    258|
|2683  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__144          |     64|
|2684  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__145          |     64|
|2685  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__146          |     64|
|2686  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__147          |     64|
|2687  |      status                                                                        |gbt_rx_status__63                      |      3|
|2688  |    \gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx                                |gbt_rx__xdcDup__21                     |   2036|
|2689  |      decoder                                                                       |gbt_rx_decoder__64                     |   1076|
|2690  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__94      |    531|
|2691  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__94    |    104|
|2692  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__94    |      3|
|2693  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__94  |    133|
|2694  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__94    |     80|
|2695  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__934   |      2|
|2696  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__933   |      2|
|2697  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__932   |      7|
|2698  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__931   |      2|
|2699  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__930   |      3|
|2700  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__929   |      3|
|2701  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__928   |      2|
|2702  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__927   |      3|
|2703  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__926   |      3|
|2704  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__925   |      3|
|2705  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__924   |      3|
|2706  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__923   |      3|
|2707  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__922   |      3|
|2708  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__921   |      3|
|2709  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__920   |      3|
|2710  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__94  |    167|
|2711  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__93      |    544|
|2712  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__93    |    104|
|2713  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__93    |      3|
|2714  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__93  |    133|
|2715  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__93    |     80|
|2716  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__919   |      2|
|2717  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__918   |      2|
|2718  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__917   |      7|
|2719  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__916   |      2|
|2720  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__915   |      3|
|2721  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__914   |      3|
|2722  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__913   |      2|
|2723  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__912   |      3|
|2724  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__911   |      3|
|2725  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__910   |      3|
|2726  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__909   |      3|
|2727  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__908   |      3|
|2728  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__907   |      3|
|2729  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__906   |      3|
|2730  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__905   |      3|
|2731  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__93  |    176|
|2732  |      frameAligner                                                                  |gbt_rx_framealigner__64                |    393|
|2733  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__64         |     27|
|2734  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__64     |     57|
|2735  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__64      |     15|
|2736  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__64     |    294|
|2737  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__21             |    306|
|2738  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__21         |    306|
|2739  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__64          |     25|
|2740  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__21   |    160|
|2741  |      descrambler                                                                   |gbt_rx_descrambler__64                 |    258|
|2742  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__148          |     64|
|2743  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__149          |     64|
|2744  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__150          |     64|
|2745  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__151          |     64|
|2746  |      status                                                                        |gbt_rx_status__64                      |      3|
|2747  |    \gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx                                |gbt_rx__xdcDup__22                     |   2036|
|2748  |      decoder                                                                       |gbt_rx_decoder__65                     |   1076|
|2749  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__96      |    531|
|2750  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__96    |    104|
|2751  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__96    |      3|
|2752  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__96  |    133|
|2753  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__96    |     80|
|2754  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__964   |      2|
|2755  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__963   |      2|
|2756  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__962   |      7|
|2757  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__961   |      2|
|2758  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__960   |      3|
|2759  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__959   |      3|
|2760  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__958   |      2|
|2761  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__957   |      3|
|2762  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__956   |      3|
|2763  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__955   |      3|
|2764  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__954   |      3|
|2765  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__953   |      3|
|2766  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__952   |      3|
|2767  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__951   |      3|
|2768  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__950   |      3|
|2769  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__96  |    167|
|2770  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__95      |    544|
|2771  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__95    |    104|
|2772  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__95    |      3|
|2773  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__95  |    133|
|2774  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__95    |     80|
|2775  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__949   |      2|
|2776  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__948   |      2|
|2777  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__947   |      7|
|2778  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__946   |      2|
|2779  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__945   |      3|
|2780  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__944   |      3|
|2781  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__943   |      2|
|2782  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__942   |      3|
|2783  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__941   |      3|
|2784  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__940   |      3|
|2785  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__939   |      3|
|2786  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__938   |      3|
|2787  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__937   |      3|
|2788  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__936   |      3|
|2789  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__935   |      3|
|2790  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__95  |    176|
|2791  |      frameAligner                                                                  |gbt_rx_framealigner__65                |    393|
|2792  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__65         |     27|
|2793  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__65     |     57|
|2794  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__65      |     15|
|2795  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__65     |    294|
|2796  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__22             |    306|
|2797  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__22         |    306|
|2798  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__65          |     25|
|2799  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__22   |    160|
|2800  |      descrambler                                                                   |gbt_rx_descrambler__65                 |    258|
|2801  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__152          |     64|
|2802  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__153          |     64|
|2803  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__154          |     64|
|2804  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__155          |     64|
|2805  |      status                                                                        |gbt_rx_status__65                      |      3|
|2806  |    \gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx                                |gbt_rx__xdcDup__24                     |   2036|
|2807  |      decoder                                                                       |gbt_rx_decoder__66                     |   1076|
|2808  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__98      |    531|
|2809  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__98    |    104|
|2810  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__98    |      3|
|2811  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__98  |    133|
|2812  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__98    |     80|
|2813  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__994   |      2|
|2814  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__993   |      2|
|2815  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__992   |      7|
|2816  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__991   |      2|
|2817  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__990   |      3|
|2818  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__989   |      3|
|2819  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__988   |      2|
|2820  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__987   |      3|
|2821  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__986   |      3|
|2822  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__985   |      3|
|2823  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__984   |      3|
|2824  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__983   |      3|
|2825  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__982   |      3|
|2826  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__981   |      3|
|2827  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__980   |      3|
|2828  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__98  |    167|
|2829  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__97      |    544|
|2830  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__97    |    104|
|2831  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__97    |      3|
|2832  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__97  |    133|
|2833  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__97    |     80|
|2834  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__979   |      2|
|2835  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__978   |      2|
|2836  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__977   |      7|
|2837  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__976   |      2|
|2838  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__975   |      3|
|2839  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__974   |      3|
|2840  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__973   |      2|
|2841  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__972   |      3|
|2842  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__971   |      3|
|2843  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__970   |      3|
|2844  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__969   |      3|
|2845  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__968   |      3|
|2846  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__967   |      3|
|2847  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__966   |      3|
|2848  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__965   |      3|
|2849  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__97  |    176|
|2850  |      frameAligner                                                                  |gbt_rx_framealigner__66                |    393|
|2851  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__66         |     27|
|2852  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__66     |     57|
|2853  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__66      |     15|
|2854  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__66     |    294|
|2855  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__24             |    306|
|2856  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__24         |    306|
|2857  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__66          |     25|
|2858  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__24   |    160|
|2859  |      descrambler                                                                   |gbt_rx_descrambler__66                 |    258|
|2860  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__156          |     64|
|2861  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__157          |     64|
|2862  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__158          |     64|
|2863  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__159          |     64|
|2864  |      status                                                                        |gbt_rx_status__66                      |      3|
|2865  |    \gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx                                |gbt_rx__xdcDup__25                     |   2036|
|2866  |      decoder                                                                       |gbt_rx_decoder__67                     |   1076|
|2867  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__100     |    531|
|2868  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__100   |    104|
|2869  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__100   |      3|
|2870  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__100 |    133|
|2871  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__100   |     80|
|2872  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1024  |      2|
|2873  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1023  |      2|
|2874  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1022  |      7|
|2875  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1021  |      2|
|2876  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1020  |      3|
|2877  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1019  |      3|
|2878  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1018  |      2|
|2879  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1017  |      3|
|2880  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1016  |      3|
|2881  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1015  |      3|
|2882  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1014  |      3|
|2883  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1013  |      3|
|2884  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1012  |      3|
|2885  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1011  |      3|
|2886  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1010  |      3|
|2887  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__100 |    167|
|2888  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__99      |    544|
|2889  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__99    |    104|
|2890  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__99    |      3|
|2891  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__99  |    133|
|2892  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__99    |     80|
|2893  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1009  |      2|
|2894  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1008  |      2|
|2895  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1007  |      7|
|2896  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1006  |      2|
|2897  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1005  |      3|
|2898  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1004  |      3|
|2899  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1003  |      2|
|2900  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1002  |      3|
|2901  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1001  |      3|
|2902  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1000  |      3|
|2903  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__999   |      3|
|2904  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__998   |      3|
|2905  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__997   |      3|
|2906  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__996   |      3|
|2907  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__995   |      3|
|2908  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__99  |    176|
|2909  |      frameAligner                                                                  |gbt_rx_framealigner__67                |    393|
|2910  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__67         |     27|
|2911  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__67     |     57|
|2912  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__67      |     15|
|2913  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__67     |    294|
|2914  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__25             |    306|
|2915  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__25         |    306|
|2916  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__67          |     25|
|2917  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__25   |    160|
|2918  |      descrambler                                                                   |gbt_rx_descrambler__67                 |    258|
|2919  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__160          |     64|
|2920  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__161          |     64|
|2921  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__162          |     64|
|2922  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__163          |     64|
|2923  |      status                                                                        |gbt_rx_status__67                      |      3|
|2924  |    \gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx                                |gbt_rx__xdcDup__26                     |   2036|
|2925  |      decoder                                                                       |gbt_rx_decoder__68                     |   1076|
|2926  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__102     |    531|
|2927  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__102   |    104|
|2928  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__102   |      3|
|2929  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__102 |    133|
|2930  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__102   |     80|
|2931  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1054  |      2|
|2932  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1053  |      2|
|2933  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1052  |      7|
|2934  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1051  |      2|
|2935  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1050  |      3|
|2936  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1049  |      3|
|2937  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1048  |      2|
|2938  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1047  |      3|
|2939  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1046  |      3|
|2940  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1045  |      3|
|2941  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1044  |      3|
|2942  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1043  |      3|
|2943  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1042  |      3|
|2944  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1041  |      3|
|2945  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1040  |      3|
|2946  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__102 |    167|
|2947  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__101     |    544|
|2948  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__101   |    104|
|2949  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__101   |      3|
|2950  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__101 |    133|
|2951  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__101   |     80|
|2952  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1039  |      2|
|2953  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1038  |      2|
|2954  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1037  |      7|
|2955  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1036  |      2|
|2956  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1035  |      3|
|2957  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1034  |      3|
|2958  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1033  |      2|
|2959  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1032  |      3|
|2960  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1031  |      3|
|2961  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1030  |      3|
|2962  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1029  |      3|
|2963  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1028  |      3|
|2964  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1027  |      3|
|2965  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1026  |      3|
|2966  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1025  |      3|
|2967  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__101 |    176|
|2968  |      frameAligner                                                                  |gbt_rx_framealigner__68                |    393|
|2969  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__68         |     27|
|2970  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__68     |     57|
|2971  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__68      |     15|
|2972  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__68     |    294|
|2973  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__26             |    306|
|2974  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__26         |    306|
|2975  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__68          |     25|
|2976  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__26   |    160|
|2977  |      descrambler                                                                   |gbt_rx_descrambler__68                 |    258|
|2978  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__164          |     64|
|2979  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__165          |     64|
|2980  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__166          |     64|
|2981  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__167          |     64|
|2982  |      status                                                                        |gbt_rx_status__68                      |      3|
|2983  |    \gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx                                |gbt_rx__xdcDup__27                     |   2036|
|2984  |      decoder                                                                       |gbt_rx_decoder__69                     |   1076|
|2985  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__104     |    531|
|2986  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__104   |    104|
|2987  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__104   |      3|
|2988  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__104 |    133|
|2989  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__104   |     80|
|2990  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1084  |      2|
|2991  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1083  |      2|
|2992  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1082  |      7|
|2993  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1081  |      2|
|2994  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1080  |      3|
|2995  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1079  |      3|
|2996  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1078  |      2|
|2997  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1077  |      3|
|2998  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1076  |      3|
|2999  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1075  |      3|
|3000  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1074  |      3|
|3001  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1073  |      3|
|3002  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1072  |      3|
|3003  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1071  |      3|
|3004  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1070  |      3|
|3005  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__104 |    167|
|3006  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__103     |    544|
|3007  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__103   |    104|
|3008  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__103   |      3|
|3009  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__103 |    133|
|3010  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__103   |     80|
|3011  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1069  |      2|
|3012  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1068  |      2|
|3013  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1067  |      7|
|3014  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1066  |      2|
|3015  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1065  |      3|
|3016  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1064  |      3|
|3017  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1063  |      2|
|3018  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1062  |      3|
|3019  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1061  |      3|
|3020  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1060  |      3|
|3021  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1059  |      3|
|3022  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1058  |      3|
|3023  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1057  |      3|
|3024  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1056  |      3|
|3025  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1055  |      3|
|3026  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__103 |    176|
|3027  |      frameAligner                                                                  |gbt_rx_framealigner__69                |    393|
|3028  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__69         |     27|
|3029  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__69     |     57|
|3030  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__69      |     15|
|3031  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__69     |    294|
|3032  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__27             |    306|
|3033  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__27         |    306|
|3034  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__69          |     25|
|3035  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__27   |    160|
|3036  |      descrambler                                                                   |gbt_rx_descrambler__69                 |    258|
|3037  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__168          |     64|
|3038  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__169          |     64|
|3039  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__170          |     64|
|3040  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__171          |     64|
|3041  |      status                                                                        |gbt_rx_status__69                      |      3|
|3042  |    \gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx                                |gbt_rx__xdcDup__28                     |   2036|
|3043  |      decoder                                                                       |gbt_rx_decoder__70                     |   1076|
|3044  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__106     |    531|
|3045  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__106   |    104|
|3046  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__106   |      3|
|3047  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__106 |    133|
|3048  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__106   |     80|
|3049  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1114  |      2|
|3050  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1113  |      2|
|3051  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1112  |      7|
|3052  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1111  |      2|
|3053  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1110  |      3|
|3054  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1109  |      3|
|3055  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1108  |      2|
|3056  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1107  |      3|
|3057  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1106  |      3|
|3058  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1105  |      3|
|3059  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1104  |      3|
|3060  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1103  |      3|
|3061  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1102  |      3|
|3062  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1101  |      3|
|3063  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1100  |      3|
|3064  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__106 |    167|
|3065  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec__105     |    544|
|3066  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__105   |    104|
|3067  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__105   |      3|
|3068  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__105 |    133|
|3069  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__105   |     80|
|3070  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1099  |      2|
|3071  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1098  |      2|
|3072  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1097  |      7|
|3073  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1096  |      2|
|3074  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1095  |      3|
|3075  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1094  |      3|
|3076  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1093  |      2|
|3077  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1092  |      3|
|3078  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1091  |      3|
|3079  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__1090  |      3|
|3080  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1089  |      3|
|3081  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1088  |      3|
|3082  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1087  |      3|
|3083  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1086  |      3|
|3084  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__1085  |      3|
|3085  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__105 |    176|
|3086  |      frameAligner                                                                  |gbt_rx_framealigner__70                |    393|
|3087  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr__70         |     27|
|3088  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch__70     |     57|
|3089  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter__70      |     15|
|3090  |        rightShifter                                                                |gbt_rx_framealigner_rightshift__70     |    294|
|3091  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__28             |    306|
|3092  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__28         |    306|
|3093  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl__70          |     25|
|3094  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__28   |    160|
|3095  |      descrambler                                                                   |gbt_rx_descrambler__70                 |    258|
|3096  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__172          |     64|
|3097  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__173          |     64|
|3098  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__174          |     64|
|3099  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__175          |     64|
|3100  |      status                                                                        |gbt_rx_status__70                      |      3|
|3101  |    \gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx                                |gbt_rx__xdcDup__29                     |   2036|
|3102  |      decoder                                                                       |gbt_rx_decoder                         |   1076|
|3103  |        \gbtFrame_gen.reedSolomonDecoder60to119                                     |gbt_rx_decoder_gbtframe_rsdec__36      |    531|
|3104  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom__36    |    104|
|3105  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet__36    |      3|
|3106  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly__36  |    133|
|3107  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch__36    |     80|
|3108  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__64    |      2|
|3109  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__63    |      2|
|3110  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__62    |      7|
|3111  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__61    |      2|
|3112  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__60    |      3|
|3113  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__59    |      3|
|3114  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__58    |      2|
|3115  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__57    |      3|
|3116  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__56    |      3|
|3117  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__55    |      3|
|3118  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__54    |      3|
|3119  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__53    |      3|
|3120  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__52    |      3|
|3121  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__51    |      3|
|3122  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__50    |      3|
|3123  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor__36  |    167|
|3124  |        \gbtFrame_gen.reedSolomonDecoder0to50                                       |gbt_rx_decoder_gbtframe_rsdec          |    544|
|3125  |          syndromes                                                                 |gbt_rx_decoder_gbtframe_syndrom        |    104|
|3126  |          lambdaDeterminant                                                         |gbt_rx_decoder_gbtframe_lmbddet        |      3|
|3127  |          errorLocPolynomial                                                        |gbt_rx_decoder_gbtframe_errlcpoly      |    133|
|3128  |          chienSearch                                                               |gbt_rx_decoder_gbtframe_chnsrch        |     80|
|3129  |            \errLocPolyEval_gen[0].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__36    |      2|
|3130  |            \errLocPolyEval_gen[1].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__37    |      2|
|3131  |            \errLocPolyEval_gen[2].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__38    |      7|
|3132  |            \errLocPolyEval_gen[3].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__39    |      2|
|3133  |            \errLocPolyEval_gen[4].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__40    |      3|
|3134  |            \errLocPolyEval_gen[5].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__41    |      3|
|3135  |            \errLocPolyEval_gen[6].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__42    |      2|
|3136  |            \errLocPolyEval_gen[7].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__43    |      3|
|3137  |            \errLocPolyEval_gen[8].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__44    |      3|
|3138  |            \errLocPolyEval_gen[9].errLocPolyEval                                   |gbt_rx_decoder_gbtframe_elpeval__45    |      3|
|3139  |            \errLocPolyEval_gen[10].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__46    |      3|
|3140  |            \errLocPolyEval_gen[11].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__47    |      3|
|3141  |            \errLocPolyEval_gen[12].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__48    |      3|
|3142  |            \errLocPolyEval_gen[13].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval__49    |      3|
|3143  |            \errLocPolyEval_gen[14].errLocPolyEval                                  |gbt_rx_decoder_gbtframe_elpeval        |      3|
|3144  |          rsTwoErrorsCorrect                                                        |gbt_rx_decoder_gbtframe_rs2errcor      |    176|
|3145  |      frameAligner                                                                  |gbt_rx_framealigner                    |    393|
|3146  |        writeAddressCtrl                                                            |gbt_rx_framealigner_wraddr             |     27|
|3147  |        patternSearch                                                               |gbt_rx_framealigner_pattsearch         |     57|
|3148  |        rxBitSlipCounter                                                            |gbt_rx_framealigner_bscounter          |     15|
|3149  |        rightShifter                                                                |gbt_rx_framealigner_rightshift         |    294|
|3150  |      rxGearbox                                                                     |gbt_rx_gearbox__xdcDup__29             |    306|
|3151  |        \rxGearboxStd_gen.rxGearboxStd                                              |gbt_rx_gearbox_std__xdcDup__29         |    306|
|3152  |          readControl                                                               |gbt_rx_gearbox_std_rdctrl              |     25|
|3153  |          dpram                                                                     |gbt_rx_gearbox_std_dpram__xdcDup__29   |    160|
|3154  |      descrambler                                                                   |gbt_rx_descrambler                     |    258|
|3155  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__176          |     64|
|3156  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__177          |     64|
|3157  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit__178          |     64|
|3158  |        \gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit   |gbt_rx_descrambler_21bit               |     64|
|3159  |      status                                                                        |gbt_rx_status                          |      3|
|3160  |    \gbtTx_param_generic_src_gen.gbtTx_gen[25].gbtTx                                |gbt_tx__1                              |    788|
|3161  |      scrambler                                                                     |gbt_tx_scrambler__1                    |    172|
|3162  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__7              |     42|
|3163  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__6              |     42|
|3164  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__5              |     42|
|3165  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__4              |     42|
|3166  |      encoder                                                                       |gbt_tx_encoder__1                      |    158|
|3167  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__3    |     77|
|3168  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__3     |     77|
|3169  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__2    |     81|
|3170  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__2     |     81|
|3171  |      txGearbox                                                                     |gbt_tx_gearbox__1                      |    345|
|3172  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__1               |    345|
|3173  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__1             |    112|
|3174  |    \gbtTx_param_generic_src_gen.gbtTx_gen[27].gbtTx                                |gbt_tx__2                              |    788|
|3175  |      scrambler                                                                     |gbt_tx_scrambler__2                    |    172|
|3176  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__11             |     42|
|3177  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__10             |     42|
|3178  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__9              |     42|
|3179  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__8              |     42|
|3180  |      encoder                                                                       |gbt_tx_encoder__2                      |    158|
|3181  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__5    |     77|
|3182  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__5     |     77|
|3183  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__4    |     81|
|3184  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__4     |     81|
|3185  |      txGearbox                                                                     |gbt_tx_gearbox__2                      |    345|
|3186  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__2               |    345|
|3187  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__2             |    112|
|3188  |    \gbtTx_param_generic_src_gen.gbtTx_gen[20].gbtTx                                |gbt_tx__3                              |    788|
|3189  |      scrambler                                                                     |gbt_tx_scrambler__3                    |    172|
|3190  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__15             |     42|
|3191  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__14             |     42|
|3192  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__13             |     42|
|3193  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__12             |     42|
|3194  |      encoder                                                                       |gbt_tx_encoder__3                      |    158|
|3195  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__7    |     77|
|3196  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__7     |     77|
|3197  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__6    |     81|
|3198  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__6     |     81|
|3199  |      txGearbox                                                                     |gbt_tx_gearbox__3                      |    345|
|3200  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__3               |    345|
|3201  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__3             |    112|
|3202  |    \gbtTx_param_generic_src_gen.gbtTx_gen[9].gbtTx                                 |gbt_tx__4                              |    788|
|3203  |      scrambler                                                                     |gbt_tx_scrambler__4                    |    172|
|3204  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__19             |     42|
|3205  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__18             |     42|
|3206  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__17             |     42|
|3207  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__16             |     42|
|3208  |      encoder                                                                       |gbt_tx_encoder__4                      |    158|
|3209  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__9    |     77|
|3210  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__9     |     77|
|3211  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__8    |     81|
|3212  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__8     |     81|
|3213  |      txGearbox                                                                     |gbt_tx_gearbox__4                      |    345|
|3214  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__4               |    345|
|3215  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__4             |    112|
|3216  |    \gbtTx_param_generic_src_gen.gbtTx_gen[8].gbtTx                                 |gbt_tx__5                              |    788|
|3217  |      scrambler                                                                     |gbt_tx_scrambler__5                    |    172|
|3218  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__23             |     42|
|3219  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__22             |     42|
|3220  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__21             |     42|
|3221  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__20             |     42|
|3222  |      encoder                                                                       |gbt_tx_encoder__5                      |    158|
|3223  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__11   |     77|
|3224  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__11    |     77|
|3225  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__10   |     81|
|3226  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__10    |     81|
|3227  |      txGearbox                                                                     |gbt_tx_gearbox__5                      |    345|
|3228  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__5               |    345|
|3229  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__5             |    112|
|3230  |    \gbtTx_param_generic_src_gen.gbtTx_gen[7].gbtTx                                 |gbt_tx__6                              |    788|
|3231  |      scrambler                                                                     |gbt_tx_scrambler__6                    |    172|
|3232  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__27             |     42|
|3233  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__26             |     42|
|3234  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__25             |     42|
|3235  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__24             |     42|
|3236  |      encoder                                                                       |gbt_tx_encoder__6                      |    158|
|3237  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__13   |     77|
|3238  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__13    |     77|
|3239  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__12   |     81|
|3240  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__12    |     81|
|3241  |      txGearbox                                                                     |gbt_tx_gearbox__6                      |    345|
|3242  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__6               |    345|
|3243  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__6             |    112|
|3244  |    \gbtTx_param_generic_src_gen.gbtTx_gen[6].gbtTx                                 |gbt_tx__7                              |    788|
|3245  |      scrambler                                                                     |gbt_tx_scrambler__7                    |    172|
|3246  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__31             |     42|
|3247  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__30             |     42|
|3248  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__29             |     42|
|3249  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__28             |     42|
|3250  |      encoder                                                                       |gbt_tx_encoder__7                      |    158|
|3251  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__15   |     77|
|3252  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__15    |     77|
|3253  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__14   |     81|
|3254  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__14    |     81|
|3255  |      txGearbox                                                                     |gbt_tx_gearbox__7                      |    345|
|3256  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__7               |    345|
|3257  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__7             |    112|
|3258  |    \gbtTx_param_generic_src_gen.gbtTx_gen[5].gbtTx                                 |gbt_tx__8                              |    788|
|3259  |      scrambler                                                                     |gbt_tx_scrambler__8                    |    172|
|3260  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__35             |     42|
|3261  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__34             |     42|
|3262  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__33             |     42|
|3263  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__32             |     42|
|3264  |      encoder                                                                       |gbt_tx_encoder__8                      |    158|
|3265  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__17   |     77|
|3266  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__17    |     77|
|3267  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__16   |     81|
|3268  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__16    |     81|
|3269  |      txGearbox                                                                     |gbt_tx_gearbox__8                      |    345|
|3270  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__8               |    345|
|3271  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__8             |    112|
|3272  |    \gbtTx_param_generic_src_gen.gbtTx_gen[4].gbtTx                                 |gbt_tx__9                              |    788|
|3273  |      scrambler                                                                     |gbt_tx_scrambler__9                    |    172|
|3274  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__39             |     42|
|3275  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__38             |     42|
|3276  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__37             |     42|
|3277  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__36             |     42|
|3278  |      encoder                                                                       |gbt_tx_encoder__9                      |    158|
|3279  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__19   |     77|
|3280  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__19    |     77|
|3281  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__18   |     81|
|3282  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__18    |     81|
|3283  |      txGearbox                                                                     |gbt_tx_gearbox__9                      |    345|
|3284  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__9               |    345|
|3285  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__9             |    112|
|3286  |    \gbtTx_param_generic_src_gen.gbtTx_gen[19].gbtTx                                |gbt_tx__10                             |    788|
|3287  |      scrambler                                                                     |gbt_tx_scrambler__10                   |    172|
|3288  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__1              |     42|
|3289  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__2              |     42|
|3290  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__3              |     42|
|3291  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__40             |     42|
|3292  |      encoder                                                                       |gbt_tx_encoder__10                     |    158|
|3293  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__1    |     77|
|3294  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__1     |     77|
|3295  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__20   |     81|
|3296  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__20    |     81|
|3297  |      txGearbox                                                                     |gbt_tx_gearbox__10                     |    345|
|3298  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__10              |    345|
|3299  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__10            |    112|
|3300  |    \gbtTx_param_generic_src_gen.gbtTx_gen[2].gbtTx                                 |gbt_tx__11                             |    788|
|3301  |      scrambler                                                                     |gbt_tx_scrambler__11                   |    172|
|3302  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__47             |     42|
|3303  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__46             |     42|
|3304  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__45             |     42|
|3305  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__44             |     42|
|3306  |      encoder                                                                       |gbt_tx_encoder__11                     |    158|
|3307  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__23   |     77|
|3308  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__23    |     77|
|3309  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__22   |     81|
|3310  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__22    |     81|
|3311  |      txGearbox                                                                     |gbt_tx_gearbox__11                     |    345|
|3312  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__11              |    345|
|3313  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__11            |    112|
|3314  |    \gbtTx_param_generic_src_gen.gbtTx_gen[1].gbtTx                                 |gbt_tx__12                             |    788|
|3315  |      scrambler                                                                     |gbt_tx_scrambler__12                   |    172|
|3316  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__51             |     42|
|3317  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__50             |     42|
|3318  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__49             |     42|
|3319  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__48             |     42|
|3320  |      encoder                                                                       |gbt_tx_encoder__12                     |    158|
|3321  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__25   |     77|
|3322  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__25    |     77|
|3323  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__24   |     81|
|3324  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__24    |     81|
|3325  |      txGearbox                                                                     |gbt_tx_gearbox__12                     |    345|
|3326  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__12              |    345|
|3327  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__12            |    112|
|3328  |    \gbtTx_param_generic_src_gen.gbtTx_gen[3].gbtTx                                 |gbt_tx__13                             |    788|
|3329  |      scrambler                                                                     |gbt_tx_scrambler__13                   |    172|
|3330  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__41             |     42|
|3331  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__42             |     42|
|3332  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__43             |     42|
|3333  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__52             |     42|
|3334  |      encoder                                                                       |gbt_tx_encoder__13                     |    158|
|3335  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__21   |     77|
|3336  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__21    |     77|
|3337  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__26   |     81|
|3338  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__26    |     81|
|3339  |      txGearbox                                                                     |gbt_tx_gearbox__13                     |    345|
|3340  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__13              |    345|
|3341  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__13            |    112|
|3342  |    \gbtTx_param_generic_src_gen.gbtTx_gen[11].gbtTx                                |gbt_tx__14                             |    788|
|3343  |      scrambler                                                                     |gbt_tx_scrambler__14                   |    172|
|3344  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__59             |     42|
|3345  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__58             |     42|
|3346  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__57             |     42|
|3347  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__56             |     42|
|3348  |      encoder                                                                       |gbt_tx_encoder__14                     |    158|
|3349  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__29   |     77|
|3350  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__29    |     77|
|3351  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__28   |     81|
|3352  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__28    |     81|
|3353  |      txGearbox                                                                     |gbt_tx_gearbox__14                     |    345|
|3354  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__14              |    345|
|3355  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__14            |    112|
|3356  |    \gbtTx_param_generic_src_gen.gbtTx_gen[12].gbtTx                                |gbt_tx__15                             |    788|
|3357  |      scrambler                                                                     |gbt_tx_scrambler__15                   |    172|
|3358  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__63             |     42|
|3359  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__62             |     42|
|3360  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__61             |     42|
|3361  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__60             |     42|
|3362  |      encoder                                                                       |gbt_tx_encoder__15                     |    158|
|3363  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__31   |     77|
|3364  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__31    |     77|
|3365  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__30   |     81|
|3366  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__30    |     81|
|3367  |      txGearbox                                                                     |gbt_tx_gearbox__15                     |    345|
|3368  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__15              |    345|
|3369  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__15            |    112|
|3370  |    \gbtTx_param_generic_src_gen.gbtTx_gen[13].gbtTx                                |gbt_tx__16                             |    788|
|3371  |      scrambler                                                                     |gbt_tx_scrambler__16                   |    172|
|3372  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__67             |     42|
|3373  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__66             |     42|
|3374  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__65             |     42|
|3375  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__64             |     42|
|3376  |      encoder                                                                       |gbt_tx_encoder__16                     |    158|
|3377  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__33   |     77|
|3378  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__33    |     77|
|3379  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__32   |     81|
|3380  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__32    |     81|
|3381  |      txGearbox                                                                     |gbt_tx_gearbox__16                     |    345|
|3382  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__16              |    345|
|3383  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__16            |    112|
|3384  |    \gbtTx_param_generic_src_gen.gbtTx_gen[0].gbtTx                                 |gbt_tx__17                             |    788|
|3385  |      scrambler                                                                     |gbt_tx_scrambler__17                   |    172|
|3386  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__53             |     42|
|3387  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__54             |     42|
|3388  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__55             |     42|
|3389  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__68             |     42|
|3390  |      encoder                                                                       |gbt_tx_encoder__17                     |    158|
|3391  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__27   |     77|
|3392  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__27    |     77|
|3393  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__34   |     81|
|3394  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__34    |     81|
|3395  |      txGearbox                                                                     |gbt_tx_gearbox__17                     |    345|
|3396  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__17              |    345|
|3397  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__17            |    112|
|3398  |    \gbtTx_param_generic_src_gen.gbtTx_gen[15].gbtTx                                |gbt_tx__18                             |    788|
|3399  |      scrambler                                                                     |gbt_tx_scrambler__18                   |    172|
|3400  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__75             |     42|
|3401  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__74             |     42|
|3402  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__73             |     42|
|3403  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__72             |     42|
|3404  |      encoder                                                                       |gbt_tx_encoder__18                     |    158|
|3405  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__37   |     77|
|3406  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__37    |     77|
|3407  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__36   |     81|
|3408  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__36    |     81|
|3409  |      txGearbox                                                                     |gbt_tx_gearbox__18                     |    345|
|3410  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__18              |    345|
|3411  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__18            |    112|
|3412  |    \gbtTx_param_generic_src_gen.gbtTx_gen[16].gbtTx                                |gbt_tx__19                             |    788|
|3413  |      scrambler                                                                     |gbt_tx_scrambler__19                   |    172|
|3414  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__79             |     42|
|3415  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__78             |     42|
|3416  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__77             |     42|
|3417  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__76             |     42|
|3418  |      encoder                                                                       |gbt_tx_encoder__19                     |    158|
|3419  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__39   |     77|
|3420  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__39    |     77|
|3421  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__38   |     81|
|3422  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__38    |     81|
|3423  |      txGearbox                                                                     |gbt_tx_gearbox__19                     |    345|
|3424  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__19              |    345|
|3425  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__19            |    112|
|3426  |    \gbtTx_param_generic_src_gen.gbtTx_gen[17].gbtTx                                |gbt_tx__20                             |    788|
|3427  |      scrambler                                                                     |gbt_tx_scrambler__20                   |    172|
|3428  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__83             |     42|
|3429  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__82             |     42|
|3430  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__81             |     42|
|3431  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__80             |     42|
|3432  |      encoder                                                                       |gbt_tx_encoder__20                     |    158|
|3433  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__41   |     77|
|3434  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__41    |     77|
|3435  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__40   |     81|
|3436  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__40    |     81|
|3437  |      txGearbox                                                                     |gbt_tx_gearbox__20                     |    345|
|3438  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__20              |    345|
|3439  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__20            |    112|
|3440  |    \gbtTx_param_generic_src_gen.gbtTx_gen[18].gbtTx                                |gbt_tx__21                             |    788|
|3441  |      scrambler                                                                     |gbt_tx_scrambler__21                   |    172|
|3442  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__87             |     42|
|3443  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__86             |     42|
|3444  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__85             |     42|
|3445  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__84             |     42|
|3446  |      encoder                                                                       |gbt_tx_encoder__21                     |    158|
|3447  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__43   |     77|
|3448  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__43    |     77|
|3449  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__42   |     81|
|3450  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__42    |     81|
|3451  |      txGearbox                                                                     |gbt_tx_gearbox__21                     |    345|
|3452  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__21              |    345|
|3453  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__21            |    112|
|3454  |    \gbtTx_param_generic_src_gen.gbtTx_gen[14].gbtTx                                |gbt_tx__22                             |    788|
|3455  |      scrambler                                                                     |gbt_tx_scrambler__22                   |    172|
|3456  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__69             |     42|
|3457  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__70             |     42|
|3458  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__71             |     42|
|3459  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__88             |     42|
|3460  |      encoder                                                                       |gbt_tx_encoder__22                     |    158|
|3461  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__35   |     77|
|3462  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__35    |     77|
|3463  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__44   |     81|
|3464  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__44    |     81|
|3465  |      txGearbox                                                                     |gbt_tx_gearbox__22                     |    345|
|3466  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__22              |    345|
|3467  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__22            |    112|
|3468  |    \gbtTx_param_generic_src_gen.gbtTx_gen[10].gbtTx                                |gbt_tx__23                             |    788|
|3469  |      scrambler                                                                     |gbt_tx_scrambler__23                   |    172|
|3470  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__95             |     42|
|3471  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__94             |     42|
|3472  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__93             |     42|
|3473  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__92             |     42|
|3474  |      encoder                                                                       |gbt_tx_encoder__23                     |    158|
|3475  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__47   |     77|
|3476  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__47    |     77|
|3477  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__46   |     81|
|3478  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__46    |     81|
|3479  |      txGearbox                                                                     |gbt_tx_gearbox__23                     |    345|
|3480  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__23              |    345|
|3481  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__23            |    112|
|3482  |    \gbtTx_param_generic_src_gen.gbtTx_gen[10].i_sync_gearbox_aligned               |gem_synchronizer__1                    |      2|
|3483  |    \gbtTx_param_generic_src_gen.gbtTx_gen[21].gbtTx                                |gbt_tx__24                             |    788|
|3484  |      scrambler                                                                     |gbt_tx_scrambler__24                   |    172|
|3485  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__99             |     42|
|3486  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__98             |     42|
|3487  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__97             |     42|
|3488  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__96             |     42|
|3489  |      encoder                                                                       |gbt_tx_encoder__24                     |    158|
|3490  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__49   |     77|
|3491  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__49    |     77|
|3492  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__48   |     81|
|3493  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__48    |     81|
|3494  |      txGearbox                                                                     |gbt_tx_gearbox__24                     |    345|
|3495  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__24              |    345|
|3496  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__24            |    112|
|3497  |    \gbtTx_param_generic_src_gen.gbtTx_gen[22].gbtTx                                |gbt_tx__25                             |    788|
|3498  |      scrambler                                                                     |gbt_tx_scrambler__25                   |    172|
|3499  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__103            |     42|
|3500  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__102            |     42|
|3501  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__101            |     42|
|3502  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__100            |     42|
|3503  |      encoder                                                                       |gbt_tx_encoder__25                     |    158|
|3504  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__51   |     77|
|3505  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__51    |     77|
|3506  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__50   |     81|
|3507  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__50    |     81|
|3508  |      txGearbox                                                                     |gbt_tx_gearbox__25                     |    345|
|3509  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__25              |    345|
|3510  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__25            |    112|
|3511  |    \gbtTx_param_generic_src_gen.gbtTx_gen[26].gbtTx                                |gbt_tx__26                             |    788|
|3512  |      scrambler                                                                     |gbt_tx_scrambler__26                   |    172|
|3513  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__107            |     42|
|3514  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__106            |     42|
|3515  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__105            |     42|
|3516  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__104            |     42|
|3517  |      encoder                                                                       |gbt_tx_encoder__26                     |    158|
|3518  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__53   |     77|
|3519  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__53    |     77|
|3520  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__52   |     81|
|3521  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__52    |     81|
|3522  |      txGearbox                                                                     |gbt_tx_gearbox__26                     |    345|
|3523  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__26              |    345|
|3524  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__26            |    112|
|3525  |    \gbtTx_param_generic_src_gen.gbtTx_gen[23].gbtTx                                |gbt_tx__27                             |    788|
|3526  |      scrambler                                                                     |gbt_tx_scrambler__27                   |    172|
|3527  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__111            |     42|
|3528  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__110            |     42|
|3529  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__109            |     42|
|3530  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__108            |     42|
|3531  |      encoder                                                                       |gbt_tx_encoder__27                     |    158|
|3532  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__55   |     77|
|3533  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__55    |     77|
|3534  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__54   |     81|
|3535  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__54    |     81|
|3536  |      txGearbox                                                                     |gbt_tx_gearbox__27                     |    345|
|3537  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__27              |    345|
|3538  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__27            |    112|
|3539  |    \gbtTx_param_generic_src_gen.gbtTx_gen[24].gbtTx                                |gbt_tx__28                             |    788|
|3540  |      scrambler                                                                     |gbt_tx_scrambler__28                   |    172|
|3541  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__89             |     42|
|3542  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__90             |     42|
|3543  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__91             |     42|
|3544  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__112            |     42|
|3545  |      encoder                                                                       |gbt_tx_encoder__28                     |    158|
|3546  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__45   |     77|
|3547  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__45    |     77|
|3548  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__56   |     81|
|3549  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__56    |     81|
|3550  |      txGearbox                                                                     |gbt_tx_gearbox__28                     |    345|
|3551  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__28              |    345|
|3552  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__28            |    112|
|3553  |    \gbtTx_param_generic_src_gen.gbtTx_gen[10].i_sync_gearbox_align_done            |gem_synchronizer__2                    |      2|
|3554  |    \gbtTx_param_generic_src_gen.gbtTx_gen[24].i_sync_gearbox_align_done            |gem_synchronizer__3                    |      2|
|3555  |    \gbtTx_param_generic_src_gen.gbtTx_gen[24].i_sync_gearbox_aligned               |gem_synchronizer__4                    |      2|
|3556  |    \gbtTx_param_generic_src_gen.gbtTx_gen[25].i_sync_gearbox_aligned               |gem_synchronizer__5                    |      2|
|3557  |    \gbtTx_param_generic_src_gen.gbtTx_gen[23].i_sync_gearbox_align_done            |gem_synchronizer__6                    |      2|
|3558  |    \gbtTx_param_generic_src_gen.gbtTx_gen[23].i_sync_gearbox_aligned               |gem_synchronizer__7                    |      2|
|3559  |    \gbtTx_param_generic_src_gen.gbtTx_gen[25].i_sync_gearbox_align_done            |gem_synchronizer__8                    |      2|
|3560  |    \gbtTx_param_generic_src_gen.gbtTx_gen[22].i_sync_gearbox_align_done            |gem_synchronizer__9                    |      2|
|3561  |    \gbtTx_param_generic_src_gen.gbtTx_gen[22].i_sync_gearbox_aligned               |gem_synchronizer__10                   |      2|
|3562  |    \gbtTx_param_generic_src_gen.gbtTx_gen[26].i_sync_gearbox_aligned               |gem_synchronizer__11                   |      2|
|3563  |    \gbtTx_param_generic_src_gen.gbtTx_gen[21].i_sync_gearbox_align_done            |gem_synchronizer__12                   |      2|
|3564  |    \gbtTx_param_generic_src_gen.gbtTx_gen[21].i_sync_gearbox_aligned               |gem_synchronizer__13                   |      2|
|3565  |    \gbtTx_param_generic_src_gen.gbtTx_gen[26].i_sync_gearbox_align_done            |gem_synchronizer__14                   |      2|
|3566  |    \gbtTx_param_generic_src_gen.gbtTx_gen[20].i_sync_gearbox_align_done            |gem_synchronizer__15                   |      2|
|3567  |    \gbtTx_param_generic_src_gen.gbtTx_gen[20].i_sync_gearbox_aligned               |gem_synchronizer__16                   |      2|
|3568  |    \gbtTx_param_generic_src_gen.gbtTx_gen[27].i_sync_gearbox_aligned               |gem_synchronizer__17                   |      2|
|3569  |    \gbtTx_param_generic_src_gen.gbtTx_gen[19].i_sync_gearbox_align_done            |gem_synchronizer__18                   |      2|
|3570  |    \gbtTx_param_generic_src_gen.gbtTx_gen[19].i_sync_gearbox_aligned               |gem_synchronizer__19                   |      2|
|3571  |    \gbtTx_param_generic_src_gen.gbtTx_gen[27].i_sync_gearbox_align_done            |gem_synchronizer__20                   |      2|
|3572  |    \gbtTx_param_generic_src_gen.gbtTx_gen[18].i_sync_gearbox_align_done            |gem_synchronizer__21                   |      2|
|3573  |    \gbtTx_param_generic_src_gen.gbtTx_gen[18].i_sync_gearbox_aligned               |gem_synchronizer__22                   |      2|
|3574  |    \gbtTx_param_generic_src_gen.gbtTx_gen[28].gbtTx                                |gbt_tx__29                             |    788|
|3575  |      scrambler                                                                     |gbt_tx_scrambler__29                   |    172|
|3576  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__119            |     42|
|3577  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__118            |     42|
|3578  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__117            |     42|
|3579  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__116            |     42|
|3580  |      encoder                                                                       |gbt_tx_encoder__29                     |    158|
|3581  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__59   |     77|
|3582  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__59    |     77|
|3583  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__58   |     81|
|3584  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__58    |     81|
|3585  |      txGearbox                                                                     |gbt_tx_gearbox__29                     |    345|
|3586  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__29              |    345|
|3587  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__29            |    112|
|3588  |    \gbtTx_param_generic_src_gen.gbtTx_gen[17].i_sync_gearbox_align_done            |gem_synchronizer__23                   |      2|
|3589  |    \gbtTx_param_generic_src_gen.gbtTx_gen[17].i_sync_gearbox_aligned               |gem_synchronizer__24                   |      2|
|3590  |    \gbtTx_param_generic_src_gen.gbtTx_gen[28].i_sync_gearbox_aligned               |gem_synchronizer__25                   |      2|
|3591  |    \gbtTx_param_generic_src_gen.gbtTx_gen[16].i_sync_gearbox_align_done            |gem_synchronizer__26                   |      2|
|3592  |    \gbtTx_param_generic_src_gen.gbtTx_gen[16].i_sync_gearbox_aligned               |gem_synchronizer__27                   |      2|
|3593  |    \gbtTx_param_generic_src_gen.gbtTx_gen[28].i_sync_gearbox_align_done            |gem_synchronizer__28                   |      2|
|3594  |    \gbtTx_param_generic_src_gen.gbtTx_gen[15].i_sync_gearbox_align_done            |gem_synchronizer__29                   |      2|
|3595  |    \gbtTx_param_generic_src_gen.gbtTx_gen[15].i_sync_gearbox_aligned               |gem_synchronizer__30                   |      2|
|3596  |    \gbtTx_param_generic_src_gen.gbtTx_gen[29].gbtTx                                |gbt_tx__30                             |    788|
|3597  |      scrambler                                                                     |gbt_tx_scrambler__30                   |    172|
|3598  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__123            |     42|
|3599  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__122            |     42|
|3600  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__121            |     42|
|3601  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__120            |     42|
|3602  |      encoder                                                                       |gbt_tx_encoder__30                     |    158|
|3603  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__61   |     77|
|3604  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__61    |     77|
|3605  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__60   |     81|
|3606  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__60    |     81|
|3607  |      txGearbox                                                                     |gbt_tx_gearbox__30                     |    345|
|3608  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__30              |    345|
|3609  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__30            |    112|
|3610  |    \gbtTx_param_generic_src_gen.gbtTx_gen[14].i_sync_gearbox_align_done            |gem_synchronizer__31                   |      2|
|3611  |    \gbtTx_param_generic_src_gen.gbtTx_gen[14].i_sync_gearbox_aligned               |gem_synchronizer__32                   |      2|
|3612  |    \gbtTx_param_generic_src_gen.gbtTx_gen[29].i_sync_gearbox_aligned               |gem_synchronizer__33                   |      2|
|3613  |    \gbtTx_param_generic_src_gen.gbtTx_gen[13].i_sync_gearbox_align_done            |gem_synchronizer__34                   |      2|
|3614  |    \gbtTx_param_generic_src_gen.gbtTx_gen[13].i_sync_gearbox_aligned               |gem_synchronizer__35                   |      2|
|3615  |    \gbtTx_param_generic_src_gen.gbtTx_gen[29].i_sync_gearbox_align_done            |gem_synchronizer__36                   |      2|
|3616  |    \gbtTx_param_generic_src_gen.gbtTx_gen[12].i_sync_gearbox_align_done            |gem_synchronizer__37                   |      2|
|3617  |    \gbtTx_param_generic_src_gen.gbtTx_gen[12].i_sync_gearbox_aligned               |gem_synchronizer__38                   |      2|
|3618  |    \gbtTx_param_generic_src_gen.gbtTx_gen[30].gbtTx                                |gbt_tx__31                             |    788|
|3619  |      scrambler                                                                     |gbt_tx_scrambler__31                   |    172|
|3620  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__127            |     42|
|3621  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__126            |     42|
|3622  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__125            |     42|
|3623  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__124            |     42|
|3624  |      encoder                                                                       |gbt_tx_encoder__31                     |    158|
|3625  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__63   |     77|
|3626  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__63    |     77|
|3627  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__62   |     81|
|3628  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__62    |     81|
|3629  |      txGearbox                                                                     |gbt_tx_gearbox__31                     |    345|
|3630  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__31              |    345|
|3631  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__31            |    112|
|3632  |    \gbtTx_param_generic_src_gen.gbtTx_gen[11].i_sync_gearbox_align_done            |gem_synchronizer__39                   |      2|
|3633  |    \gbtTx_param_generic_src_gen.gbtTx_gen[11].i_sync_gearbox_aligned               |gem_synchronizer__40                   |      2|
|3634  |    \gbtTx_param_generic_src_gen.gbtTx_gen[30].i_sync_gearbox_aligned               |gem_synchronizer__41                   |      2|
|3635  |    \gbtTx_param_generic_src_gen.gbtTx_gen[30].i_sync_gearbox_align_done            |gem_synchronizer__42                   |      2|
|3636  |    \gbtTx_param_generic_src_gen.gbtTx_gen[0].i_sync_gearbox_aligned                |gem_synchronizer__43                   |      2|
|3637  |    \gbtTx_param_generic_src_gen.gbtTx_gen[0].i_sync_gearbox_align_done             |gem_synchronizer__44                   |      2|
|3638  |    \gbtTx_param_generic_src_gen.gbtTx_gen[31].gbtTx                                |gbt_tx__32                             |    788|
|3639  |      scrambler                                                                     |gbt_tx_scrambler__32                   |    172|
|3640  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__131            |     42|
|3641  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__130            |     42|
|3642  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__129            |     42|
|3643  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__128            |     42|
|3644  |      encoder                                                                       |gbt_tx_encoder__32                     |    158|
|3645  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__65   |     77|
|3646  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__65    |     77|
|3647  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__64   |     81|
|3648  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__64    |     81|
|3649  |      txGearbox                                                                     |gbt_tx_gearbox__32                     |    345|
|3650  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__32              |    345|
|3651  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__32            |    112|
|3652  |    \gbtTx_param_generic_src_gen.gbtTx_gen[1].i_sync_gearbox_aligned                |gem_synchronizer__45                   |      2|
|3653  |    \gbtTx_param_generic_src_gen.gbtTx_gen[1].i_sync_gearbox_align_done             |gem_synchronizer__46                   |      2|
|3654  |    \gbtTx_param_generic_src_gen.gbtTx_gen[31].i_sync_gearbox_aligned               |gem_synchronizer__47                   |      2|
|3655  |    \gbtTx_param_generic_src_gen.gbtTx_gen[2].i_sync_gearbox_aligned                |gem_synchronizer__48                   |      2|
|3656  |    \gbtTx_param_generic_src_gen.gbtTx_gen[2].i_sync_gearbox_align_done             |gem_synchronizer__49                   |      2|
|3657  |    \gbtTx_param_generic_src_gen.gbtTx_gen[31].i_sync_gearbox_align_done            |gem_synchronizer__50                   |      2|
|3658  |    \gbtTx_param_generic_src_gen.gbtTx_gen[3].i_sync_gearbox_aligned                |gem_synchronizer__51                   |      2|
|3659  |    \gbtTx_param_generic_src_gen.gbtTx_gen[3].i_sync_gearbox_align_done             |gem_synchronizer__52                   |      2|
|3660  |    \gbtTx_param_generic_src_gen.gbtTx_gen[32].gbtTx                                |gbt_tx__33                             |    788|
|3661  |      scrambler                                                                     |gbt_tx_scrambler__33                   |    172|
|3662  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__135            |     42|
|3663  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__134            |     42|
|3664  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__133            |     42|
|3665  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__132            |     42|
|3666  |      encoder                                                                       |gbt_tx_encoder__33                     |    158|
|3667  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__67   |     77|
|3668  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__67    |     77|
|3669  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__66   |     81|
|3670  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__66    |     81|
|3671  |      txGearbox                                                                     |gbt_tx_gearbox__33                     |    345|
|3672  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__33              |    345|
|3673  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__33            |    112|
|3674  |    \gbtTx_param_generic_src_gen.gbtTx_gen[4].i_sync_gearbox_aligned                |gem_synchronizer__53                   |      2|
|3675  |    \gbtTx_param_generic_src_gen.gbtTx_gen[4].i_sync_gearbox_align_done             |gem_synchronizer__54                   |      2|
|3676  |    \gbtTx_param_generic_src_gen.gbtTx_gen[32].i_sync_gearbox_aligned               |gem_synchronizer__55                   |      2|
|3677  |    \gbtTx_param_generic_src_gen.gbtTx_gen[5].i_sync_gearbox_aligned                |gem_synchronizer__56                   |      2|
|3678  |    \gbtTx_param_generic_src_gen.gbtTx_gen[5].i_sync_gearbox_align_done             |gem_synchronizer__57                   |      2|
|3679  |    \gbtTx_param_generic_src_gen.gbtTx_gen[32].i_sync_gearbox_align_done            |gem_synchronizer__58                   |      2|
|3680  |    \gbtTx_param_generic_src_gen.gbtTx_gen[6].i_sync_gearbox_aligned                |gem_synchronizer__59                   |      2|
|3681  |    \gbtTx_param_generic_src_gen.gbtTx_gen[6].i_sync_gearbox_align_done             |gem_synchronizer__60                   |      2|
|3682  |    \gbtTx_param_generic_src_gen.gbtTx_gen[33].gbtTx                                |gbt_tx__34                             |    788|
|3683  |      scrambler                                                                     |gbt_tx_scrambler__34                   |    172|
|3684  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__139            |     42|
|3685  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__138            |     42|
|3686  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__137            |     42|
|3687  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__136            |     42|
|3688  |      encoder                                                                       |gbt_tx_encoder__34                     |    158|
|3689  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__69   |     77|
|3690  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__69    |     77|
|3691  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__68   |     81|
|3692  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__68    |     81|
|3693  |      txGearbox                                                                     |gbt_tx_gearbox__34                     |    345|
|3694  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__34              |    345|
|3695  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__34            |    112|
|3696  |    \gbtTx_param_generic_src_gen.gbtTx_gen[7].i_sync_gearbox_aligned                |gem_synchronizer__61                   |      2|
|3697  |    \gbtTx_param_generic_src_gen.gbtTx_gen[7].i_sync_gearbox_align_done             |gem_synchronizer__62                   |      2|
|3698  |    \gbtTx_param_generic_src_gen.gbtTx_gen[33].i_sync_gearbox_aligned               |gem_synchronizer__63                   |      2|
|3699  |    \gbtTx_param_generic_src_gen.gbtTx_gen[8].i_sync_gearbox_aligned                |gem_synchronizer__64                   |      2|
|3700  |    \gbtTx_param_generic_src_gen.gbtTx_gen[8].i_sync_gearbox_align_done             |gem_synchronizer__65                   |      2|
|3701  |    \gbtTx_param_generic_src_gen.gbtTx_gen[33].i_sync_gearbox_align_done            |gem_synchronizer__66                   |      2|
|3702  |    \gbtTx_param_generic_src_gen.gbtTx_gen[9].i_sync_gearbox_aligned                |gem_synchronizer__67                   |      2|
|3703  |    \gbtTx_param_generic_src_gen.gbtTx_gen[9].i_sync_gearbox_align_done             |gem_synchronizer__68                   |      2|
|3704  |    \gbtTx_param_generic_src_gen.gbtTx_gen[34].gbtTx                                |gbt_tx__35                             |    788|
|3705  |      scrambler                                                                     |gbt_tx_scrambler__35                   |    172|
|3706  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__113            |     42|
|3707  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__114            |     42|
|3708  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__115            |     42|
|3709  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__140            |     42|
|3710  |      encoder                                                                       |gbt_tx_encoder__35                     |    158|
|3711  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__57   |     77|
|3712  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__57    |     77|
|3713  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode__70   |     81|
|3714  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__70    |     81|
|3715  |      txGearbox                                                                     |gbt_tx_gearbox__35                     |    345|
|3716  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt__35              |    345|
|3717  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon__35            |    112|
|3718  |    \gbtTx_param_generic_src_gen.gbtTx_gen[34].i_sync_gearbox_aligned               |gem_synchronizer__69                   |      2|
|3719  |    \gbtTx_param_generic_src_gen.gbtTx_gen[34].i_sync_gearbox_align_done            |gem_synchronizer__70                   |      2|
|3720  |    \g_rx_sync_fifos[35].i_gbt_rx_sync_unf_latch                                    |latch__1                               |      2|
|3721  |    \g_rx_sync_fifos[35].i_gbt_rx_sync_ovf_latch                                    |latch__2                               |      2|
|3722  |    \g_rx_sync_fifos[34].i_gbt_rx_sync_unf_latch                                    |latch__3                               |      2|
|3723  |    \g_rx_sync_fifos[34].i_gbt_rx_sync_ovf_latch                                    |latch__4                               |      2|
|3724  |    \g_rx_sync_fifos[33].i_gbt_rx_sync_unf_latch                                    |latch__5                               |      2|
|3725  |    \g_rx_sync_fifos[33].i_gbt_rx_sync_ovf_latch                                    |latch__6                               |      2|
|3726  |    \g_rx_sync_fifos[32].i_gbt_rx_sync_unf_latch                                    |latch__7                               |      2|
|3727  |    \g_rx_sync_fifos[32].i_gbt_rx_sync_ovf_latch                                    |latch__8                               |      2|
|3728  |    \g_rx_sync_fifos[31].i_gbt_rx_sync_unf_latch                                    |latch__9                               |      2|
|3729  |    \g_rx_sync_fifos[31].i_gbt_rx_sync_ovf_latch                                    |latch__10                              |      2|
|3730  |    \g_rx_sync_fifos[30].i_gbt_rx_sync_unf_latch                                    |latch__11                              |      2|
|3731  |    \g_rx_sync_fifos[30].i_gbt_rx_sync_ovf_latch                                    |latch__12                              |      2|
|3732  |    \g_rx_sync_fifos[29].i_gbt_rx_sync_unf_latch                                    |latch__13                              |      2|
|3733  |    \g_rx_sync_fifos[29].i_gbt_rx_sync_ovf_latch                                    |latch__14                              |      2|
|3734  |    \g_rx_sync_fifos[28].i_gbt_rx_sync_unf_latch                                    |latch__15                              |      2|
|3735  |    \g_rx_sync_fifos[28].i_gbt_rx_sync_ovf_latch                                    |latch__16                              |      2|
|3736  |    \g_rx_sync_fifos[27].i_gbt_rx_sync_unf_latch                                    |latch__17                              |      2|
|3737  |    \g_rx_sync_fifos[27].i_gbt_rx_sync_ovf_latch                                    |latch__18                              |      2|
|3738  |    \g_rx_sync_fifos[26].i_gbt_rx_sync_unf_latch                                    |latch__19                              |      2|
|3739  |    \g_rx_sync_fifos[26].i_gbt_rx_sync_ovf_latch                                    |latch__20                              |      2|
|3740  |    \g_rx_sync_fifos[25].i_gbt_rx_sync_unf_latch                                    |latch__21                              |      2|
|3741  |    \g_rx_sync_fifos[25].i_gbt_rx_sync_ovf_latch                                    |latch__22                              |      2|
|3742  |    \g_rx_sync_fifos[24].i_gbt_rx_sync_unf_latch                                    |latch__23                              |      2|
|3743  |    \g_rx_sync_fifos[24].i_gbt_rx_sync_ovf_latch                                    |latch__24                              |      2|
|3744  |    \g_rx_sync_fifos[23].i_gbt_rx_sync_unf_latch                                    |latch__25                              |      2|
|3745  |    \g_rx_sync_fifos[23].i_gbt_rx_sync_ovf_latch                                    |latch__26                              |      2|
|3746  |    \g_rx_sync_fifos[22].i_gbt_rx_sync_unf_latch                                    |latch__27                              |      2|
|3747  |    \g_rx_sync_fifos[22].i_gbt_rx_sync_ovf_latch                                    |latch__28                              |      2|
|3748  |    \g_rx_sync_fifos[21].i_gbt_rx_sync_unf_latch                                    |latch__29                              |      2|
|3749  |    \g_rx_sync_fifos[21].i_gbt_rx_sync_ovf_latch                                    |latch__30                              |      2|
|3750  |    \g_rx_sync_fifos[20].i_gbt_rx_sync_unf_latch                                    |latch__31                              |      2|
|3751  |    \g_rx_sync_fifos[20].i_gbt_rx_sync_ovf_latch                                    |latch__32                              |      2|
|3752  |    \g_rx_sync_fifos[19].i_gbt_rx_sync_unf_latch                                    |latch__33                              |      2|
|3753  |    \g_rx_sync_fifos[19].i_gbt_rx_sync_ovf_latch                                    |latch__34                              |      2|
|3754  |    \g_rx_sync_fifos[18].i_gbt_rx_sync_unf_latch                                    |latch__35                              |      2|
|3755  |    \g_rx_sync_fifos[18].i_gbt_rx_sync_ovf_latch                                    |latch__36                              |      2|
|3756  |    \g_rx_sync_fifos[17].i_gbt_rx_sync_unf_latch                                    |latch__37                              |      2|
|3757  |    \g_rx_sync_fifos[17].i_gbt_rx_sync_ovf_latch                                    |latch__38                              |      2|
|3758  |    \g_rx_sync_fifos[16].i_gbt_rx_sync_unf_latch                                    |latch__39                              |      2|
|3759  |    \g_rx_sync_fifos[16].i_gbt_rx_sync_ovf_latch                                    |latch__40                              |      2|
|3760  |    \g_rx_sync_fifos[15].i_gbt_rx_sync_unf_latch                                    |latch__41                              |      2|
|3761  |    \g_rx_sync_fifos[15].i_gbt_rx_sync_ovf_latch                                    |latch__42                              |      2|
|3762  |    \g_rx_sync_fifos[14].i_gbt_rx_sync_unf_latch                                    |latch__43                              |      2|
|3763  |    \g_rx_sync_fifos[14].i_gbt_rx_sync_ovf_latch                                    |latch__44                              |      2|
|3764  |    \g_rx_sync_fifos[13].i_gbt_rx_sync_unf_latch                                    |latch__45                              |      2|
|3765  |    \g_rx_sync_fifos[13].i_gbt_rx_sync_ovf_latch                                    |latch__46                              |      2|
|3766  |    \g_rx_sync_fifos[12].i_gbt_rx_sync_unf_latch                                    |latch__47                              |      2|
|3767  |    \g_rx_sync_fifos[12].i_gbt_rx_sync_ovf_latch                                    |latch__48                              |      2|
|3768  |    \g_rx_sync_fifos[11].i_gbt_rx_sync_unf_latch                                    |latch__49                              |      2|
|3769  |    \g_rx_sync_fifos[11].i_gbt_rx_sync_ovf_latch                                    |latch__50                              |      2|
|3770  |    \g_rx_sync_fifos[10].i_gbt_rx_sync_unf_latch                                    |latch__51                              |      2|
|3771  |    \g_rx_sync_fifos[10].i_gbt_rx_sync_ovf_latch                                    |latch__52                              |      2|
|3772  |    \g_rx_sync_fifos[9].i_gbt_rx_sync_unf_latch                                     |latch__53                              |      2|
|3773  |    \g_rx_sync_fifos[9].i_gbt_rx_sync_ovf_latch                                     |latch__54                              |      2|
|3774  |    \g_rx_sync_fifos[8].i_gbt_rx_sync_unf_latch                                     |latch__55                              |      2|
|3775  |    \g_rx_sync_fifos[8].i_gbt_rx_sync_ovf_latch                                     |latch__56                              |      2|
|3776  |    \g_rx_sync_fifos[7].i_gbt_rx_sync_unf_latch                                     |latch__57                              |      2|
|3777  |    \g_rx_sync_fifos[7].i_gbt_rx_sync_ovf_latch                                     |latch__58                              |      2|
|3778  |    \g_rx_sync_fifos[6].i_gbt_rx_sync_unf_latch                                     |latch__59                              |      2|
|3779  |    \g_rx_sync_fifos[6].i_gbt_rx_sync_ovf_latch                                     |latch__60                              |      2|
|3780  |    \g_rx_sync_fifos[5].i_gbt_rx_sync_unf_latch                                     |latch__61                              |      2|
|3781  |    \g_rx_sync_fifos[5].i_gbt_rx_sync_ovf_latch                                     |latch__62                              |      2|
|3782  |    \g_rx_sync_fifos[4].i_gbt_rx_sync_unf_latch                                     |latch__63                              |      2|
|3783  |    \g_rx_sync_fifos[4].i_gbt_rx_sync_ovf_latch                                     |latch__64                              |      2|
|3784  |    \g_rx_sync_fifos[3].i_gbt_rx_sync_unf_latch                                     |latch__65                              |      2|
|3785  |    \g_rx_sync_fifos[3].i_gbt_rx_sync_ovf_latch                                     |latch__66                              |      2|
|3786  |    \g_rx_sync_fifos[2].i_gbt_rx_sync_unf_latch                                     |latch__67                              |      2|
|3787  |    \g_rx_sync_fifos[2].i_gbt_rx_sync_ovf_latch                                     |latch__68                              |      2|
|3788  |    \g_rx_sync_fifos[1].i_gbt_rx_sync_unf_latch                                     |latch__69                              |      2|
|3789  |    \g_rx_sync_fifos[1].i_gbt_rx_sync_ovf_latch                                     |latch__70                              |      2|
|3790  |    \g_rx_sync_fifos[0].i_gbt_rx_sync_unf_latch                                     |latch__71                              |      2|
|3791  |    \g_rx_sync_fifos[0].i_gbt_rx_sync_ovf_latch                                     |latch__72                              |      2|
|3792  |    \gbtTx_param_generic_src_gen.gbtTx_gen[35].gbtTx                                |gbt_tx                                 |    788|
|3793  |      scrambler                                                                     |gbt_tx_scrambler                       |    172|
|3794  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__141            |     42|
|3795  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__142            |     42|
|3796  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit__143            |     42|
|3797  |        \gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit       |gbt_tx_scrambler_21bit                 |     42|
|3798  |      encoder                                                                       |gbt_tx_encoder                         |    158|
|3799  |        \gbtFrame_gen.reedSolomonEncoder60to119                                     |gbt_tx_encoder_gbtframe_rsencode__71   |     77|
|3800  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv__71    |     77|
|3801  |        \gbtFrame_gen.reedSolomonEncoder0to59                                       |gbt_tx_encoder_gbtframe_rsencode       |     81|
|3802  |          polyDivider                                                               |gbt_tx_encoder_gbtframe_polydiv        |     81|
|3803  |      txGearbox                                                                     |gbt_tx_gearbox                         |    345|
|3804  |        \txGearboxLatOpt_gen.txGearboxLatOpt                                        |gbt_tx_gearbox_latopt                  |    345|
|3805  |      txPhaseMon                                                                    |gbt_tx_gearbox_phasemon                |    112|
|3806  |    \gbtTx_param_generic_src_gen.gbtTx_gen[35].i_sync_gearbox_aligned               |gem_synchronizer__71                   |      2|
|3807  |    \gbtTx_param_generic_src_gen.gbtTx_gen[35].i_sync_gearbox_align_done            |gem_synchronizer                       |      2|
|3808  |    \gbtRx_param_generic_src_gen.gbtRx_gen[0].i_gbt_rx_not_ready_latch              |latch__73                              |      2|
|3809  |    \gbtRx_param_generic_src_gen.gbtRx_gen[1].i_gbt_rx_not_ready_latch              |latch__74                              |      2|
|3810  |    \gbtRx_param_generic_src_gen.gbtRx_gen[2].i_gbt_rx_not_ready_latch              |latch__75                              |      2|
|3811  |    \gbtRx_param_generic_src_gen.gbtRx_gen[3].i_gbt_rx_not_ready_latch              |latch__76                              |      2|
|3812  |    \gbtRx_param_generic_src_gen.gbtRx_gen[4].i_gbt_rx_not_ready_latch              |latch__77                              |      2|
|3813  |    \gbtRx_param_generic_src_gen.gbtRx_gen[5].i_gbt_rx_not_ready_latch              |latch__78                              |      2|
|3814  |    \gbtRx_param_generic_src_gen.gbtRx_gen[6].i_gbt_rx_not_ready_latch              |latch__79                              |      2|
|3815  |    \gbtRx_param_generic_src_gen.gbtRx_gen[7].i_gbt_rx_not_ready_latch              |latch__80                              |      2|
|3816  |    \gbtRx_param_generic_src_gen.gbtRx_gen[8].i_gbt_rx_not_ready_latch              |latch__81                              |      2|
|3817  |    \gbtRx_param_generic_src_gen.gbtRx_gen[9].i_gbt_rx_not_ready_latch              |latch__82                              |      2|
|3818  |    \gbtRx_param_generic_src_gen.gbtRx_gen[10].i_gbt_rx_not_ready_latch             |latch__83                              |      2|
|3819  |    \gbtRx_param_generic_src_gen.gbtRx_gen[11].i_gbt_rx_not_ready_latch             |latch__84                              |      2|
|3820  |    \gbtRx_param_generic_src_gen.gbtRx_gen[12].i_gbt_rx_not_ready_latch             |latch__85                              |      2|
|3821  |    \gbtRx_param_generic_src_gen.gbtRx_gen[13].i_gbt_rx_not_ready_latch             |latch__86                              |      2|
|3822  |    \gbtRx_param_generic_src_gen.gbtRx_gen[14].i_gbt_rx_not_ready_latch             |latch__87                              |      2|
|3823  |    \gbtRx_param_generic_src_gen.gbtRx_gen[15].i_gbt_rx_not_ready_latch             |latch__88                              |      2|
|3824  |    \gbtRx_param_generic_src_gen.gbtRx_gen[16].i_gbt_rx_not_ready_latch             |latch__89                              |      2|
|3825  |    \gbtRx_param_generic_src_gen.gbtRx_gen[17].i_gbt_rx_not_ready_latch             |latch__90                              |      2|
|3826  |    \gbtRx_param_generic_src_gen.gbtRx_gen[18].i_gbt_rx_not_ready_latch             |latch__91                              |      2|
|3827  |    \gbtRx_param_generic_src_gen.gbtRx_gen[19].i_gbt_rx_not_ready_latch             |latch__92                              |      2|
|3828  |    \gbtRx_param_generic_src_gen.gbtRx_gen[20].i_gbt_rx_not_ready_latch             |latch__93                              |      2|
|3829  |    \gbtRx_param_generic_src_gen.gbtRx_gen[21].i_gbt_rx_not_ready_latch             |latch__94                              |      2|
|3830  |    \gbtRx_param_generic_src_gen.gbtRx_gen[22].i_gbt_rx_not_ready_latch             |latch__95                              |      2|
|3831  |    \gbtRx_param_generic_src_gen.gbtRx_gen[23].i_gbt_rx_not_ready_latch             |latch__96                              |      2|
|3832  |    \gbtRx_param_generic_src_gen.gbtRx_gen[24].i_gbt_rx_not_ready_latch             |latch__97                              |      2|
|3833  |    \gbtRx_param_generic_src_gen.gbtRx_gen[25].i_gbt_rx_not_ready_latch             |latch__98                              |      2|
|3834  |    \gbtRx_param_generic_src_gen.gbtRx_gen[26].i_gbt_rx_not_ready_latch             |latch__99                              |      2|
|3835  |    \gbtRx_param_generic_src_gen.gbtRx_gen[27].i_gbt_rx_not_ready_latch             |latch__100                             |      2|
|3836  |    \gbtRx_param_generic_src_gen.gbtRx_gen[28].i_gbt_rx_not_ready_latch             |latch__101                             |      2|
|3837  |    \gbtRx_param_generic_src_gen.gbtRx_gen[29].i_gbt_rx_not_ready_latch             |latch__102                             |      2|
|3838  |    \gbtRx_param_generic_src_gen.gbtRx_gen[30].i_gbt_rx_not_ready_latch             |latch__103                             |      2|
|3839  |    \gbtRx_param_generic_src_gen.gbtRx_gen[31].i_gbt_rx_not_ready_latch             |latch__104                             |      2|
|3840  |    \gbtRx_param_generic_src_gen.gbtRx_gen[32].i_gbt_rx_not_ready_latch             |latch__105                             |      2|
|3841  |    \gbtRx_param_generic_src_gen.gbtRx_gen[33].i_gbt_rx_not_ready_latch             |latch__106                             |      2|
|3842  |    \gbtRx_param_generic_src_gen.gbtRx_gen[34].i_gbt_rx_not_ready_latch             |latch__107                             |      2|
|3843  |    \gbtRx_param_generic_src_gen.gbtRx_gen[35].i_gbt_rx_not_ready_latch             |latch                                  |      2|
|3844  |  i_v7_bd                                                                           |v7_bd                                  |    814|
|3845  |    axi_interconnect_0                                                              |v7_bd_axi_interconnect_0_0             |    473|
|3846  |      s00_couplers                                                                  |s00_couplers_imp_BMC27U                |    169|
|3847  |  U_XBAR                                                                            |AxiLiteCrossbar                        |    461|
|3848  |  U_AxiVersion                                                                      |AxiVersion                             |   1746|
|3849  |    \GEN_DEVICE_DNA.DeviceDna_1                                                     |DeviceDna                              |    216|
|3850  |      \GEN_7SERIES.DeviceDna7Series_Inst                                            |DeviceDna7Series                       |    216|
|3851  |        RstSync_Inst                                                                |RstSync                                |      3|
|3852  |          Synchronizer_1                                                            |Synchronizer                           |      2|
|3853  |        SyncValid                                                                   |Synchronizer__parameterized0           |      3|
|3854  |        SyncData                                                                    |SynchronizerVector                     |    112|
+------+------------------------------------------------------------------------------------+---------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:10 ; elapsed = 00:09:24 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 90364 ; free virtual = 177994
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7308 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:05:03 . Memory (MB): peak = 2874.531 ; gain = 410.910 ; free physical = 93217 ; free virtual = 180848
Synthesis Optimization Complete : Time (s): cpu = 00:05:10 ; elapsed = 00:09:25 . Memory (MB): peak = 2874.531 ; gain = 1500.828 ; free physical = 93223 ; free virtual = 180848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3870 instances were transformed.
  FD => FDRE: 3672 instances
  FDE => FDRE: 144 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 54 instances

INFO: [Common 17-83] Releasing license: Synthesis
532 Infos, 164 Warnings, 219 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:28 ; elapsed = 00:09:41 . Memory (MB): peak = 2890.539 ; gain = 1534.695 ; free physical = 93295 ; free virtual = 180919
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/synth_1/ctp7_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 2914.555 ; gain = 24.016 ; free physical = 93277 ; free virtual = 180921
INFO: [runtcl-4] Executing : report_utilization -file ctp7_top_utilization_synth.rpt -pb ctp7_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2914.555 ; gain = 0.000 ; free physical = 93277 ; free virtual = 180921
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 14:03:35 2019...
