Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Software/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot net_engine_v1_0_tb_behav xil_defaultlib.net_engine_v1_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 62 for port 'STREAM_FIFO_IN' [D:/Vivado/Project/ip_repo/net_engine/net_engine_1_0/hdl/net_engine_v1_0.v:210]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.net_engine_v1_0_S00_AXI_default
Compiling module xil_defaultlib.net_engine_v1_0_S00_AXIS(NUMBER_...
Compiling module xil_defaultlib.net_engine_v1_0_M00_AXIS_default
Compiling module xil_defaultlib.conv_cell
Compiling module xil_defaultlib.net_engine_v1_0
Compiling module xil_defaultlib.net_engine_v1_0_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot net_engine_v1_0_tb_behav
