

================================================================
== Vitis HLS Report for 'flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3'
================================================================
* Date:           Wed Apr  9 14:21:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4110|     4110|  41.100 us|  41.100 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Attention_Loop_VITIS_LOOP_48_3  |     4108|     4108|        14|          1|          1|  4096|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    134|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     410|    780|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     335|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     745|   1041|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U16  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U17  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   4|  410|  780|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_169_p2            |         +|   0|  0|  14|          13|           1|
    |add_ln46_fu_186_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln48_fu_254_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln50_fu_236_p2              |         +|   0|  0|  12|          12|          12|
    |O_out_last_fu_248_p2            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |cmp73_fu_226_p2                 |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln46_fu_163_p2             |      icmp|   0|  0|  17|          13|          14|
    |icmp_ln48_fu_192_p2             |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln52_fu_242_p2             |      icmp|   0|  0|  14|           7|           6|
    |select_ln46_1_fu_206_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln46_fu_198_p3           |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 134|          78|          61|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |O_tile_out_TDATA_blk_n                  |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   13|         26|
    |col_fu_68                               |   9|          2|    7|         14|
    |indvar_flatten13_fu_76                  |   9|          2|   13|         26|
    |row_fu_72                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   43|         86|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |K_tile_load_reg_335                |  32|   0|   32|          0|
    |O_out_last_reg_310                 |   1|   0|    1|          0|
    |Q_tile_load_reg_330                |  32|   0|   32|          0|
    |V_tile_load_reg_350                |  32|   0|   32|          0|
    |add_ln50_reg_305                   |  12|   0|   12|          0|
    |add_reg_345                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |col_fu_68                          |   7|   0|    7|          0|
    |indvar_flatten13_fu_76             |  13|   0|   13|          0|
    |row_fu_72                          |   7|   0|    7|          0|
    |zext_ln50_1_reg_315                |  12|   0|   64|         52|
    |O_out_last_reg_310                 |  64|  32|    1|          0|
    |zext_ln50_1_reg_315                |  64|  32|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 335|  64|  324|        104|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3|  return value|
|O_tile_out_TREADY  |   in|    1|        axis|                                O_tile_out_V_data_V|       pointer|
|O_tile_out_TDATA   |  out|   32|        axis|                                O_tile_out_V_data_V|       pointer|
|Q_tile_address0    |  out|   12|   ap_memory|                                             Q_tile|         array|
|Q_tile_ce0         |  out|    1|   ap_memory|                                             Q_tile|         array|
|Q_tile_q0          |   in|   32|   ap_memory|                                             Q_tile|         array|
|K_tile_address0    |  out|   12|   ap_memory|                                             K_tile|         array|
|K_tile_ce0         |  out|    1|   ap_memory|                                             K_tile|         array|
|K_tile_q0          |   in|   32|   ap_memory|                                             K_tile|         array|
|V_tile_address0    |  out|   12|   ap_memory|                                             V_tile|         array|
|V_tile_ce0         |  out|    1|   ap_memory|                                             V_tile|         array|
|V_tile_q0          |   in|   32|   ap_memory|                                             V_tile|         array|
|O_tile_out_TVALID  |  out|    1|        axis|                                O_tile_out_V_last_V|       pointer|
|O_tile_out_TLAST   |  out|    1|        axis|                                O_tile_out_V_last_V|       pointer|
|O_tile_out_TKEEP   |  out|    4|        axis|                                O_tile_out_V_keep_V|       pointer|
|O_tile_out_TSTRB   |  out|    4|        axis|                                O_tile_out_V_strb_V|       pointer|
+-------------------+-----+-----+------------+---------------------------------------------------+--------------+

