

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Wed Sep 14 20:24:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.080 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    5003|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    32|       0|     184|    -|
|Memory           |        5|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     842|     256|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|    33|     842|    5443|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     2|      ~0|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_13s_71s_71_1_1_U22     |mul_13s_71s_71_1_1     |        0|   4|  0|  65|    0|
    |mul_43ns_36ns_79_1_1_U23   |mul_43ns_36ns_79_1_1   |        0|   4|  0|  19|    0|
    |mul_49ns_44ns_93_1_1_U24   |mul_49ns_44ns_93_1_1   |        0|   5|  0|  20|    0|
    |mul_50ns_50ns_100_1_1_U25  |mul_50ns_50ns_100_1_1  |        0|   8|  0|  21|    0|
    |mul_54s_69ns_122_1_1_U21   |mul_54s_69ns_122_1_1   |        0|  11|  0|  59|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  32|  0| 184|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U26  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                             Memory                                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                           |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1199_1_fu_1010_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1199_2_fu_1016_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln666_2_fu_869_p2       |         +|   0|  0|   51|          44|          44|
    |add_ln666_fu_791_p2         |         +|   0|  0|   43|          36|          36|
    |exp_Z1P_m_1_l_V_fu_879_p2   |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_801_p2     |         +|   0|  0|   51|          44|          44|
    |m_exp_fu_293_p2             |         +|   0|  0|   19|          12|          11|
    |out_exp_V_fu_1121_p2        |         +|   0|  0|   18|          11|          10|
    |r_exp_V_fu_1030_p2          |         +|   0|  0|   20|          13|           2|
    |ret_V_11_fu_941_p2          |         +|   0|  0|   65|          58|           5|
    |ret_V_6_fu_1004_p2          |         +|   0|  0|  114|         107|         107|
    |ret_V_9_fu_744_p2           |         +|   0|  0|   43|          36|          36|
    |ret_V_fu_617_p2             |         +|   0|  0|   20|          13|           1|
    |e_frac_V_1_fu_325_p2        |         -|   0|  0|   61|           1|          54|
    |m_diff_V_fu_659_p2          |         -|   0|  0|   66|          59|          59|
    |sub_ln1364_fu_365_p2        |         -|   0|  0|   18|          10|          11|
    |and_ln1023_1_fu_1228_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1023_fu_1222_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln460_1_fu_1204_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln460_fu_1198_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln467_1_fu_1164_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln467_2_fu_1170_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln467_3_fu_1210_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln467_fu_926_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln657_1_fu_1176_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln657_fu_1042_p2        |       and|   0|  0|    2|           1|           1|
    |y_is_NaN_fu_904_p2          |       and|   0|  0|    2|           1|           1|
    |y_is_inf_fu_895_p2          |       and|   0|  0|    2|           1|           1|
    |r_V_3_fu_433_p2             |      ashr|   0|  0|  431|         130|         130|
    |r_V_7_fu_511_p2             |      ashr|   0|  0|  402|         122|         122|
    |r_V_fu_395_p2               |      ashr|   0|  0|  402|         122|         122|
    |icmp_ln1003_1_fu_311_p2     |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1003_fu_305_p2       |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1019_fu_1056_p2      |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1023_fu_1083_p2      |      icmp|   0|  0|   12|          13|          11|
    |icmp_ln1506_fu_575_p2       |      icmp|   0|  0|   50|         130|         130|
    |icmp_ln657_fu_569_p2        |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln856_fu_611_p2        |      icmp|   0|  0|   13|          18|           1|
    |y_is_0_fu_299_p2            |      icmp|   0|  0|   11|          11|           1|
    |or_ln1023_1_fu_1248_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1023_fu_1234_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln407_fu_909_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln460_fu_1153_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln657_fu_1062_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                   |    select|   0|  0|   64|           1|          64|
    |e_frac_V_2_fu_331_p3        |    select|   0|  0|   52|           1|          54|
    |m_fix_l_fu_415_p3           |    select|   0|  0|  108|           1|         130|
    |r_V_17_fu_439_p3            |    select|   0|  0|  108|           1|         130|
    |r_V_8_fu_521_p3             |    select|   0|  0|  108|           1|         130|
    |r_exp_V_2_fu_1035_p3        |    select|   0|  0|   12|           1|          13|
    |ret_V_8_fu_631_p3           |    select|   0|  0|   12|           1|          13|
    |select_ln1023_1_fu_1240_p3  |    select|   0|  0|   62|           1|           1|
    |select_ln407_1_fu_1190_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_fu_914_p3      |    select|   0|  0|   62|           1|          62|
    |select_ln578_fu_529_p3      |    select|   0|  0|  108|           1|         130|
    |select_ln657_fu_1182_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln658_fu_1075_p3     |    select|   0|  0|   62|           1|           1|
    |select_ln855_fu_623_p3      |    select|   0|  0|   12|           1|          13|
    |tmp_39_fu_1109_p3           |    select|   0|  0|   50|           1|          52|
    |ush_2_fu_481_p3             |    select|   0|  0|   11|           1|          12|
    |ush_fu_375_p3               |    select|   0|  0|   11|           1|          12|
    |r_V_1_fu_405_p2             |       shl|   0|  0|  435|         131|         131|
    |r_V_2_fu_427_p2             |       shl|   0|  0|  431|         130|         130|
    |r_V_5_fu_463_p2             |       shl|   0|  0|  435|         131|         131|
    |r_V_6_fu_497_p2             |       shl|   0|  0|  435|         131|         131|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1007_fu_899_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln407_fu_1141_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln460_fu_1147_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln467_fu_1158_p2        |       xor|   0|  0|    2|           2|           1|
    |xor_ln657_fu_1216_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln964_fu_921_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 5003|        1896|        2703|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1344                       |    8|   0|    8|          0|
    |Z3_V_reg_1350                       |    8|   0|    8|          0|
    |Z4_reg_1355                         |   35|   0|   35|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1380              |   50|   0|   50|          0|
    |icmp_ln1003_1_reg_1292              |    1|   0|    1|          0|
    |icmp_ln1003_reg_1286                |    1|   0|    1|          0|
    |icmp_ln1506_reg_1323                |    1|   0|    1|          0|
    |icmp_ln657_reg_1318                 |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1339                |    8|   0|    8|          0|
    |m_frac_l_V_reg_1298                 |  122|   0|  122|          0|
    |p_Result_16_reg_1273                |    1|   0|    1|          0|
    |p_Result_18_reg_1303                |    1|   0|    1|          0|
    |p_Result_18_reg_1303_pp0_iter1_reg  |    1|   0|    1|          0|
    |ret_V_8_reg_1333                    |   13|   0|   13|          0|
    |ret_V_8_reg_1333_pp0_iter4_reg      |   13|   0|   13|          0|
    |trunc_ln_reg_1313                   |   59|   0|   59|          0|
    |y_is_0_reg_1280                     |    1|   0|    1|          0|
    |icmp_ln1003_1_reg_1292              |   64|  32|    1|          0|
    |icmp_ln1003_reg_1286                |   64|  32|    1|          0|
    |icmp_ln1506_reg_1323                |   64|  32|    1|          0|
    |icmp_ln657_reg_1318                 |   64|  32|    1|          0|
    |m_frac_l_V_reg_1298                 |   64|  32|  122|          0|
    |p_Result_16_reg_1273                |   64|  32|    1|          0|
    |trunc_ln_reg_1313                   |   64|  32|   59|          0|
    |y_is_0_reg_1280                     |   64|  32|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  842| 256|  517|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|exp        |   in|   64|     ap_none|                  exp|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.2>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 7 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %exp_read" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 8 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 9 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 10 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i64 %data_V"   --->   Operation 11 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_37" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 12 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%m_exp = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 13 'add' 'm_exp' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.94ns)   --->   "%y_is_0 = icmp_eq  i11 %tmp_37, i11 0"   --->   Operation 14 'icmp' 'y_is_0' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.94ns)   --->   "%icmp_ln1003 = icmp_eq  i11 %tmp_37, i11 2047"   --->   Operation 15 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%icmp_ln1003_1 = icmp_eq  i52 %tmp_38, i52 0"   --->   Operation 16 'icmp' 'icmp_ln1003_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2 1, i52 %tmp_38"   --->   Operation 17 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.09ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %p_Result_17"   --->   Operation 18 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%e_frac_V_2 = select i1 %p_Result_16, i54 %e_frac_V_1, i54 %p_Result_17" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:566]   --->   Operation 19 'select' 'e_frac_V_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln666 = sext i54 %e_frac_V_2"   --->   Operation 20 'sext' 'sext_ln666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (4.73ns)   --->   "%m_frac_l_V = mul i122 %sext_ln666, i122 169900791673599476078"   --->   Operation 21 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 4.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i122 %m_frac_l_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 22 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%sext_ln568_1 = sext i122 %m_frac_l_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 23 'sext' 'sext_ln568_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 24 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_37"   --->   Operation 25 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 26 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.37ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %m_exp"   --->   Operation 27 'select' 'ush' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 28 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 29 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%sext_ln1340cast = zext i32 %sext_ln1340"   --->   Operation 30 'zext' 'sext_ln1340cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%r_V = ashr i122 %m_frac_l_V, i122 %sext_ln1340cast"   --->   Operation 31 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%sext_ln1339 = sext i122 %r_V"   --->   Operation 32 'sext' 'sext_ln1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%r_V_1 = shl i131 %sext_ln568, i131 %zext_ln1340"   --->   Operation 33 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%trunc_ln1339_1 = trunc i131 %r_V_1"   --->   Operation 34 'trunc' 'trunc_ln1339_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.51ns) (out node of the LUT)   --->   "%m_fix_l = select i1 %isNeg, i130 %sext_ln1339, i130 %trunc_ln1339_1"   --->   Operation 35 'select' 'm_fix_l' <Predicate = true> <Delay = 1.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1306 = zext i32 %sext_ln1340"   --->   Operation 36 'zext' 'zext_ln1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%r_V_2 = shl i130 %m_fix_l, i130 %zext_ln1306"   --->   Operation 37 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%r_V_3 = ashr i130 %m_fix_l, i130 %zext_ln1306"   --->   Operation 38 'ashr' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%r_V_17 = select i1 %isNeg, i130 %r_V_2, i130 %r_V_3"   --->   Operation 39 'select' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:581]   --->   Operation 40 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%sext_ln1306 = sext i12 %m_exp"   --->   Operation 41 'sext' 'sext_ln1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%zext_ln1306_1 = zext i32 %sext_ln1306"   --->   Operation 42 'zext' 'zext_ln1306_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%r_V_5 = shl i131 %sext_ln568, i131 %zext_ln1306_1"   --->   Operation 43 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%trunc_ln1339_2 = trunc i131 %r_V_5"   --->   Operation 44 'trunc' 'trunc_ln1339_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1364, i32 10"   --->   Operation 45 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.37ns)   --->   "%ush_2 = select i1 %isNeg_1, i12 %m_exp, i12 %sext_ln1364"   --->   Operation 46 'select' 'ush_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1306_1 = sext i12 %ush_2"   --->   Operation 47 'sext' 'sext_ln1306_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%zext_ln1306_2 = zext i32 %sext_ln1306_1"   --->   Operation 48 'zext' 'zext_ln1306_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_6 = shl i131 %sext_ln568, i131 %zext_ln1306_2"   --->   Operation 49 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%trunc_ln1305 = trunc i131 %r_V_6"   --->   Operation 50 'trunc' 'trunc_ln1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1306_1cast = zext i32 %sext_ln1306_1"   --->   Operation 51 'zext' 'sext_ln1306_1cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_7 = ashr i122 %m_frac_l_V, i122 %sext_ln1306_1cast"   --->   Operation 52 'ashr' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1305 = sext i122 %r_V_7"   --->   Operation 53 'sext' 'sext_ln1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.51ns) (out node of the LUT)   --->   "%r_V_8 = select i1 %isNeg_1, i130 %trunc_ln1305, i130 %sext_ln1305"   --->   Operation 54 'select' 'r_V_8' <Predicate = true> <Delay = 1.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.51ns) (out node of the LUT)   --->   "%select_ln578 = select i1 %tmp_28, i130 %r_V_8, i130 %trunc_ln1339_2" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:578]   --->   Operation 55 'select' 'select_ln578' <Predicate = true> <Delay = 1.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %select_ln578, i32 114, i32 129"   --->   Operation 56 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %select_ln578, i32 129"   --->   Operation 57 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1123 = sext i16 %m_fix_hi_V"   --->   Operation 58 'sext' 'sext_ln1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 59 'mul' 'r_V_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %select_ln578, i32 59, i32 117"   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.97ns)   --->   "%icmp_ln657 = icmp_sgt  i12 %m_exp, i12 0" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 61 'icmp' 'icmp_ln657' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.51ns) (out node of the LUT)   --->   "%icmp_ln1506 = icmp_ne  i130 %r_V_17, i130 %sext_ln568_1"   --->   Operation 62 'icmp' 'icmp_ln1506' <Predicate = true> <Delay = 1.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 63 [2/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 63 'mul' 'r_V_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 64 'mul' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_18, i18 131072"   --->   Operation 65 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1199 = sext i19 %rhs"   --->   Operation 66 'sext' 'sext_ln1199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1199, i31 %r_V_18"   --->   Operation 67 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 9.18>
ST_4 : Operation 68 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1199, i31 %r_V_18"   --->   Operation 68 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30"   --->   Operation 69 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30"   --->   Operation 70 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln856 = trunc i31 %ret_V_7"   --->   Operation 71 'trunc' 'trunc_ln856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.08ns)   --->   "%icmp_ln856 = icmp_eq  i18 %trunc_ln856, i18 0"   --->   Operation 72 'icmp' 'icmp_ln856' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.82ns)   --->   "%ret_V = add i13 %ret_V_cast, i13 1"   --->   Operation 73 'add' 'ret_V' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln855 = select i1 %icmp_ln856, i13 %ret_V_cast, i13 %ret_V"   --->   Operation 74 'select' 'select_ln855' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.30ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_s, i13 %select_ln855, i13 %ret_V_cast"   --->   Operation 75 'select' 'ret_V_8' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1122 = sext i13 %ret_V_8"   --->   Operation 76 'sext' 'sext_ln1122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (4.82ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 77 'mul' 'r_V_12' <Predicate = true> <Delay = 4.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln666_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_12, i32 12, i32 70"   --->   Operation 78 'partselect' 'trunc_ln666_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.09ns)   --->   "%m_diff_V = sub i59 %trunc_ln, i59 %trunc_ln666_1"   --->   Operation 79 'sub' 'm_diff_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 80 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 81 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 82 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 83 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 84 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln527_1 = zext i8 %Z4_ind"   --->   Operation 85 'zext' 'zext_ln527_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln527_1"   --->   Operation 86 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.23ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 87 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln527_2 = zext i8 %Z3_V"   --->   Operation 88 'zext' 'zext_ln527_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln527_2"   --->   Operation 89 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (1.23ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 90 'load' 'f_Z3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln527_3 = zext i8 %Z2_V"   --->   Operation 91 'zext' 'zext_ln527_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln527_3"   --->   Operation 92 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (1.23ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 93 'load' 'f_Z2_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 14.0>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln527 = zext i8 %m_diff_hi_V"   --->   Operation 94 'zext' 'zext_ln527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln527" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 95 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (1.23ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 96 'load' 'exp_Z1_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_5 : Operation 97 [1/2] (1.23ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 97 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 98 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i35 %Z4"   --->   Operation 99 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln666_1 = zext i10 %r"   --->   Operation 100 'zext' 'zext_ln666_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.02ns)   --->   "%ret_V_9 = add i36 %zext_ln666, i36 %zext_ln666_1"   --->   Operation 101 'add' 'ret_V_9' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/2] (1.23ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 102 'load' 'f_Z3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 103 'bitconcatenate' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1199 = zext i43 %ret_V_10"   --->   Operation 104 'zext' 'zext_ln1199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1122 = zext i43 %ret_V_10"   --->   Operation 105 'zext' 'zext_ln1122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1125 = zext i36 %ret_V_9"   --->   Operation 106 'zext' 'zext_ln1125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (3.67ns)   --->   "%r_V_14 = mul i79 %zext_ln1122, i79 %zext_ln1125"   --->   Operation 107 'mul' 'r_V_14' <Predicate = true> <Delay = 3.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln666_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_14, i32 59, i32 78"   --->   Operation 108 'partselect' 'trunc_ln666_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln666_2 = zext i20 %trunc_ln666_4"   --->   Operation 109 'zext' 'zext_ln666_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.02ns)   --->   "%add_ln666 = add i36 %ret_V_9, i36 %zext_ln666_2"   --->   Operation 110 'add' 'add_ln666' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln666_3 = zext i36 %add_ln666"   --->   Operation 111 'zext' 'zext_ln666_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.05ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln666_3, i44 %zext_ln1199"   --->   Operation 112 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/2] (1.23ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 113 'load' 'f_Z2_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 114 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_20"   --->   Operation 115 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1122_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 116 'zext' 'zext_ln1122_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1125_1 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 117 'zext' 'zext_ln1125_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (3.90ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 118 'mul' 'r_V_15' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_20, i2 0"   --->   Operation 119 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1199_1 = zext i51 %lhs_V_1"   --->   Operation 120 'zext' 'zext_ln1199_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln666_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_15, i32 57, i32 92"   --->   Operation 121 'partselect' 'trunc_ln666_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln666_4 = zext i36 %trunc_ln666_5"   --->   Operation 122 'zext' 'zext_ln666_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.06ns)   --->   "%add_ln666_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln666_4"   --->   Operation 123 'add' 'add_ln666_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln666_5 = zext i44 %add_ln666_2"   --->   Operation 124 'zext' 'zext_ln666_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.10ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln666_5, i52 %zext_ln1199_1"   --->   Operation 125 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 126 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.86>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_20"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.28ns)   --->   "%y_is_inf = and i1 %icmp_ln1003, i1 %icmp_ln1003_1" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 128 'and' 'y_is_inf' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%xor_ln1007 = xor i1 %icmp_ln1003_1, i1 1"   --->   Operation 129 'xor' 'xor_ln1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%y_is_NaN = and i1 %icmp_ln1003, i1 %xor_ln1007" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 130 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln407 = or i1 %y_is_0, i1 %y_is_NaN" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 131 'or' 'or_ln407' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln1023)   --->   "%select_ln407 = select i1 %y_is_0, i64 1, i64 nan" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 132 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln1023_1)   --->   "%xor_ln964 = xor i1 %p_Result_16, i1 1"   --->   Operation 133 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.28ns)   --->   "%and_ln467 = and i1 %y_is_inf, i1 %p_Result_16" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 134 'and' 'and_ln467' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/2] (1.23ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 135 'load' 'exp_Z1_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 136 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.09ns)   --->   "%ret_V_11 = add i58 %exp_Z1_V, i58 16"   --->   Operation 137 'add' 'ret_V_11' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1123 = zext i50 %exp_Z1_hi_V"   --->   Operation 138 'zext' 'zext_ln1123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1125_2 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 139 'zext' 'zext_ln1125_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (3.90ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 140 'mul' 'r_V_19' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0"   --->   Operation 141 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1199_2 = zext i100 %r_V_19"   --->   Operation 142 'zext' 'zext_ln1199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1199_3 = zext i100 %r_V_19"   --->   Operation 143 'zext' 'zext_ln1199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1199 = trunc i58 %ret_V_11"   --->   Operation 144 'trunc' 'trunc_ln1199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1199, i49 0"   --->   Operation 145 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1199_4 = zext i100 %r_V_19"   --->   Operation 146 'zext' 'zext_ln1199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1199_2 = trunc i58 %ret_V_11"   --->   Operation 147 'trunc' 'trunc_ln1199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln1199_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1199_2, i49 0"   --->   Operation 148 'bitconcatenate' 'trunc_ln1199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (1.41ns)   --->   "%ret_V_6 = add i107 %lhs_V_4, i107 %zext_ln1199_2"   --->   Operation 149 'add' 'ret_V_6' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.40ns)   --->   "%add_ln1199_1 = add i105 %trunc_ln1199_1, i105 %zext_ln1199_4"   --->   Operation 150 'add' 'add_ln1199_1' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.40ns)   --->   "%add_ln1199_2 = add i106 %trunc_ln1, i106 %zext_ln1199_3"   --->   Operation 151 'add' 'add_ln1199_2' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106"   --->   Operation 152 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.82ns)   --->   "%r_exp_V = add i13 %ret_V_8, i13 8191"   --->   Operation 153 'add' 'r_exp_V' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.30ns)   --->   "%r_exp_V_2 = select i1 %tmp_33, i13 %ret_V_8, i13 %r_exp_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 154 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln657)   --->   "%and_ln657 = and i1 %icmp_ln657, i1 %icmp_ln1506" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 155 'and' 'and_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 156 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.58ns)   --->   "%icmp_ln1019 = icmp_sgt  i3 %tmp_34, i3 0"   --->   Operation 157 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln657 = or i1 %and_ln657, i1 %icmp_ln1019" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 158 'or' 'or_ln657' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i122.i32, i122 %m_frac_l_V, i32 121"   --->   Operation 159 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_35, i64 0, i64 inf" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 160 'select' 'select_ln658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.00ns)   --->   "%icmp_ln1023 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 161 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1199_2, i32 54, i32 105"   --->   Operation 162 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_s = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1199_1, i32 53, i32 104"   --->   Operation 163 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_39 = select i1 %tmp_33, i52 %tmp, i52 %tmp_s" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 164 'select' 'tmp_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i13 %r_exp_V_2"   --->   Operation 165 'trunc' 'trunc_ln177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.79ns)   --->   "%out_exp_V = add i11 %trunc_ln177, i11 1023"   --->   Operation 166 'add' 'out_exp_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_39"   --->   Operation 167 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_19" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 168 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.28ns)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 169 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln460 = xor i1 %y_is_inf, i1 1" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 170 'xor' 'xor_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%or_ln460 = or i1 %p_Result_16, i1 %xor_ln460" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 171 'or' 'or_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln467 = xor i1 %and_ln467, i1 1" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 172 'xor' 'xor_ln467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467_1 = and i1 %xor_ln407, i1 %xor_ln467" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 173 'and' 'and_ln467_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln467_2 = and i1 %and_ln467_1, i1 %or_ln460" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 174 'and' 'and_ln467_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657_1 = and i1 %and_ln467_2, i1 %or_ln657" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 175 'and' 'and_ln657_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657_1, i64 %select_ln658, i64 %bitcast_ln521" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 176 'select' 'select_ln657' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln1023)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %select_ln657" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 177 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln1023_1)   --->   "%and_ln460 = and i1 %xor_ln964, i1 %xor_ln407" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 178 'and' 'and_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln1023_1)   --->   "%and_ln460_1 = and i1 %and_ln460, i1 %y_is_inf" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 179 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln1023)   --->   "%and_ln467_3 = and i1 %and_ln467, i1 %xor_ln407" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 180 'and' 'and_ln467_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln1023)   --->   "%xor_ln657 = xor i1 %or_ln657, i1 1" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 181 'xor' 'xor_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln1023)   --->   "%and_ln1023 = and i1 %icmp_ln1023, i1 %xor_ln657"   --->   Operation 182 'and' 'and_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln1023)   --->   "%and_ln1023_1 = and i1 %and_ln1023, i1 %and_ln467_2"   --->   Operation 183 'and' 'and_ln1023_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln1023 = or i1 %and_ln1023_1, i1 %and_ln467_3"   --->   Operation 184 'or' 'or_ln1023' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln1023)   --->   "%select_ln1023_1 = select i1 %or_ln1023, i64 0, i64 inf"   --->   Operation 185 'select' 'select_ln1023_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln1023_1 = or i1 %or_ln1023, i1 %and_ln460_1"   --->   Operation 186 'or' 'or_ln1023_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln1023 = select i1 %or_ln1023_1, i64 %select_ln1023_1, i64 %select_ln407_1"   --->   Operation 187 'select' 'select_ln1023' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln1023" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 188 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                                                          (read          ) [ 0000000]
data_V                                                                                            (bitcast       ) [ 0000000]
p_Result_16                                                                                       (bitselect     ) [ 0111111]
tmp_37                                                                                            (partselect    ) [ 0000000]
tmp_38                                                                                            (trunc         ) [ 0000000]
zext_ln510                                                                                        (zext          ) [ 0000000]
m_exp                                                                                             (add           ) [ 0000000]
y_is_0                                                                                            (icmp          ) [ 0111111]
icmp_ln1003                                                                                       (icmp          ) [ 0111111]
icmp_ln1003_1                                                                                     (icmp          ) [ 0111111]
p_Result_17                                                                                       (bitconcatenate) [ 0000000]
e_frac_V_1                                                                                        (sub           ) [ 0000000]
e_frac_V_2                                                                                        (select        ) [ 0000000]
sext_ln666                                                                                        (sext          ) [ 0000000]
m_frac_l_V                                                                                        (mul           ) [ 0111111]
sext_ln568                                                                                        (sext          ) [ 0000000]
sext_ln568_1                                                                                      (sext          ) [ 0000000]
isNeg                                                                                             (bitselect     ) [ 0000000]
sub_ln1364                                                                                        (sub           ) [ 0000000]
sext_ln1364                                                                                       (sext          ) [ 0000000]
ush                                                                                               (select        ) [ 0000000]
sext_ln1340                                                                                       (sext          ) [ 0000000]
zext_ln1340                                                                                       (zext          ) [ 0000000]
sext_ln1340cast                                                                                   (zext          ) [ 0000000]
r_V                                                                                               (ashr          ) [ 0000000]
sext_ln1339                                                                                       (sext          ) [ 0000000]
r_V_1                                                                                             (shl           ) [ 0000000]
trunc_ln1339_1                                                                                    (trunc         ) [ 0000000]
m_fix_l                                                                                           (select        ) [ 0000000]
zext_ln1306                                                                                       (zext          ) [ 0000000]
r_V_2                                                                                             (shl           ) [ 0000000]
r_V_3                                                                                             (ashr          ) [ 0000000]
r_V_17                                                                                            (select        ) [ 0000000]
tmp_28                                                                                            (bitselect     ) [ 0000000]
sext_ln1306                                                                                       (sext          ) [ 0000000]
zext_ln1306_1                                                                                     (zext          ) [ 0000000]
r_V_5                                                                                             (shl           ) [ 0000000]
trunc_ln1339_2                                                                                    (trunc         ) [ 0000000]
isNeg_1                                                                                           (bitselect     ) [ 0000000]
ush_2                                                                                             (select        ) [ 0000000]
sext_ln1306_1                                                                                     (sext          ) [ 0000000]
zext_ln1306_2                                                                                     (zext          ) [ 0000000]
r_V_6                                                                                             (shl           ) [ 0000000]
trunc_ln1305                                                                                      (trunc         ) [ 0000000]
sext_ln1306_1cast                                                                                 (zext          ) [ 0000000]
r_V_7                                                                                             (ashr          ) [ 0000000]
sext_ln1305                                                                                       (sext          ) [ 0000000]
r_V_8                                                                                             (select        ) [ 0000000]
select_ln578                                                                                      (select        ) [ 0000000]
m_fix_hi_V                                                                                        (partselect    ) [ 0000000]
p_Result_18                                                                                       (bitselect     ) [ 0111000]
sext_ln1123                                                                                       (sext          ) [ 0111000]
trunc_ln                                                                                          (partselect    ) [ 0111100]
icmp_ln657                                                                                        (icmp          ) [ 0111111]
icmp_ln1506                                                                                       (icmp          ) [ 0111111]
r_V_18                                                                                            (mul           ) [ 0100100]
rhs                                                                                               (bitconcatenate) [ 0000000]
sext_ln1199                                                                                       (sext          ) [ 0100100]
ret_V_7                                                                                           (add           ) [ 0000000]
ret_V_cast                                                                                        (partselect    ) [ 0000000]
p_Result_s                                                                                        (bitselect     ) [ 0000000]
trunc_ln856                                                                                       (trunc         ) [ 0000000]
icmp_ln856                                                                                        (icmp          ) [ 0000000]
ret_V                                                                                             (add           ) [ 0000000]
select_ln855                                                                                      (select        ) [ 0000000]
ret_V_8                                                                                           (select        ) [ 0100011]
sext_ln1122                                                                                       (sext          ) [ 0000000]
r_V_12                                                                                            (mul           ) [ 0000000]
trunc_ln666_1                                                                                     (partselect    ) [ 0000000]
m_diff_V                                                                                          (sub           ) [ 0000000]
m_diff_hi_V                                                                                       (partselect    ) [ 0100010]
Z2_V                                                                                              (partselect    ) [ 0100010]
Z3_V                                                                                              (partselect    ) [ 0100010]
Z4                                                                                                (trunc         ) [ 0100010]
Z4_ind                                                                                            (partselect    ) [ 0000000]
zext_ln527_1                                                                                      (zext          ) [ 0000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 0100010]
zext_ln527_2                                                                                      (zext          ) [ 0000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 (getelementptr ) [ 0100010]
zext_ln527_3                                                                                      (zext          ) [ 0000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 0100010]
zext_ln527                                                                                        (zext          ) [ 0000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 0100001]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load   (load          ) [ 0000000]
r                                                                                                 (partselect    ) [ 0000000]
zext_ln666                                                                                        (zext          ) [ 0000000]
zext_ln666_1                                                                                      (zext          ) [ 0000000]
ret_V_9                                                                                           (add           ) [ 0000000]
f_Z3                                                                                              (load          ) [ 0000000]
ret_V_10                                                                                          (bitconcatenate) [ 0000000]
zext_ln1199                                                                                       (zext          ) [ 0000000]
zext_ln1122                                                                                       (zext          ) [ 0000000]
zext_ln1125                                                                                       (zext          ) [ 0000000]
r_V_14                                                                                            (mul           ) [ 0000000]
trunc_ln666_4                                                                                     (partselect    ) [ 0000000]
zext_ln666_2                                                                                      (zext          ) [ 0000000]
add_ln666                                                                                         (add           ) [ 0000000]
zext_ln666_3                                                                                      (zext          ) [ 0000000]
exp_Z2P_m_1_V                                                                                     (add           ) [ 0000000]
f_Z2_V                                                                                            (load          ) [ 0000000]
tmp_20                                                                                            (partselect    ) [ 0000000]
exp_Z2_m_1_V                                                                                      (bitconcatenate) [ 0000000]
zext_ln1122_1                                                                                     (zext          ) [ 0000000]
zext_ln1125_1                                                                                     (zext          ) [ 0000000]
r_V_15                                                                                            (mul           ) [ 0000000]
lhs_V_1                                                                                           (bitconcatenate) [ 0000000]
zext_ln1199_1                                                                                     (zext          ) [ 0000000]
trunc_ln666_5                                                                                     (partselect    ) [ 0000000]
zext_ln666_4                                                                                      (zext          ) [ 0000000]
add_ln666_2                                                                                       (add           ) [ 0000000]
zext_ln666_5                                                                                      (zext          ) [ 0000000]
exp_Z1P_m_1_l_V                                                                                   (add           ) [ 0000000]
exp_Z1P_m_1_V                                                                                     (partselect    ) [ 0100001]
specpipeline_ln0                                                                                  (specpipeline  ) [ 0000000]
y_is_inf                                                                                          (and           ) [ 0000000]
xor_ln1007                                                                                        (xor           ) [ 0000000]
y_is_NaN                                                                                          (and           ) [ 0000000]
or_ln407                                                                                          (or            ) [ 0000000]
select_ln407                                                                                      (select        ) [ 0000000]
xor_ln964                                                                                         (xor           ) [ 0000000]
and_ln467                                                                                         (and           ) [ 0000000]
exp_Z1_V                                                                                          (load          ) [ 0000000]
exp_Z1_hi_V                                                                                       (partselect    ) [ 0000000]
ret_V_11                                                                                          (add           ) [ 0000000]
zext_ln1123                                                                                       (zext          ) [ 0000000]
zext_ln1125_2                                                                                     (zext          ) [ 0000000]
r_V_19                                                                                            (mul           ) [ 0000000]
lhs_V_4                                                                                           (bitconcatenate) [ 0000000]
zext_ln1199_2                                                                                     (zext          ) [ 0000000]
zext_ln1199_3                                                                                     (zext          ) [ 0000000]
trunc_ln1199                                                                                      (trunc         ) [ 0000000]
trunc_ln1                                                                                         (bitconcatenate) [ 0000000]
zext_ln1199_4                                                                                     (zext          ) [ 0000000]
trunc_ln1199_2                                                                                    (trunc         ) [ 0000000]
trunc_ln1199_1                                                                                    (bitconcatenate) [ 0000000]
ret_V_6                                                                                           (add           ) [ 0000000]
add_ln1199_1                                                                                      (add           ) [ 0000000]
add_ln1199_2                                                                                      (add           ) [ 0000000]
tmp_33                                                                                            (bitselect     ) [ 0000000]
r_exp_V                                                                                           (add           ) [ 0000000]
r_exp_V_2                                                                                         (select        ) [ 0000000]
and_ln657                                                                                         (and           ) [ 0000000]
tmp_34                                                                                            (partselect    ) [ 0000000]
icmp_ln1019                                                                                       (icmp          ) [ 0000000]
or_ln657                                                                                          (or            ) [ 0000000]
tmp_35                                                                                            (bitselect     ) [ 0000000]
select_ln658                                                                                      (select        ) [ 0000000]
icmp_ln1023                                                                                       (icmp          ) [ 0000000]
tmp                                                                                               (partselect    ) [ 0000000]
tmp_s                                                                                             (partselect    ) [ 0000000]
tmp_39                                                                                            (select        ) [ 0000000]
trunc_ln177                                                                                       (trunc         ) [ 0000000]
out_exp_V                                                                                         (add           ) [ 0000000]
p_Result_19                                                                                       (bitconcatenate) [ 0000000]
bitcast_ln521                                                                                     (bitcast       ) [ 0000000]
xor_ln407                                                                                         (xor           ) [ 0000000]
xor_ln460                                                                                         (xor           ) [ 0000000]
or_ln460                                                                                          (or            ) [ 0000000]
xor_ln467                                                                                         (xor           ) [ 0000000]
and_ln467_1                                                                                       (and           ) [ 0000000]
and_ln467_2                                                                                       (and           ) [ 0000000]
and_ln657_1                                                                                       (and           ) [ 0000000]
select_ln657                                                                                      (select        ) [ 0000000]
select_ln407_1                                                                                    (select        ) [ 0000000]
and_ln460                                                                                         (and           ) [ 0000000]
and_ln460_1                                                                                       (and           ) [ 0000000]
and_ln467_3                                                                                       (and           ) [ 0000000]
xor_ln657                                                                                         (xor           ) [ 0000000]
and_ln1023                                                                                        (and           ) [ 0000000]
and_ln1023_1                                                                                      (and           ) [ 0000000]
or_ln1023                                                                                         (or            ) [ 0000000]
select_ln1023_1                                                                                   (select        ) [ 0000000]
or_ln1023_1                                                                                       (or            ) [ 0000000]
select_ln1023                                                                                     (select        ) [ 0000000]
ret_ln690                                                                                         (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i130.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i122.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="exp_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="26" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="0"/>
<pin id="224" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="26" slack="0"/>
<pin id="227" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/4 f_Z3/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="26" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="42" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="58" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="data_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Result_16_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_37_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="0" index="3" bw="7" slack="0"/>
<pin id="280" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_38_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln510_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="m_exp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="11" slack="0"/>
<pin id="296" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="y_is_0_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="11" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln1003_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln1003_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="52" slack="0"/>
<pin id="313" dir="0" index="1" bw="52" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003_1/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Result_17_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="54" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="52" slack="0"/>
<pin id="321" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="e_frac_V_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="54" slack="0"/>
<pin id="328" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V_1/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="e_frac_V_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="54" slack="0"/>
<pin id="334" dir="0" index="2" bw="54" slack="0"/>
<pin id="335" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_V_2/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln666_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="54" slack="0"/>
<pin id="341" dir="1" index="1" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln666/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="m_frac_l_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="54" slack="0"/>
<pin id="345" dir="0" index="1" bw="69" slack="0"/>
<pin id="346" dir="1" index="2" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l_V/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln568_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="122" slack="0"/>
<pin id="351" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln568_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="122" slack="0"/>
<pin id="355" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568_1/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="isNeg_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="12" slack="0"/>
<pin id="360" dir="0" index="2" bw="5" slack="0"/>
<pin id="361" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln1364_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln1364_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="ush_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="0" index="2" bw="12" slack="0"/>
<pin id="379" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln1340_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln1340_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln1340cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln1340cast/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="r_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="122" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln1339_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="122" slack="0"/>
<pin id="403" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1339/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="r_V_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="122" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln1339_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="131" slack="0"/>
<pin id="413" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1339_1/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="m_fix_l_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="130" slack="0"/>
<pin id="418" dir="0" index="2" bw="130" slack="0"/>
<pin id="419" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln1306_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="0"/>
<pin id="425" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1306/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="r_V_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="130" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="r_V_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="130" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="r_V_17_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="130" slack="0"/>
<pin id="442" dir="0" index="2" bw="130" slack="0"/>
<pin id="443" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_28_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="12" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln1306_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1306/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln1306_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="0"/>
<pin id="461" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1306_1/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="r_V_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="122" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln1339_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="131" slack="0"/>
<pin id="471" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1339_2/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="isNeg_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="11" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="ush_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="12" slack="0"/>
<pin id="484" dir="0" index="2" bw="12" slack="0"/>
<pin id="485" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln1306_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1306_1/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln1306_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="0"/>
<pin id="495" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1306_2/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="r_V_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="122" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln1305_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="131" slack="0"/>
<pin id="505" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1305/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln1306_1cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="12" slack="0"/>
<pin id="509" dir="1" index="1" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln1306_1cast/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="r_V_7_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="122" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln1305_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="122" slack="0"/>
<pin id="519" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1305/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="r_V_8_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="130" slack="0"/>
<pin id="524" dir="0" index="2" bw="130" slack="0"/>
<pin id="525" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln578_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="130" slack="0"/>
<pin id="532" dir="0" index="2" bw="130" slack="0"/>
<pin id="533" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln578/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="m_fix_hi_V_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="130" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="0" index="3" bw="9" slack="0"/>
<pin id="542" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_Result_18_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="130" slack="0"/>
<pin id="550" dir="0" index="2" bw="9" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sext_ln1123_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1123/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="59" slack="0"/>
<pin id="561" dir="0" index="1" bw="130" slack="0"/>
<pin id="562" dir="0" index="2" bw="7" slack="0"/>
<pin id="563" dir="0" index="3" bw="8" slack="0"/>
<pin id="564" dir="1" index="4" bw="59" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln657_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="0"/>
<pin id="571" dir="0" index="1" bw="12" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln657/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln1506_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="130" slack="0"/>
<pin id="577" dir="0" index="1" bw="130" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1506/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="rhs_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="19" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="2"/>
<pin id="584" dir="0" index="2" bw="18" slack="0"/>
<pin id="585" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln1199_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="19" slack="0"/>
<pin id="590" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1199/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="ret_V_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="13" slack="0"/>
<pin id="594" dir="0" index="1" bw="31" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_Result_s_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="31" slack="0"/>
<pin id="604" dir="0" index="2" bw="6" slack="0"/>
<pin id="605" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln856_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="31" slack="0"/>
<pin id="610" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln856/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln856_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="18" slack="0"/>
<pin id="613" dir="0" index="1" bw="18" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln856/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="ret_V_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="13" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln855_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="13" slack="0"/>
<pin id="626" dir="0" index="2" bw="13" slack="0"/>
<pin id="627" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln855/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="ret_V_8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="13" slack="0"/>
<pin id="634" dir="0" index="2" bw="13" slack="0"/>
<pin id="635" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_8/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln1122_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="13" slack="0"/>
<pin id="641" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1122/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="r_V_12_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="13" slack="0"/>
<pin id="645" dir="0" index="1" bw="71" slack="0"/>
<pin id="646" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="trunc_ln666_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="59" slack="0"/>
<pin id="651" dir="0" index="1" bw="71" slack="0"/>
<pin id="652" dir="0" index="2" bw="5" slack="0"/>
<pin id="653" dir="0" index="3" bw="8" slack="0"/>
<pin id="654" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_1/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="m_diff_V_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="59" slack="3"/>
<pin id="661" dir="0" index="1" bw="59" slack="0"/>
<pin id="662" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="m_diff_hi_V_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="59" slack="0"/>
<pin id="667" dir="0" index="2" bw="7" slack="0"/>
<pin id="668" dir="0" index="3" bw="7" slack="0"/>
<pin id="669" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="Z2_V_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="59" slack="0"/>
<pin id="677" dir="0" index="2" bw="7" slack="0"/>
<pin id="678" dir="0" index="3" bw="7" slack="0"/>
<pin id="679" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="Z3_V_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="59" slack="0"/>
<pin id="687" dir="0" index="2" bw="7" slack="0"/>
<pin id="688" dir="0" index="3" bw="7" slack="0"/>
<pin id="689" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="Z4_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="59" slack="0"/>
<pin id="696" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="Z4_ind_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="59" slack="0"/>
<pin id="701" dir="0" index="2" bw="6" slack="0"/>
<pin id="702" dir="0" index="3" bw="7" slack="0"/>
<pin id="703" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln527_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln527_1/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln527_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln527_2/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln527_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln527_3/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln527_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="1"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln527/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="r_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="0"/>
<pin id="729" dir="0" index="1" bw="26" slack="0"/>
<pin id="730" dir="0" index="2" bw="6" slack="0"/>
<pin id="731" dir="0" index="3" bw="6" slack="0"/>
<pin id="732" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln666_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="35" slack="1"/>
<pin id="739" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln666_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="0"/>
<pin id="742" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_1/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="ret_V_9_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="35" slack="0"/>
<pin id="746" dir="0" index="1" bw="10" slack="0"/>
<pin id="747" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="ret_V_10_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="43" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="1"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="0" index="3" bw="26" slack="0"/>
<pin id="755" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_10/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln1199_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="43" slack="0"/>
<pin id="761" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln1122_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="43" slack="0"/>
<pin id="765" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln1125_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="36" slack="0"/>
<pin id="769" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="r_V_14_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="43" slack="0"/>
<pin id="773" dir="0" index="1" bw="36" slack="0"/>
<pin id="774" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln666_4_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="20" slack="0"/>
<pin id="779" dir="0" index="1" bw="79" slack="0"/>
<pin id="780" dir="0" index="2" bw="7" slack="0"/>
<pin id="781" dir="0" index="3" bw="8" slack="0"/>
<pin id="782" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_4/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln666_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="20" slack="0"/>
<pin id="789" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_2/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln666_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="36" slack="0"/>
<pin id="793" dir="0" index="1" bw="20" slack="0"/>
<pin id="794" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln666_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="36" slack="0"/>
<pin id="799" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_3/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="exp_Z2P_m_1_V_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="36" slack="0"/>
<pin id="803" dir="0" index="1" bw="43" slack="0"/>
<pin id="804" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_20_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="40" slack="0"/>
<pin id="809" dir="0" index="1" bw="42" slack="0"/>
<pin id="810" dir="0" index="2" bw="3" slack="0"/>
<pin id="811" dir="0" index="3" bw="7" slack="0"/>
<pin id="812" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="exp_Z2_m_1_V_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="49" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="1"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="0" index="3" bw="40" slack="0"/>
<pin id="822" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln1122_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="49" slack="0"/>
<pin id="828" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122_1/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln1125_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="44" slack="0"/>
<pin id="832" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_1/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="r_V_15_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="49" slack="0"/>
<pin id="836" dir="0" index="1" bw="44" slack="0"/>
<pin id="837" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="lhs_V_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="51" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="1"/>
<pin id="843" dir="0" index="2" bw="1" slack="0"/>
<pin id="844" dir="0" index="3" bw="40" slack="0"/>
<pin id="845" dir="0" index="4" bw="1" slack="0"/>
<pin id="846" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln1199_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="51" slack="0"/>
<pin id="853" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_1/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="trunc_ln666_5_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="36" slack="0"/>
<pin id="857" dir="0" index="1" bw="93" slack="0"/>
<pin id="858" dir="0" index="2" bw="7" slack="0"/>
<pin id="859" dir="0" index="3" bw="8" slack="0"/>
<pin id="860" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_5/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln666_4_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="36" slack="0"/>
<pin id="867" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_4/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln666_2_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="44" slack="0"/>
<pin id="871" dir="0" index="1" bw="36" slack="0"/>
<pin id="872" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_2/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln666_5_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="44" slack="0"/>
<pin id="877" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_5/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="exp_Z1P_m_1_l_V_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="44" slack="0"/>
<pin id="881" dir="0" index="1" bw="51" slack="0"/>
<pin id="882" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="exp_Z1P_m_1_V_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="50" slack="0"/>
<pin id="887" dir="0" index="1" bw="52" slack="0"/>
<pin id="888" dir="0" index="2" bw="3" slack="0"/>
<pin id="889" dir="0" index="3" bw="7" slack="0"/>
<pin id="890" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="y_is_inf_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="5"/>
<pin id="897" dir="0" index="1" bw="1" slack="5"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="xor_ln1007_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="5"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1007/6 "/>
</bind>
</comp>

<comp id="904" class="1004" name="y_is_NaN_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="5"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="or_ln407_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="5"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/6 "/>
</bind>
</comp>

<comp id="914" class="1004" name="select_ln407_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="5"/>
<pin id="916" dir="0" index="1" bw="64" slack="0"/>
<pin id="917" dir="0" index="2" bw="64" slack="0"/>
<pin id="918" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="xor_ln964_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="5"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln964/6 "/>
</bind>
</comp>

<comp id="926" class="1004" name="and_ln467_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="5"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="exp_Z1_hi_V_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="50" slack="0"/>
<pin id="933" dir="0" index="1" bw="58" slack="0"/>
<pin id="934" dir="0" index="2" bw="5" slack="0"/>
<pin id="935" dir="0" index="3" bw="7" slack="0"/>
<pin id="936" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="ret_V_11_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="58" slack="0"/>
<pin id="943" dir="0" index="1" bw="6" slack="0"/>
<pin id="944" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln1123_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="50" slack="0"/>
<pin id="949" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="zext_ln1125_2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="50" slack="1"/>
<pin id="953" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_2/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="r_V_19_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="50" slack="0"/>
<pin id="956" dir="0" index="1" bw="50" slack="0"/>
<pin id="957" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="lhs_V_4_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="107" slack="0"/>
<pin id="962" dir="0" index="1" bw="58" slack="0"/>
<pin id="963" dir="0" index="2" bw="1" slack="0"/>
<pin id="964" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/6 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln1199_2_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="100" slack="0"/>
<pin id="970" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_2/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln1199_3_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="100" slack="0"/>
<pin id="974" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_3/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln1199_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="58" slack="0"/>
<pin id="978" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1199/6 "/>
</bind>
</comp>

<comp id="980" class="1004" name="trunc_ln1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="106" slack="0"/>
<pin id="982" dir="0" index="1" bw="57" slack="0"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="988" class="1004" name="zext_ln1199_4_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="100" slack="0"/>
<pin id="990" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_4/6 "/>
</bind>
</comp>

<comp id="992" class="1004" name="trunc_ln1199_2_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="58" slack="0"/>
<pin id="994" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1199_2/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="trunc_ln1199_1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="105" slack="0"/>
<pin id="998" dir="0" index="1" bw="56" slack="0"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1199_1/6 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="ret_V_6_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="107" slack="0"/>
<pin id="1006" dir="0" index="1" bw="100" slack="0"/>
<pin id="1007" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="add_ln1199_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="105" slack="0"/>
<pin id="1012" dir="0" index="1" bw="100" slack="0"/>
<pin id="1013" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199_1/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="add_ln1199_2_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="106" slack="0"/>
<pin id="1018" dir="0" index="1" bw="100" slack="0"/>
<pin id="1019" dir="1" index="2" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199_2/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_33_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="107" slack="0"/>
<pin id="1025" dir="0" index="2" bw="8" slack="0"/>
<pin id="1026" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="r_exp_V_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="13" slack="2"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="r_exp_V_2_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="13" slack="2"/>
<pin id="1038" dir="0" index="2" bw="13" slack="0"/>
<pin id="1039" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="and_ln657_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="5"/>
<pin id="1044" dir="0" index="1" bw="1" slack="5"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/6 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_34_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="0"/>
<pin id="1048" dir="0" index="1" bw="13" slack="0"/>
<pin id="1049" dir="0" index="2" bw="5" slack="0"/>
<pin id="1050" dir="0" index="3" bw="5" slack="0"/>
<pin id="1051" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="icmp_ln1019_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="3" slack="0"/>
<pin id="1058" dir="0" index="1" bw="3" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/6 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="or_ln657_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/6 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_35_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="122" slack="5"/>
<pin id="1071" dir="0" index="2" bw="8" slack="0"/>
<pin id="1072" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="select_ln658_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="64" slack="0"/>
<pin id="1078" dir="0" index="2" bw="64" slack="0"/>
<pin id="1079" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="icmp_ln1023_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="13" slack="0"/>
<pin id="1085" dir="0" index="1" bw="13" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1023/6 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="tmp_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="52" slack="0"/>
<pin id="1091" dir="0" index="1" bw="106" slack="0"/>
<pin id="1092" dir="0" index="2" bw="7" slack="0"/>
<pin id="1093" dir="0" index="3" bw="8" slack="0"/>
<pin id="1094" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_s_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="52" slack="0"/>
<pin id="1101" dir="0" index="1" bw="105" slack="0"/>
<pin id="1102" dir="0" index="2" bw="7" slack="0"/>
<pin id="1103" dir="0" index="3" bw="8" slack="0"/>
<pin id="1104" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_39_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="52" slack="0"/>
<pin id="1112" dir="0" index="2" bw="52" slack="0"/>
<pin id="1113" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="trunc_ln177_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="13" slack="0"/>
<pin id="1119" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/6 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="out_exp_V_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="11" slack="0"/>
<pin id="1123" dir="0" index="1" bw="11" slack="0"/>
<pin id="1124" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="p_Result_19_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="64" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="0" index="2" bw="11" slack="0"/>
<pin id="1131" dir="0" index="3" bw="52" slack="0"/>
<pin id="1132" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="bitcast_ln521_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="0"/>
<pin id="1139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="xor_ln407_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/6 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="xor_ln460_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln460/6 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="or_ln460_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="5"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460/6 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="xor_ln467_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln467/6 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="and_ln467_1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_1/6 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="and_ln467_2_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_2/6 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="and_ln657_1_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="0"/>
<pin id="1178" dir="0" index="1" bw="1" slack="0"/>
<pin id="1179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657_1/6 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="select_ln657_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="0"/>
<pin id="1184" dir="0" index="1" bw="64" slack="0"/>
<pin id="1185" dir="0" index="2" bw="64" slack="0"/>
<pin id="1186" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/6 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="select_ln407_1_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="0"/>
<pin id="1192" dir="0" index="1" bw="64" slack="0"/>
<pin id="1193" dir="0" index="2" bw="64" slack="0"/>
<pin id="1194" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/6 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="and_ln460_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460/6 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="and_ln460_1_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="0"/>
<pin id="1206" dir="0" index="1" bw="1" slack="0"/>
<pin id="1207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_1/6 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="and_ln467_3_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="0"/>
<pin id="1212" dir="0" index="1" bw="1" slack="0"/>
<pin id="1213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_3/6 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="xor_ln657_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="0"/>
<pin id="1218" dir="0" index="1" bw="1" slack="0"/>
<pin id="1219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/6 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="and_ln1023_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="0"/>
<pin id="1224" dir="0" index="1" bw="1" slack="0"/>
<pin id="1225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1023/6 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="and_ln1023_1_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="0"/>
<pin id="1230" dir="0" index="1" bw="1" slack="0"/>
<pin id="1231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1023_1/6 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="or_ln1023_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="0"/>
<pin id="1236" dir="0" index="1" bw="1" slack="0"/>
<pin id="1237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1023/6 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="select_ln1023_1_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="0" index="1" bw="64" slack="0"/>
<pin id="1243" dir="0" index="2" bw="64" slack="0"/>
<pin id="1244" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1023_1/6 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="or_ln1023_1_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="1" slack="0"/>
<pin id="1251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1023_1/6 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="select_ln1023_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="0"/>
<pin id="1256" dir="0" index="1" bw="64" slack="0"/>
<pin id="1257" dir="0" index="2" bw="64" slack="0"/>
<pin id="1258" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1023/6 "/>
</bind>
</comp>

<comp id="1262" class="1007" name="grp_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="16" slack="0"/>
<pin id="1264" dir="0" index="1" bw="15" slack="0"/>
<pin id="1265" dir="0" index="2" bw="19" slack="0"/>
<pin id="1266" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_18/1 ret_V_7/3 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="p_Result_16_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="5"/>
<pin id="1275" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="y_is_0_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="5"/>
<pin id="1282" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="y_is_0 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="icmp_ln1003_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="5"/>
<pin id="1288" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1003 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="icmp_ln1003_1_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="5"/>
<pin id="1294" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1003_1 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="m_frac_l_V_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="122" slack="5"/>
<pin id="1300" dir="1" index="1" bw="122" slack="5"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="1303" class="1005" name="p_Result_18_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="2"/>
<pin id="1305" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="sext_ln1123_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="31" slack="1"/>
<pin id="1310" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1123 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="trunc_ln_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="59" slack="3"/>
<pin id="1315" dir="1" index="1" bw="59" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1318" class="1005" name="icmp_ln657_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="5"/>
<pin id="1320" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln657 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="icmp_ln1506_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="5"/>
<pin id="1325" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1506 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="sext_ln1199_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="31" slack="1"/>
<pin id="1330" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1199 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="ret_V_8_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="13" slack="2"/>
<pin id="1335" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="m_diff_hi_V_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="8" slack="1"/>
<pin id="1341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1344" class="1005" name="Z2_V_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="8" slack="1"/>
<pin id="1346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1350" class="1005" name="Z3_V_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="8" slack="1"/>
<pin id="1352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1355" class="1005" name="Z4_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="35" slack="1"/>
<pin id="1357" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="8" slack="1"/>
<pin id="1362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1365" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="1"/>
<pin id="1367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="8" slack="1"/>
<pin id="1372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1375" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="8" slack="1"/>
<pin id="1377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1380" class="1005" name="exp_Z1P_m_1_V_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="50" slack="1"/>
<pin id="1382" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="210"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="106" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="228"><net_src comp="212" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="106" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="106" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="206" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="263" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="263" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="275" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="275" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="275" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="285" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="285" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="317" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="267" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="317" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="343" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="293" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="275" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="357" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="293" pin="2"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="383" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="343" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="349" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="387" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="357" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="401" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="383" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="415" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="415" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="423" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="357" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="427" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="433" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="293" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="293" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="349" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="42" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="365" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="44" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="293" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="371" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="349" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="489" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="343" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="473" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="503" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="517" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="534"><net_src comp="447" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="521" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="469" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="543"><net_src comp="46" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="529" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="50" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="552"><net_src comp="52" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="529" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="537" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="56" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="529" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="60" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="573"><net_src comp="293" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="62" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="439" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="353" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="64" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="66" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="581" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="68" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="600"><net_src comp="72" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="606"><net_src comp="74" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="72" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="76" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="592" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="611" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="592" pin="4"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="617" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="601" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="623" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="592" pin="4"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="80" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="82" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="643" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="84" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="86" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="663"><net_src comp="649" pin="4"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="88" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="659" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="90" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="92" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="680"><net_src comp="88" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="659" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="94" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="96" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="690"><net_src comp="88" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="659" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="98" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="100" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="697"><net_src comp="659" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="704"><net_src comp="88" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="659" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="102" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="104" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="711"><net_src comp="698" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="716"><net_src comp="684" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="721"><net_src comp="674" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="733"><net_src comp="108" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="219" pin="7"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="110" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="112" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="743"><net_src comp="727" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="737" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="740" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="756"><net_src comp="114" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="116" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="758"><net_src comp="219" pin="3"/><net_sink comp="750" pin=3"/></net>

<net id="762"><net_src comp="750" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="750" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="744" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="763" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="767" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="783"><net_src comp="118" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="58" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="120" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="790"><net_src comp="777" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="744" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="759" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="813"><net_src comp="122" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="244" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="124" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="126" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="823"><net_src comp="128" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="130" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="825"><net_src comp="807" pin="4"/><net_sink comp="817" pin=3"/></net>

<net id="829"><net_src comp="817" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="801" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="826" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="830" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="847"><net_src comp="132" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="130" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="807" pin="4"/><net_sink comp="840" pin=3"/></net>

<net id="850"><net_src comp="134" pin="0"/><net_sink comp="840" pin=4"/></net>

<net id="854"><net_src comp="840" pin="5"/><net_sink comp="851" pin=0"/></net>

<net id="861"><net_src comp="136" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="834" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="863"><net_src comp="138" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="864"><net_src comp="140" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="868"><net_src comp="855" pin="4"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="801" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="865" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="851" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="891"><net_src comp="142" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="879" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="124" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="90" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="903"><net_src comp="152" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="899" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="904" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="154" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="920"><net_src comp="156" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="925"><net_src comp="152" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="895" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="937"><net_src comp="158" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="257" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="160" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="138" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="945"><net_src comp="257" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="162" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="931" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="958"><net_src comp="951" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="947" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="965"><net_src comp="164" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="941" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="166" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="971"><net_src comp="954" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="954" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="941" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="168" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="976" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="166" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="954" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="941" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="1001"><net_src comp="170" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="992" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="166" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1008"><net_src comp="960" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="968" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="996" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="988" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="980" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="972" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1027"><net_src comp="172" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="1004" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="174" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1034"><net_src comp="176" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="1022" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1030" pin="2"/><net_sink comp="1035" pin=2"/></net>

<net id="1052"><net_src comp="178" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1035" pin="3"/><net_sink comp="1046" pin=1"/></net>

<net id="1054"><net_src comp="44" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1055"><net_src comp="84" pin="0"/><net_sink comp="1046" pin=3"/></net>

<net id="1060"><net_src comp="1046" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="180" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="1042" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1073"><net_src comp="182" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="184" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1080"><net_src comp="1068" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="186" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="188" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1087"><net_src comp="1035" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="190" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1095"><net_src comp="192" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="1016" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1097"><net_src comp="194" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1098"><net_src comp="196" pin="0"/><net_sink comp="1089" pin=3"/></net>

<net id="1105"><net_src comp="198" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1106"><net_src comp="1010" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1107"><net_src comp="200" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1108"><net_src comp="202" pin="0"/><net_sink comp="1099" pin=3"/></net>

<net id="1114"><net_src comp="1022" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1115"><net_src comp="1089" pin="4"/><net_sink comp="1109" pin=1"/></net>

<net id="1116"><net_src comp="1099" pin="4"/><net_sink comp="1109" pin=2"/></net>

<net id="1120"><net_src comp="1035" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="40" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1133"><net_src comp="204" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="130" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1135"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=2"/></net>

<net id="1136"><net_src comp="1109" pin="3"/><net_sink comp="1127" pin=3"/></net>

<net id="1140"><net_src comp="1127" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1145"><net_src comp="909" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="152" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="895" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="152" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="1147" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1162"><net_src comp="926" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="152" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1168"><net_src comp="1141" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1174"><net_src comp="1164" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1153" pin="2"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1062" pin="2"/><net_sink comp="1176" pin=1"/></net>

<net id="1187"><net_src comp="1176" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1188"><net_src comp="1075" pin="3"/><net_sink comp="1182" pin=1"/></net>

<net id="1189"><net_src comp="1137" pin="1"/><net_sink comp="1182" pin=2"/></net>

<net id="1195"><net_src comp="909" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1196"><net_src comp="914" pin="3"/><net_sink comp="1190" pin=1"/></net>

<net id="1197"><net_src comp="1182" pin="3"/><net_sink comp="1190" pin=2"/></net>

<net id="1202"><net_src comp="921" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1141" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1208"><net_src comp="1198" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="895" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="926" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="1141" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1220"><net_src comp="1062" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="152" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1226"><net_src comp="1083" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1227"><net_src comp="1216" pin="2"/><net_sink comp="1222" pin=1"/></net>

<net id="1232"><net_src comp="1222" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1233"><net_src comp="1170" pin="2"/><net_sink comp="1228" pin=1"/></net>

<net id="1238"><net_src comp="1228" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="1210" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1245"><net_src comp="1234" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1246"><net_src comp="186" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1247"><net_src comp="188" pin="0"/><net_sink comp="1240" pin=2"/></net>

<net id="1252"><net_src comp="1234" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="1204" pin="2"/><net_sink comp="1248" pin=1"/></net>

<net id="1259"><net_src comp="1248" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="1240" pin="3"/><net_sink comp="1254" pin=1"/></net>

<net id="1261"><net_src comp="1190" pin="3"/><net_sink comp="1254" pin=2"/></net>

<net id="1267"><net_src comp="555" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="54" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1269"><net_src comp="588" pin="1"/><net_sink comp="1262" pin=2"/></net>

<net id="1270"><net_src comp="1262" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="1271"><net_src comp="1262" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="1272"><net_src comp="1262" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="1276"><net_src comp="267" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1279"><net_src comp="1273" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1283"><net_src comp="299" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1289"><net_src comp="305" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1295"><net_src comp="311" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1301"><net_src comp="343" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1306"><net_src comp="547" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1311"><net_src comp="555" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1316"><net_src comp="559" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1321"><net_src comp="569" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1326"><net_src comp="575" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1331"><net_src comp="588" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1336"><net_src comp="631" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1342"><net_src comp="664" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1347"><net_src comp="674" pin="4"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1353"><net_src comp="684" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1358"><net_src comp="694" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1363"><net_src comp="212" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1368"><net_src comp="229" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1373"><net_src comp="237" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1378"><net_src comp="250" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1383"><net_src comp="885" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="951" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exp | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: pow_generic<double> : exp | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {5 6 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {4 5 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {4 5 }
  - Chain level:
	State 1
		p_Result_16 : 1
		tmp_37 : 1
		tmp_38 : 1
		zext_ln510 : 2
		m_exp : 3
		y_is_0 : 2
		icmp_ln1003 : 2
		icmp_ln1003_1 : 2
		p_Result_17 : 2
		e_frac_V_1 : 3
		e_frac_V_2 : 4
		sext_ln666 : 5
		m_frac_l_V : 6
		sext_ln568 : 7
		sext_ln568_1 : 7
		isNeg : 4
		sub_ln1364 : 2
		sext_ln1364 : 3
		ush : 5
		sext_ln1340 : 6
		zext_ln1340 : 7
		sext_ln1340cast : 7
		r_V : 8
		sext_ln1339 : 9
		r_V_1 : 8
		trunc_ln1339_1 : 9
		m_fix_l : 10
		zext_ln1306 : 7
		r_V_2 : 11
		r_V_3 : 11
		r_V_17 : 12
		tmp_28 : 4
		sext_ln1306 : 4
		zext_ln1306_1 : 5
		r_V_5 : 8
		trunc_ln1339_2 : 9
		isNeg_1 : 3
		ush_2 : 4
		sext_ln1306_1 : 5
		zext_ln1306_2 : 6
		r_V_6 : 8
		trunc_ln1305 : 9
		sext_ln1306_1cast : 6
		r_V_7 : 7
		sext_ln1305 : 8
		r_V_8 : 10
		select_ln578 : 11
		m_fix_hi_V : 12
		p_Result_18 : 12
		sext_ln1123 : 13
		r_V_18 : 14
		trunc_ln : 12
		icmp_ln657 : 4
		icmp_ln1506 : 13
	State 2
	State 3
		sext_ln1199 : 1
		ret_V_7 : 2
	State 4
		ret_V_cast : 1
		p_Result_s : 1
		trunc_ln856 : 1
		icmp_ln856 : 2
		ret_V : 2
		select_ln855 : 3
		ret_V_8 : 4
		sext_ln1122 : 5
		r_V_12 : 6
		trunc_ln666_1 : 7
		m_diff_V : 8
		m_diff_hi_V : 9
		Z2_V : 9
		Z3_V : 9
		Z4 : 9
		Z4_ind : 9
		zext_ln527_1 : 10
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 11
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 12
		zext_ln527_2 : 10
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 11
		f_Z3 : 12
		zext_ln527_3 : 10
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 11
		f_Z2_V : 12
	State 5
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		r : 1
		zext_ln666_1 : 2
		ret_V_9 : 3
		ret_V_10 : 1
		zext_ln1199 : 2
		zext_ln1122 : 2
		zext_ln1125 : 4
		r_V_14 : 5
		trunc_ln666_4 : 6
		zext_ln666_2 : 7
		add_ln666 : 8
		zext_ln666_3 : 9
		exp_Z2P_m_1_V : 10
		tmp_20 : 1
		exp_Z2_m_1_V : 2
		zext_ln1122_1 : 3
		zext_ln1125_1 : 11
		r_V_15 : 12
		lhs_V_1 : 2
		zext_ln1199_1 : 3
		trunc_ln666_5 : 13
		zext_ln666_4 : 14
		add_ln666_2 : 15
		zext_ln666_5 : 16
		exp_Z1P_m_1_l_V : 17
		exp_Z1P_m_1_V : 18
	State 6
		exp_Z1_hi_V : 1
		ret_V_11 : 1
		zext_ln1123 : 2
		r_V_19 : 3
		lhs_V_4 : 2
		zext_ln1199_2 : 4
		zext_ln1199_3 : 4
		trunc_ln1199 : 2
		trunc_ln1 : 3
		zext_ln1199_4 : 4
		trunc_ln1199_2 : 2
		trunc_ln1199_1 : 3
		ret_V_6 : 5
		add_ln1199_1 : 5
		add_ln1199_2 : 5
		tmp_33 : 6
		r_exp_V_2 : 7
		tmp_34 : 8
		icmp_ln1019 : 9
		or_ln657 : 10
		select_ln658 : 1
		icmp_ln1023 : 8
		tmp : 6
		tmp_s : 6
		tmp_39 : 7
		trunc_ln177 : 8
		out_exp_V : 9
		p_Result_19 : 10
		bitcast_ln521 : 11
		and_ln657_1 : 10
		select_ln657 : 12
		select_ln407_1 : 13
		xor_ln657 : 10
		and_ln1023 : 10
		and_ln1023_1 : 10
		or_ln1023 : 10
		select_ln1023_1 : 10
		or_ln1023_1 : 10
		select_ln1023 : 10
		ret_ln690 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |       r_V_1_fu_405       |    0    |    0    |   402   |
|    shl   |       r_V_2_fu_427       |    0    |    0    |   431   |
|          |       r_V_5_fu_463       |    0    |    0    |   402   |
|          |       r_V_6_fu_497       |    0    |    0    |   402   |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_395        |    0    |    0    |   402   |
|   ashr   |       r_V_3_fu_433       |    0    |    0    |   431   |
|          |       r_V_7_fu_511       |    0    |    0    |   402   |
|----------|--------------------------|---------|---------|---------|
|          |     e_frac_V_2_fu_331    |    0    |    0    |    52   |
|          |        ush_fu_375        |    0    |    0    |    11   |
|          |      m_fix_l_fu_415      |    0    |    0    |   108   |
|          |       r_V_17_fu_439      |    0    |    0    |   108   |
|          |       ush_2_fu_481       |    0    |    0    |    11   |
|          |       r_V_8_fu_521       |    0    |    0    |   108   |
|          |    select_ln578_fu_529   |    0    |    0    |   108   |
|          |    select_ln855_fu_623   |    0    |    0    |    12   |
|  select  |      ret_V_8_fu_631      |    0    |    0    |    12   |
|          |    select_ln407_fu_914   |    0    |    0    |    64   |
|          |     r_exp_V_2_fu_1035    |    0    |    0    |    12   |
|          |   select_ln658_fu_1075   |    0    |    0    |    64   |
|          |      tmp_39_fu_1109      |    0    |    0    |    50   |
|          |   select_ln657_fu_1182   |    0    |    0    |    64   |
|          |  select_ln407_1_fu_1190  |    0    |    0    |    64   |
|          |  select_ln1023_1_fu_1240 |    0    |    0    |    64   |
|          |   select_ln1023_fu_1254  |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|          |       m_exp_fu_293       |    0    |    0    |    18   |
|          |       ret_V_fu_617       |    0    |    0    |    20   |
|          |      ret_V_9_fu_744      |    0    |    0    |    42   |
|          |     add_ln666_fu_791     |    0    |    0    |    43   |
|          |   exp_Z2P_m_1_V_fu_801   |    0    |    0    |    50   |
|          |    add_ln666_2_fu_869    |    0    |    0    |    51   |
|    add   |  exp_Z1P_m_1_l_V_fu_879  |    0    |    0    |    58   |
|          |      ret_V_11_fu_941     |    0    |    0    |    65   |
|          |      ret_V_6_fu_1004     |    0    |    0    |   114   |
|          |   add_ln1199_1_fu_1010   |    0    |    0    |   112   |
|          |   add_ln1199_2_fu_1016   |    0    |    0    |   113   |
|          |      r_exp_V_fu_1030     |    0    |    0    |    20   |
|          |     out_exp_V_fu_1121    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |     m_frac_l_V_fu_343    |    11   |    0    |    59   |
|          |       r_V_12_fu_643      |    4    |    0    |    65   |
|    mul   |       r_V_14_fu_771      |    4    |    0    |    19   |
|          |       r_V_15_fu_834      |    5    |    0    |    20   |
|          |       r_V_19_fu_954      |    8    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|          |     e_frac_V_1_fu_325    |    0    |    0    |    61   |
|    sub   |     sub_ln1364_fu_365    |    0    |    0    |    18   |
|          |      m_diff_V_fu_659     |    0    |    0    |    66   |
|----------|--------------------------|---------|---------|---------|
|          |       y_is_0_fu_299      |    0    |    0    |    11   |
|          |    icmp_ln1003_fu_305    |    0    |    0    |    11   |
|          |   icmp_ln1003_1_fu_311   |    0    |    0    |    24   |
|   icmp   |     icmp_ln657_fu_569    |    0    |    0    |    12   |
|          |    icmp_ln1506_fu_575    |    0    |    0    |    50   |
|          |     icmp_ln856_fu_611    |    0    |    0    |    13   |
|          |    icmp_ln1019_fu_1056   |    0    |    0    |    8    |
|          |    icmp_ln1023_fu_1083   |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |      y_is_inf_fu_895     |    0    |    0    |    2    |
|          |      y_is_NaN_fu_904     |    0    |    0    |    2    |
|          |     and_ln467_fu_926     |    0    |    0    |    2    |
|          |     and_ln657_fu_1042    |    0    |    0    |    2    |
|          |    and_ln467_1_fu_1164   |    0    |    0    |    2    |
|    and   |    and_ln467_2_fu_1170   |    0    |    0    |    2    |
|          |    and_ln657_1_fu_1176   |    0    |    0    |    2    |
|          |     and_ln460_fu_1198    |    0    |    0    |    2    |
|          |    and_ln460_1_fu_1204   |    0    |    0    |    2    |
|          |    and_ln467_3_fu_1210   |    0    |    0    |    2    |
|          |    and_ln1023_fu_1222    |    0    |    0    |    2    |
|          |   and_ln1023_1_fu_1228   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln1007_fu_899    |    0    |    0    |    2    |
|          |     xor_ln964_fu_921     |    0    |    0    |    2    |
|    xor   |     xor_ln407_fu_1141    |    0    |    0    |    2    |
|          |     xor_ln460_fu_1147    |    0    |    0    |    2    |
|          |     xor_ln467_fu_1158    |    0    |    0    |    2    |
|          |     xor_ln657_fu_1216    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln407_fu_909     |    0    |    0    |    2    |
|          |     or_ln657_fu_1062     |    0    |    0    |    2    |
|    or    |     or_ln460_fu_1153     |    0    |    0    |    2    |
|          |     or_ln1023_fu_1234    |    0    |    0    |    2    |
|          |    or_ln1023_1_fu_1248   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_1262       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |   exp_read_read_fu_206   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_16_fu_267    |    0    |    0    |    0    |
|          |       isNeg_fu_357       |    0    |    0    |    0    |
|          |       tmp_28_fu_447      |    0    |    0    |    0    |
| bitselect|      isNeg_1_fu_473      |    0    |    0    |    0    |
|          |    p_Result_18_fu_547    |    0    |    0    |    0    |
|          |     p_Result_s_fu_601    |    0    |    0    |    0    |
|          |      tmp_33_fu_1022      |    0    |    0    |    0    |
|          |      tmp_35_fu_1068      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_37_fu_275      |    0    |    0    |    0    |
|          |     m_fix_hi_V_fu_537    |    0    |    0    |    0    |
|          |      trunc_ln_fu_559     |    0    |    0    |    0    |
|          |     ret_V_cast_fu_592    |    0    |    0    |    0    |
|          |   trunc_ln666_1_fu_649   |    0    |    0    |    0    |
|          |    m_diff_hi_V_fu_664    |    0    |    0    |    0    |
|          |        Z2_V_fu_674       |    0    |    0    |    0    |
|          |        Z3_V_fu_684       |    0    |    0    |    0    |
|partselect|       Z4_ind_fu_698      |    0    |    0    |    0    |
|          |         r_fu_727         |    0    |    0    |    0    |
|          |   trunc_ln666_4_fu_777   |    0    |    0    |    0    |
|          |       tmp_20_fu_807      |    0    |    0    |    0    |
|          |   trunc_ln666_5_fu_855   |    0    |    0    |    0    |
|          |   exp_Z1P_m_1_V_fu_885   |    0    |    0    |    0    |
|          |    exp_Z1_hi_V_fu_931    |    0    |    0    |    0    |
|          |      tmp_34_fu_1046      |    0    |    0    |    0    |
|          |        tmp_fu_1089       |    0    |    0    |    0    |
|          |       tmp_s_fu_1099      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_38_fu_285      |    0    |    0    |    0    |
|          |   trunc_ln1339_1_fu_411  |    0    |    0    |    0    |
|          |   trunc_ln1339_2_fu_469  |    0    |    0    |    0    |
|          |    trunc_ln1305_fu_503   |    0    |    0    |    0    |
|   trunc  |    trunc_ln856_fu_608    |    0    |    0    |    0    |
|          |         Z4_fu_694        |    0    |    0    |    0    |
|          |    trunc_ln1199_fu_976   |    0    |    0    |    0    |
|          |   trunc_ln1199_2_fu_992  |    0    |    0    |    0    |
|          |    trunc_ln177_fu_1117   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln510_fu_289    |    0    |    0    |    0    |
|          |    zext_ln1340_fu_387    |    0    |    0    |    0    |
|          |  sext_ln1340cast_fu_391  |    0    |    0    |    0    |
|          |    zext_ln1306_fu_423    |    0    |    0    |    0    |
|          |   zext_ln1306_1_fu_459   |    0    |    0    |    0    |
|          |   zext_ln1306_2_fu_493   |    0    |    0    |    0    |
|          | sext_ln1306_1cast_fu_507 |    0    |    0    |    0    |
|          |    zext_ln527_1_fu_708   |    0    |    0    |    0    |
|          |    zext_ln527_2_fu_713   |    0    |    0    |    0    |
|          |    zext_ln527_3_fu_718   |    0    |    0    |    0    |
|          |     zext_ln527_fu_723    |    0    |    0    |    0    |
|          |     zext_ln666_fu_737    |    0    |    0    |    0    |
|          |    zext_ln666_1_fu_740   |    0    |    0    |    0    |
|   zext   |    zext_ln1199_fu_759    |    0    |    0    |    0    |
|          |    zext_ln1122_fu_763    |    0    |    0    |    0    |
|          |    zext_ln1125_fu_767    |    0    |    0    |    0    |
|          |    zext_ln666_2_fu_787   |    0    |    0    |    0    |
|          |    zext_ln666_3_fu_797   |    0    |    0    |    0    |
|          |   zext_ln1122_1_fu_826   |    0    |    0    |    0    |
|          |   zext_ln1125_1_fu_830   |    0    |    0    |    0    |
|          |   zext_ln1199_1_fu_851   |    0    |    0    |    0    |
|          |    zext_ln666_4_fu_865   |    0    |    0    |    0    |
|          |    zext_ln666_5_fu_875   |    0    |    0    |    0    |
|          |    zext_ln1123_fu_947    |    0    |    0    |    0    |
|          |   zext_ln1125_2_fu_951   |    0    |    0    |    0    |
|          |   zext_ln1199_2_fu_968   |    0    |    0    |    0    |
|          |   zext_ln1199_3_fu_972   |    0    |    0    |    0    |
|          |   zext_ln1199_4_fu_988   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_17_fu_317    |    0    |    0    |    0    |
|          |        rhs_fu_581        |    0    |    0    |    0    |
|          |      ret_V_10_fu_750     |    0    |    0    |    0    |
|          |    exp_Z2_m_1_V_fu_817   |    0    |    0    |    0    |
|bitconcatenate|      lhs_V_1_fu_840      |    0    |    0    |    0    |
|          |      lhs_V_4_fu_960      |    0    |    0    |    0    |
|          |     trunc_ln1_fu_980     |    0    |    0    |    0    |
|          |   trunc_ln1199_1_fu_996  |    0    |    0    |    0    |
|          |    p_Result_19_fu_1127   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln666_fu_339    |    0    |    0    |    0    |
|          |     sext_ln568_fu_349    |    0    |    0    |    0    |
|          |    sext_ln568_1_fu_353   |    0    |    0    |    0    |
|          |    sext_ln1364_fu_371    |    0    |    0    |    0    |
|          |    sext_ln1340_fu_383    |    0    |    0    |    0    |
|   sext   |    sext_ln1339_fu_401    |    0    |    0    |    0    |
|          |    sext_ln1306_fu_455    |    0    |    0    |    0    |
|          |   sext_ln1306_1_fu_489   |    0    |    0    |    0    |
|          |    sext_ln1305_fu_517    |    0    |    0    |    0    |
|          |    sext_ln1123_fu_555    |    0    |    0    |    0    |
|          |    sext_ln1199_fu_588    |    0    |    0    |    0    |
|          |    sext_ln1122_fu_639    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    33   |    0    |   5088  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------------------------------------------+--------+
|                                                                                                          |   FF   |
+----------------------------------------------------------------------------------------------------------+--------+
|                                               Z2_V_reg_1344                                              |    8   |
|                                               Z3_V_reg_1350                                              |    8   |
|                                                Z4_reg_1355                                               |   35   |
|                                          exp_Z1P_m_1_V_reg_1380                                          |   50   |
|                                          icmp_ln1003_1_reg_1292                                          |    1   |
|                                           icmp_ln1003_reg_1286                                           |    1   |
|                                           icmp_ln1506_reg_1323                                           |    1   |
|                                            icmp_ln657_reg_1318                                           |    1   |
|                                           m_diff_hi_V_reg_1339                                           |    8   |
|                                            m_frac_l_V_reg_1298                                           |   122  |
|                                           p_Result_16_reg_1273                                           |    1   |
|                                           p_Result_18_reg_1303                                           |    1   |
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1375|    8   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1370 |    8   |
|pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1365|    8   |
| pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1360 |    8   |
|                                             ret_V_8_reg_1333                                             |   13   |
|                                           sext_ln1123_reg_1308                                           |   31   |
|                                           sext_ln1199_reg_1328                                           |   31   |
|                                             trunc_ln_reg_1313                                            |   59   |
|                                              y_is_0_reg_1280                                             |    1   |
+----------------------------------------------------------------------------------------------------------+--------+
|                                                   Total                                                  |   404  |
+----------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_219 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_219 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_257 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1262    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  2.184  ||    50   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |    0   |  5088  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   50   |
|  Register |    -   |    -   |   404  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    2   |   404  |  5138  |
+-----------+--------+--------+--------+--------+
