<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","scheme":"Muse","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta property="og:type" content="website">
<meta property="og:title" content="R Blog">
<meta property="og:url" content="http://example.com/page/28/index.html">
<meta property="og:site_name" content="R Blog">
<meta property="og:locale" content="zh_CN">
<meta property="article:author" content="chenrui">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="http://example.com/page/28/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : true,
    isPost : false,
    lang   : 'zh-CN'
  };
</script>

  <title>R Blog</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">R Blog</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content index posts-expand">
            
      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/03/17/%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%AE%9E%E9%AA%8C/%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="chenrui">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="R Blog">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/03/17/%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%AE%9E%E9%AA%8C/%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/" class="post-title-link" itemprop="url">单周期CPU设计</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-03-17 21:24:21" itemprop="dateCreated datePublished" datetime="2021-03-17T21:24:21+08:00">2021-03-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-04-08 10:32:01" itemprop="dateModified" datetime="2021-04-08T10:32:01+08:00">2021-04-08</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%AE%9E%E9%AA%8C/" itemprop="url" rel="index"><span itemprop="name">体系结构实验</span></a>
                </span>
            </span>

          
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Valine：</span>
    
    <a title="valine" href="/2021/03/17/%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%AE%9E%E9%AA%8C/%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/#valine-comments" itemprop="discussionUrl">
      <span class="post-comments-count valine-comment-count" data-xid="/2021/03/17/%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%AE%9E%E9%AA%8C/%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/" itemprop="commentCount"></span>
    </a>
  </span>
  
  

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h2 id="项目代码"><a href="#项目代码" class="headerlink" title="项目代码"></a>项目代码</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//单周期mips处理器</span></span><br><span class="line"><span class="keyword">module</span> mips(<span class="keyword">input</span> <span class="keyword">logic</span> clk,reset,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] pc,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] instr,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> memwrite,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] aluout,writedata,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] readdata);</span><br><span class="line">    <span class="keyword">logic</span>	memtoreg,alusrc,regdst,</span><br><span class="line">    		regwrite,jump,pcsrc,zero;</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">2</span>:<span class="number">0</span>] alucontrol;</span><br><span class="line">    </span><br><span class="line">    controller c(instr[<span class="number">31</span>:<span class="number">26</span>],instr[<span class="number">5</span>:<span class="number">0</span>],zero,</span><br><span class="line">                memtoreg,memwrite,pcsrc,</span><br><span class="line">                alusrc,regdst,regwrite,jump,</span><br><span class="line">                 alucontrol);</span><br><span class="line">    datapath dp(clk,reset,memtoreg,pcsrc,</span><br><span class="line">               alusrc,regdst,regwrite,jump,</span><br><span class="line">               alucontrol,</span><br><span class="line">               zero,pc,instr,</span><br><span class="line">                aluout,writedata,readdata);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//控制器</span></span><br><span class="line"><span class="keyword">module</span> controller(<span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">5</span>:<span class="number">0</span>] op,funct,</span><br><span class="line">                  <span class="keyword">input</span> <span class="keyword">logic</span> zero,</span><br><span class="line">                  <span class="keyword">output</span> <span class="keyword">logic</span> memtoreg,memtowrite,</span><br><span class="line">                  <span class="keyword">output</span> <span class="keyword">logic</span> pcsrc,alusrc,</span><br><span class="line">                  <span class="keyword">output</span> <span class="keyword">logic</span> regdst,regwrite,</span><br><span class="line">                  <span class="keyword">output</span> <span class="keyword">logic</span> jump,</span><br><span class="line">                  <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">2</span>:<span class="number">0</span>] alucontrol);</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">1</span>:<span class="number">0</span>] aluop;</span><br><span class="line">    <span class="keyword">logic</span> branch;</span><br><span class="line">    </span><br><span class="line">    maindec md(op, memtoreg,memwrite,brach,</span><br><span class="line">               alusrc,regdst,regwrite,jump,aluop);</span><br><span class="line">    </span><br><span class="line">    aludec ad(funct,aluop,alucontrol);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> pcsrc=branch&amp;zero;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//主译码器</span></span><br><span class="line"><span class="keyword">module</span> maindec(<span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">5</span>:<span class="number">0</span>] op,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span> memtoreg,memwrite,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span> branch,alusrc,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span> regdst,regwrite,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span> jump,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">1</span>:<span class="number">0</span>] aluop);</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">8</span>:<span class="number">0</span>] controls;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> &#123;regwrite,regdst,alusrc,branch,memwrite,</span><br><span class="line">            memtoreg,jump,aluop&#125;=controls;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always_comb</span></span><br><span class="line">        <span class="keyword">case</span>(op)</span><br><span class="line">            <span class="number">6&#x27;b000000</span>:controls&lt;=<span class="number">9&#x27;b110000010</span>;<span class="comment">//RTYPE</span></span><br><span class="line">            <span class="number">6&#x27;b100011</span>:controls&lt;=<span class="number">9&#x27;b101001000</span>;<span class="comment">//LW</span></span><br><span class="line">            <span class="number">6&#x27;b101011</span>:controls&lt;=<span class="number">9&#x27;b001010000</span>;<span class="comment">//SW</span></span><br><span class="line">            <span class="number">6&#x27;b000100</span>:controls&lt;=<span class="number">9&#x27;b000100001</span>;<span class="comment">//BEQ</span></span><br><span class="line">            <span class="number">6&#x27;b001000</span>:controls&lt;=<span class="number">9&#x27;b101000000</span>;<span class="comment">//ADDI</span></span><br><span class="line">            <span class="number">6&#x27;b000010</span>:controls&lt;=<span class="number">9&#x27;b000000100</span>;<span class="comment">//J</span></span><br><span class="line">            <span class="keyword">default</span>:controls&lt;=<span class="number">9&#x27;bxxxxxxxxx</span>;<span class="comment">//illegle op</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">                </span><br><span class="line"><span class="comment">//ALU译码器</span></span><br><span class="line"><span class="keyword">module</span> aludec(<span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">5</span>:<span class="number">0</span>] funct,</span><br><span class="line">              <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">1</span>:<span class="number">0</span>] aluop,</span><br><span class="line">              <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">2</span>:<span class="number">0</span>] alucontrol);</span><br><span class="line">    <span class="keyword">always_comb</span></span><br><span class="line">        <span class="keyword">case</span>(aluop)</span><br><span class="line">            <span class="number">2&#x27;b00</span>:alucontrol &lt;= <span class="number">3&#x27;b010</span>;</span><br><span class="line">            <span class="number">2&#x27;b01</span>:alucontrol &lt;= <span class="number">3&#x27;b110</span>;</span><br><span class="line">            <span class="keyword">default</span>:<span class="keyword">case</span>(funct)</span><br><span class="line">                <span class="number">6&#x27;b100000</span>:alucontrol &lt;= <span class="number">3&#x27;b010</span>;</span><br><span class="line">                <span class="number">6&#x27;b100010</span>:alucontrol &lt;= <span class="number">3&#x27;b110</span>;</span><br><span class="line">                <span class="number">6&#x27;b100100</span>:alucontrol &lt;= <span class="number">3&#x27;b000</span>;</span><br><span class="line">                <span class="number">6&#x27;b100101</span>:alucontrol &lt;= <span class="number">3&#x27;b001</span>;</span><br><span class="line">                <span class="number">6&#x27;b101010</span>:alucontrol &lt;= <span class="number">3&#x27;b111</span>;</span><br><span class="line">                <span class="keyword">default</span>: alucontrol &lt;= <span class="number">3&#x27;bxxx</span>;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//数据路径</span></span><br><span class="line"><span class="keyword">module</span> datapath(<span class="keyword">input</span> <span class="keyword">logic</span> clk,reset,</span><br><span class="line">                <span class="keyword">input</span> <span class="keyword">logic</span> memtoreg,pcsrc,</span><br><span class="line">                <span class="keyword">input</span> <span class="keyword">logic</span> alusrc,regdst,</span><br><span class="line">                <span class="keyword">input</span> <span class="keyword">logic</span> regwrite,jump,</span><br><span class="line">                <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>] alucontrol,</span><br><span class="line">                <span class="keyword">output</span> <span class="keyword">logic</span> zero,</span><br><span class="line">                <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] pc,</span><br><span class="line">                <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] instr,</span><br><span class="line">                <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] aluout,writedata,</span><br><span class="line">                <span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] readdata);</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">4</span>:<span class="number">0</span>] writereg;</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] pcnext,pcnextbr,pcplus4,pcbranch;</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] signimm,signimmsh;</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] srca,srcb;</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] result;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//next PC logic</span></span><br><span class="line">    flopr <span class="variable">#(32) pcreg(cllk,reset,pcnext,pc)</span>;</span><br><span class="line">    adder		pcaddl(pc,<span class="number">32&#x27;b100</span>,pcplus4);</span><br><span class="line">    s12			immsh(signimm,signimmsh);</span><br><span class="line">    adder		pcadd2(pcplus4,pcbranch,pcsrc,pcnextbr);</span><br><span class="line">    mux2<span class="variable">#(32)	pcbrmux(pcplus4,pcbranch,pcsrc,pcnextbr)</span>;</span><br><span class="line">    mux2<span class="variable">#(32)</span>	pcmux(pcnextbr,pcplus4[<span class="number">31</span>:<span class="number">28</span>],</span><br><span class="line">                      instr[<span class="number">25</span>:<span class="number">0</span>],<span class="number">2&#x27;b001</span>,jump,pcnext);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//register file logic</span></span><br><span class="line">    regfile		rf(clk,regwrite,instr[<span class="number">25</span>:<span class="number">21</span>],instr[<span class="number">20</span>:<span class="number">16</span>],</span><br><span class="line">                   writereg,result,srca,writedata);</span><br><span class="line">    mux2<span class="variable">#(5)</span>	wrmux(instr[<span class="number">20</span>:<span class="number">16</span>],instr[<span class="number">15</span>:<span class="number">11</span>],</span><br><span class="line">                      regdst,writereg);</span><br><span class="line">    mux2<span class="variable">#(32)	resmux(aluout,readdata,memtoreg,result)</span>;</span><br><span class="line">    signext		se(instr[<span class="number">15</span>:<span class="number">0</span>],signimm);</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//ALU logic</span></span><br><span class="line">    mux2<span class="variable">#(32)	srcbmux(wirtedata,signimm,alusrc,srcb)</span>;</span><br><span class="line">    alu			alu(srca,srcb,alucontrol,aluout,zero);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//寄存器文件</span></span><br><span class="line"><span class="keyword">module</span> regfile(<span class="keyword">input</span> <span class="keyword">logic</span>	clk,</span><br><span class="line">               <span class="keyword">input</span> <span class="keyword">logic</span>	we3,</span><br><span class="line">               <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">4</span>:<span class="number">0</span>] ra1,ra2,wa3,</span><br><span class="line">               <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] wd3,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] rd1,rd2);</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>]rf[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//three ported register file</span></span><br><span class="line">    <span class="comment">//read two ports combinationally</span></span><br><span class="line">    <span class="comment">//write third port combiantionally</span></span><br><span class="line">    <span class="comment">//register 0 hardwired to 0</span></span><br><span class="line">    <span class="comment">//note: for piedlined processer, write third port</span></span><br><span class="line">    <span class="comment">//on falling edge of clk</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always_ff</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span>(we3) rf[wa3]&lt;=wd3;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> rd1=(ra1 !=<span class="number">0</span>)?rf[ra1]:<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">assign</span> rd2=(ra2 !=<span class="number">0</span>)?rf[ra2]:<span class="number">0</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//加法器</span></span><br><span class="line"><span class="keyword">module</span> adder(<span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>]a,b,</span><br><span class="line">             <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>]y);</span><br><span class="line">    <span class="keyword">assign</span> y=a+b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//左移二位（乘以4）</span></span><br><span class="line"><span class="keyword">module</span> s12(<span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] a,</span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="comment">//shift left by 2</span></span><br><span class="line">    <span class="keyword">assign</span> y=&#123;a[<span class="number">29</span>:<span class="number">0</span>],<span class="number">2&#x27;b00</span>&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//符号扩展</span></span><br><span class="line"><span class="keyword">module</span> signext(<span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">15</span>:<span class="number">0</span>] a,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">assign</span> y=&#123;&#123;<span class="number">16</span>&#123;a[<span class="number">15</span>]&#125;&#125;,a&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//可复位触发器</span></span><br><span class="line"><span class="keyword">module</span> flopr #(<span class="keyword">parameter</span> WIDTH=<span class="number">8</span>)</span><br><span class="line">        (<span class="keyword">input</span> <span class="keyword">logic</span> clk,reset,</span><br><span class="line">         <span class="keyword">input</span> <span class="keyword">logic</span>[WIDTH-<span class="number">1</span>:<span class="number">0</span>]d,</span><br><span class="line">         <span class="keyword">output</span> <span class="keyword">logic</span>[WIDTH-<span class="number">1</span>:<span class="number">0</span>]q);</span><br><span class="line">    <span class="keyword">always_ff</span>!(<span class="keyword">posedge</span> clk, <span class="keyword">posedge</span> reset)</span><br><span class="line">        <span class="keyword">if</span>(reset) q&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span>	q&lt;=d;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//复用器</span></span><br><span class="line"><span class="keyword">module</span> mux2 #(<span class="keyword">parameter</span> WIDTH=<span class="number">8</span>)</span><br><span class="line">            (<span class="keyword">input</span> <span class="keyword">logic</span>[WIDTH-<span class="number">1</span>:<span class="number">0</span>]d0,d1,</span><br><span class="line">             <span class="keyword">input</span> <span class="keyword">logic</span> s,</span><br><span class="line">             <span class="keyword">output</span> <span class="keyword">logic</span>[WIDTH-<span class="number">1</span>:<span class="number">0</span>]Y);</span><br><span class="line">    <span class="keyword">assign</span> y=s?d1:d0;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="测试程序"><a href="#测试程序" class="headerlink" title="测试程序"></a>测试程序</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//MIPS基准测试程序</span></span><br><span class="line"><span class="keyword">module</span> testbench();</span><br><span class="line">    <span class="keyword">logic</span> clk;</span><br><span class="line">    <span class="keyword">logic</span> reset;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] writedata,datadr;</span><br><span class="line">    <span class="keyword">logic</span>		memewrite;</span><br><span class="line">    </span><br><span class="line">    top dut(clk,reset,writedata,datadr,memwrite);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            reset &lt;= <span class="number">1</span>; #<span class="number">22</span>; reset &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            clk &lt;= <span class="number">1</span>; #<span class="number">5</span>; clk &lt;= <span class="number">0</span>; #<span class="number">5</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">negedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(memwrite) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(datadr===<span class="number">84</span> &amp; writedata===<span class="number">7</span>) <span class="keyword">begin</span></span><br><span class="line">                    <span class="built_in">$display</span>(<span class="string">&quot;Simulation succeeded&quot;</span>);</span><br><span class="line">                    <span class="built_in">$stop</span>;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(datadr !== <span class="number">80</span>) <span class="keyword">begin</span></span><br><span class="line">                    <span class="built_in">$display</span>(<span class="string">&quot;Simulation failed&quot;</span>);</span><br><span class="line">                    <span class="built_in">$stop</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//MIPS顶层模块</span></span><br><span class="line"><span class="keyword">module</span> top(<span class="keyword">input</span> <span class="keyword">logic</span> clk,reset,</span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] writedata,datadr,</span><br><span class="line">           <span class="keyword">output</span> <span class="keyword">logic</span> memwrite);</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] pc,instr,readdata;</span><br><span class="line">    </span><br><span class="line">    mips mips(clk,reset,pc,instr,memwrite,dataadr,</span><br><span class="line">              writedata,readdata);</span><br><span class="line">    imem imem(pc[<span class="number">7</span>:<span class="number">2</span>], instr);</span><br><span class="line">    dmem dmem(clk,memwrite,dataadr,writedata,readdata);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//MIPS数据存储器</span></span><br><span class="line"><span class="keyword">module</span> dmem(<span class="keyword">input</span> <span class="keyword">logic</span> clk,we,</span><br><span class="line">            <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] a,wd,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] rd);</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] RAM[<span class="number">63</span>:<span class="number">0</span>];</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> rd=RAM[a[<span class="number">31</span>:<span class="number">2</span>]];</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always_ff</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span>(we) RAM[a[<span class="number">31</span>:<span class="number">2</span>]] &lt;= wd;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//MIPS指令存储器</span></span><br><span class="line"><span class="keyword">module</span> imem(<span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">5</span>:<span class="number">0</span>] a,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] rd);</span><br><span class="line">    <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] RAM[<span class="number">63</span>:<span class="number">0</span>];</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="built_in">$readmemh</span>(<span class="string">&quot;memfile,dat&quot;</span>,RAM);</span><br><span class="line">    <span class="keyword">assign</span> rd=RAM[a];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><em>测试数据(memfile.dat)</em></p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line">20020005</span><br><span class="line">2003000c</span><br><span class="line">2067fff7</span><br><span class="line">00e22025</span><br><span class="line">00642824</span><br><span class="line">00a42820</span><br><span class="line">10a7000a</span><br><span class="line">0064202a</span><br><span class="line">10800001</span><br><span class="line">20050000</span><br><span class="line">00e2202a</span><br><span class="line">00853820</span><br><span class="line">00e23822</span><br><span class="line">ac670044</span><br><span class="line">8c020050</span><br><span class="line">08000011</span><br><span class="line">20020001</span><br><span class="line">ac020054</span><br></pre></td></tr></table></figure>
<h2 id="IO接口的设计"><a href="#IO接口的设计" class="headerlink" title="IO接口的设计"></a>IO接口的设计</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> IO(<span class="keyword">input</span> <span class="keyword">logic</span>	clk,</span><br><span class="line">		  <span class="keyword">input</span> <span class="keyword">logic</span>	reset,</span><br><span class="line">		  <span class="keyword">input</span> <span class="keyword">logic</span>	pRead,</span><br><span class="line">		  <span class="keyword">input</span> <span class="keyword">logic</span>	pWrite,</span><br><span class="line">		  <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">1</span>:<span class="number">0</span>]	adder,</span><br><span class="line">		  <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] pWriteData,</span><br><span class="line">		  <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] pReadData,</span><br><span class="line">		  <span class="keyword">input</span> <span class="keyword">logic</span>	buttenL,</span><br><span class="line">		  <span class="keyword">input</span> <span class="keyword">logic</span>	buttenR,</span><br><span class="line">		  <span class="keyword">input</span> <span class="keyword">logic</span>[<span class="number">15</span>:<span class="number">0</span>] switch,</span><br><span class="line">		  <span class="keyword">output</span> <span class="keyword">logic</span>[<span class="number">11</span>:<span class="number">0</span>] led);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] status;</span><br><span class="line">    <span class="keyword">logic</span> [<span class="number">15</span>:<span class="number">0</span>] switch1;</span><br><span class="line">    <span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] led1;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset) <span class="keyword">begin</span></span><br><span class="line">            status	&lt;=	<span class="number">2&#x27;b00</span>;</span><br><span class="line">            led1	&lt;=	<span class="number">12&#x27;h00</span>;</span><br><span class="line">            switch1	&lt;=	<span class="number">16&#x27;h00</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// 开关位置已经换好，可以输入新数据</span></span><br><span class="line">            <span class="keyword">if</span> (buttonR) <span class="keyword">begin</span></span><br><span class="line">                status[<span class="number">1</span>] &lt;= <span class="number">1</span>;</span><br><span class="line">                switch1	&lt;= switch;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            <span class="comment">// LEDs已经准备好，可以输出新数据</span></span><br><span class="line">            <span class="keyword">if</span> (buttonL) <span class="keyword">begin</span></span><br><span class="line">                status[<span class="number">0</span>] &lt;= <span class="number">1</span>;</span><br><span class="line">                led		&lt;= led1;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            <span class="comment">// 向数据输入端口输出(LED)</span></span><br><span class="line">            <span class="keyword">if</span> (pWrite &amp; (addr == <span class="number">2&#x27;b01</span>)) <span class="keyword">begin</span></span><br><span class="line">                led1	&lt;= pWriteData[<span class="number">11</span>:<span class="number">0</span>];</span><br><span class="line">                status[<span class="number">0</span>]	&lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            <span class="comment">// 读数据</span></span><br><span class="line">            <span class="keyword">if</span> (pRead) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(addr)</span><br><span class="line">                    <span class="number">2&#x27;b11</span>:	pReadData &lt;= &#123;<span class="number">24&#x27;b0</span>, switch1[<span class="number">15</span>:<span class="number">8</span>]&#125;;</span><br><span class="line">                    <span class="number">2&#x27;b10</span>:	pReadData &lt;= &#123;<span class="number">24&#x27;b0</span>, swtich1[<span class="number">7</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">                    <span class="number">2&#x27;b00</span>:	pReadData &lt;= &#123;<span class="number">24&#x27;b0</span>, <span class="number">6&#x27;b000000</span>, status&#125;;</span><br><span class="line">                    <span class="keyword">default</span>: pReadData &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">                </span><br></pre></td></tr></table></figure>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  


  
  <nav class="pagination">
    <a class="extend prev" rel="prev" href="/page/27/"><i class="fa fa-angle-left" aria-label="上一页"></i></a><a class="page-number" href="/">1</a><span class="space">&hellip;</span><a class="page-number" href="/page/27/">27</a><span class="page-number current">28</span><a class="page-number" href="/page/29/">29</a><span class="space">&hellip;</span><a class="page-number" href="/page/52/">52</a><a class="extend next" rel="next" href="/page/29/"><i class="fa fa-angle-right" aria-label="下一页"></i></a>
  </nav>



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">chenrui</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">52</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">13</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/Ryan377" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;Ryan377" rel="noopener" target="_blank"><i class="github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://gitee.com/freemansonary" title="Gitee → https:&#x2F;&#x2F;gitee.com&#x2F;freemansonary" rel="noopener" target="_blank"><i class="gitee fa-fw"></i>Gitee</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://blog.csdn.net/m0_46233340" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;m0_46233340" rel="noopener" target="_blank"><i class="csdn fa-fw"></i>CSDN</a>
      </span>
      <span class="links-of-author-item">
        <a href="http://douban.com/people/191298908" title="豆瓣 → http:&#x2F;&#x2F;douban.com&#x2F;people&#x2F;191298908" rel="noopener" target="_blank"><i class="douban fa-fw"></i>豆瓣</a>
      </span>
      <span class="links-of-author-item">
        <a href="http://www.zhihu.com/people/luo-sen-nei-li-69-87" title="知乎 → http:&#x2F;&#x2F;www.zhihu.com&#x2F;people&#x2F;luo-sen-nei-li-69-87" rel="noopener" target="_blank"><i class="zhihu fa-fw"></i>知乎</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">chenrui</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://muse.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Muse</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  

  


<script>
NexT.utils.loadComments(document.querySelector('#valine-comments'), () => {
  NexT.utils.getScript('//unpkg.com/valine/dist/Valine.min.js', () => {
    var GUEST = ['nick', 'mail', 'link'];
    var guest = 'nick,mail,link';
    guest = guest.split(',').filter(item => {
      return GUEST.includes(item);
    });
    new Valine({
      el         : '#valine-comments',
      verify     : false,
      notify     : false,
      appId      : 'TGxc9YICCvt0nq9LsWQVqXIR-gzGzoHsz',
      appKey     : 'g61pWrmFa2w876qITKSoChaX',
      placeholder: "Just go go",
      avatar     : 'mm',
      meta       : guest,
      pageSize   : '10' || 10,
      visitor    : false,
      lang       : '' || 'zh-cn',
      path       : location.pathname,
      recordIP   : false,
      serverURLs : ''
    });
  }, window.Valine);
});
</script>

</body>
</html>
