
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//603.bwaves_s-891B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000003 cycles: 2715419 heartbeat IPC: 3.68267 cumulative IPC: 3.68267 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5430815 heartbeat IPC: 3.6827 cumulative IPC: 3.68269 (Simulation time: 0 hr 5 min 21 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8146190 heartbeat IPC: 3.68273 cumulative IPC: 3.6827 (Simulation time: 0 hr 7 min 40 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 10861585 heartbeat IPC: 3.6827 cumulative IPC: 3.6827 (Simulation time: 0 hr 10 min 0 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 13778226 heartbeat IPC: 3.4286 cumulative IPC: 3.62891 (Simulation time: 0 hr 12 min 4 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 13778226 (Simulation time: 0 hr 12 min 4 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 27530448 heartbeat IPC: 0.727155 cumulative IPC: 0.727155 (Simulation time: 0 hr 16 min 24 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 41283066 heartbeat IPC: 0.727134 cumulative IPC: 0.727145 (Simulation time: 0 hr 20 min 43 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 55035643 heartbeat IPC: 0.727136 cumulative IPC: 0.727142 (Simulation time: 0 hr 24 min 57 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 68787806 heartbeat IPC: 0.727158 cumulative IPC: 0.727146 (Simulation time: 0 hr 28 min 58 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 82540133 heartbeat IPC: 0.72715 cumulative IPC: 0.727147 (Simulation time: 0 hr 32 min 30 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 96292883 heartbeat IPC: 0.727127 cumulative IPC: 0.727144 (Simulation time: 0 hr 35 min 50 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 110045723 heartbeat IPC: 0.727123 cumulative IPC: 0.727141 (Simulation time: 0 hr 39 min 8 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 123798078 heartbeat IPC: 0.727148 cumulative IPC: 0.727141 (Simulation time: 0 hr 42 min 14 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 137551406 heartbeat IPC: 0.727097 cumulative IPC: 0.727136 (Simulation time: 0 hr 45 min 9 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 151304449 heartbeat IPC: 0.727112 cumulative IPC: 0.727134 (Simulation time: 0 hr 47 min 59 sec) 
Finished CPU 0 instructions: 100000001 cycles: 137526225 cumulative IPC: 0.727134 (Simulation time: 0 hr 47 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.727134 instructions: 100000001 cycles: 137526225

CPU 0 Average Load ROB stall cycles: 2.59245e+07
CPU 0 Fraction of times ROB stalled by Loads: 31.4074
CPU 0 Percentage of Load stall cycles in Total stall cycles: 5.02874e+08
Issued all: 62388470
Issued LT all: 47403783
rob_not_full_when_issued_lt_all: 47403692
Issued LT one: 44886518
rob_not_full_when_issued_lt_one: 44886472
FVP critical_dynamic_instances_0: 15030997
FVP unique_critical_ips_0: 7
 Total stall cycles: 117395224
 Total load stall cycles: 590350369635152
Unique Load IPs: 9
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0.142857
Critical_IP_Detector_Accuracy_80: 0.142857
Critical_IP_Detector_Accuracy_90: 0.142857
Critical_IP_Detector_Coverage_70: 1
Critical_IP_Detector_Coverage_80: 1
Critical_IP_Detector_Coverage_90: 1
stat_90_percent_critical_ip_stalls_freq: 5634557
stat_90_percent_non_critical_ip_stalls_freq: 18446744073703917059
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 19.1931
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 1.21583e-12
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 7102584
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 12183
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 27014
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 3842
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 2387
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 3340
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 702
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 5587059
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1515525
Critical_ROB_Stalls_Percent_0_Bucket_1: 11266
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 917
Critical_ROB_Stalls_Percent_0_Bucket_2: 26352
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 662
Critical_ROB_Stalls_Percent_0_Bucket_3: 3655
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 187
Critical_ROB_Stalls_Percent_0_Bucket_4: 2279
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 108
Critical_ROB_Stalls_Percent_0_Bucket_5: 3265
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 75
Critical_ROB_Stalls_Percent_0_Bucket_6: 681
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 21
Critical_ROB_Stalls_Percent_1_Bucket_0: 5587059
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 1515525
Critical_ROB_Stalls_Percent_1_Bucket_1: 11266
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 917
Critical_ROB_Stalls_Percent_1_Bucket_2: 26352
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 662
Critical_ROB_Stalls_Percent_1_Bucket_3: 3655
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 187
Critical_ROB_Stalls_Percent_1_Bucket_4: 2279
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 108
Critical_ROB_Stalls_Percent_1_Bucket_5: 3265
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 75
Critical_ROB_Stalls_Percent_1_Bucket_6: 681
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 21
Critical_ROB_Stalls_Percent_2_Bucket_0: 5587059
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 1515525
Critical_ROB_Stalls_Percent_2_Bucket_1: 11266
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 917
Critical_ROB_Stalls_Percent_2_Bucket_2: 26352
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 662
Critical_ROB_Stalls_Percent_2_Bucket_3: 3655
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 187
Critical_ROB_Stalls_Percent_2_Bucket_4: 2279
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 108
Critical_ROB_Stalls_Percent_2_Bucket_5: 3265
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 75
Critical_ROB_Stalls_Percent_2_Bucket_6: 681
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 21
Critical_ROB_Stalls_Percent_3_Bucket_0: 5587059
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 1515525
Critical_ROB_Stalls_Percent_3_Bucket_1: 11266
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 917
Critical_ROB_Stalls_Percent_3_Bucket_2: 26352
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 662
Critical_ROB_Stalls_Percent_3_Bucket_3: 3655
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 187
Critical_ROB_Stalls_Percent_3_Bucket_4: 2279
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 108
Critical_ROB_Stalls_Percent_3_Bucket_5: 3265
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 75
Critical_ROB_Stalls_Percent_3_Bucket_6: 681
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 21
Critical_ROB_Stalls_Percent_4_Bucket_0: 5587059
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 1515525
Critical_ROB_Stalls_Percent_4_Bucket_1: 11266
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 917
Critical_ROB_Stalls_Percent_4_Bucket_2: 26352
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 662
Critical_ROB_Stalls_Percent_4_Bucket_3: 3655
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 187
Critical_ROB_Stalls_Percent_4_Bucket_4: 2279
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 108
Critical_ROB_Stalls_Percent_4_Bucket_5: 3265
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 75
Critical_ROB_Stalls_Percent_4_Bucket_6: 681
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 21
Critical_ROB_Stalls_Percent_5_Bucket_0: 5587059
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 1515525
Critical_ROB_Stalls_Percent_5_Bucket_1: 11266
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 917
Critical_ROB_Stalls_Percent_5_Bucket_2: 26352
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 662
Critical_ROB_Stalls_Percent_5_Bucket_3: 3655
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 187
Critical_ROB_Stalls_Percent_5_Bucket_4: 2279
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 108
Critical_ROB_Stalls_Percent_5_Bucket_5: 3265
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 75
Critical_ROB_Stalls_Percent_5_Bucket_6: 681
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 21
Critical_ROB_Stalls_Percent_6_Bucket_0: 5587059
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 1515525
Critical_ROB_Stalls_Percent_6_Bucket_1: 11266
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 917
Critical_ROB_Stalls_Percent_6_Bucket_2: 26352
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 662
Critical_ROB_Stalls_Percent_6_Bucket_3: 3655
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 187
Critical_ROB_Stalls_Percent_6_Bucket_4: 2279
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 108
Critical_ROB_Stalls_Percent_6_Bucket_5: 3265
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 75
Critical_ROB_Stalls_Percent_6_Bucket_6: 681
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 21
Critical_ROB_Stalls_Percent_7_Bucket_0: 5587059
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 1515525
Critical_ROB_Stalls_Percent_7_Bucket_1: 11266
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 917
Critical_ROB_Stalls_Percent_7_Bucket_2: 26352
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 662
Critical_ROB_Stalls_Percent_7_Bucket_3: 3655
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 187
Critical_ROB_Stalls_Percent_7_Bucket_4: 2279
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 108
Critical_ROB_Stalls_Percent_7_Bucket_5: 3265
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 75
Critical_ROB_Stalls_Percent_7_Bucket_6: 681
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 21
Critical_ROB_Stalls_Percent_8_Bucket_0: 5587059
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 1515525
Critical_ROB_Stalls_Percent_8_Bucket_1: 11266
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 917
Critical_ROB_Stalls_Percent_8_Bucket_2: 26352
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 662
Critical_ROB_Stalls_Percent_8_Bucket_3: 3655
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 187
Critical_ROB_Stalls_Percent_8_Bucket_4: 2279
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 108
Critical_ROB_Stalls_Percent_8_Bucket_5: 3265
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 75
Critical_ROB_Stalls_Percent_8_Bucket_6: 681
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 21
Average ROB occupancy Load Stall Begin: 11.4659
Average ROB occupancy Load Stall End: 18.2567
Min ROB occupancy Load Stall Begin: 3
Max ROB occupancy Load Stall Begin: 344
Min ROB occupancy Load Stall End: 3
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 7128512
 ROB Load Stall End Bucket Count 0: 7102584
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 11745
 ROB Load Stall End Bucket Count 1: 12183
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 6592
 ROB Load Stall End Bucket Count 2: 27014
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 2608
 ROB Load Stall End Bucket Count 3: 3842
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 1897
 ROB Load Stall End Bucket Count 4: 2387
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 542
 ROB Load Stall End Bucket Count 5: 3340
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 156
 ROB Load Stall End Bucket Count 6: 702
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:   17455741  HIT:   17455741  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   17455741  HIT:   17455741  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   17456270	FORWARD:          0	MERGED:        529	TO_CACHE:   17455741

DTLB TOTAL     ACCESS:   10865125  HIT:   10840598  MISS:      24527  HIT %:    99.7743  MISS %:   0.225741   MPKI: 0.24527
DTLB LOAD TRANSLATION ACCESS:   10865125  HIT:   10840598  MISS:      24527  HIT %:    99.7743  MISS %:   0.225741   MPKI: 0.24527
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 143.946 cycles
DTLB RQ	ACCESS:   11185069	FORWARD:          0	MERGED:     315937	TO_CACHE:   10869132

STLB TOTAL     ACCESS:    1432878  HIT:    1408527  MISS:      24351  HIT %:    98.3006  MISS %:    1.69945   MPKI: 0.24351
STLB LOAD TRANSLATION ACCESS:      24527  HIT:        176  MISS:      24351  HIT %:   0.717577  MISS %:    99.2824   MPKI: 0.24351
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1408351  HIT:    1408351  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 135.922 cycles
STLB RQ	ACCESS:    1561107	FORWARD:          0	MERGED:     128229	TO_CACHE:    1432878

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   12618422  HIT:   11059566  MISS:    1558856  HIT %:    87.6462  MISS %:    12.3538   MPKI: 15.5886
L1D LOAD      ACCESS:    8641528  HIT:    8593663  MISS:      47865  HIT %:    99.4461  MISS %:   0.553895   MPKI: 0.47865
L1D RFO       ACCESS:    2464225  HIT:    2464225  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D PREFETCH  ACCESS:    1512669  HIT:       1678  MISS:    1510991  HIT %:    0.11093  MISS %:    99.8891   MPKI: 15.1099
L1D PREFETCH  REQUESTED:    3073160  ISSUED:    3073160  USEFUL:    1510989  USELESS:          0
L1D USEFUL LOAD PREFETCHES:    1510989 PREFETCH ISSUED TO LOWER LEVEL:    1530142  ACCURACY: 98.7483
L1D TIMELY PREFETCHES:    1510989 LATE PREFETCHES: 19151 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 1530142 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 1.01129e+06 cycles
L1D RQ	ACCESS:   15031582	FORWARD:          0	MERGED:    6310737	TO_CACHE:    8720845
L1D WQ	ACCESS:    2493602	FORWARD:          0	MERGED:      29378	TO_CACHE:    2464224
L1D PQ	ACCESS:    1536580	FORWARD:          0	MERGED:          0	TO_CACHE:    1536580

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 2245077
L1D ROI Sum of L1D PQ occupancy: 20130530
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   17456269  HIT:   17456269  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:   17456269  HIT:   17456269  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   19973299	FORWARD:          0	MERGED:    2517029	TO_CACHE:   17456270

BTB TOTAL     ACCESS:   14984876  HIT:   14984872  MISS:          4  HIT %:        100  MISS %: 2.66936e-05   MPKI: 4e-05
BTB BRANCH_DIRECT_JUMP	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:   14984876  HIT:   14984872  MISS:          4
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    7959143  HIT:    6397145  MISS:    1561998  HIT %:    80.3748  MISS %:    19.6252   MPKI: 15.62
L2C LOAD      ACCESS:      28714  HIT:        104  MISS:      28610  HIT %:   0.362193  MISS %:    99.6378   MPKI: 0.2861
L2C DATA LOAD MPKI: 0.2861
L2C INSTRUCTION LOAD MPKI: 0
L2C PREFETCH  ACCESS:    7906078  HIT:    6375792  MISS:    1530286  HIT %:    80.6442  MISS %:    19.3558   MPKI: 15.3029
L2C DATA PREFETCH MPKI: 15.3029
L2C INSTRUCTION PREFETCH MPKI: 0
L2C LOAD TRANSLATION ACCESS:      24351  HIT:      21249  MISS:       3102  HIT %:    87.2613  MISS %:    12.7387   MPKI: 0.03102
L2C PREFETCH  REQUESTED:    7758286  ISSUED:    7758286  USEFUL:          0  USELESS:    1522267
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:    1530286  ACCURACY: 0
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 1357298 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 101.745 cycles
L2C RQ	ACCESS:      53065	FORWARD:          0	MERGED:          0	TO_CACHE:      53065
L2C PQ	ACCESS:    9288428	FORWARD:          0	MERGED:     179143	TO_CACHE:    9109285

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 3102
L2C Data Evicting Data 1555765
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 3131
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      24351  HIT:      24351  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      24351  HIT:      24351  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      24351  HIT:      24351  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      24351  HIT:      24351  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      24351  HIT:      24351  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:      24351  HIT:      24351  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      24351  HIT:      24304  MISS:         47  HIT %:     99.807  MISS %:   0.193011   MPKI: 0.00047
PSCL2 LOAD TRANSLATION ACCESS:      24351  HIT:      24304  MISS:         47  HIT %:     99.807  MISS %:   0.193011   MPKI: 0.00047
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1561998  HIT:        428  MISS:    1561570  HIT %:  0.0274008  MISS %:    99.9726   MPKI: 15.6157
LLC LOAD      ACCESS:      28610  HIT:        248  MISS:      28362  HIT %:    0.86683  MISS %:    99.1332   MPKI: 0.28362
LLC PREFETCH  ACCESS:    1530286  HIT:        141  MISS:    1530145  HIT %: 0.00921396  MISS %:    99.9908   MPKI: 15.3014
LLC LOAD TRANSLATION ACCESS:       3102  HIT:         39  MISS:       3063  HIT %:    1.25725  MISS %:    98.7427   MPKI: 0.03063
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:    1498138
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:    1530145  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 71.7645 cycles
LLC RQ	ACCESS:      31712	FORWARD:          0	MERGED:          0	TO_CACHE:      31712
LLC PQ	ACCESS:    1530286	FORWARD:          0	MERGED:          0	TO_CACHE:    1530286

LLC Dense regions hint to LLC: 0

RAW hits: 0
Loads Generated: 15031584
Loads sent to L1D: 15031582
Stores Generated: 2493602
Stores sent to L1D: 2493602
Major fault: 0 Minor fault: 44379
Allocated PAGES: 44379

stream: 
stream:times selected: 2379129
stream:pref_filled: 2027685
stream:pref_useful: 2027673
stream:pref_late: 19960
stream:misses: 3586
stream:misses_by_poll: 0

CS: 
CS:times selected: 2159590
CS:pref_filled: 1468
CS:pref_useful: 1468
CS:pref_late: 0
CS:misses: 125293
CS:misses_by_poll: 14

CPLX: 
CPLX:times selected: 219171
CPLX:pref_filled: 93776
CPLX:pref_useful: 93770
CPLX:pref_late: 8
CPLX:misses: 22777
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 341
NL:pref_filled: 182
NL:pref_useful: 182
NL:pref_late: 10
NL:misses: 48
NL:misses_by_poll: 0

total selections: 4758231
total_filled: 1510991
total_useful: 1510989
total_late: 20100
total_polluted: 14
total_misses_after_warmup: 126987
conflicts: 0
Degree Incremented Times: 138635
Degree Decremented Times: 0

L1 IP Table Write Accesses: 8720128
L1 IP Table Read Accesses: 8720128
L1 RST Write Accesses: 2165492
L1 RST Read Accesses: 4330984
L1 CSPT Write Accesses: 2165492
L1 CSPT Read Accesses: 2185877
L1 RR Filter Tag Write Accesses: 1536580
L1 RR Filter Tag Read Accesses: 544233832
L1 IP Table Tag Write Accesses: 8720272
L1 IP Table Tag Read Accesses: 8720272
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 19475333
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 18591211
test: 55090
L2 IP Table Read Accesses: 2756317
L2 IP Table Write Accesses: 2727936
L2 IP Table Tag Read Accesses: 1378231
L2 IP Table Tag Write Accesses: 1378231

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1540102  ROW_BUFFER_MISS:      21468
 DBUS_CONGESTED:        221
 WQ ROW_BUFFER_HIT:          3  ROW_BUFFER_MISS:        368  FULL:          0

 AVG_CONGESTED_CYCLE: 2
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 73835026
0banks busy for write cycles: 371
1banks busy for read cycles: 59283381
1banks busy for write cycles: 374200
2banks busy for read cycles: 995562
2banks busy for write cycles: 0
3banks busy for read cycles: 325130
3banks busy for write cycles: 0
4banks busy for read cycles: 159675
4banks busy for write cycles: 0
5banks busy for read cycles: 127431
5banks busy for write cycles: 0
6banks busy for read cycles: 508106
6banks busy for write cycles: 0
7banks busy for read cycles: 1686593
7banks busy for write cycles: 0
8banks busy for read cycles: 230751
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.8671% MPKI: 0.23265 Average ROB Occupancy at Mispredict: 21.5038
Branch types
NOT_BRANCH: 82498251 82.4983%
BRANCH_DIRECT_JUMP: 0 0%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 17501744 17.5017%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 44379
