#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12b604080 .scope module, "counter_tb" "counter_tb" 2 1;
 .timescale 0 0;
v0x6000017017a0_0 .var "clk", 0 0;
v0x600001701830_0 .net "count", 4 0, L_0x6000014050e0;  1 drivers
E_0x600002b08600 .event edge, v0x600001705a70_0;
S_0x12b611e60 .scope module, "COUNT1" "counter" 2 6, 3 3 0, S_0x12b604080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "count";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0x600000e0caf0 .functor AND 1, v0x600001705dd0_0, v0x6000017067f0_0, C4<1>, C4<1>;
L_0x600000e0cb60 .functor AND 1, v0x600001705dd0_0, v0x6000017067f0_0, v0x600001707210_0, C4<1>;
L_0x600000e0cbd0 .functor AND 1, v0x600001705dd0_0, v0x6000017067f0_0, v0x600001707210_0, v0x600001707c30_0;
v0x600001700ea0_0 .net "Q0", 0 0, v0x600001705dd0_0;  1 drivers
v0x600001700f30_0 .net "Q1", 0 0, v0x6000017067f0_0;  1 drivers
v0x600001700fc0_0 .net "Q2", 0 0, v0x600001707210_0;  1 drivers
v0x600001701050_0 .net "Q3", 0 0, v0x600001707c30_0;  1 drivers
v0x6000017010e0_0 .net "Q4", 0 0, v0x6000017006c0_0;  1 drivers
v0x600001701170_0 .net "clk", 0 0, v0x6000017017a0_0;  1 drivers
v0x600001701200_0 .net "count", 4 0, L_0x6000014050e0;  alias, 1 drivers
v0x600001701290_0 .net "in2", 0 0, L_0x600000e0caf0;  1 drivers
v0x600001701320_0 .net "in3", 0 0, L_0x600000e0cb60;  1 drivers
v0x6000017013b0_0 .net "in4", 0 0, L_0x600000e0cbd0;  1 drivers
v0x600001701440_0 .net "nQ0", 0 0, L_0x600001404aa0;  1 drivers
v0x6000017014d0_0 .net "nQ1", 0 0, L_0x600001404be0;  1 drivers
v0x600001701560_0 .net "nQ2", 0 0, L_0x600001404d20;  1 drivers
v0x6000017015f0_0 .net "nQ3", 0 0, L_0x600001404e60;  1 drivers
v0x600001701680_0 .net "nQ4", 0 0, L_0x600001404fa0;  1 drivers
L_0x130058328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001701710_0 .net "reset", 0 0, L_0x130058328;  1 drivers
LS_0x6000014050e0_0_0 .concat [ 1 1 1 1], v0x600001705dd0_0, v0x6000017067f0_0, v0x600001707210_0, v0x600001707c30_0;
LS_0x6000014050e0_0_4 .concat [ 1 0 0 0], v0x6000017006c0_0;
L_0x6000014050e0 .concat [ 4 1 0 0], LS_0x6000014050e0_0_0, LS_0x6000014050e0_0_4;
S_0x12b611fd0 .scope module, "TFF1" "tff" 3 15, 4 3 0, S_0x12b611e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "clk";
L_0x600000e0cc40 .functor AND 1, L_0x600001404b40, v0x600001705dd0_0, C4<1>, C4<1>;
L_0x1300580a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600000e0ccb0 .functor AND 1, L_0x1300580a0, L_0x600001404aa0, C4<1>, C4<1>;
L_0x600000e0cd20 .functor OR 1, L_0x600000e0cc40, L_0x600000e0ccb0, C4<0>, C4<0>;
v0x600001706130_0 .net "D", 0 0, L_0x600000e0cd20;  1 drivers
v0x6000017061c0_0 .net "Q", 0 0, v0x600001705dd0_0;  alias, 1 drivers
v0x600001706250_0 .net "T", 0 0, L_0x1300580a0;  1 drivers
v0x6000017062e0_0 .net *"_ivl_7", 0 0, L_0x600001404b40;  1 drivers
v0x600001706370_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x600001706400_0 .net "nQ", 0 0, L_0x600001404aa0;  alias, 1 drivers
v0x600001706490_0 .net "o1", 0 0, L_0x600000e0cc40;  1 drivers
v0x600001706520_0 .net "o2", 0 0, L_0x600000e0ccb0;  1 drivers
L_0x600001404aa0 .reduce/nor v0x600001705dd0_0;
L_0x600001404b40 .reduce/nor L_0x1300580a0;
S_0x12b611a20 .scope module, "REG1" "reg1" 4 10, 5 4 0, S_0x12b611fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x600001705e60_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
L_0x130058058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001705ef0_0 .net "clr", 0 0, L_0x130058058;  1 drivers
v0x600001705f80_0 .net "d", 0 0, L_0x600000e0cd20;  alias, 1 drivers
L_0x130058010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001706010_0 .net "en", 0 0, L_0x130058010;  1 drivers
v0x6000017060a0_0 .net "q", 0 0, v0x600001705dd0_0;  alias, 1 drivers
S_0x12b611b90 .scope generate, "loop1[0]" "loop1[0]" 5 13, 5 13 0, S_0x12b611a20;
 .timescale 0 0;
P_0x60000300a3c0 .param/l "i" 0 5 13, +C4<00>;
S_0x12b6115e0 .scope module, "DFFE1" "dffe_ref" 5 14, 6 1 0, S_0x12b611b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x600001705a70_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x600001705c20_0 .net "clr", 0 0, L_0x130058058;  alias, 1 drivers
v0x600001705cb0_0 .net "d", 0 0, L_0x600000e0cd20;  alias, 1 drivers
v0x600001705d40_0 .net "en", 0 0, L_0x130058010;  alias, 1 drivers
v0x600001705dd0_0 .var "q", 0 0;
E_0x600002b083c0 .event posedge, v0x600001705c20_0, v0x600001705a70_0;
S_0x12b611750 .scope module, "TFF2" "tff" 3 16, 4 3 0, S_0x12b611e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "clk";
L_0x600000e0cd90 .functor AND 1, L_0x600001404c80, v0x6000017067f0_0, C4<1>, C4<1>;
L_0x600000e0ce00 .functor AND 1, v0x600001705dd0_0, L_0x600001404be0, C4<1>, C4<1>;
L_0x600000e0ce70 .functor OR 1, L_0x600000e0cd90, L_0x600000e0ce00, C4<0>, C4<0>;
v0x600001706b50_0 .net "D", 0 0, L_0x600000e0ce70;  1 drivers
v0x600001706be0_0 .net "Q", 0 0, v0x6000017067f0_0;  alias, 1 drivers
v0x600001706c70_0 .net "T", 0 0, v0x600001705dd0_0;  alias, 1 drivers
v0x600001706d00_0 .net *"_ivl_7", 0 0, L_0x600001404c80;  1 drivers
v0x600001706d90_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x600001706e20_0 .net "nQ", 0 0, L_0x600001404be0;  alias, 1 drivers
v0x600001706eb0_0 .net "o1", 0 0, L_0x600000e0cd90;  1 drivers
v0x600001706f40_0 .net "o2", 0 0, L_0x600000e0ce00;  1 drivers
L_0x600001404be0 .reduce/nor v0x6000017067f0_0;
L_0x600001404c80 .reduce/nor v0x600001705dd0_0;
S_0x12b610c50 .scope module, "REG1" "reg1" 4 10, 5 4 0, S_0x12b611750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x600001706880_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
L_0x130058130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001706910_0 .net "clr", 0 0, L_0x130058130;  1 drivers
v0x6000017069a0_0 .net "d", 0 0, L_0x600000e0ce70;  alias, 1 drivers
L_0x1300580e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001706a30_0 .net "en", 0 0, L_0x1300580e8;  1 drivers
v0x600001706ac0_0 .net "q", 0 0, v0x6000017067f0_0;  alias, 1 drivers
S_0x12b610dc0 .scope generate, "loop1[0]" "loop1[0]" 5 13, 5 13 0, S_0x12b610c50;
 .timescale 0 0;
P_0x60000300a5c0 .param/l "i" 0 5 13, +C4<00>;
S_0x12b609110 .scope module, "DFFE1" "dffe_ref" 5 14, 6 1 0, S_0x12b610dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x6000017065b0_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x600001706640_0 .net "clr", 0 0, L_0x130058130;  alias, 1 drivers
v0x6000017066d0_0 .net "d", 0 0, L_0x600000e0ce70;  alias, 1 drivers
v0x600001706760_0 .net "en", 0 0, L_0x1300580e8;  alias, 1 drivers
v0x6000017067f0_0 .var "q", 0 0;
E_0x600002b081e0 .event posedge, v0x600001706640_0, v0x600001705a70_0;
S_0x12b609280 .scope module, "TFF3" "tff" 3 17, 4 3 0, S_0x12b611e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "clk";
L_0x600000e0cee0 .functor AND 1, L_0x600001404dc0, v0x600001707210_0, C4<1>, C4<1>;
L_0x600000e0cf50 .functor AND 1, L_0x600000e0caf0, L_0x600001404d20, C4<1>, C4<1>;
L_0x600000e0cfc0 .functor OR 1, L_0x600000e0cee0, L_0x600000e0cf50, C4<0>, C4<0>;
v0x600001707570_0 .net "D", 0 0, L_0x600000e0cfc0;  1 drivers
v0x600001707600_0 .net "Q", 0 0, v0x600001707210_0;  alias, 1 drivers
v0x600001707690_0 .net "T", 0 0, L_0x600000e0caf0;  alias, 1 drivers
v0x600001707720_0 .net *"_ivl_7", 0 0, L_0x600001404dc0;  1 drivers
v0x6000017077b0_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x600001707840_0 .net "nQ", 0 0, L_0x600001404d20;  alias, 1 drivers
v0x6000017078d0_0 .net "o1", 0 0, L_0x600000e0cee0;  1 drivers
v0x600001707960_0 .net "o2", 0 0, L_0x600000e0cf50;  1 drivers
L_0x600001404d20 .reduce/nor v0x600001707210_0;
L_0x600001404dc0 .reduce/nor L_0x600000e0caf0;
S_0x12b6093f0 .scope module, "REG1" "reg1" 4 10, 5 4 0, S_0x12b609280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x6000017072a0_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
L_0x1300581c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001707330_0 .net "clr", 0 0, L_0x1300581c0;  1 drivers
v0x6000017073c0_0 .net "d", 0 0, L_0x600000e0cfc0;  alias, 1 drivers
L_0x130058178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001707450_0 .net "en", 0 0, L_0x130058178;  1 drivers
v0x6000017074e0_0 .net "q", 0 0, v0x600001707210_0;  alias, 1 drivers
S_0x12b611090 .scope generate, "loop1[0]" "loop1[0]" 5 13, 5 13 0, S_0x12b6093f0;
 .timescale 0 0;
P_0x60000300a740 .param/l "i" 0 5 13, +C4<00>;
S_0x12b611200 .scope module, "DFFE1" "dffe_ref" 5 14, 6 1 0, S_0x12b611090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x600001706fd0_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x600001707060_0 .net "clr", 0 0, L_0x1300581c0;  alias, 1 drivers
v0x6000017070f0_0 .net "d", 0 0, L_0x600000e0cfc0;  alias, 1 drivers
v0x600001707180_0 .net "en", 0 0, L_0x130058178;  alias, 1 drivers
v0x600001707210_0 .var "q", 0 0;
E_0x600002b080c0 .event posedge, v0x600001707060_0, v0x600001705a70_0;
S_0x12b604b00 .scope module, "TFF4" "tff" 3 18, 4 3 0, S_0x12b611e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "clk";
L_0x600000e0d030 .functor AND 1, L_0x600001404f00, v0x600001707c30_0, C4<1>, C4<1>;
L_0x600000e0d0a0 .functor AND 1, L_0x600000e0cb60, L_0x600001404e60, C4<1>, C4<1>;
L_0x600000e0d110 .functor OR 1, L_0x600000e0d030, L_0x600000e0d0a0, C4<0>, C4<0>;
v0x600001700000_0 .net "D", 0 0, L_0x600000e0d110;  1 drivers
v0x600001700090_0 .net "Q", 0 0, v0x600001707c30_0;  alias, 1 drivers
v0x600001700120_0 .net "T", 0 0, L_0x600000e0cb60;  alias, 1 drivers
v0x6000017001b0_0 .net *"_ivl_7", 0 0, L_0x600001404f00;  1 drivers
v0x600001700240_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x6000017002d0_0 .net "nQ", 0 0, L_0x600001404e60;  alias, 1 drivers
v0x600001700360_0 .net "o1", 0 0, L_0x600000e0d030;  1 drivers
v0x6000017003f0_0 .net "o2", 0 0, L_0x600000e0d0a0;  1 drivers
L_0x600001404e60 .reduce/nor v0x600001707c30_0;
L_0x600001404f00 .reduce/nor L_0x600000e0cb60;
S_0x12b604c70 .scope module, "REG1" "reg1" 4 10, 5 4 0, S_0x12b604b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x600001707cc0_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
L_0x130058250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001707d50_0 .net "clr", 0 0, L_0x130058250;  1 drivers
v0x600001707de0_0 .net "d", 0 0, L_0x600000e0d110;  alias, 1 drivers
L_0x130058208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001707e70_0 .net "en", 0 0, L_0x130058208;  1 drivers
v0x600001707f00_0 .net "q", 0 0, v0x600001707c30_0;  alias, 1 drivers
S_0x12b604de0 .scope generate, "loop1[0]" "loop1[0]" 5 13, 5 13 0, S_0x12b604c70;
 .timescale 0 0;
P_0x60000300a900 .param/l "i" 0 5 13, +C4<00>;
S_0x12b604f50 .scope module, "DFFE1" "dffe_ref" 5 14, 6 1 0, S_0x12b604de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x6000017079f0_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x600001707a80_0 .net "clr", 0 0, L_0x130058250;  alias, 1 drivers
v0x600001707b10_0 .net "d", 0 0, L_0x600000e0d110;  alias, 1 drivers
v0x600001707ba0_0 .net "en", 0 0, L_0x130058208;  alias, 1 drivers
v0x600001707c30_0 .var "q", 0 0;
E_0x600002b08660 .event posedge, v0x600001707a80_0, v0x600001705a70_0;
S_0x12b605370 .scope module, "TFF5" "tff" 3 19, 4 3 0, S_0x12b611e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /INPUT 1 "clk";
L_0x600000e0d180 .functor AND 1, L_0x600001405040, v0x6000017006c0_0, C4<1>, C4<1>;
L_0x600000e0d1f0 .functor AND 1, L_0x600000e0cbd0, L_0x600001404fa0, C4<1>, C4<1>;
L_0x600000e0d260 .functor OR 1, L_0x600000e0d180, L_0x600000e0d1f0, C4<0>, C4<0>;
v0x600001700a20_0 .net "D", 0 0, L_0x600000e0d260;  1 drivers
v0x600001700ab0_0 .net "Q", 0 0, v0x6000017006c0_0;  alias, 1 drivers
v0x600001700b40_0 .net "T", 0 0, L_0x600000e0cbd0;  alias, 1 drivers
v0x600001700bd0_0 .net *"_ivl_7", 0 0, L_0x600001405040;  1 drivers
v0x600001700c60_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x600001700cf0_0 .net "nQ", 0 0, L_0x600001404fa0;  alias, 1 drivers
v0x600001700d80_0 .net "o1", 0 0, L_0x600000e0d180;  1 drivers
v0x600001700e10_0 .net "o2", 0 0, L_0x600000e0d1f0;  1 drivers
L_0x600001404fa0 .reduce/nor v0x6000017006c0_0;
L_0x600001405040 .reduce/nor L_0x600000e0cbd0;
S_0x12b6054e0 .scope module, "REG1" "reg1" 4 10, 5 4 0, S_0x12b605370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x600001700750_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
L_0x1300582e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000017007e0_0 .net "clr", 0 0, L_0x1300582e0;  1 drivers
v0x600001700870_0 .net "d", 0 0, L_0x600000e0d260;  alias, 1 drivers
L_0x130058298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001700900_0 .net "en", 0 0, L_0x130058298;  1 drivers
v0x600001700990_0 .net "q", 0 0, v0x6000017006c0_0;  alias, 1 drivers
S_0x12b605650 .scope generate, "loop1[0]" "loop1[0]" 5 13, 5 13 0, S_0x12b6054e0;
 .timescale 0 0;
P_0x60000300ab00 .param/l "i" 0 5 13, +C4<00>;
S_0x12b6057c0 .scope module, "DFFE1" "dffe_ref" 5 14, 6 1 0, S_0x12b605650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0x600001700480_0 .net "clk", 0 0, v0x6000017017a0_0;  alias, 1 drivers
v0x600001700510_0 .net "clr", 0 0, L_0x1300582e0;  alias, 1 drivers
v0x6000017005a0_0 .net "d", 0 0, L_0x600000e0d260;  alias, 1 drivers
v0x600001700630_0 .net "en", 0 0, L_0x130058298;  alias, 1 drivers
v0x6000017006c0_0 .var "q", 0 0;
E_0x600002b086f0 .event posedge, v0x600001700510_0, v0x600001705a70_0;
S_0x12b6041f0 .scope module, "tri_state" "tri_state" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /OUTPUT 1 "out";
o0x130021690 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000017018c0_0 name=_ivl_0
o0x1300216c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001701950_0 .net "in", 0 0, o0x1300216c0;  0 drivers
o0x1300216f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000017019e0_0 .net "oe", 0 0, o0x1300216f0;  0 drivers
v0x600001701a70_0 .net "out", 0 0, L_0x600001405180;  1 drivers
L_0x600001405180 .functor MUXZ 1, o0x130021690, o0x1300216c0, o0x1300216f0, C4<>;
    .scope S_0x12b6115e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001705dd0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x12b6115e0;
T_1 ;
    %wait E_0x600002b083c0;
    %load/vec4 v0x600001705c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001705dd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600001705d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600001705cb0_0;
    %assign/vec4 v0x600001705dd0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12b609110;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017067f0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x12b609110;
T_3 ;
    %wait E_0x600002b081e0;
    %load/vec4 v0x600001706640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017067f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001706760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000017066d0_0;
    %assign/vec4 v0x6000017067f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12b611200;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001707210_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x12b611200;
T_5 ;
    %wait E_0x600002b080c0;
    %load/vec4 v0x600001707060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001707210_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001707180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x6000017070f0_0;
    %assign/vec4 v0x600001707210_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12b604f50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001707c30_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x12b604f50;
T_7 ;
    %wait E_0x600002b08660;
    %load/vec4 v0x600001707a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001707c30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001707ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x600001707b10_0;
    %assign/vec4 v0x600001707c30_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12b6057c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017006c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x12b6057c0;
T_9 ;
    %wait E_0x600002b086f0;
    %load/vec4 v0x600001700510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017006c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001700630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000017005a0_0;
    %assign/vec4 v0x6000017006c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12b604080;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017017a0_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 11 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x12b604080;
T_11 ;
    %delay 10, 0;
    %load/vec4 v0x6000017017a0_0;
    %inv;
    %store/vec4 v0x6000017017a0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12b604080;
T_12 ;
    %wait E_0x600002b08600;
    %delay 1, 0;
    %vpi_call 2 19 "$display", "%b", v0x600001701830_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "counter_tb.v";
    "counter.v";
    "./tff.v";
    "./reg1.v";
    "./dffe_ref.v";
    "./tri_state.v";
