	component nios_system is
		port (
			clock_50_clk              : in  std_logic                    := 'X'; -- clk
			led_green_external_export : out std_logic_vector(7 downto 0);        -- export
			reset_reset_n             : in  std_logic                    := 'X'  -- reset_n
		);
	end component nios_system;

