#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011ECCA0 .scope module, "PIPELINE_REG_EX_WB" "PIPELINE_REG_EX_WB" 2 1;
 .timescale -9 -12;
v011EDB50_0 .net "alu_result_in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011ED7E0_0 .var "alu_result_out", 31 0;
v011ED3C0_0 .net "clock", 0 0, C4<z>; 0 drivers
v011ED628_0 .net "mem_data_in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v011ED520_0 .var "mem_data_out", 31 0;
v011EDC00_0 .net "memtoreg_in", 0 0, C4<z>; 0 drivers
v011EDD60_0 .var "memtoreg_out", 0 0;
v011ED578_0 .net "rd_in", 4 0, C4<zzzzz>; 0 drivers
v011ED418_0 .var "rd_out", 4 0;
v011ED788_0 .net "regwrite_in", 0 0, C4<z>; 0 drivers
v011ED680_0 .var "regwrite_out", 0 0;
v011ED838_0 .net "reset", 0 0, C4<z>; 0 drivers
E_011CFEC0 .event posedge, v011ED838_0, v011ED3C0_0;
S_011EC9F8 .scope module, "tb_riscv_core_axi" "tb_riscv_core_axi" 3 13;
 .timescale -9 -12;
P_011BD1E4 .param/l "AXI_READ_DELAY" 3 29, +C4<01>;
P_011BD1F8 .param/l "AXI_WRITE_DELAY" 3 30, +C4<01>;
P_011BD20C .param/l "CLK_PERIOD" 3 18, +C4<01010>;
P_011BD220 .param/l "DMEM_BASE" 3 25, C4<00010000000000000000000000000000>;
P_011BD234 .param/l "DMEM_SIZE" 3 26, C4<00000000000000000001000000000000>;
P_011BD248 .param/l "IMEM_BASE" 3 23, C4<00000000000000000000000000000000>;
P_011BD25C .param/l "IMEM_SIZE" 3 24, C4<00000000000000000001000000000000>;
P_011BD270 .param/l "RESET_CYCLES" 3 19, +C4<01010>;
P_011BD284 .param/l "TEST_TIMEOUT" 3 20, +C4<01100001101010000>;
v012FC408_0 .net "M_AXI_ARADDR", 31 0, v011ED890_0; 1 drivers
v012FC7D0_0 .net "M_AXI_ARPROT", 2 0, C4<000>; 1 drivers
v012FC988_0 .var "M_AXI_ARREADY", 0 0;
v012FC828_0 .net "M_AXI_ARVALID", 0 0, v011ED940_0; 1 drivers
v012FC720_0 .net "M_AXI_AWADDR", 31 0, v011ED6D8_0; 1 drivers
v012FC670_0 .net "M_AXI_AWPROT", 2 0, C4<000>; 1 drivers
v012FC880_0 .var "M_AXI_AWREADY", 0 0;
v012FC778_0 .net "M_AXI_AWVALID", 0 0, v011EDAA0_0; 1 drivers
v012FC1F8_0 .net "M_AXI_BREADY", 0 0, v011EDAF8_0; 1 drivers
v012FC148_0 .var "M_AXI_BRESP", 1 0;
v012FBEE0_0 .var "M_AXI_BVALID", 0 0;
v012FC618_0 .var "M_AXI_RDATA", 31 0;
v012FC1A0_0 .net "M_AXI_RREADY", 0 0, v011EDE10_0; 1 drivers
v012FBF38_0 .var "M_AXI_RRESP", 1 0;
v012FC4B8_0 .var "M_AXI_RVALID", 0 0;
v012FC460_0 .net "M_AXI_WDATA", 31 0, v011EE128_0; 1 drivers
v012FBF90_0 .var "M_AXI_WREADY", 0 0;
v012FC930_0 .net "M_AXI_WSTRB", 3 0, v011EE0D0_0; 1 drivers
v012FC250_0 .net "M_AXI_WVALID", 0 0, v011EE1D8_0; 1 drivers
v012FBFE8_0 .var "axi_ar_addr_latched", 31 0;
v012FC040_0 .var "axi_aw_addr_latched", 31 0;
v012FC0F0_0 .var/i "axi_rd_count", 31 0;
v012FC8D8_0 .var "axi_rd_pending", 0 0;
v012FC3B0_0 .var "axi_w_data_latched", 31 0;
v012FC2A8_0 .var "axi_w_strb_latched", 3 0;
v012FC6C8_0 .var "axi_wr_addr_done", 0 0;
v012FC300_0 .var/i "axi_wr_count", 31 0;
v012FC358_0 .var "axi_wr_data_done", 0 0;
v012FC510_0 .var "clk", 0 0;
v012FC568_0 .var/i "cycle_count", 31 0;
v012FC5C0_0 .net "debug_alu_result", 31 0, L_013083C8; 1 drivers
v012FD118_0 .net "debug_branch_taken", 0 0, L_01307FD8; 1 drivers
v012FD3D8_0 .net "debug_instr", 31 0, L_01307F30; 1 drivers
v012FD430_0 .net "debug_pc", 31 0, L_01307F68; 1 drivers
v012FCA38_0 .net "debug_stall", 0 0, L_01308080; 1 drivers
v012FD170 .array "dmem", 1023 0, 31 0;
v012FD220_0 .var/i "fail_count", 31 0;
v012FCC48 .array "imem", 1023 0, 31 0;
v012FCF60_0 .var/i "pass_count", 31 0;
v012FCA90_0 .var "rst_n", 0 0;
v012FCB40_0 .var "test_name", 255 0;
v012FD488_0 .var/i "test_num", 31 0;
S_011E9918 .scope task, "apply_reset" "apply_reset" 3 409, 3 409, S_011EC9F8;
 .timescale -9 -12;
TD_tb_riscv_core_axi.apply_reset ;
    %vpi_call 3 411 "$display", "[INFO] Applying reset...";
    %set/v v012FCA90_0, 0, 1;
    %movi 8, 10, 32;
    %set/v v012FDB68_0, 8, 32;
    %fork TD_tb_riscv_core_axi.wait_cycles, S_011E96F8;
    %join;
    %set/v v012FCA90_0, 1, 1;
    %movi 8, 2, 32;
    %set/v v012FDB68_0, 8, 32;
    %fork TD_tb_riscv_core_axi.wait_cycles, S_011E96F8;
    %join;
    %vpi_call 3 416 "$display", "[INFO] Reset released";
    %end;
S_011E9450 .scope task, "fail_test" "fail_test" 3 390, 3 390, S_011EC9F8;
 .timescale -9 -12;
v012FC098_0 .var "msg", 255 0;
TD_tb_riscv_core_axi.fail_test ;
    %load/v 8, v012FD220_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v012FD220_0, 8, 32;
    %vpi_call 3 394 "$display", "[FAIL] %0s", v012FC098_0;
    %vpi_call 3 395 "$display", "----------------------------------------\012";
    %end;
S_011E9DE0 .scope task, "load_memory_test_program" "load_memory_test_program" 3 342, 3 342, S_011EC9F8;
 .timescale -9 -12;
v012FD900_0 .var/i "i", 31 0;
TD_tb_riscv_core_axi.load_memory_test_program ;
    %set/v v012FD900_0, 0, 32;
T_2.0 ;
    %load/v 8, v012FD900_0, 32;
   %cmpi/s 8, 1024, 32;
    %jmp/0xz T_2.1, 5;
    %movi 8, 19, 32;
    %ix/getv/s 3, v012FD900_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v012FCC48, 8, 32;
t_0 ;
    %ix/getv/s 3, v012FD900_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v012FD170, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v012FD900_0, 32;
    %set/v v012FD900_0, 8, 32;
    %jmp T_2.0;
T_2.1 ;
    %movi 8, 10485907, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 268435735, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 1122339, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 74115, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 1122851, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 4268547, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 111, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v012FCC48, 8, 32;
    %vpi_call 3 360 "$display", "[INFO] Memory test program loaded";
    %vpi_call 3 361 "$display", "       Will write value 10 to memory and read back";
    %vpi_call 3 362 "$display", "       Expected: x3 = 10, x4 = 10";
    %end;
S_011E9340 .scope task, "load_program" "load_program" 3 315, 3 315, S_011EC9F8;
 .timescale -9 -12;
v012FD7A0_0 .var/i "i", 31 0;
TD_tb_riscv_core_axi.load_program ;
    %set/v v012FD7A0_0, 0, 32;
T_3.2 ;
    %load/v 8, v012FD7A0_0, 32;
   %cmpi/s 8, 1024, 32;
    %jmp/0xz T_3.3, 5;
    %movi 8, 19, 32;
    %ix/getv/s 3, v012FD7A0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v012FCC48, 8, 32;
t_2 ;
    %ix/getv/s 3, v012FD7A0_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v012FD170, 0, 32;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v012FD7A0_0, 32;
    %set/v v012FD7A0_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %movi 8, 5243027, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 3146003, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 2130355, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 1075872307, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 2134707, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 2134803, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 1049491, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 7537587, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v012FCC48, 8, 32;
    %movi 8, 111, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v012FCC48, 8, 32;
    %vpi_call 3 335 "$display", "[INFO] Program loaded - Simple arithmetic test";
    %vpi_call 3 336 "$display", "       Expected results:";
    %vpi_call 3 337 "$display", "       x1 = 5, x2 = 3, x3 = 8, x4 = 2";
    %vpi_call 3 338 "$display", "       x5 = 40, x6 = 20, x7 = 21";
    %end;
S_011E9D58 .scope task, "mem_write" "mem_write" 3 285, 3 285, S_011EC9F8;
 .timescale -9 -12;
v012FDCC8_0 .var "addr", 31 0;
v012FDDD0_0 .var "data", 31 0;
v012FD5E8_0 .var "new_data", 31 0;
v012FD640_0 .var "old_data", 31 0;
v012FDA60_0 .var "strb", 3 0;
v012FDAB8_0 .var "word_addr", 31 0;
TD_tb_riscv_core_axi.mem_write ;
    %movi 8, 268435456, 32;
    %load/v 40, v012FDCC8_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v012FDCC8_0, 32;
    %mov 41, 0, 1;
    %movi 42, 268439552, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v012FDCC8_0, 32;
    %mov 40, 0, 1;
    %subi 8, 268435456, 33;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 33;
    %set/v v012FDAB8_0, 8, 32;
    %load/v 40, v012FDAB8_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
    %load/av 8, v012FD170, 32;
    %set/v v012FD640_0, 8, 32;
    %load/v 8, v012FDA60_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_4.6, 8;
    %load/v 9, v012FDDD0_0, 8; Only need 8 of 32 bits
; Save base=9 wid=8 in lookaside.
    %jmp/1  T_4.8, 8;
T_4.6 ; End of true expr.
    %load/v 17, v012FD640_0, 8; Only need 8 of 32 bits
; Save base=17 wid=8 in lookaside.
    %jmp/0  T_4.7, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_4.8;
T_4.7 ;
    %mov 9, 17, 8; Return false value
T_4.8 ;
    %ix/load 0, 0, 0;
    %set/x0 v012FD5E8_0, 9, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.12, 4;
    %load/x1p 8, v012FDA60_0, 1;
    %jmp T_4.13;
T_4.12 ;
    %mov 8, 2, 1;
T_4.13 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_4.9, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.14, 4;
    %load/x1p 9, v012FDDD0_0, 8;
    %jmp T_4.15;
T_4.14 ;
    %mov 9, 2, 8;
T_4.15 ;
; Save base=9 wid=8 in lookaside.
    %jmp/1  T_4.11, 8;
T_4.9 ; End of true expr.
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.16, 4;
    %load/x1p 17, v012FD640_0, 8;
    %jmp T_4.17;
T_4.16 ;
    %mov 17, 2, 8;
T_4.17 ;
; Save base=17 wid=8 in lookaside.
    %jmp/0  T_4.10, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_4.11;
T_4.10 ;
    %mov 9, 17, 8; Return false value
T_4.11 ;
    %ix/load 0, 8, 0;
    %set/x0 v012FD5E8_0, 9, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.21, 4;
    %load/x1p 8, v012FDA60_0, 1;
    %jmp T_4.22;
T_4.21 ;
    %mov 8, 2, 1;
T_4.22 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_4.18, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.23, 4;
    %load/x1p 9, v012FDDD0_0, 8;
    %jmp T_4.24;
T_4.23 ;
    %mov 9, 2, 8;
T_4.24 ;
; Save base=9 wid=8 in lookaside.
    %jmp/1  T_4.20, 8;
T_4.18 ; End of true expr.
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.25, 4;
    %load/x1p 17, v012FD640_0, 8;
    %jmp T_4.26;
T_4.25 ;
    %mov 17, 2, 8;
T_4.26 ;
; Save base=17 wid=8 in lookaside.
    %jmp/0  T_4.19, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_4.20;
T_4.19 ;
    %mov 9, 17, 8; Return false value
T_4.20 ;
    %ix/load 0, 16, 0;
    %set/x0 v012FD5E8_0, 9, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.30, 4;
    %load/x1p 8, v012FDA60_0, 1;
    %jmp T_4.31;
T_4.30 ;
    %mov 8, 2, 1;
T_4.31 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_4.27, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.32, 4;
    %load/x1p 9, v012FDDD0_0, 8;
    %jmp T_4.33;
T_4.32 ;
    %mov 9, 2, 8;
T_4.33 ;
; Save base=9 wid=8 in lookaside.
    %jmp/1  T_4.29, 8;
T_4.27 ; End of true expr.
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.34, 4;
    %load/x1p 17, v012FD640_0, 8;
    %jmp T_4.35;
T_4.34 ;
    %mov 17, 2, 8;
T_4.35 ;
; Save base=17 wid=8 in lookaside.
    %jmp/0  T_4.28, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_4.29;
T_4.28 ;
    %mov 9, 17, 8; Return false value
T_4.29 ;
    %ix/load 0, 24, 0;
    %set/x0 v012FD5E8_0, 9, 8;
    %load/v 8, v012FD5E8_0, 32;
    %load/v 40, v012FDAB8_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v012FD170, 8, 32;
t_4 ;
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 3 307 "$display", "[WARNING] Write to unmapped/ROM address: 0x%08h", v012FDCC8_0;
T_4.5 ;
    %end;
S_011E9AB0 .scope task, "pass_test" "pass_test" 3 381, 3 381, S_011EC9F8;
 .timescale -9 -12;
v012FD958_0 .var "msg", 255 0;
TD_tb_riscv_core_axi.pass_test ;
    %load/v 8, v012FCF60_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v012FCF60_0, 8, 32;
    %vpi_call 3 385 "$display", "[PASS] %0s", v012FD958_0;
    %vpi_call 3 386 "$display", "----------------------------------------\012";
    %end;
S_011E9C48 .scope task, "start_test" "start_test" 3 369, 3 369, S_011EC9F8;
 .timescale -9 -12;
v012FD590_0 .var "name", 255 0;
TD_tb_riscv_core_axi.start_test ;
    %load/v 8, v012FD488_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v012FD488_0, 8, 32;
    %load/v 8, v012FD590_0, 256;
    %set/v v012FCB40_0, 8, 256;
    %vpi_call 3 374 "$display", "\012========================================";
    %vpi_call 3 375 "$display", "TEST %0d: %0s", v012FD488_0, v012FD590_0;
    %vpi_call 3 376 "$display", "Time: %0t ns", $time;
    %vpi_call 3 377 "$display", "========================================";
    %end;
S_011E9890 .scope task, "test_alu_operations" "test_alu_operations" 3 486, 3 486, S_011EC9F8;
 .timescale -9 -12;
TD_tb_riscv_core_axi.test_alu_operations ;
    %movi 8, 1818848869, 32;
    %movi 40, 1349087333, 32;
    %movi 72, 1634624544, 32;
    %movi 104, 1869509408, 32;
    %movi 136, 1918989417, 32;
    %movi 168, 542077029, 32;
    %movi 200, 4279381, 32;
    %movi 232, 0, 32;
    %set/v v012FD590_0, 8, 256;
    %fork TD_tb_riscv_core_axi.start_test, S_011E9C48;
    %join;
    %fork TD_tb_riscv_core_axi.load_program, S_011E9340;
    %join;
    %fork TD_tb_riscv_core_axi.apply_reset, S_011E9918;
    %join;
    %movi 8, 100, 32;
    %set/v v012FDB68_0, 8, 32;
    %fork TD_tb_riscv_core_axi.wait_cycles, S_011E96F8;
    %join;
    %vpi_call 3 497 "$display", "  Final PC: 0x%08h", v012FD430_0;
    %vpi_call 3 498 "$display", "  Final Instruction: 0x%08h", v012FD3D8_0;
    %vpi_call 3 499 "$display", "  AXI Reads: %0d", v012FC0F0_0;
    %movi 8, 5, 32;
    %load/v 40, v012FC0F0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_7.36, 5;
    %vpi_call 3 502 "$display", "[PASS] Pipeline executed with %0d instruction fetches", v012FC0F0_0;
    %movi 8, 1668574329, 32;
    %movi 40, 1869771365, 32;
    %movi 72, 1852252259, 32;
    %movi 104, 1668641897, 32;
    %movi 136, 543520869, 32;
    %movi 168, 1818848869, 32;
    %movi 200, 1349087333, 32;
    %movi 232, 0, 32;
    %set/v v012FD958_0, 8, 256;
    %fork TD_tb_riscv_core_axi.pass_test, S_011E9AB0;
    %join;
    %jmp T_7.37;
T_7.36 ;
    %movi 8, 1701997689, 32;
    %movi 40, 1886547824, 32;
    %movi 72, 1970562336, 32;
    %movi 104, 1702389091, 32;
    %movi 136, 1852797984, 32;
    %movi 168, 1684628512, 32;
    %movi 200, 1768842528, 32;
    %movi 232, 1768973676, 32;
    %movi 264, 80, 8;
    %set/v v012FC098_0, 8, 256;
    %fork TD_tb_riscv_core_axi.fail_test, S_011E9450;
    %join;
T_7.37 ;
    %end;
S_011E9EF0 .scope task, "test_axi_protocol" "test_axi_protocol" 3 572, 3 572, S_011EC9F8;
 .timescale -9 -12;
v012FDA08_0 .var/i "i", 31 0;
v012FDC18_0 .var "protocol_error", 0 0;
TD_tb_riscv_core_axi.test_axi_protocol ;
    %movi 8, 1634624357, 32;
    %movi 40, 1836084329, 32;
    %movi 72, 1814053743, 32;
    %movi 104, 1953457007, 32;
    %movi 136, 542143087, 32;
    %movi 168, 1281979493, 32;
    %movi 200, 1481192493, 32;
    %movi 232, 65, 32;
    %set/v v012FD590_0, 8, 256;
    %fork TD_tb_riscv_core_axi.start_test, S_011E9C48;
    %join;
    %fork TD_tb_riscv_core_axi.load_program, S_011E9340;
    %join;
    %fork TD_tb_riscv_core_axi.apply_reset, S_011E9918;
    %join;
    %set/v v012FDC18_0, 0, 1;
    %set/v v012FDA08_0, 0, 32;
T_8.38 ;
    %load/v 8, v012FDA08_0, 32;
   %cmpi/s 8, 100, 32;
    %jmp/0xz T_8.39, 5;
    %wait E_011D10C0;
    %load/v 8, v012FC828_0, 1;
    %load/v 9, v012FC988_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.40, 8;
    %wait E_011D10C0;
    %load/v 8, v012FC828_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.42, 8;
    %vpi_call 3 590 "$display", "  [ERROR] ARVALID deasserted before ARREADY!";
    %set/v v012FDC18_0, 1, 1;
T_8.42 ;
T_8.40 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v012FDA08_0, 32;
    %set/v v012FDA08_0, 8, 32;
    %jmp T_8.38;
T_8.39 ;
    %load/v 8, v012FDC18_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.44, 8;
    %movi 8, 1668574329, 32;
    %movi 40, 1869771365, 32;
    %movi 72, 1701060707, 32;
    %movi 104, 1819045751, 32;
    %movi 136, 1931503215, 32;
    %movi 168, 1920298085, 32;
    %movi 200, 1668246560, 32;
    %movi 232, 1919906927, 32;
    %movi 264, 1481187440, 32;
    %movi 296, 65, 8;
    %set/v v012FD958_0, 8, 256;
    %fork TD_tb_riscv_core_axi.pass_test, S_011E9AB0;
    %join;
    %jmp T_8.45;
T_8.44 ;
    %movi 8, 1668572516, 32;
    %movi 40, 1684370533, 32;
    %movi 72, 1869509408, 32;
    %movi 104, 1818326121, 32;
    %movi 136, 544631151, 32;
    %movi 168, 1868787564, 32;
    %movi 200, 1886547828, 32;
    %movi 232, 1096304928, 32;
    %set/v v012FC098_0, 8, 256;
    %fork TD_tb_riscv_core_axi.fail_test, S_011E9450;
    %join;
T_8.45 ;
    %end;
S_011EA330 .scope task, "test_instruction_fetch" "test_instruction_fetch" 3 455, 3 455, S_011EC9F8;
 .timescale -9 -12;
v012FDC70_0 .var/i "fetch_count", 31 0;
v012FDD20_0 .var/i "i", 31 0;
TD_tb_riscv_core_axi.test_instruction_fetch ;
    %movi 8, 541153353, 32;
    %movi 40, 544631137, 32;
    %movi 72, 1702126440, 32;
    %movi 104, 1869488198, 32;
    %movi 136, 1969452137, 32;
    %movi 168, 1853060210, 32;
    %movi 200, 73, 32;
    %movi 232, 0, 32;
    %set/v v012FD590_0, 8, 256;
    %fork TD_tb_riscv_core_axi.start_test, S_011E9C48;
    %join;
    %fork TD_tb_riscv_core_axi.apply_reset, S_011E9918;
    %join;
    %set/v v012FDC70_0, 0, 32;
    %set/v v012FDD20_0, 0, 32;
T_9.46 ;
    %load/v 8, v012FDD20_0, 32;
   %cmpi/s 8, 50, 32;
    %jmp/0xz T_9.47, 5;
    %wait E_011D10C0;
    %load/v 8, v012FC828_0, 1;
    %load/v 9, v012FC988_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.48, 8;
    %load/v 8, v012FDC70_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v012FDC70_0, 8, 32;
    %load/v 8, v012FDC70_0, 32;
   %cmpi/s 8, 5, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_9.50, 5;
    %load/v 8, v012FC408_0, 32;
    %set/v v012FD698_0, 8, 32;
    %fork TD_tb_riscv_core_axi.mem_read, S_011EA110;
    %join;
    %load/v  8, v012FD4E0_0, 32;
    %vpi_call 3 469 "$display", "  [%0t] Fetch #%0d: addr=0x%08h, data=0x%08h", $time, v012FDC70_0, v012FC408_0, T<8,32,u>;
T_9.50 ;
T_9.48 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v012FDD20_0, 32;
    %set/v v012FDD20_0, 8, 32;
    %jmp T_9.46;
T_9.47 ;
    %movi 8, 5, 32;
    %load/v 40, v012FDC70_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_9.52, 5;
    %vpi_call 3 476 "$display", "[PASS] Successfully fetched %0d instructions", v012FDC70_0;
    %movi 8, 1802071655, 32;
    %movi 40, 544698226, 32;
    %movi 72, 1702126440, 32;
    %movi 104, 1869488230, 32;
    %movi 136, 1969452137, 32;
    %movi 168, 1853060210, 32;
    %movi 200, 73, 32;
    %movi 232, 0, 32;
    %set/v v012FD958_0, 8, 256;
    %fork TD_tb_riscv_core_axi.pass_test, S_011E9AB0;
    %join;
    %jmp T_9.53;
T_9.52 ;
    %vpi_call 3 479 "$display", "[FAIL] Only %0d fetches detected (expected >= 5)", v012FDC70_0;
    %movi 8, 1667786099, 32;
    %movi 40, 543581556, 32;
    %movi 72, 1953066862, 32;
    %movi 104, 1953658211, 32;
    %movi 136, 543780467, 32;
    %movi 168, 1768255092, 32;
    %movi 200, 1717987683, 32;
    %movi 232, 1231975285, 32;
    %set/v v012FC098_0, 8, 256;
    %fork TD_tb_riscv_core_axi.fail_test, S_011E9450;
    %join;
T_9.53 ;
    %end;
S_011EA000 .scope task, "test_memory_operations" "test_memory_operations" 3 511, 3 511, S_011EC9F8;
 .timescale -9 -12;
v012FD538_0 .var/i "i", 31 0;
v012FD850_0 .var "load_addr", 31 0;
v012FD6F0_0 .var/i "load_detected", 31 0;
v012FD748_0 .var "store_addr", 31 0;
v012FD8A8_0 .var/i "store_detected", 31 0;
TD_tb_riscv_core_axi.test_memory_operations ;
    %movi 8, 1768910451, 32;
    %movi 40, 1701994868, 32;
    %movi 72, 1696616304, 32;
    %movi 104, 1400139634, 32;
    %movi 136, 1868653615, 32;
    %movi 168, 1920540748, 32;
    %movi 200, 1298492783, 32;
    %movi 232, 0, 32;
    %set/v v012FD590_0, 8, 256;
    %fork TD_tb_riscv_core_axi.start_test, S_011E9C48;
    %join;
    %fork TD_tb_riscv_core_axi.load_memory_test_program, S_011E9DE0;
    %join;
    %fork TD_tb_riscv_core_axi.apply_reset, S_011E9918;
    %join;
    %set/v v012FD8A8_0, 0, 32;
    %set/v v012FD6F0_0, 0, 32;
    %set/v v012FD748_0, 0, 32;
    %set/v v012FD850_0, 0, 32;
    %set/v v012FD538_0, 0, 32;
T_10.54 ;
    %load/v 8, v012FD538_0, 32;
   %cmpi/s 8, 300, 32;
    %jmp/0xz T_10.55, 5;
    %wait E_011D10C0;
    %load/v 8, v012FC778_0, 1;
    %load/v 9, v012FC880_0, 1;
    %and 8, 9, 1;
    %movi 9, 268435456, 32;
    %load/v 41, v012FC720_0, 32;
    %cmp/u 9, 41, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.56, 8;
    %load/v 8, v012FD8A8_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v012FD8A8_0, 8, 32;
    %load/v 8, v012FC720_0, 32;
    %set/v v012FD748_0, 8, 32;
    %vpi_call 3 536 "$display", "  [%0t] STORE #%0d: addr=0x%08h, data=0x%08h", $time, v012FD8A8_0, v012FC720_0, v012FC460_0;
T_10.56 ;
    %load/v 8, v012FC828_0, 1;
    %load/v 9, v012FC988_0, 1;
    %and 8, 9, 1;
    %movi 9, 268435456, 32;
    %load/v 41, v012FC408_0, 32;
    %cmp/u 9, 41, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.58, 8;
    %load/v 8, v012FD6F0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v012FD6F0_0, 8, 32;
    %load/v 8, v012FC408_0, 32;
    %set/v v012FD850_0, 8, 32;
    %vpi_call 3 544 "$display", "  [%0t] LOAD #%0d: addr=0x%08h", $time, v012FD6F0_0, v012FC408_0;
T_10.58 ;
    %load/v 8, v012FD8A8_0, 32;
    %cmp/s 0, 8, 32;
    %mov 8, 5, 1;
    %load/v 9, v012FD6F0_0, 32;
    %cmp/s 0, 9, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.60, 8;
    %movi 8, 300, 32;
    %set/v v012FD538_0, 8, 32;
T_10.60 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v012FD538_0, 32;
    %set/v v012FD538_0, 8, 32;
    %jmp T_10.54;
T_10.55 ;
    %vpi_call 3 554 "$display", "  Total stores: %0d", v012FD8A8_0;
    %vpi_call 3 555 "$display", "  Total loads: %0d", v012FD6F0_0;
    %load/v 8, v012FD8A8_0, 32;
    %cmp/s 0, 8, 32;
    %mov 8, 5, 1;
    %load/v 9, v012FD6F0_0, 32;
    %cmp/s 0, 9, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.62, 8;
    %vpi_call 3 558 "$display", "[PASS] Both STORE and LOAD detected";
    %movi 8, 1668574329, 32;
    %movi 40, 1869771365, 32;
    %movi 72, 1852252259, 32;
    %movi 104, 1869769577, 32;
    %movi 136, 1853038711, 32;
    %movi 168, 1635019119, 32;
    %movi 200, 1869636978, 32;
    %movi 232, 1869773088, 32;
    %movi 264, 5072237, 24;
    %set/v v012FD958_0, 8, 256;
    %fork TD_tb_riscv_core_axi.pass_test, S_011E9AB0;
    %join;
    %jmp T_10.63;
T_10.62 ;
    %load/v 8, v012FD8A8_0, 32;
    %cmp/s 0, 8, 32;
    %mov 8, 5, 1;
    %load/v 9, v012FD6F0_0, 32;
    %cmp/s 0, 9, 32;
    %or 8, 5, 1;
    %jmp/0xz  T_10.64, 8;
    %vpi_call 3 561 "$display", "[PARTIAL] Detected %0d stores and %0d loads", v012FD8A8_0, v012FD6F0_0;
    %movi 8, 1668572516, 32;
    %movi 40, 1684370533, 32;
    %movi 72, 1869509408, 32;
    %movi 104, 1918989417, 32;
    %movi 136, 544174181, 32;
    %movi 168, 1836020345, 32;
    %movi 200, 1696623973, 32;
    %movi 232, 5468013, 32;
    %set/v v012FD958_0, 8, 256;
    %fork TD_tb_riscv_core_axi.pass_test, S_011E9AB0;
    %join;
    %jmp T_10.65;
T_10.64 ;
    %vpi_call 3 564 "$display", "[INFO] No data memory access detected";
    %vpi_call 3 565 "$display", "       This may be normal if program hasn't reached memory instructions yet";
    %movi 8, 1668048243, 32;
    %movi 40, 807428985, 32;
    %movi 72, 1847604016, 32;
    %movi 104, 1701060713, 32;
    %movi 136, 1952801652, 32;
    %movi 168, 1931502693, 32;
    %movi 200, 1953066862, 32;
    %movi 232, 1885696609, 32;
    %movi 264, 1920540783, 32;
    %movi 296, 1835363695, 32;
    %movi 328, 5140256, 24;
    %set/v v012FC098_0, 8, 256;
    %fork TD_tb_riscv_core_axi.fail_test, S_011E9450;
    %join;
T_10.65 ;
T_10.63 ;
    %end;
S_011E9780 .scope task, "test_reset" "test_reset" 3 425, 3 425, S_011EC9F8;
 .timescale -9 -12;
v012FDBC0_0 .var "pc_at_reset", 31 0;
TD_tb_riscv_core_axi.test_reset ;
    %movi 8, 1818850425, 32;
    %movi 40, 1768910433, 32;
    %movi 72, 1970168692, 32;
    %movi 104, 1702109254, 32;
    %movi 136, 5399923, 32;
    %movi 168, 0, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %set/v v012FD590_0, 8, 256;
    %fork TD_tb_riscv_core_axi.start_test, S_011E9C48;
    %join;
    %set/v v012FCA90_0, 0, 1;
    %movi 8, 10, 32;
    %set/v v012FDB68_0, 8, 32;
    %fork TD_tb_riscv_core_axi.wait_cycles, S_011E96F8;
    %join;
    %wait E_011D10C0;
    %load/v 8, v012FD430_0, 32;
    %set/v v012FDBC0_0, 8, 32;
    %set/v v012FCA90_0, 1, 1;
    %movi 8, 1, 32;
    %set/v v012FDB68_0, 8, 32;
    %fork TD_tb_riscv_core_axi.wait_cycles, S_011E96F8;
    %join;
    %vpi_call 3 441 "$display", "  PC at reset: 0x%08h", v012FDBC0_0;
    %vpi_call 3 442 "$display", "  PC after 1 cycle: 0x%08h", v012FD430_0;
    %load/v 8, v012FDBC0_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 6, 1;
    %load/v 9, v012FD430_0, 32;
   %cmpi/u 9, 256, 32;
    %or 8, 5, 1;
    %jmp/0xz  T_11.66, 8;
    %movi 8, 1634625381, 32;
    %movi 40, 1768169586, 32;
    %movi 72, 544629100, 32;
    %movi 104, 1126197614, 32;
    %movi 136, 539828304, 32;
    %movi 168, 1702126948, 32;
    %movi 200, 1869443180, 32;
    %movi 232, 1702109283, 32;
    %movi 264, 5399923, 24;
    %set/v v012FD958_0, 8, 256;
    %fork TD_tb_riscv_core_axi.pass_test, S_011E9AB0;
    %join;
    %jmp T_11.67;
T_11.66 ;
    %vpi_call 3 448 "$display", "[FAIL] PC = 0x%08h (unexpected value)", v012FD430_0;
    %movi 8, 1634625381, 32;
    %movi 40, 1701060722, 32;
    %movi 72, 1885692788, 32;
    %movi 104, 1847616888, 32;
    %movi 136, 1869881449, 32;
    %movi 168, 1346576494, 32;
    %movi 200, 0, 32;
    %movi 232, 0, 32;
    %set/v v012FC098_0, 8, 256;
    %fork TD_tb_riscv_core_axi.fail_test, S_011E9450;
    %join;
T_11.67 ;
    %end;
S_011E96F8 .scope task, "wait_cycles" "wait_cycles" 3 399, 3 399, S_011EC9F8;
 .timescale -9 -12;
v012FDD78_0 .var/i "i", 31 0;
v012FDB68_0 .var/i "n", 31 0;
E_011D10C0 .event posedge, v011EDF18_0;
TD_tb_riscv_core_axi.wait_cycles ;
    %set/v v012FDD78_0, 0, 32;
T_12.68 ;
    %load/v 8, v012FDD78_0, 32;
    %load/v 40, v012FDB68_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_12.69, 5;
    %wait E_011D10C0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v012FDD78_0, 32;
    %set/v v012FDD78_0, 8, 32;
    %jmp T_12.68;
T_12.69 ;
    %end;
S_011EA110 .scope function, "mem_read" "mem_read" 3 263, 3 263, S_011EC9F8;
 .timescale -9 -12;
v012FD698_0 .var "addr", 31 0;
v012FD4E0_0 .var "mem_read", 31 0;
v012FD9B0_0 .var "word_addr", 31 0;
TD_tb_riscv_core_axi.mem_read ;
    %load/v 8, v012FD698_0, 32;
    %cmp/u 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v012FD698_0, 32;
    %mov 41, 0, 1;
   %cmpi/u 9, 4096, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.70, 8;
    %load/v 8, v012FD698_0, 32;
    %mov 40, 0, 1;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 33;
    %set/v v012FD9B0_0, 8, 32;
    %load/v 40, v012FD9B0_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
    %load/av 8, v012FCC48, 32;
    %set/v v012FD4E0_0, 8, 32;
    %jmp T_13.71;
T_13.70 ;
    %movi 8, 268435456, 32;
    %load/v 40, v012FD698_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v012FD698_0, 32;
    %mov 41, 0, 1;
    %movi 42, 268439552, 33;
    %cmp/u 9, 42, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.72, 8;
    %load/v 8, v012FD698_0, 32;
    %mov 40, 0, 1;
    %subi 8, 268435456, 33;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 33;
    %set/v v012FD9B0_0, 8, 32;
    %load/v 40, v012FD9B0_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
    %load/av 8, v012FD170, 32;
    %set/v v012FD4E0_0, 8, 32;
    %jmp T_13.73;
T_13.72 ;
    %movi 8, 3735928559, 32;
    %set/v v012FD4E0_0, 8, 32;
    %vpi_call 3 280 "$display", "[WARNING] Read from unmapped address: 0x%08h", v012FD698_0;
T_13.73 ;
T_13.71 ;
    %end;
S_011ED058 .scope module, "dut" "riscv_core_axi" 3 101, 4 13, S_011EC9F8;
 .timescale -9 -12;
L_012FBCA0 .functor NOT 1, v012FCA90_0, C4<0>, C4<0>, C4<0>;
v012FACB8_0 .alias "M_AXI_ARADDR", 31 0, v012FC408_0;
v012FAE18_0 .alias "M_AXI_ARPROT", 2 0, v012FC7D0_0;
v012FA790_0 .net "M_AXI_ARREADY", 0 0, v012FC988_0; 1 drivers
v012FA688_0 .alias "M_AXI_ARVALID", 0 0, v012FC828_0;
v012FA738_0 .alias "M_AXI_AWADDR", 31 0, v012FC720_0;
v012F8FD8_0 .alias "M_AXI_AWPROT", 2 0, v012FC670_0;
v012F94A8_0 .net "M_AXI_AWREADY", 0 0, v012FC880_0; 1 drivers
v012F9710_0 .alias "M_AXI_AWVALID", 0 0, v012FC778_0;
v012F96B8_0 .alias "M_AXI_BREADY", 0 0, v012FC1F8_0;
v012F8F80_0 .net "M_AXI_BRESP", 1 0, v012FC148_0; 1 drivers
v012F98C8_0 .net "M_AXI_BVALID", 0 0, v012FBEE0_0; 1 drivers
v012F9500_0 .net "M_AXI_RDATA", 31 0, v012FC618_0; 1 drivers
v012F8ED0_0 .alias "M_AXI_RREADY", 0 0, v012FC1A0_0;
v012F8F28_0 .net "M_AXI_RRESP", 1 0, v012FBF38_0; 1 drivers
v012F9190_0 .net "M_AXI_RVALID", 0 0, v012FC4B8_0; 1 drivers
v012F9030_0 .alias "M_AXI_WDATA", 31 0, v012FC460_0;
v012F9558_0 .net "M_AXI_WREADY", 0 0, v012FBF90_0; 1 drivers
v012F9608_0 .alias "M_AXI_WSTRB", 3 0, v012FC930_0;
v012F93F8_0 .alias "M_AXI_WVALID", 0 0, v012FC250_0;
v012F93A0_0 .net "clk", 0 0, v012FC510_0; 1 drivers
v012F92F0_0 .alias "debug_alu_result", 31 0, v012FC5C0_0;
v012F9768_0 .alias "debug_branch_taken", 0 0, v012FD118_0;
v012F9348_0 .alias "debug_instruction", 31 0, v012FD3D8_0;
v012F97C0_0 .alias "debug_pc", 31 0, v012FD430_0;
v012F9138_0 .alias "debug_stall", 0 0, v012FCA38_0;
v012F9978_0 .net "dmem_addr", 31 0, L_01308DA0; 1 drivers
v012F9088_0 .net "dmem_rdata", 31 0, v012BDBD8_0; 1 drivers
v012F9240_0 .net "dmem_ready", 0 0, v012BD6B0_0; 1 drivers
v012F9818_0 .net "dmem_valid", 0 0, L_013082B0; 1 drivers
v012F9450_0 .net "dmem_wdata", 31 0, v012FA630_0; 1 drivers
v012F9298_0 .net "dmem_we", 0 0, L_01308438; 1 drivers
v012F90E0_0 .net "dmem_wstrb", 3 0, v012FA580_0; 1 drivers
v012F9660_0 .net "if_error", 0 0, v012BDA20_0; 1 drivers
v012F9870_0 .net "imem_addr", 31 0, v012F5C40_0; 1 drivers
v012F91E8_0 .net "imem_rdata", 31 0, v012BD448_0; 1 drivers
v012F95B0_0 .net "imem_ready", 0 0, v012BD810_0; 1 drivers
v012F9920_0 .net "imem_valid", 0 0, v012F5EA8_0; 1 drivers
v012FD7F8_0 .net "mem_error", 0 0, v012BDB80_0; 1 drivers
v012FDE28_0 .net "reset", 0 0, L_012FBCA0; 1 drivers
v012FDB10_0 .net "rst_n", 0 0, v012FCA90_0; 1 drivers
S_011ECF48 .scope module, "cpu_datapath" "datapath" 4 87, 5 14, S_011ED058;
 .timescale -9 -12;
L_012FB418 .functor BUFZ 1, L_01308668, C4<0>, C4<0>, C4<0>;
L_012FB920 .functor BUFZ 32, L_01306940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_012FBB18 .functor OR 1, v012F4C38_0, v012F84F8_0, C4<0>, C4<0>;
L_01308940 .functor AND 1, v012F3B80_0, L_01305FA0, C4<1>, C4<1>;
L_01308668 .functor OR 1, v012BDE98_0, v012F3F48_0, C4<0>, C4<0>;
L_01308DA0 .functor BUFZ 32, v012F6EC0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_013082B0 .functor OR 1, v012F9A28_0, v012F9AD8_0, C4<0>, C4<0>;
L_01308438 .functor BUFZ 1, v012F9AD8_0, C4<0>, C4<0>, C4<0>;
L_013082E8 .functor AND 1, L_013068E8, L_01306050, C4<1>, C4<1>;
L_01307F68 .functor BUFZ 32, v012F60B8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01307F30 .functor BUFZ 32, v012F5C98_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_013083C8 .functor BUFZ 32, v012F49F0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01307FD8 .functor BUFZ 1, L_012FB418, C4<0>, C4<0>, C4<0>;
L_01308128 .functor BUFZ 32, L_012FB920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01308080 .functor BUFZ 1, v012F4C38_0, C4<0>, C4<0>, C4<0>;
L_01308160 .functor BUFZ 2, v012F4890_0, C4<00>, C4<00>, C4<00>;
L_012FB8E8 .functor BUFZ 2, v012F3B28_0, C4<00>, C4<00>, C4<00>;
v012F6218_0 .net *"_s100", 2 0, C4<101>; 1 drivers
v012F7230_0 .net *"_s102", 0 0, L_01306050; 1 drivers
v012F7390_0 .net *"_s30", 6 0, C4<0010111>; 1 drivers
v012F7808_0 .net *"_s34", 6 0, C4<0110111>; 1 drivers
v012F6FC8_0 .net *"_s38", 6 0, C4<1100111>; 1 drivers
v012F73E8_0 .net *"_s4", 31 0, C4<00000000000000000000000001110011>; 1 drivers
v012F72E0_0 .net *"_s42", 6 0, C4<1100011>; 1 drivers
v012F7128_0 .net *"_s46", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v012F6F70_0 .net *"_s48", 31 0, L_013062B8; 1 drivers
v012F7700_0 .net *"_s53", 0 0, L_01305FA0; 1 drivers
v012F7338_0 .net *"_s54", 0 0, L_01308940; 1 drivers
v012F7288_0 .net *"_s58", 6 0, C4<1101111>; 1 drivers
v012F6F18_0 .net *"_s67", 30 0, L_01305F48; 1 drivers
v012F7078_0 .net *"_s68", 0 0, C4<0>; 1 drivers
v012F7910_0 .net *"_s76", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v012F70D0_0 .net *"_s96", 2 0, C4<100>; 1 drivers
v012F7020_0 .net *"_s98", 0 0, L_013068E8; 1 drivers
v012F7180_0 .net "alu_control_ex", 3 0, v012F7440_0; 1 drivers
v012F7440_0 .var "alu_control_ex_reg", 3 0;
v012F7758_0 .net "alu_control_id", 3 0, v012F6798_0; 1 drivers
v012F77B0_0 .net "alu_in1", 31 0, L_01306680; 1 drivers
v012F7860_0 .var "alu_in1_forwarded", 31 0;
v012F71D8_0 .net "alu_in2", 31 0, L_013066D8; 1 drivers
v012F78B8_0 .alias "alu_result_debug", 31 0, v012FC5C0_0;
v012F7968_0 .net "alu_result_ex", 31 0, v012F49F0_0; 1 drivers
v012F7498_0 .net "alu_result_mem", 31 0, v012F6EC0_0; 1 drivers
v012F6EC0_0 .var "alu_result_mem_reg", 31 0;
v012F74F0_0 .net "alu_result_wb", 31 0, v012F7548_0; 1 drivers
v012F7548_0 .var "alu_result_wb_reg", 31 0;
v012F75A0_0 .net "aluop_id", 1 0, v012F68A0_0; 1 drivers
v012F75F8_0 .net "alusrc_ex", 0 0, v012F3B80_0; 1 drivers
v012F7650_0 .net "alusrc_id", 0 0, v012F6A00_0; 1 drivers
v012F76A8_0 .net "branch_decision", 0 0, v012BDE98_0; 1 drivers
v012F7A70_0 .net "branch_ex", 0 0, v012F3EF0_0; 1 drivers
v012F7C28_0 .net "branch_id", 0 0, v012F6848_0; 1 drivers
v012F7B78_0 .alias "branch_taken_debug", 0 0, v012FD118_0;
v012F7E38_0 .net "branch_taken_detected", 0 0, L_01308668; 1 drivers
v012F7BD0_0 .net "branch_taken_reg", 0 0, L_012FB418; 1 drivers
v012F7D88_0 .net "branch_target_calc", 31 0, L_01306940; 1 drivers
v012F79C0_0 .net "branch_target_debug", 31 0, L_01308128; 1 drivers
v012F7DE0_0 .net "branch_target_pc_based", 31 0, L_01305EF0; 1 drivers
v012F7A18_0 .net "branch_target_reg", 31 0, L_012FB920; 1 drivers
v012F7AC8_0 .net "byte_size_ex", 1 0, v012F7B20_0; 1 drivers
v012F7B20_0 .var "byte_size_ex_reg", 1 0;
v012F7C80_0 .net "byte_size_id", 1 0, v012F68F8_0; 1 drivers
v012F7CD8_0 .var "byte_size_mem", 1 0;
v012F7D30_0 .alias "clock", 0 0, v012F93A0_0;
v012F8970_0 .alias "dmem_addr", 31 0, v012F9978_0;
v012F8600_0 .alias "dmem_rdata", 31 0, v012F9088_0;
v012F8188_0 .alias "dmem_ready", 0 0, v012F9240_0;
v012F7EC8_0 .alias "dmem_valid", 0 0, v012F9818_0;
v012F84A0_0 .alias "dmem_wdata", 31 0, v012F9450_0;
v012F83F0_0 .alias "dmem_we", 0 0, v012F9298_0;
v012F7F20_0 .alias "dmem_wstrb", 3 0, v012F90E0_0;
v012F8918_0 .net "flush_id_ex", 0 0, v012F52C0_0; 1 drivers
v012F8238_0 .net "flush_if_id", 0 0, v012F5318_0; 1 drivers
v012F7F78_0 .net "forward_a", 1 0, v012F4890_0; 1 drivers
v012F7FD0_0 .net "forward_a_debug", 1 0, L_01308160; 1 drivers
v012F80D8_0 .net "forward_b", 1 0, v012F3B28_0; 1 drivers
v012F8550_0 .net "forward_b_debug", 1 0, L_012FB8E8; 1 drivers
v012F86B0_0 .var "forwarded_data2", 31 0;
v012F8080_0 .net "funct3_ex", 2 0, v012F4260_0; 1 drivers
v012F8398_0 .net "funct3_id", 2 0, L_012FD2D0; 1 drivers
v012F8760_0 .var "funct3_mem", 2 0;
v012F8448_0 .net "funct7_ex", 6 0, v012F4520_0; 1 drivers
v012F8708_0 .net "funct7_id", 6 0, L_012FCD50; 1 drivers
v012F84F8_0 .var "halt", 0 0;
v012F8868_0 .alias "imem_addr", 31 0, v012F9870_0;
v012F8810_0 .alias "imem_rdata", 31 0, v012F91E8_0;
v012F8658_0 .alias "imem_ready", 0 0, v012F95B0_0;
v012F8028_0 .alias "imem_valid", 0 0, v012F9920_0;
v012F87B8_0 .net "imm_ex", 31 0, v012F3A78_0; 1 drivers
v012F88C0_0 .net "imm_id", 31 0, v012F4E48_0; 1 drivers
v012F8130_0 .alias "instruction_current", 31 0, v012FD3D8_0;
v012F81E0_0 .net "instruction_id", 31 0, v012F6428_0; 1 drivers
v012F8290_0 .net "instruction_if", 31 0, v012F5C98_0; 1 drivers
v012F82E8_0 .net "is_auipc", 0 0, L_01306628; 1 drivers
v012F85A8_0 .net "is_branch", 0 0, L_01306890; 1 drivers
v012F8340_0 .net "is_ecall_id", 0 0, L_012FCBF0; 1 drivers
v012F8B28_0 .net "is_jal", 0 0, L_013063C0; 1 drivers
v012F8BD8_0 .net "is_jalr", 0 0, L_01306788; 1 drivers
v012F8D38_0 .net "is_lui", 0 0, L_01306998; 1 drivers
v012F8B80_0 .net "jalr_target", 31 0, L_01306838; 1 drivers
v012F8CE0_0 .net "jalr_target_aligned", 31 0, L_01306368; 1 drivers
v012F8D90_0 .net "jump_ex", 0 0, v012F3F48_0; 1 drivers
v012F8C30_0 .net "jump_id", 0 0, v012F63D0_0; 1 drivers
v012F8DE8_0 .var "jump_mem", 0 0;
v012F8E40_0 .net "jump_wb", 0 0, v012F8C88_0; 1 drivers
v012F8C88_0 .var "jump_wb_reg", 0 0;
v012F89C8_0 .net "less_than", 0 0, L_01306100; 1 drivers
v012F8A20_0 .net "less_than_u", 0 0, L_01306158; 1 drivers
v012F8A78_0 .net "mem_data_wb", 31 0, v012F8AD0_0; 1 drivers
v012F8AD0_0 .var "mem_data_wb_reg", 31 0;
v012F9EA0_0 .net "mem_out_debug", 31 0, v012FA478_0; 1 drivers
v012FA478_0 .var "mem_read_data", 31 0;
v012FA318_0 .net "memread_ex", 0 0, v012F3FA0_0; 1 drivers
v012F99D0_0 .net "memread_id", 0 0, v012F5AE0_0; 1 drivers
v012F9A28_0 .var "memread_mem", 0 0;
v012F9D40_0 .net "memtoreg_ex", 0 0, v012F3AD0_0; 1 drivers
v012FA000_0 .net "memtoreg_id", 0 0, v012F61C0_0; 1 drivers
v012FA210_0 .var "memtoreg_mem", 0 0;
v012F9A80_0 .net "memtoreg_wb", 0 0, v012F9CE8_0; 1 drivers
v012F9CE8_0 .var "memtoreg_wb_reg", 0 0;
v012F9F50_0 .net "memwrite_ex", 0 0, v012F3FF8_0; 1 drivers
v012FA3C8_0 .net "memwrite_id", 0 0, v012F6320_0; 1 drivers
v012F9AD8_0 .var "memwrite_mem", 0 0;
v012F9B30_0 .net "opcode_ex", 6 0, v012FA2C0_0; 1 drivers
v012FA2C0_0 .var "opcode_ex_reg", 6 0;
v012F9B88_0 .net "opcode_id", 6 0, L_012FCB98; 1 drivers
v012FA370_0 .alias "pc_current", 31 0, v012FD430_0;
v012F9D98_0 .net "pc_ex", 31 0, v012F3C88_0; 1 drivers
v012F9EF8_0 .net "pc_id", 31 0, v012F6480_0; 1 drivers
v012F9BE0_0 .net "pc_if", 31 0, v012F60B8_0; 1 drivers
v012FA0B0_0 .net "pc_plus_4_ex", 31 0, L_01305FF8; 1 drivers
v012FA420_0 .var "pc_plus_4_mem", 31 0;
v012FA268_0 .net "pc_plus_4_wb", 31 0, v012F9DF0_0; 1 drivers
v012F9DF0_0 .var "pc_plus_4_wb_reg", 31 0;
v012F9C38_0 .net "rd_ex", 4 0, v012F41B0_0; 1 drivers
v012F9C90_0 .net "rd_id", 4 0, L_012FC9E0; 1 drivers
v012F9E48_0 .net "rd_mem", 4 0, v012F9FA8_0; 1 drivers
v012F9FA8_0 .var "rd_mem_reg", 4 0;
v012FA058_0 .net "rd_wb", 4 0, v012FA108_0; 1 drivers
v012FA108_0 .var "rd_wb_reg", 4 0;
v012FA160_0 .net "read_data1_ex", 31 0, v012F4AD8_0; 1 drivers
v012FA1B8_0 .net "read_data1_id", 31 0, L_012FCF08; 1 drivers
v012FAC08_0 .net "read_data2_ex", 31 0, v012F54D0_0; 1 drivers
v012FA7E8_0 .net "read_data2_id", 31 0, L_01306208; 1 drivers
v012FA4D0_0 .net "regwrite_ex", 0 0, v012F4CE8_0; 1 drivers
v012FAAA8_0 .net "regwrite_id", 0 0, v012F62C8_0; 1 drivers
v012FAD10_0 .net "regwrite_mem", 0 0, v012FAA50_0; 1 drivers
v012FAA50_0 .var "regwrite_mem_reg", 0 0;
v012FA840_0 .net "regwrite_wb", 0 0, v012FAC60_0; 1 drivers
v012FAC60_0 .var "regwrite_wb_reg", 0 0;
v012FA898_0 .alias "reset", 0 0, v012FDE28_0;
v012FAD68_0 .net "rs1_ex", 4 0, v012F4B88_0; 1 drivers
v012FA5D8_0 .net "rs1_id", 4 0, L_012FD1C8; 1 drivers
v012FADC0_0 .net "rs2_ex", 4 0, v012F4D98_0; 1 drivers
v012FA528_0 .net "rs2_id", 4 0, L_012FCCA0; 1 drivers
v012FA9A0_0 .net "sign_ext", 0 0, L_013082E8; 1 drivers
v012FA6E0_0 .net "stall", 0 0, v012F4C38_0; 1 drivers
v012FA8F0_0 .alias "stall_debug", 0 0, v012FCA38_0;
v012FA948_0 .net "stall_with_halt", 0 0, L_012FBB18; 1 drivers
v012FAB00_0 .net "wb_data_temp", 31 0, L_01306310; 1 drivers
v012FA630_0 .var "wdata_aligned", 31 0;
v012FAB58_0 .var "write_data_mem", 31 0;
v012FA9F8_0 .net "write_data_wb", 31 0, L_013060A8; 1 drivers
v012FA580_0 .var "wstrb", 3 0;
v012FABB0_0 .net "zero_flag", 0 0, L_013065D0; 1 drivers
E_011D1160 .event edge, v012F7CD8_0, v012F7498_0, v012FA9A0_0, v012BDBD8_0;
E_011D1000 .event edge, v012F7CD8_0, v012FAB58_0;
E_011D10E0 .event edge, v012F7CD8_0, v012F7498_0;
E_011D1020 .event edge, v012F3B28_0, v012F54D0_0, v012F66E8_0, v012F7498_0;
E_011D1280 .event edge, v012F4890_0, v012F4AD8_0, v012F66E8_0, v012F7498_0;
L_012FCBF0 .cmp/eq 32, v012F6428_0, C4<00000000000000000000000001110011>;
L_012FCB98 .part v012F6428_0, 0, 7;
L_012FC9E0 .part v012F6428_0, 7, 5;
L_012FD2D0 .part v012F6428_0, 12, 3;
L_012FD1C8 .part v012F6428_0, 15, 5;
L_012FCCA0 .part v012F6428_0, 20, 5;
L_012FCD50 .part v012F6428_0, 25, 7;
L_01306628 .cmp/eq 7, v012FA2C0_0, C4<0010111>;
L_01306998 .cmp/eq 7, v012FA2C0_0, C4<0110111>;
L_01306788 .cmp/eq 7, v012FA2C0_0, C4<1100111>;
L_01306890 .cmp/eq 7, v012FA2C0_0, C4<1100011>;
L_013062B8 .functor MUXZ 32, v012F7860_0, C4<00000000000000000000000000000000>, L_01306998, C4<>;
L_01306680 .functor MUXZ 32, L_013062B8, v012F3C88_0, L_01306628, C4<>;
L_01305FA0 .reduce/nor L_01306890;
L_013066D8 .functor MUXZ 32, v012F86B0_0, v012F3A78_0, L_01308940, C4<>;
L_013063C0 .cmp/eq 7, v012FA2C0_0, C4<1101111>;
L_01306838 .arith/sum 32, v012F7860_0, v012F3A78_0;
L_01305EF0 .arith/sum 32, v012F3C88_0, v012F3A78_0;
L_01305F48 .part L_01306838, 1, 31;
L_01306368 .concat [ 1 31 0 0], C4<0>, L_01305F48;
L_01306940 .functor MUXZ 32, L_01305EF0, L_01306368, L_01306788, C4<>;
L_01305FF8 .arith/sum 32, v012F3C88_0, C4<00000000000000000000000000000100>;
L_013068E8 .cmp/ne 3, v012F8760_0, C4<100>;
L_01306050 .cmp/ne 3, v012F8760_0, C4<101>;
L_01306310 .functor MUXZ 32, v012F7548_0, v012F8AD0_0, v012F9CE8_0, C4<>;
L_013060A8 .functor MUXZ 32, L_01306310, v012F9DF0_0, v012F8C88_0, C4<>;
S_011E9F78 .scope module, "ifu" "IFU" 5 84, 6 1, S_011ECF48;
 .timescale -9 -12;
v012F5C98_0 .var "Instruction_Code", 31 0;
v012F5B90_0 .var "PC", 31 0;
v012F5CF0_0 .var "PC_current_instr", 31 0;
v012F60B8_0 .var "PC_out", 31 0;
v012F5DA0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v012F5DF8_0 .net *"_s2", 31 0, L_012FD0C0; 1 drivers
v012F64D8_0 .net *"_s4", 31 0, L_012FCCF8; 1 drivers
v012F5BE8_0 .alias "clock", 0 0, v012F93A0_0;
v012F5C40_0 .var "imem_addr", 31 0;
v012F5E50_0 .alias "imem_rdata", 31 0, v012F91E8_0;
v012F5D48_0 .alias "imem_ready", 0 0, v012F95B0_0;
v012F5EA8_0 .var "imem_valid", 0 0;
v012F5F00_0 .net "next_pc", 31 0, L_012FCFB8; 1 drivers
v012F5F58_0 .alias "pc_src", 0 0, v012F7BD0_0;
v012F6008_0 .alias "reset", 0 0, v012FDE28_0;
v012F6110_0 .alias "stall", 0 0, v012FA948_0;
v012F6168_0 .alias "target_pc", 31 0, v012F7A18_0;
E_011D2760 .event edge, v012F5CF0_0;
E_011D2820 .event edge, v012F5B90_0;
L_012FD0C0 .arith/sum 32, v012F5B90_0, C4<00000000000000000000000000000100>;
L_012FCCF8 .functor MUXZ 32, L_012FD0C0, L_012FB920, L_012FB418, C4<>;
L_012FCFB8 .functor MUXZ 32, L_012FCCF8, v012F5B90_0, L_012FBB18, C4<>;
S_011E9B38 .scope module, "if_id_reg" "PIPELINE_REG_IF_ID" 5 106, 7 1, S_011ECF48;
 .timescale -9 -12;
P_011D23A4 .param/l "NOP" 7 13, C4<00000000000000000000000000010011>;
v012F6530_0 .alias "clock", 0 0, v012F93A0_0;
v012F6270_0 .alias "flush", 0 0, v012F8238_0;
v012F6378_0 .alias "instr_in", 31 0, v012F8290_0;
v012F6428_0 .var "instr_out", 31 0;
v012F6060_0 .alias "pc_in", 31 0, v012F9BE0_0;
v012F6480_0 .var "pc_out", 31 0;
v012F5A88_0 .alias "reset", 0 0, v012FDE28_0;
v012F5FB0_0 .alias "stall", 0 0, v012FA6E0_0;
S_011E95E8 .scope module, "control_unit" "control" 5 136, 8 8, S_011ECF48;
 .timescale -9 -12;
P_012F6A64 .param/l "ALU_ADD" 8 45, C4<0000>;
P_012F6A78 .param/l "ALU_AND" 8 47, C4<0010>;
P_012F6A8C .param/l "ALU_DIV" 8 57, C4<1100>;
P_012F6AA0 .param/l "ALU_DIVU" 8 58, C4<1101>;
P_012F6AB4 .param/l "ALU_MUL" 8 55, C4<1010>;
P_012F6AC8 .param/l "ALU_MULH" 8 56, C4<1011>;
P_012F6ADC .param/l "ALU_OR" 8 48, C4<0011>;
P_012F6AF0 .param/l "ALU_REM" 8 59, C4<1110>;
P_012F6B04 .param/l "ALU_REMU" 8 60, C4<1111>;
P_012F6B18 .param/l "ALU_SLL" 8 50, C4<0101>;
P_012F6B2C .param/l "ALU_SLT" 8 53, C4<1000>;
P_012F6B40 .param/l "ALU_SLTU" 8 54, C4<1001>;
P_012F6B54 .param/l "ALU_SRA" 8 52, C4<0111>;
P_012F6B68 .param/l "ALU_SRL" 8 51, C4<0110>;
P_012F6B7C .param/l "ALU_SUB" 8 46, C4<0001>;
P_012F6B90 .param/l "ALU_XOR" 8 49, C4<0100>;
P_012F6BA4 .param/l "F3_ADD_SUB" 8 66, C4<000>;
P_012F6BB8 .param/l "F3_AND" 8 73, C4<111>;
P_012F6BCC .param/l "F3_BEQ" 8 83, C4<000>;
P_012F6BE0 .param/l "F3_BGE" 8 86, C4<101>;
P_012F6BF4 .param/l "F3_BGEU" 8 88, C4<111>;
P_012F6C08 .param/l "F3_BLT" 8 85, C4<100>;
P_012F6C1C .param/l "F3_BLTU" 8 87, C4<110>;
P_012F6C30 .param/l "F3_BNE" 8 84, C4<001>;
P_012F6C44 .param/l "F3_BYTE" 8 76, C4<000>;
P_012F6C58 .param/l "F3_BYTE_U" 8 79, C4<100>;
P_012F6C6C .param/l "F3_DIV" 8 93, C4<100>;
P_012F6C80 .param/l "F3_DIVU" 8 94, C4<101>;
P_012F6C94 .param/l "F3_HALF" 8 77, C4<001>;
P_012F6CA8 .param/l "F3_HALF_U" 8 80, C4<101>;
P_012F6CBC .param/l "F3_MUL" 8 91, C4<000>;
P_012F6CD0 .param/l "F3_MULH" 8 92, C4<001>;
P_012F6CE4 .param/l "F3_OR" 8 72, C4<110>;
P_012F6CF8 .param/l "F3_REM" 8 95, C4<110>;
P_012F6D0C .param/l "F3_REMU" 8 96, C4<111>;
P_012F6D20 .param/l "F3_SLL" 8 67, C4<001>;
P_012F6D34 .param/l "F3_SLT" 8 68, C4<010>;
P_012F6D48 .param/l "F3_SLTU" 8 69, C4<011>;
P_012F6D5C .param/l "F3_SRL_SRA" 8 71, C4<101>;
P_012F6D70 .param/l "F3_WORD" 8 78, C4<010>;
P_012F6D84 .param/l "F3_XOR" 8 70, C4<100>;
P_012F6D98 .param/l "F7_DEFAULT" 8 102, C4<0000000>;
P_012F6DAC .param/l "F7_MULDIV" 8 104, C4<0000001>;
P_012F6DC0 .param/l "F7_SUB_SRA" 8 103, C4<0100000>;
P_012F6DD4 .param/l "OP_AUIPC" 8 39, C4<0010111>;
P_012F6DE8 .param/l "OP_BRANCH" 8 35, C4<1100011>;
P_012F6DFC .param/l "OP_I_TYPE" 8 32, C4<0010011>;
P_012F6E10 .param/l "OP_JAL" 8 36, C4<1101111>;
P_012F6E24 .param/l "OP_JALR" 8 37, C4<1100111>;
P_012F6E38 .param/l "OP_LOAD" 8 33, C4<0000011>;
P_012F6E4C .param/l "OP_LUI" 8 38, C4<0110111>;
P_012F6E60 .param/l "OP_R_TYPE" 8 31, C4<0110011>;
P_012F6E74 .param/l "OP_STORE" 8 34, C4<0100011>;
v012F6798_0 .var "alu_control", 3 0;
v012F68A0_0 .var "aluop", 1 0;
v012F6A00_0 .var "alusrc", 0 0;
v012F6848_0 .var "branch", 0 0;
v012F68F8_0 .var "byte_size", 1 0;
v012F65E0_0 .alias "funct3", 2 0, v012F8398_0;
v012F6638_0 .alias "funct7", 6 0, v012F8708_0;
v012F63D0_0 .var "jump", 0 0;
v012F5AE0_0 .var "memread", 0 0;
v012F61C0_0 .var "memtoreg", 0 0;
v012F6320_0 .var "memwrite", 0 0;
v012F5B38_0 .alias "opcode", 6 0, v012F9B88_0;
v012F62C8_0 .var "regwrite", 0 0;
E_011D1340 .event edge, v012F5B38_0, v012F3C30_0, v012F4310_0;
S_011ECEC0 .scope module, "register_file" "reg_file" 5 158, 9 1, S_011ECF48;
 .timescale -9 -12;
L_012FBBC0 .functor AND 1, v012FAC60_0, L_012FCDA8, C4<1>, C4<1>;
L_012FB990 .functor AND 1, L_012FBBC0, L_012FCE00, C4<1>, C4<1>;
L_012FBE28 .functor AND 1, v012FAC60_0, L_012FD068, C4<1>, C4<1>;
L_012FBDF0 .functor AND 1, L_012FBE28, L_012FD278, C4<1>, C4<1>;
v012F5000_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v012F4C90_0 .net *"_s10", 4 0, C4<00000>; 1 drivers
v012F5210_0 .net *"_s12", 0 0, L_012FCE00; 1 drivers
v012F4D40_0 .net *"_s14", 0 0, L_012FB990; 1 drivers
v012F4FA8_0 .net *"_s16", 31 0, L_012FCE58; 1 drivers
v012F5160_0 .net *"_s18", 31 0, L_012FCEB0; 1 drivers
v012F53C8_0 .net *"_s2", 0 0, L_012FCAE8; 1 drivers
v012F5370_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v012F5420_0 .net *"_s24", 0 0, L_012FD010; 1 drivers
v012F5528_0 .net *"_s26", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v012F5580_0 .net *"_s28", 0 0, L_012FD068; 1 drivers
v012F59A0_0 .net *"_s30", 0 0, L_012FBE28; 1 drivers
v012F55D8_0 .net *"_s32", 4 0, C4<00000>; 1 drivers
v012F5948_0 .net *"_s34", 0 0, L_012FD278; 1 drivers
v012F59F8_0 .net *"_s36", 0 0, L_012FBDF0; 1 drivers
v012F5630_0 .net *"_s38", 31 0, L_012FD328; 1 drivers
v012F5688_0 .net *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v012F56E0_0 .net *"_s40", 31 0, L_012FD380; 1 drivers
v012F5790_0 .net *"_s6", 0 0, L_012FCDA8; 1 drivers
v012F5738_0 .net *"_s8", 0 0, L_012FBBC0; 1 drivers
v012F58F0_0 .alias "clock", 0 0, v012F93A0_0;
v012F57E8_0 .var/i "i", 31 0;
v012F5840_0 .alias "read_data1", 31 0, v012FA1B8_0;
v012F5898_0 .alias "read_data2", 31 0, v012FA7E8_0;
v012F6690_0 .alias "read_reg_num1", 4 0, v012FA5D8_0;
v012F69A8_0 .alias "read_reg_num2", 4 0, v012FA528_0;
v012F6740 .array "registers", 0 31, 31 0;
v012F67F0_0 .alias "regwrite", 0 0, v012FA840_0;
v012F6950_0 .alias "reset", 0 0, v012FDE28_0;
v012F66E8_0 .alias "write_data", 31 0, v012FA9F8_0;
v012F6588_0 .alias "write_reg", 4 0, v012FA058_0;
L_012FCAE8 .cmp/eq 5, L_012FD1C8, C4<00000>;
L_012FCDA8 .cmp/eq 5, v012FA108_0, L_012FD1C8;
L_012FCE00 .cmp/ne 5, v012FA108_0, C4<00000>;
L_012FCE58 .array/port v012F6740, L_012FD1C8;
L_012FCEB0 .functor MUXZ 32, L_012FCE58, L_013060A8, L_012FB990, C4<>;
L_012FCF08 .functor MUXZ 32, L_012FCEB0, C4<00000000000000000000000000000000>, L_012FCAE8, C4<>;
L_012FD010 .cmp/eq 5, L_012FCCA0, C4<00000>;
L_012FD068 .cmp/eq 5, v012FA108_0, L_012FCCA0;
L_012FD278 .cmp/ne 5, v012FA108_0, C4<00000>;
L_012FD328 .array/port v012F6740, L_012FCCA0;
L_012FD380 .functor MUXZ 32, L_012FD328, L_013060A8, L_012FBDF0, C4<>;
L_01306208 .functor MUXZ 32, L_012FD380, C4<00000000000000000000000000000000>, L_012FD010, C4<>;
S_011ECE38 .scope module, "immediate_gen" "imm_gen" 5 173, 10 1, S_011ECF48;
 .timescale -9 -12;
P_0117ECAC .param/l "OP_AUIPC" 10 17, C4<0010111>;
P_0117ECC0 .param/l "OP_BRANCH" 10 15, C4<1100011>;
P_0117ECD4 .param/l "OP_I_TYPE" 10 11, C4<0010011>;
P_0117ECE8 .param/l "OP_JAL" 10 18, C4<1101111>;
P_0117ECFC .param/l "OP_JALR" 10 13, C4<1100111>;
P_0117ED10 .param/l "OP_LOAD" 10 12, C4<0000011>;
P_0117ED24 .param/l "OP_LUI" 10 16, C4<0110111>;
P_0117ED38 .param/l "OP_R_TYPE" 10 10, C4<0110011>;
P_0117ED4C .param/l "OP_STORE" 10 14, C4<0100011>;
v012F4E48_0 .var "imm", 31 0;
v012F51B8_0 .alias "instr", 31 0, v012F81E0_0;
v012F4DF0_0 .net "opcode", 6 0, L_01306260; 1 drivers
E_011D1140 .event edge, v012F4DF0_0, v012F51B8_0;
L_01306260 .part v012F6428_0, 0, 7;
S_011ECDB0 .scope module, "hazard_unit" "hazard_detection" 5 183, 11 1, S_011ECF48;
 .timescale -9 -12;
v012F50B0_0 .alias "branch_taken", 0 0, v012F7E38_0;
v012F52C0_0 .var "flush_id_ex", 0 0;
v012F5318_0 .var "flush_if_id", 0 0;
v012F4BE0_0 .alias "memread_id_ex", 0 0, v012FA318_0;
v012F5478_0 .alias "rd_id_ex", 4 0, v012F9C38_0;
v012F5108_0 .alias "rs1_id", 4 0, v012FA5D8_0;
v012F4A80_0 .alias "rs2_id", 4 0, v012FA528_0;
v012F4C38_0 .var "stall", 0 0;
E_011D0F20/0 .event edge, v012F3FA0_0, v012F41B0_0, v012F5268_0, v012F4EF8_0;
E_011D0F20/1 .event edge, v012F50B0_0;
E_011D0F20 .event/or E_011D0F20/0, E_011D0F20/1;
S_011ECD28 .scope module, "id_ex_reg" "PIPELINE_REG_ID_EX" 5 207, 12 1, S_011ECF48;
 .timescale -9 -12;
v012F3CE0_0 .alias "alusrc_in", 0 0, v012F7650_0;
v012F3B80_0 .var "alusrc_out", 0 0;
v012F3D90_0 .alias "branch_in", 0 0, v012F7C28_0;
v012F3EF0_0 .var "branch_out", 0 0;
v012F3BD8_0 .alias "clock", 0 0, v012F93A0_0;
v012F4050_0 .alias "flush", 0 0, v012F8918_0;
v012F4310_0 .alias "funct3_in", 2 0, v012F8398_0;
v012F4260_0 .var "funct3_out", 2 0;
v012F3C30_0 .alias "funct7_in", 6 0, v012F8708_0;
v012F4520_0 .var "funct7_out", 6 0;
v012F40A8_0 .alias "imm_in", 31 0, v012F88C0_0;
v012F3A78_0 .var "imm_out", 31 0;
v012F4158_0 .alias "jump_in", 0 0, v012F8C30_0;
v012F3F48_0 .var "jump_out", 0 0;
v012F3E40_0 .alias "memread_in", 0 0, v012F99D0_0;
v012F3FA0_0 .var "memread_out", 0 0;
v012F43C0_0 .alias "memtoreg_in", 0 0, v012FA000_0;
v012F3AD0_0 .var "memtoreg_out", 0 0;
v012F4418_0 .alias "memwrite_in", 0 0, v012FA3C8_0;
v012F3FF8_0 .var "memwrite_out", 0 0;
v012F4100_0 .alias "pc_in", 31 0, v012F9EF8_0;
v012F3C88_0 .var "pc_out", 31 0;
v012F4368_0 .alias "rd_in", 4 0, v012F9C90_0;
v012F41B0_0 .var "rd_out", 4 0;
v012F4208_0 .alias "read_data1_in", 31 0, v012FA1B8_0;
v012F4AD8_0 .var "read_data1_out", 31 0;
v012F4EA0_0 .alias "read_data2_in", 31 0, v012FA7E8_0;
v012F54D0_0 .var "read_data2_out", 31 0;
v012F5058_0 .alias "regwrite_in", 0 0, v012FAAA8_0;
v012F4CE8_0 .var "regwrite_out", 0 0;
v012F4B30_0 .alias "reset", 0 0, v012FDE28_0;
v012F5268_0 .alias "rs1_in", 4 0, v012FA5D8_0;
v012F4B88_0 .var "rs1_out", 4 0;
v012F4EF8_0 .alias "rs2_in", 4 0, v012FA528_0;
v012F4D98_0 .var "rs2_out", 4 0;
v012F4F50_0 .net "stall", 0 0, C4<0>; 1 drivers
E_011D1060 .event posedge, v012F4B30_0, v011EDF18_0;
S_011EC5B8 .scope module, "forward_unit" "forwarding_unit" 5 277, 13 1, S_011ECF48;
 .timescale -9 -12;
v012F4890_0 .var "forward_a", 1 0;
v012F3B28_0 .var "forward_b", 1 0;
v012F42B8_0 .alias "rd_mem", 4 0, v012F9E48_0;
v012F3E98_0 .alias "rd_wb", 4 0, v012FA058_0;
v012F3DE8_0 .alias "regwrite_mem", 0 0, v012FAD10_0;
v012F3D38_0 .alias "regwrite_wb", 0 0, v012FA840_0;
v012F4470_0 .alias "rs1_ex", 4 0, v012FAD68_0;
v012F44C8_0 .alias "rs2_ex", 4 0, v012FADC0_0;
E_011D1040/0 .event edge, v012F3DE8_0, v012F42B8_0, v012F4470_0, v012F3D38_0;
E_011D1040/1 .event edge, v012F3E98_0, v012F44C8_0;
E_011D1040 .event/or E_011D1040/0, E_011D1040/1;
S_011EC750 .scope module, "alu_unit" "alu" 5 329, 14 12, S_011ECF48;
 .timescale -9 -12;
P_01187254 .param/l "ALU_ADD" 14 27, C4<0000>;
P_01187268 .param/l "ALU_AND" 14 29, C4<0010>;
P_0118727C .param/l "ALU_DIV" 14 39, C4<1100>;
P_01187290 .param/l "ALU_DIVU" 14 40, C4<1101>;
P_011872A4 .param/l "ALU_MUL" 14 37, C4<1010>;
P_011872B8 .param/l "ALU_MULH" 14 38, C4<1011>;
P_011872CC .param/l "ALU_OR" 14 30, C4<0011>;
P_011872E0 .param/l "ALU_REM" 14 41, C4<1110>;
P_011872F4 .param/l "ALU_REMU" 14 42, C4<1111>;
P_01187308 .param/l "ALU_SLL" 14 32, C4<0101>;
P_0118731C .param/l "ALU_SLT" 14 35, C4<1000>;
P_01187330 .param/l "ALU_SLTU" 14 36, C4<1001>;
P_01187344 .param/l "ALU_SRA" 14 34, C4<0111>;
P_01187358 .param/l "ALU_SRL" 14 33, C4<0110>;
P_0118736C .param/l "ALU_SUB" 14 28, C4<0001>;
P_01187380 .param/l "ALU_XOR" 14 31, C4<0100>;
v012BDB28_0 .net/s *"_s0", 63 0, L_01306730; 1 drivers
v012F48E8_0 .net/s *"_s2", 63 0, L_01306470; 1 drivers
v012F45D0_0 .net *"_s8", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v012F4940_0 .alias "alu_control", 3 0, v012F7180_0;
v012F49F0_0 .var "alu_result", 31 0;
v012F4998_0 .alias "in1", 31 0, v012F77B0_0;
v012F4788_0 .alias/s "in1_signed", 31 0, v012F77B0_0;
v012F4578_0 .alias "in2", 31 0, v012F71D8_0;
v012F4628_0 .alias/s "in2_signed", 31 0, v012F71D8_0;
v012F4680_0 .alias "less_than", 0 0, v012F89C8_0;
v012F46D8_0 .alias "less_than_u", 0 0, v012F8A20_0;
v012F4730_0 .net/s "mul_result_signed", 63 0, L_01306418; 1 drivers
v012F47E0_0 .net "mul_result_unsigned", 63 0, L_013067E0; 1 drivers
v012F4838_0 .alias "zero_flag", 0 0, v012FABB0_0;
E_011D11C0 .event edge, v012F4940_0, v012F4998_0, v012F4578_0, v012F4730_0;
L_01306730 .extend/s 64, L_01306680;
L_01306470 .extend/s 64, L_013066D8;
L_01306418 .arith/mult 64, L_01306730, L_01306470;
L_013067E0 .arith/mult 64, L_01306680, L_013066D8;
L_013065D0 .cmp/eq 32, v012F49F0_0, C4<00000000000000000000000000000000>;
L_01306100 .cmp/gt.s 32, L_013066D8, L_01306680;
L_01306158 .cmp/gt 32, L_013066D8, L_01306680;
S_011ED1F0 .scope module, "branch_unit" "branch_logic" 5 342, 15 1, S_011ECF48;
 .timescale -9 -12;
P_011EC6CC .param/l "BEQ" 15 18, C4<000>;
P_011EC6E0 .param/l "BGE" 15 21, C4<101>;
P_011EC6F4 .param/l "BGEU" 15 23, C4<111>;
P_011EC708 .param/l "BLT" 15 20, C4<100>;
P_011EC71C .param/l "BLTU" 15 22, C4<110>;
P_011EC730 .param/l "BNE" 15 19, C4<001>;
v012BDDE8_0 .alias "branch", 0 0, v012F7A70_0;
v012BDE40_0 .alias "funct3", 2 0, v012F8080_0;
v012BD550_0 .alias "less_than", 0 0, v012F89C8_0;
v012BD760_0 .alias "less_than_u", 0 0, v012F8A20_0;
v012BDE98_0 .var "taken", 0 0;
v012BDA78_0 .alias "zero_flag", 0 0, v012FABB0_0;
E_011D0FA0/0 .event edge, v012BDDE8_0, v012BDE40_0, v012BDA78_0, v012BD550_0;
E_011D0FA0/1 .event edge, v012BD760_0;
E_011D0FA0 .event/or E_011D0FA0/0, E_011D0FA0/1;
S_011ECB90 .scope module, "mem_arbiter" "mem_access_unit" 4 123, 16 11, S_011ED058;
 .timescale -9 -12;
P_011A0B74 .param/l "ARB_IDLE" 16 74, C4<00>;
P_011A0B88 .param/l "ARB_IF" 16 76, C4<10>;
P_011A0B9C .param/l "ARB_MEM" 16 75, C4<01>;
v01129748_0 .alias "M_AXI_ARADDR", 31 0, v012FC408_0;
v01129538_0 .alias "M_AXI_ARPROT", 2 0, v012FC7D0_0;
v01129850_0 .alias "M_AXI_ARREADY", 0 0, v012FA790_0;
v01129590_0 .alias "M_AXI_ARVALID", 0 0, v012FC828_0;
v01129958_0 .alias "M_AXI_AWADDR", 31 0, v012FC720_0;
v011297F8_0 .alias "M_AXI_AWPROT", 2 0, v012FC670_0;
v011297A0_0 .alias "M_AXI_AWREADY", 0 0, v012F94A8_0;
v011299B0_0 .alias "M_AXI_AWVALID", 0 0, v012FC778_0;
v01129A08_0 .alias "M_AXI_BREADY", 0 0, v012FC1F8_0;
v01129A60_0 .alias "M_AXI_BRESP", 1 0, v012F8F80_0;
v012BE3C0_0 .alias "M_AXI_BVALID", 0 0, v012F98C8_0;
v012BE208_0 .alias "M_AXI_RDATA", 31 0, v012F9500_0;
v012BE368_0 .alias "M_AXI_RREADY", 0 0, v012FC1A0_0;
v012BE100_0 .alias "M_AXI_RRESP", 1 0, v012F8F28_0;
v012BE310_0 .alias "M_AXI_RVALID", 0 0, v012F9190_0;
v012BDFA0_0 .alias "M_AXI_WDATA", 31 0, v012FC460_0;
v012BDFF8_0 .alias "M_AXI_WREADY", 0 0, v012F9558_0;
v012BDF48_0 .alias "M_AXI_WSTRB", 3 0, v012FC930_0;
v012BE158_0 .alias "M_AXI_WVALID", 0 0, v012FC250_0;
v012BE2B8_0 .var "arb_next", 1 0;
v012BE1B0_0 .var "arb_state", 1 0;
v012BE260_0 .net "axi_cpu_addr", 31 0, v012BD7B8_0; 1 drivers
v012BE050_0 .net "axi_cpu_error", 0 0, v011EDF70_0; 1 drivers
v012BE0A8_0 .net "axi_cpu_rdata", 31 0, v011EDFC8_0; 1 drivers
v012BDCE0_0 .net "axi_cpu_ready", 0 0, v01129698_0; 1 drivers
v012BDEF0_0 .net "axi_cpu_req", 0 0, v012BD8C0_0; 1 drivers
v012BDD38_0 .net "axi_cpu_wdata", 31 0, v012BDAD0_0; 1 drivers
v012BDC30_0 .net "axi_cpu_wr", 0 0, v012BDC88_0; 1 drivers
v012BD658_0 .net "axi_cpu_wstrb", 3 0, v012BD708_0; 1 drivers
v012BDD90_0 .alias "clk", 0 0, v012F93A0_0;
v012BD5A8_0 .alias "if_addr", 31 0, v012F9870_0;
v012BD448_0 .var "if_data", 31 0;
v012BDA20_0 .var "if_error", 0 0;
v012BD810_0 .var "if_ready", 0 0;
v012BD600_0 .alias "if_req", 0 0, v012F9920_0;
v012BD4A0_0 .alias "mem_addr", 31 0, v012F9978_0;
v012BDB80_0 .var "mem_error", 0 0;
v012BDBD8_0 .var "mem_rdata", 31 0;
v012BD6B0_0 .var "mem_ready", 0 0;
v012BD4F8_0 .alias "mem_req", 0 0, v012F9818_0;
v012BD918_0 .alias "mem_wdata", 31 0, v012F9450_0;
v012BD868_0 .alias "mem_wr", 0 0, v012F9298_0;
v012BD970_0 .alias "mem_wstrb", 3 0, v012F90E0_0;
v012BD7B8_0 .var "mux_addr", 31 0;
v012BD8C0_0 .var "mux_req", 0 0;
v012BDAD0_0 .var "mux_wdata", 31 0;
v012BDC88_0 .var "mux_wr", 0 0;
v012BD708_0 .var "mux_wstrb", 3 0;
v012BD9C8_0 .alias "rst_n", 0 0, v012FDB10_0;
E_011D0020/0 .event edge, v012BE1B0_0, v012BD4F8_0, v012BD4A0_0, v012BD918_0;
E_011D0020/1 .event edge, v012BD970_0, v012BD868_0, v012BD600_0, v012BD5A8_0;
E_011D0020 .event/or E_011D0020/0, E_011D0020/1;
E_011D0040 .event edge, v012BE1B0_0, v012BD4F8_0, v012BD600_0, v01129698_0;
S_011EC7D8 .scope module, "axi_master" "axi4_lite_master_if" 16 241, 17 10, S_011ECB90;
 .timescale -9 -12;
P_011200DC .param/l "IDLE" 17 74, C4<000>;
P_011200F0 .param/l "PROT_DEFAULT" 17 63, C4<000>;
P_01120104 .param/l "READ_ADDR" 17 78, C4<100>;
P_01120118 .param/l "READ_DATA" 17 79, C4<101>;
P_0112012C .param/l "RESP_DECERR" 17 68, C4<11>;
P_01120140 .param/l "RESP_EXOKAY" 17 66, C4<01>;
P_01120154 .param/l "RESP_OKAY" 17 65, C4<00>;
P_01120168 .param/l "RESP_SLVERR" 17 67, C4<10>;
P_0112017C .param/l "WRITE_ADDR" 17 75, C4<001>;
P_01120190 .param/l "WRITE_DATA" 17 76, C4<010>;
P_011201A4 .param/l "WRITE_RESP" 17 77, C4<011>;
v011ED890_0 .var "M_AXI_ARADDR", 31 0;
v011ED8E8_0 .alias "M_AXI_ARPROT", 2 0, v012FC7D0_0;
v011EDD08_0 .alias "M_AXI_ARREADY", 0 0, v012FA790_0;
v011ED940_0 .var "M_AXI_ARVALID", 0 0;
v011ED6D8_0 .var "M_AXI_AWADDR", 31 0;
v011ED9F0_0 .alias "M_AXI_AWPROT", 2 0, v012FC670_0;
v011EDA48_0 .alias "M_AXI_AWREADY", 0 0, v012F94A8_0;
v011EDAA0_0 .var "M_AXI_AWVALID", 0 0;
v011EDAF8_0 .var "M_AXI_BREADY", 0 0;
v011EDBA8_0 .alias "M_AXI_BRESP", 1 0, v012F8F80_0;
v011EE230_0 .alias "M_AXI_BVALID", 0 0, v012F98C8_0;
v011EDDB8_0 .alias "M_AXI_RDATA", 31 0, v012F9500_0;
v011EDE10_0 .var "M_AXI_RREADY", 0 0;
v011EE078_0 .alias "M_AXI_RRESP", 1 0, v012F8F28_0;
v011EE180_0 .alias "M_AXI_RVALID", 0 0, v012F9190_0;
v011EE128_0 .var "M_AXI_WDATA", 31 0;
v011EDE68_0 .alias "M_AXI_WREADY", 0 0, v012F9558_0;
v011EE0D0_0 .var "M_AXI_WSTRB", 3 0;
v011EE1D8_0 .var "M_AXI_WVALID", 0 0;
v011EE020_0 .var "addr_reg", 31 0;
v011EDF18_0 .alias "clk", 0 0, v012F93A0_0;
v011EDEC0_0 .alias "cpu_addr", 31 0, v012BE260_0;
v011EDF70_0 .var "cpu_error", 0 0;
v011EDFC8_0 .var "cpu_rdata", 31 0;
v01129698_0 .var "cpu_ready", 0 0;
v011298A8_0 .alias "cpu_req", 0 0, v012BDEF0_0;
v01129AB8_0 .alias "cpu_wdata", 31 0, v012BDD38_0;
v01129640_0 .alias "cpu_wr", 0 0, v012BDC30_0;
v01129430_0 .alias "cpu_wstrb", 3 0, v012BD658_0;
v011295E8_0 .var "next_state", 2 0;
v01129900_0 .var "req_pending", 0 0;
v011296F0_0 .alias "rst_n", 0 0, v012FDB10_0;
v01129488_0 .var "state", 2 0;
v01129B68_0 .var "wdata_reg", 31 0;
v01129B10_0 .var "wr_reg", 0 0;
v011294E0_0 .var "wstrb_reg", 3 0;
E_011D0320/0 .event negedge, v011296F0_0;
E_011D0320/1 .event posedge, v011EDF18_0;
E_011D0320 .event/or E_011D0320/0, E_011D0320/1;
E_011D0380/0 .event edge, v01129488_0, v01129900_0, v01129B10_0, v011EDA48_0;
E_011D0380/1 .event edge, v011EDE68_0, v011EE230_0, v011EDD08_0, v011EE180_0;
E_011D0380 .event/or E_011D0380/0, E_011D0380/1;
    .scope S_011ECCA0;
T_14 ;
    %wait E_011CFEC0;
    %load/v 8, v011ED838_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011ED680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDD60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED7E0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED520_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011ED418_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v011ED788_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011ED680_0, 0, 8;
    %load/v 8, v011EDC00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDD60_0, 0, 8;
    %load/v 8, v011EDB50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED7E0_0, 0, 8;
    %load/v 8, v011ED628_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED520_0, 0, 8;
    %load/v 8, v011ED578_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011ED418_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_011E9F78;
T_15 ;
    %wait E_011D2820;
    %load/v 8, v012F5B90_0, 32;
    %set/v v012F5C40_0, 8, 32;
    %set/v v012F5EA8_0, 1, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_011E9F78;
T_16 ;
    %wait E_011D1060;
    %load/v 8, v012F6008_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012F5B90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F5CF0_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v012F6110_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v012F5B90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F5CF0_0, 0, 8;
T_16.2 ;
    %load/v 8, v012F6110_0, 1;
    %jmp/0xz  T_16.4, 8;
    %load/v 8, v012F5B90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F5B90_0, 0, 8;
    %jmp T_16.5;
T_16.4 ;
    %load/v 8, v012F5F58_0, 1;
    %jmp/0xz  T_16.6, 8;
    %load/v 8, v012F6168_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F5B90_0, 0, 8;
    %jmp T_16.7;
T_16.6 ;
    %ix/load 0, 4, 0;
    %load/vp0 8, v012F5B90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F5B90_0, 0, 8;
T_16.7 ;
T_16.5 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_011E9F78;
T_17 ;
    %wait E_011D1060;
    %load/v 8, v012F6008_0, 1;
    %jmp/0xz  T_17.0, 8;
    %movi 8, 19, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F5C98_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v012F6110_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v012F5C98_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F5C98_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v012F5E50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F5C98_0, 0, 8;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_011E9F78;
T_18 ;
    %wait E_011D2760;
    %load/v 8, v012F5CF0_0, 32;
    %set/v v012F60B8_0, 8, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_011E9B38;
T_19 ;
    %wait E_011D1060;
    %load/v 8, v012F5A88_0, 1;
    %jmp/0xz  T_19.0, 8;
    %movi 8, 19, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F6428_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012F6480_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v012F6270_0, 1;
    %jmp/0xz  T_19.2, 8;
    %movi 8, 19, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F6428_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012F6480_0, 0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v012F5FB0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, v012F6378_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F6428_0, 0, 8;
    %load/v 8, v012F6060_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F6480_0, 0, 8;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_011E95E8;
T_20 ;
    %wait E_011D1340;
    %set/v v012F62C8_0, 0, 1;
    %set/v v012F6A00_0, 0, 1;
    %set/v v012F5AE0_0, 0, 1;
    %set/v v012F6320_0, 0, 1;
    %set/v v012F61C0_0, 0, 1;
    %set/v v012F6848_0, 0, 1;
    %set/v v012F63D0_0, 0, 1;
    %set/v v012F68A0_0, 0, 2;
    %movi 8, 2, 2;
    %set/v v012F68F8_0, 8, 2;
    %set/v v012F6798_0, 0, 4;
    %load/v 8, v012F5B38_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 19, 7;
    %jmp/1 T_20.1, 6;
    %cmpi/u 8, 3, 7;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 35, 7;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 99, 7;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 111, 7;
    %jmp/1 T_20.5, 6;
    %cmpi/u 8, 103, 7;
    %jmp/1 T_20.6, 6;
    %cmpi/u 8, 55, 7;
    %jmp/1 T_20.7, 6;
    %cmpi/u 8, 23, 7;
    %jmp/1 T_20.8, 6;
    %set/v v012F62C8_0, 0, 1;
    %set/v v012F6A00_0, 0, 1;
    %set/v v012F5AE0_0, 0, 1;
    %set/v v012F6320_0, 0, 1;
    %set/v v012F61C0_0, 0, 1;
    %set/v v012F6848_0, 0, 1;
    %set/v v012F63D0_0, 0, 1;
    %set/v v012F6798_0, 0, 4;
    %jmp T_20.10;
T_20.0 ;
    %set/v v012F62C8_0, 1, 1;
    %set/v v012F6A00_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v012F68A0_0, 8, 2;
    %load/v 8, v012F6638_0, 7;
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_20.11, 4;
    %load/v 8, v012F65E0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_20.13, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_20.14, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_20.15, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_20.16, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_20.17, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_20.18, 6;
    %set/v v012F6798_0, 0, 4;
    %jmp T_20.20;
T_20.13 ;
    %movi 8, 10, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.20;
T_20.14 ;
    %movi 8, 11, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.20;
T_20.15 ;
    %movi 8, 12, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.20;
T_20.16 ;
    %movi 8, 13, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.20;
T_20.17 ;
    %movi 8, 14, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.20;
T_20.18 ;
    %set/v v012F6798_0, 1, 4;
    %jmp T_20.20;
T_20.20 ;
    %jmp T_20.12;
T_20.11 ;
    %load/v 8, v012F65E0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_20.21, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_20.22, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_20.23, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_20.24, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_20.25, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_20.26, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_20.27, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_20.28, 6;
    %set/v v012F6798_0, 0, 4;
    %jmp T_20.30;
T_20.21 ;
    %load/v 8, v012F6638_0, 7;
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_20.31, 4;
    %movi 8, 1, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.32;
T_20.31 ;
    %set/v v012F6798_0, 0, 4;
T_20.32 ;
    %jmp T_20.30;
T_20.22 ;
    %movi 8, 5, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.30;
T_20.23 ;
    %movi 8, 8, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.30;
T_20.24 ;
    %movi 8, 9, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.30;
T_20.25 ;
    %movi 8, 4, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.30;
T_20.26 ;
    %load/v 8, v012F6638_0, 7;
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_20.33, 4;
    %movi 8, 7, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.34;
T_20.33 ;
    %movi 8, 6, 4;
    %set/v v012F6798_0, 8, 4;
T_20.34 ;
    %jmp T_20.30;
T_20.27 ;
    %movi 8, 3, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.30;
T_20.28 ;
    %movi 8, 2, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.30;
T_20.30 ;
T_20.12 ;
    %jmp T_20.10;
T_20.1 ;
    %set/v v012F62C8_0, 1, 1;
    %set/v v012F6A00_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v012F68A0_0, 8, 2;
    %load/v 8, v012F65E0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_20.35, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_20.36, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_20.37, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_20.38, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_20.39, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_20.40, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_20.41, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_20.42, 6;
    %set/v v012F6798_0, 0, 4;
    %jmp T_20.44;
T_20.35 ;
    %set/v v012F6798_0, 0, 4;
    %jmp T_20.44;
T_20.36 ;
    %movi 8, 5, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.44;
T_20.37 ;
    %movi 8, 8, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.44;
T_20.38 ;
    %movi 8, 9, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.44;
T_20.39 ;
    %movi 8, 4, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.44;
T_20.40 ;
    %load/v 8, v012F6638_0, 7;
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_20.45, 4;
    %movi 8, 7, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.46;
T_20.45 ;
    %movi 8, 6, 4;
    %set/v v012F6798_0, 8, 4;
T_20.46 ;
    %jmp T_20.44;
T_20.41 ;
    %movi 8, 3, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.44;
T_20.42 ;
    %movi 8, 2, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.44;
T_20.44 ;
    %jmp T_20.10;
T_20.2 ;
    %set/v v012F62C8_0, 1, 1;
    %set/v v012F6A00_0, 1, 1;
    %set/v v012F5AE0_0, 1, 1;
    %set/v v012F61C0_0, 1, 1;
    %set/v v012F6798_0, 0, 4;
    %load/v 8, v012F65E0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_20.47, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_20.48, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_20.49, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_20.50, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_20.51, 6;
    %movi 8, 2, 2;
    %set/v v012F68F8_0, 8, 2;
    %jmp T_20.53;
T_20.47 ;
    %set/v v012F68F8_0, 0, 2;
    %jmp T_20.53;
T_20.48 ;
    %movi 8, 1, 2;
    %set/v v012F68F8_0, 8, 2;
    %jmp T_20.53;
T_20.49 ;
    %movi 8, 2, 2;
    %set/v v012F68F8_0, 8, 2;
    %jmp T_20.53;
T_20.50 ;
    %set/v v012F68F8_0, 0, 2;
    %jmp T_20.53;
T_20.51 ;
    %movi 8, 1, 2;
    %set/v v012F68F8_0, 8, 2;
    %jmp T_20.53;
T_20.53 ;
    %jmp T_20.10;
T_20.3 ;
    %set/v v012F6A00_0, 1, 1;
    %set/v v012F6320_0, 1, 1;
    %set/v v012F6798_0, 0, 4;
    %load/v 8, v012F65E0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_20.54, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_20.55, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_20.56, 6;
    %movi 8, 2, 2;
    %set/v v012F68F8_0, 8, 2;
    %jmp T_20.58;
T_20.54 ;
    %set/v v012F68F8_0, 0, 2;
    %jmp T_20.58;
T_20.55 ;
    %movi 8, 1, 2;
    %set/v v012F68F8_0, 8, 2;
    %jmp T_20.58;
T_20.56 ;
    %movi 8, 2, 2;
    %set/v v012F68F8_0, 8, 2;
    %jmp T_20.58;
T_20.58 ;
    %jmp T_20.10;
T_20.4 ;
    %set/v v012F6848_0, 1, 1;
    %set/v v012F6A00_0, 0, 1;
    %movi 8, 1, 4;
    %set/v v012F6798_0, 8, 4;
    %jmp T_20.10;
T_20.5 ;
    %set/v v012F62C8_0, 1, 1;
    %set/v v012F63D0_0, 1, 1;
    %set/v v012F6798_0, 0, 4;
    %jmp T_20.10;
T_20.6 ;
    %set/v v012F62C8_0, 1, 1;
    %set/v v012F63D0_0, 1, 1;
    %set/v v012F6A00_0, 1, 1;
    %set/v v012F6798_0, 0, 4;
    %jmp T_20.10;
T_20.7 ;
    %set/v v012F62C8_0, 1, 1;
    %set/v v012F6A00_0, 1, 1;
    %set/v v012F6798_0, 0, 4;
    %jmp T_20.10;
T_20.8 ;
    %set/v v012F62C8_0, 1, 1;
    %set/v v012F6A00_0, 1, 1;
    %set/v v012F6798_0, 0, 4;
    %jmp T_20.10;
T_20.10 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_011ECEC0;
T_21 ;
    %wait E_011D1060;
    %load/v 8, v012F6950_0, 1;
    %jmp/0xz  T_21.0, 8;
    %set/v v012F57E8_0, 0, 32;
T_21.2 ;
    %load/v 8, v012F57E8_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_21.3, 5;
    %ix/getv/s 3, v012F57E8_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012F6740, 0, 0;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v012F57E8_0, 32;
    %set/v v012F57E8_0, 8, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v012F67F0_0, 1;
    %load/v 9, v012F6588_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.4, 8;
    %load/v 8, v012F66E8_0, 32;
    %ix/getv 3, v012F6588_0;
    %jmp/1 t_6, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012F6740, 0, 8;
t_6 ;
T_21.4 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012F6740, 0, 0;
t_7 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_011ECE38;
T_22 ;
    %wait E_011D1140;
    %load/v 8, v012F4DF0_0, 7;
    %cmpi/u 8, 19, 7;
    %jmp/1 T_22.0, 6;
    %cmpi/u 8, 3, 7;
    %jmp/1 T_22.1, 6;
    %cmpi/u 8, 103, 7;
    %jmp/1 T_22.2, 6;
    %cmpi/u 8, 35, 7;
    %jmp/1 T_22.3, 6;
    %cmpi/u 8, 99, 7;
    %jmp/1 T_22.4, 6;
    %cmpi/u 8, 55, 7;
    %jmp/1 T_22.5, 6;
    %cmpi/u 8, 23, 7;
    %jmp/1 T_22.6, 6;
    %cmpi/u 8, 111, 7;
    %jmp/1 T_22.7, 6;
    %set/v v012F4E48_0, 0, 32;
    %jmp T_22.9;
T_22.0 ;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.10, 4;
    %load/x1p 40, v012F51B8_0, 12;
    %jmp T_22.11;
T_22.10 ;
    %mov 40, 2, 12;
T_22.11 ;
    %mov 8, 40, 12; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.12, 4;
    %load/x1p 60, v012F51B8_0, 1;
    %jmp T_22.13;
T_22.12 ;
    %mov 60, 2, 1;
T_22.13 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v012F4E48_0, 8, 32;
    %jmp T_22.9;
T_22.1 ;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.14, 4;
    %load/x1p 40, v012F51B8_0, 12;
    %jmp T_22.15;
T_22.14 ;
    %mov 40, 2, 12;
T_22.15 ;
    %mov 8, 40, 12; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.16, 4;
    %load/x1p 60, v012F51B8_0, 1;
    %jmp T_22.17;
T_22.16 ;
    %mov 60, 2, 1;
T_22.17 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v012F4E48_0, 8, 32;
    %jmp T_22.9;
T_22.2 ;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.18, 4;
    %load/x1p 40, v012F51B8_0, 12;
    %jmp T_22.19;
T_22.18 ;
    %mov 40, 2, 12;
T_22.19 ;
    %mov 8, 40, 12; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.20, 4;
    %load/x1p 60, v012F51B8_0, 1;
    %jmp T_22.21;
T_22.20 ;
    %mov 60, 2, 1;
T_22.21 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v012F4E48_0, 8, 32;
    %jmp T_22.9;
T_22.3 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.22, 4;
    %load/x1p 40, v012F51B8_0, 5;
    %jmp T_22.23;
T_22.22 ;
    %mov 40, 2, 5;
T_22.23 ;
    %mov 8, 40, 5; Move signal select into place
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.24, 4;
    %load/x1p 40, v012F51B8_0, 7;
    %jmp T_22.25;
T_22.24 ;
    %mov 40, 2, 7;
T_22.25 ;
    %mov 13, 40, 7; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.26, 4;
    %load/x1p 60, v012F51B8_0, 1;
    %jmp T_22.27;
T_22.26 ;
    %mov 60, 2, 1;
T_22.27 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v012F4E48_0, 8, 32;
    %jmp T_22.9;
T_22.4 ;
    %mov 8, 0, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.28, 4;
    %load/x1p 40, v012F51B8_0, 4;
    %jmp T_22.29;
T_22.28 ;
    %mov 40, 2, 4;
T_22.29 ;
    %mov 9, 40, 4; Move signal select into place
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.30, 4;
    %load/x1p 40, v012F51B8_0, 6;
    %jmp T_22.31;
T_22.30 ;
    %mov 40, 2, 6;
T_22.31 ;
    %mov 13, 40, 6; Move signal select into place
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.32, 4;
    %load/x1p 40, v012F51B8_0, 1;
    %jmp T_22.33;
T_22.32 ;
    %mov 40, 2, 1;
T_22.33 ;
    %mov 19, 40, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.34, 4;
    %load/x1p 40, v012F51B8_0, 1;
    %jmp T_22.35;
T_22.34 ;
    %mov 40, 2, 1;
T_22.35 ;
    %mov 20, 40, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.36, 4;
    %load/x1p 59, v012F51B8_0, 1;
    %jmp T_22.37;
T_22.36 ;
    %mov 59, 2, 1;
T_22.37 ;
    %mov 40, 59, 1; Move signal select into place
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 21, 40, 19;
    %set/v v012F4E48_0, 8, 32;
    %jmp T_22.9;
T_22.5 ;
    %mov 8, 0, 12;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.38, 4;
    %load/x1p 40, v012F51B8_0, 20;
    %jmp T_22.39;
T_22.38 ;
    %mov 40, 2, 20;
T_22.39 ;
    %mov 20, 40, 20; Move signal select into place
    %set/v v012F4E48_0, 8, 32;
    %jmp T_22.9;
T_22.6 ;
    %mov 8, 0, 12;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.40, 4;
    %load/x1p 40, v012F51B8_0, 20;
    %jmp T_22.41;
T_22.40 ;
    %mov 40, 2, 20;
T_22.41 ;
    %mov 20, 40, 20; Move signal select into place
    %set/v v012F4E48_0, 8, 32;
    %jmp T_22.9;
T_22.7 ;
    %mov 8, 0, 1;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.42, 4;
    %load/x1p 40, v012F51B8_0, 10;
    %jmp T_22.43;
T_22.42 ;
    %mov 40, 2, 10;
T_22.43 ;
    %mov 9, 40, 10; Move signal select into place
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.44, 4;
    %load/x1p 40, v012F51B8_0, 1;
    %jmp T_22.45;
T_22.44 ;
    %mov 40, 2, 1;
T_22.45 ;
    %mov 19, 40, 1; Move signal select into place
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.46, 4;
    %load/x1p 40, v012F51B8_0, 8;
    %jmp T_22.47;
T_22.46 ;
    %mov 40, 2, 8;
T_22.47 ;
    %mov 20, 40, 8; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.48, 4;
    %load/x1p 40, v012F51B8_0, 1;
    %jmp T_22.49;
T_22.48 ;
    %mov 40, 2, 1;
T_22.49 ;
    %mov 28, 40, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.50, 4;
    %load/x1p 51, v012F51B8_0, 1;
    %jmp T_22.51;
T_22.50 ;
    %mov 51, 2, 1;
T_22.51 ;
    %mov 40, 51, 1; Move signal select into place
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 29, 40, 11;
    %set/v v012F4E48_0, 8, 32;
    %jmp T_22.9;
T_22.9 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_011ECDB0;
T_23 ;
    %wait E_011D0F20;
    %set/v v012F4C38_0, 0, 1;
    %set/v v012F5318_0, 0, 1;
    %set/v v012F52C0_0, 0, 1;
    %load/v 8, v012F4BE0_0, 1;
    %load/v 9, v012F5478_0, 5;
    %load/v 14, v012F5108_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v012F5108_0, 5;
    %cmpi/u 10, 0, 5;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v012F5478_0, 5;
    %load/v 15, v012F4A80_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %load/v 11, v012F4A80_0, 5;
    %cmpi/u 11, 0, 5;
    %inv 4, 1;
    %mov 11, 4, 1;
    %and 10, 11, 1;
    %or 9, 10, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %set/v v012F4C38_0, 1, 1;
    %set/v v012F52C0_0, 1, 1;
T_23.0 ;
    %load/v 8, v012F50B0_0, 1;
    %jmp/0xz  T_23.2, 8;
    %set/v v012F5318_0, 1, 1;
    %set/v v012F52C0_0, 1, 1;
    %set/v v012F4C38_0, 0, 1;
T_23.2 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_011ECD28;
T_24 ;
    %wait E_011D1060;
    %load/v 8, v012F4B30_0, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012F4CE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3B80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3FA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3AD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3EF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3F48_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F4AD8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F54D0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F3A78_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F3C88_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012F4B88_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012F4D98_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012F41B0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v012F4260_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v012F4520_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v012F4050_0, 1;
    %jmp/0xz  T_24.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012F4CE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3B80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3FA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3AD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3EF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3F48_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F4AD8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F54D0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F3A78_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F3C88_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012F4B88_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012F4D98_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012F41B0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v012F4260_0, 0, 0;
    %ix/load 0, 7, 0;
    %assign/v0 v012F4520_0, 0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v012F4F50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.4, 8;
    %load/v 8, v012F5058_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F4CE8_0, 0, 8;
    %load/v 8, v012F3CE0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3B80_0, 0, 8;
    %load/v 8, v012F3E40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3FA0_0, 0, 8;
    %load/v 8, v012F4418_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3FF8_0, 0, 8;
    %load/v 8, v012F43C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3AD0_0, 0, 8;
    %load/v 8, v012F3D90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3EF0_0, 0, 8;
    %load/v 8, v012F4158_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F3F48_0, 0, 8;
    %load/v 8, v012F4208_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F4AD8_0, 0, 8;
    %load/v 8, v012F4EA0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F54D0_0, 0, 8;
    %load/v 8, v012F40A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F3A78_0, 0, 8;
    %load/v 8, v012F4100_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F3C88_0, 0, 8;
    %load/v 8, v012F5268_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012F4B88_0, 0, 8;
    %load/v 8, v012F4EF8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012F4D98_0, 0, 8;
    %load/v 8, v012F4368_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012F41B0_0, 0, 8;
    %load/v 8, v012F4310_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v012F4260_0, 0, 8;
    %load/v 8, v012F3C30_0, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v012F4520_0, 0, 8;
T_24.4 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_011EC5B8;
T_25 ;
    %wait E_011D1040;
    %set/v v012F4890_0, 0, 2;
    %set/v v012F3B28_0, 0, 2;
    %load/v 8, v012F3DE8_0, 1;
    %load/v 9, v012F42B8_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v012F42B8_0, 5;
    %load/v 14, v012F4470_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.0, 8;
    %movi 8, 2, 2;
    %set/v v012F4890_0, 8, 2;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v012F3D38_0, 1;
    %load/v 9, v012F3E98_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v012F3E98_0, 5;
    %load/v 14, v012F4470_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.2, 8;
    %movi 8, 1, 2;
    %set/v v012F4890_0, 8, 2;
    %jmp T_25.3;
T_25.2 ;
    %set/v v012F4890_0, 0, 2;
T_25.3 ;
T_25.1 ;
    %load/v 8, v012F3DE8_0, 1;
    %load/v 9, v012F42B8_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v012F42B8_0, 5;
    %load/v 14, v012F44C8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.4, 8;
    %movi 8, 2, 2;
    %set/v v012F3B28_0, 8, 2;
    %jmp T_25.5;
T_25.4 ;
    %load/v 8, v012F3D38_0, 1;
    %load/v 9, v012F3E98_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v012F3E98_0, 5;
    %load/v 14, v012F44C8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.6, 8;
    %movi 8, 1, 2;
    %set/v v012F3B28_0, 8, 2;
    %jmp T_25.7;
T_25.6 ;
    %set/v v012F3B28_0, 0, 2;
T_25.7 ;
T_25.5 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_011EC750;
T_26 ;
    %wait E_011D11C0;
    %load/v 8, v012F4940_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_26.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_26.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_26.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_26.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_26.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_26.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_26.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_26.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_26.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_26.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_26.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_26.11, 6;
    %set/v v012F49F0_0, 0, 32;
    %jmp T_26.13;
T_26.0 ;
    %load/v 8, v012F4998_0, 32;
    %load/v 40, v012F4578_0, 32;
    %add 8, 40, 32;
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.1 ;
    %load/v 8, v012F4998_0, 32;
    %load/v 40, v012F4578_0, 32;
    %sub 8, 40, 32;
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.2 ;
    %load/v 8, v012F4998_0, 32;
    %load/v 40, v012F4578_0, 32;
    %and 8, 40, 32;
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.3 ;
    %load/v 8, v012F4998_0, 32;
    %load/v 40, v012F4578_0, 32;
    %or 8, 40, 32;
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.4 ;
    %load/v 8, v012F4998_0, 32;
    %load/v 40, v012F4578_0, 32;
    %xor 8, 40, 32;
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.5 ;
    %load/v 8, v012F4998_0, 32;
    %load/v 40, v012F4578_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.6 ;
    %load/v 8, v012F4998_0, 32;
    %load/v 40, v012F4578_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.7 ;
    %load/v 8, v012F4998_0, 32;
    %load/v 40, v012F4578_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.8 ;
    %load/v 8, v012F4788_0, 32;
    %load/v 40, v012F4628_0, 32;
    %cmp/s 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_26.14, 8;
    %movi 9, 1, 32;
    %jmp/1  T_26.16, 8;
T_26.14 ; End of true expr.
    %jmp/0  T_26.15, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_26.16;
T_26.15 ;
    %mov 9, 0, 32; Return false value
T_26.16 ;
    %set/v v012F49F0_0, 9, 32;
    %jmp T_26.13;
T_26.9 ;
    %load/v 8, v012F4998_0, 32;
    %load/v 40, v012F4578_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_26.17, 8;
    %movi 9, 1, 32;
    %jmp/1  T_26.19, 8;
T_26.17 ; End of true expr.
    %jmp/0  T_26.18, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_26.19;
T_26.18 ;
    %mov 9, 0, 32; Return false value
T_26.19 ;
    %set/v v012F49F0_0, 9, 32;
    %jmp T_26.13;
T_26.10 ;
    %load/v 8, v012F4730_0, 32; Only need 32 of 64 bits
; Save base=8 wid=32 in lookaside.
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.11 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.20, 4;
    %load/x1p 8, v012F4730_0, 32;
    %jmp T_26.21;
T_26.20 ;
    %mov 8, 2, 32;
T_26.21 ;
; Save base=8 wid=32 in lookaside.
    %set/v v012F49F0_0, 8, 32;
    %jmp T_26.13;
T_26.13 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_011ED1F0;
T_27 ;
    %wait E_011D0FA0;
    %set/v v012BDE98_0, 0, 1;
    %load/v 8, v012BDDE8_0, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v012BDE40_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_27.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_27.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_27.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_27.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_27.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_27.7, 6;
    %set/v v012BDE98_0, 0, 1;
    %jmp T_27.9;
T_27.2 ;
    %load/v 8, v012BDA78_0, 1;
    %set/v v012BDE98_0, 8, 1;
    %jmp T_27.9;
T_27.3 ;
    %load/v 8, v012BDA78_0, 1;
    %inv 8, 1;
    %set/v v012BDE98_0, 8, 1;
    %jmp T_27.9;
T_27.4 ;
    %load/v 8, v012BD550_0, 1;
    %set/v v012BDE98_0, 8, 1;
    %jmp T_27.9;
T_27.5 ;
    %load/v 8, v012BD550_0, 1;
    %inv 8, 1;
    %set/v v012BDE98_0, 8, 1;
    %jmp T_27.9;
T_27.6 ;
    %load/v 8, v012BD760_0, 1;
    %set/v v012BDE98_0, 8, 1;
    %jmp T_27.9;
T_27.7 ;
    %load/v 8, v012BD760_0, 1;
    %inv 8, 1;
    %set/v v012BDE98_0, 8, 1;
    %jmp T_27.9;
T_27.9 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_011ECF48;
T_28 ;
    %wait E_011D1060;
    %load/v 8, v012FA898_0, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012F84F8_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v012F8340_0, 1;
    %load/v 9, v012FA6E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012F84F8_0, 0, 1;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_011ECF48;
T_29 ;
    %wait E_011D1060;
    %load/v 8, v012FA898_0, 1;
    %load/v 9, v012F8918_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v012F7440_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v012F7B20_0, 0, 8;
    %ix/load 0, 7, 0;
    %assign/v0 v012FA2C0_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v012F7758_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v012F7440_0, 0, 8;
    %load/v 8, v012F7C80_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v012F7B20_0, 0, 8;
    %load/v 8, v012F9B88_0, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v012FA2C0_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_011ECF48;
T_30 ;
    %wait E_011D1280;
    %load/v 8, v012F7F78_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_30.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_30.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_30.2, 6;
    %load/v 8, v012FA160_0, 32;
    %set/v v012F7860_0, 8, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/v 8, v012FA160_0, 32;
    %set/v v012F7860_0, 8, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/v 8, v012FA9F8_0, 32;
    %set/v v012F7860_0, 8, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/v 8, v012F7498_0, 32;
    %set/v v012F7860_0, 8, 32;
    %jmp T_30.4;
T_30.4 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_011ECF48;
T_31 ;
    %wait E_011D1020;
    %load/v 8, v012F80D8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_31.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_31.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_31.2, 6;
    %load/v 8, v012FAC08_0, 32;
    %set/v v012F86B0_0, 8, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/v 8, v012FAC08_0, 32;
    %set/v v012F86B0_0, 8, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/v 8, v012FA9F8_0, 32;
    %set/v v012F86B0_0, 8, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/v 8, v012F7498_0, 32;
    %set/v v012F86B0_0, 8, 32;
    %jmp T_31.4;
T_31.4 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_011ECF48;
T_32 ;
    %wait E_011D1060;
    %load/v 8, v012FA898_0, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FAA50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F9AD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F9A28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012FA210_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F6EC0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012FAB58_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012F9FA8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v012F7CD8_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v012F8760_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F8DE8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012FA420_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v012FA4D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012FAA50_0, 0, 8;
    %load/v 8, v012F9F50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F9AD8_0, 0, 8;
    %load/v 8, v012FA318_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F9A28_0, 0, 8;
    %load/v 8, v012F9D40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012FA210_0, 0, 8;
    %load/v 8, v012F7968_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F6EC0_0, 0, 8;
    %load/v 8, v012F86B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012FAB58_0, 0, 8;
    %load/v 8, v012F9C38_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012F9FA8_0, 0, 8;
    %load/v 8, v012F7AC8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v012F7CD8_0, 0, 8;
    %load/v 8, v012F8080_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v012F8760_0, 0, 8;
    %load/v 8, v012F8D90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F8DE8_0, 0, 8;
    %load/v 8, v012FA0B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012FA420_0, 0, 8;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_011ECF48;
T_33 ;
    %wait E_011D10E0;
    %load/v 8, v012F7CD8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_33.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_33.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_33.2, 6;
    %set/v v012FA580_0, 1, 4;
    %jmp T_33.4;
T_33.0 ;
    %load/v 8, v012F7498_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_33.5, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_33.6, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_33.7, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_33.8, 6;
    %jmp T_33.9;
T_33.5 ;
    %movi 8, 1, 4;
    %set/v v012FA580_0, 8, 4;
    %jmp T_33.9;
T_33.6 ;
    %movi 8, 2, 4;
    %set/v v012FA580_0, 8, 4;
    %jmp T_33.9;
T_33.7 ;
    %movi 8, 4, 4;
    %set/v v012FA580_0, 8, 4;
    %jmp T_33.9;
T_33.8 ;
    %movi 8, 8, 4;
    %set/v v012FA580_0, 8, 4;
    %jmp T_33.9;
T_33.9 ;
    %jmp T_33.4;
T_33.1 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_33.13, 4;
    %load/x1p 8, v012F7498_0, 1;
    %jmp T_33.14;
T_33.13 ;
    %mov 8, 2, 1;
T_33.14 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_33.10, 8;
    %movi 9, 12, 4;
    %jmp/1  T_33.12, 8;
T_33.10 ; End of true expr.
    %movi 13, 3, 4;
    %jmp/0  T_33.11, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_33.12;
T_33.11 ;
    %mov 9, 13, 4; Return false value
T_33.12 ;
    %set/v v012FA580_0, 9, 4;
    %jmp T_33.4;
T_33.2 ;
    %set/v v012FA580_0, 1, 4;
    %jmp T_33.4;
T_33.4 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_011ECF48;
T_34 ;
    %wait E_011D1000;
    %load/v 8, v012F7CD8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_34.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_34.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_34.2, 6;
    %load/v 8, v012FAB58_0, 32;
    %set/v v012FA630_0, 8, 32;
    %jmp T_34.4;
T_34.0 ;
    %load/v 8, v012FAB58_0, 8; Select 8 out of 32 bits
    %mov 32, 8, 8; Repetition 4
    %mov 24, 8, 8; Repetition 3
    %mov 16, 8, 8; Repetition 2
    %set/v v012FA630_0, 8, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/v 8, v012FAB58_0, 16; Select 16 out of 32 bits
    %mov 24, 8, 16; Repetition 2
    %set/v v012FA630_0, 8, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/v 8, v012FAB58_0, 32;
    %set/v v012FA630_0, 8, 32;
    %jmp T_34.4;
T_34.4 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_011ECF48;
T_35 ;
    %wait E_011D1160;
    %load/v 8, v012F7CD8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_35.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_35.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_35.2, 6;
    %load/v 8, v012F8600_0, 32;
    %set/v v012FA478_0, 8, 32;
    %jmp T_35.4;
T_35.0 ;
    %load/v 8, v012F7498_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_35.5, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_35.6, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_35.7, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_35.8, 6;
    %jmp T_35.9;
T_35.5 ;
    %load/v 8, v012FA9A0_0, 1;
    %jmp/0  T_35.10, 8;
    %load/v 9, v012F8600_0, 8; Select 8 out of 32 bits
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.13, 4;
    %load/x1p 65, v012F8600_0, 1;
    %jmp T_35.14;
T_35.13 ;
    %mov 65, 2, 1;
T_35.14 ;
    %mov 41, 65, 1; Move signal select into place
    %mov 64, 41, 1; Repetition 24
    %mov 63, 41, 1; Repetition 23
    %mov 62, 41, 1; Repetition 22
    %mov 61, 41, 1; Repetition 21
    %mov 60, 41, 1; Repetition 20
    %mov 59, 41, 1; Repetition 19
    %mov 58, 41, 1; Repetition 18
    %mov 57, 41, 1; Repetition 17
    %mov 56, 41, 1; Repetition 16
    %mov 55, 41, 1; Repetition 15
    %mov 54, 41, 1; Repetition 14
    %mov 53, 41, 1; Repetition 13
    %mov 52, 41, 1; Repetition 12
    %mov 51, 41, 1; Repetition 11
    %mov 50, 41, 1; Repetition 10
    %mov 49, 41, 1; Repetition 9
    %mov 48, 41, 1; Repetition 8
    %mov 47, 41, 1; Repetition 7
    %mov 46, 41, 1; Repetition 6
    %mov 45, 41, 1; Repetition 5
    %mov 44, 41, 1; Repetition 4
    %mov 43, 41, 1; Repetition 3
    %mov 42, 41, 1; Repetition 2
    %mov 17, 41, 24;
    %jmp/1  T_35.12, 8;
T_35.10 ; End of true expr.
    %load/v 41, v012F8600_0, 8; Select 8 out of 32 bits
    %mov 49, 0, 24;
    %jmp/0  T_35.11, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_35.12;
T_35.11 ;
    %mov 9, 41, 32; Return false value
T_35.12 ;
    %set/v v012FA478_0, 9, 32;
    %jmp T_35.9;
T_35.6 ;
    %load/v 8, v012FA9A0_0, 1;
    %jmp/0  T_35.15, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.18, 4;
    %load/x1p 41, v012F8600_0, 8;
    %jmp T_35.19;
T_35.18 ;
    %mov 41, 2, 8;
T_35.19 ;
    %mov 9, 41, 8; Move signal select into place
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.20, 4;
    %load/x1p 65, v012F8600_0, 1;
    %jmp T_35.21;
T_35.20 ;
    %mov 65, 2, 1;
T_35.21 ;
    %mov 41, 65, 1; Move signal select into place
    %mov 64, 41, 1; Repetition 24
    %mov 63, 41, 1; Repetition 23
    %mov 62, 41, 1; Repetition 22
    %mov 61, 41, 1; Repetition 21
    %mov 60, 41, 1; Repetition 20
    %mov 59, 41, 1; Repetition 19
    %mov 58, 41, 1; Repetition 18
    %mov 57, 41, 1; Repetition 17
    %mov 56, 41, 1; Repetition 16
    %mov 55, 41, 1; Repetition 15
    %mov 54, 41, 1; Repetition 14
    %mov 53, 41, 1; Repetition 13
    %mov 52, 41, 1; Repetition 12
    %mov 51, 41, 1; Repetition 11
    %mov 50, 41, 1; Repetition 10
    %mov 49, 41, 1; Repetition 9
    %mov 48, 41, 1; Repetition 8
    %mov 47, 41, 1; Repetition 7
    %mov 46, 41, 1; Repetition 6
    %mov 45, 41, 1; Repetition 5
    %mov 44, 41, 1; Repetition 4
    %mov 43, 41, 1; Repetition 3
    %mov 42, 41, 1; Repetition 2
    %mov 17, 41, 24;
    %jmp/1  T_35.17, 8;
T_35.15 ; End of true expr.
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.22, 4;
    %load/x1p 73, v012F8600_0, 8;
    %jmp T_35.23;
T_35.22 ;
    %mov 73, 2, 8;
T_35.23 ;
    %mov 41, 73, 8; Move signal select into place
    %mov 49, 0, 24;
    %jmp/0  T_35.16, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_35.17;
T_35.16 ;
    %mov 9, 41, 32; Return false value
T_35.17 ;
    %set/v v012FA478_0, 9, 32;
    %jmp T_35.9;
T_35.7 ;
    %load/v 8, v012FA9A0_0, 1;
    %jmp/0  T_35.24, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.27, 4;
    %load/x1p 41, v012F8600_0, 8;
    %jmp T_35.28;
T_35.27 ;
    %mov 41, 2, 8;
T_35.28 ;
    %mov 9, 41, 8; Move signal select into place
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.29, 4;
    %load/x1p 65, v012F8600_0, 1;
    %jmp T_35.30;
T_35.29 ;
    %mov 65, 2, 1;
T_35.30 ;
    %mov 41, 65, 1; Move signal select into place
    %mov 64, 41, 1; Repetition 24
    %mov 63, 41, 1; Repetition 23
    %mov 62, 41, 1; Repetition 22
    %mov 61, 41, 1; Repetition 21
    %mov 60, 41, 1; Repetition 20
    %mov 59, 41, 1; Repetition 19
    %mov 58, 41, 1; Repetition 18
    %mov 57, 41, 1; Repetition 17
    %mov 56, 41, 1; Repetition 16
    %mov 55, 41, 1; Repetition 15
    %mov 54, 41, 1; Repetition 14
    %mov 53, 41, 1; Repetition 13
    %mov 52, 41, 1; Repetition 12
    %mov 51, 41, 1; Repetition 11
    %mov 50, 41, 1; Repetition 10
    %mov 49, 41, 1; Repetition 9
    %mov 48, 41, 1; Repetition 8
    %mov 47, 41, 1; Repetition 7
    %mov 46, 41, 1; Repetition 6
    %mov 45, 41, 1; Repetition 5
    %mov 44, 41, 1; Repetition 4
    %mov 43, 41, 1; Repetition 3
    %mov 42, 41, 1; Repetition 2
    %mov 17, 41, 24;
    %jmp/1  T_35.26, 8;
T_35.24 ; End of true expr.
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.31, 4;
    %load/x1p 73, v012F8600_0, 8;
    %jmp T_35.32;
T_35.31 ;
    %mov 73, 2, 8;
T_35.32 ;
    %mov 41, 73, 8; Move signal select into place
    %mov 49, 0, 24;
    %jmp/0  T_35.25, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_35.26;
T_35.25 ;
    %mov 9, 41, 32; Return false value
T_35.26 ;
    %set/v v012FA478_0, 9, 32;
    %jmp T_35.9;
T_35.8 ;
    %load/v 8, v012FA9A0_0, 1;
    %jmp/0  T_35.33, 8;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.36, 4;
    %load/x1p 41, v012F8600_0, 8;
    %jmp T_35.37;
T_35.36 ;
    %mov 41, 2, 8;
T_35.37 ;
    %mov 9, 41, 8; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.38, 4;
    %load/x1p 65, v012F8600_0, 1;
    %jmp T_35.39;
T_35.38 ;
    %mov 65, 2, 1;
T_35.39 ;
    %mov 41, 65, 1; Move signal select into place
    %mov 64, 41, 1; Repetition 24
    %mov 63, 41, 1; Repetition 23
    %mov 62, 41, 1; Repetition 22
    %mov 61, 41, 1; Repetition 21
    %mov 60, 41, 1; Repetition 20
    %mov 59, 41, 1; Repetition 19
    %mov 58, 41, 1; Repetition 18
    %mov 57, 41, 1; Repetition 17
    %mov 56, 41, 1; Repetition 16
    %mov 55, 41, 1; Repetition 15
    %mov 54, 41, 1; Repetition 14
    %mov 53, 41, 1; Repetition 13
    %mov 52, 41, 1; Repetition 12
    %mov 51, 41, 1; Repetition 11
    %mov 50, 41, 1; Repetition 10
    %mov 49, 41, 1; Repetition 9
    %mov 48, 41, 1; Repetition 8
    %mov 47, 41, 1; Repetition 7
    %mov 46, 41, 1; Repetition 6
    %mov 45, 41, 1; Repetition 5
    %mov 44, 41, 1; Repetition 4
    %mov 43, 41, 1; Repetition 3
    %mov 42, 41, 1; Repetition 2
    %mov 17, 41, 24;
    %jmp/1  T_35.35, 8;
T_35.33 ; End of true expr.
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.40, 4;
    %load/x1p 73, v012F8600_0, 8;
    %jmp T_35.41;
T_35.40 ;
    %mov 73, 2, 8;
T_35.41 ;
    %mov 41, 73, 8; Move signal select into place
    %mov 49, 0, 24;
    %jmp/0  T_35.34, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_35.35;
T_35.34 ;
    %mov 9, 41, 32; Return false value
T_35.35 ;
    %set/v v012FA478_0, 9, 32;
    %jmp T_35.9;
T_35.9 ;
    %jmp T_35.4;
T_35.1 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.42, 4;
    %load/x1p 8, v012F7498_0, 1;
    %jmp T_35.43;
T_35.42 ;
    %mov 8, 2, 1;
T_35.43 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_35.44, 8;
    %load/v 8, v012FA9A0_0, 1;
    %jmp/0  T_35.46, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.49, 4;
    %load/x1p 41, v012F8600_0, 16;
    %jmp T_35.50;
T_35.49 ;
    %mov 41, 2, 16;
T_35.50 ;
    %mov 9, 41, 16; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.51, 4;
    %load/x1p 57, v012F8600_0, 1;
    %jmp T_35.52;
T_35.51 ;
    %mov 57, 2, 1;
T_35.52 ;
    %mov 41, 57, 1; Move signal select into place
    %mov 56, 41, 1; Repetition 16
    %mov 55, 41, 1; Repetition 15
    %mov 54, 41, 1; Repetition 14
    %mov 53, 41, 1; Repetition 13
    %mov 52, 41, 1; Repetition 12
    %mov 51, 41, 1; Repetition 11
    %mov 50, 41, 1; Repetition 10
    %mov 49, 41, 1; Repetition 9
    %mov 48, 41, 1; Repetition 8
    %mov 47, 41, 1; Repetition 7
    %mov 46, 41, 1; Repetition 6
    %mov 45, 41, 1; Repetition 5
    %mov 44, 41, 1; Repetition 4
    %mov 43, 41, 1; Repetition 3
    %mov 42, 41, 1; Repetition 2
    %mov 25, 41, 16;
    %jmp/1  T_35.48, 8;
T_35.46 ; End of true expr.
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.53, 4;
    %load/x1p 73, v012F8600_0, 16;
    %jmp T_35.54;
T_35.53 ;
    %mov 73, 2, 16;
T_35.54 ;
    %mov 41, 73, 16; Move signal select into place
    %mov 57, 0, 16;
    %jmp/0  T_35.47, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_35.48;
T_35.47 ;
    %mov 9, 41, 32; Return false value
T_35.48 ;
    %set/v v012FA478_0, 9, 32;
    %jmp T_35.45;
T_35.44 ;
    %load/v 8, v012FA9A0_0, 1;
    %jmp/0  T_35.55, 8;
    %load/v 9, v012F8600_0, 16; Select 16 out of 32 bits
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.58, 4;
    %load/x1p 57, v012F8600_0, 1;
    %jmp T_35.59;
T_35.58 ;
    %mov 57, 2, 1;
T_35.59 ;
    %mov 41, 57, 1; Move signal select into place
    %mov 56, 41, 1; Repetition 16
    %mov 55, 41, 1; Repetition 15
    %mov 54, 41, 1; Repetition 14
    %mov 53, 41, 1; Repetition 13
    %mov 52, 41, 1; Repetition 12
    %mov 51, 41, 1; Repetition 11
    %mov 50, 41, 1; Repetition 10
    %mov 49, 41, 1; Repetition 9
    %mov 48, 41, 1; Repetition 8
    %mov 47, 41, 1; Repetition 7
    %mov 46, 41, 1; Repetition 6
    %mov 45, 41, 1; Repetition 5
    %mov 44, 41, 1; Repetition 4
    %mov 43, 41, 1; Repetition 3
    %mov 42, 41, 1; Repetition 2
    %mov 25, 41, 16;
    %jmp/1  T_35.57, 8;
T_35.55 ; End of true expr.
    %load/v 41, v012F8600_0, 16; Select 16 out of 32 bits
    %mov 57, 0, 16;
    %jmp/0  T_35.56, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_35.57;
T_35.56 ;
    %mov 9, 41, 32; Return false value
T_35.57 ;
    %set/v v012FA478_0, 9, 32;
T_35.45 ;
    %jmp T_35.4;
T_35.2 ;
    %load/v 8, v012F8600_0, 32;
    %set/v v012FA478_0, 8, 32;
    %jmp T_35.4;
T_35.4 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_011ECF48;
T_36 ;
    %wait E_011D1060;
    %load/v 8, v012FA898_0, 1;
    %jmp/0xz  T_36.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FAC60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F9CE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012F8C88_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F7548_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F8AD0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012F9DF0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012FA108_0, 0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/v 8, v012FAD10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012FAC60_0, 0, 8;
    %load/v 8, v012FA210_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F9CE8_0, 0, 8;
    %load/v 8, v012F8DE8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012F8C88_0, 0, 8;
    %load/v 8, v012F7498_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F7548_0, 0, 8;
    %load/v 8, v012FA478_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F8AD0_0, 0, 8;
    %load/v 8, v012FA420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012F9DF0_0, 0, 8;
    %load/v 8, v012F9E48_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012FA108_0, 0, 8;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_011EC7D8;
T_37 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_37.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v01129488_0, 0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/v 8, v011295E8_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v01129488_0, 0, 8;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_011EC7D8;
T_38 ;
    %wait E_011D0380;
    %load/v 8, v01129488_0, 3;
    %set/v v011295E8_0, 8, 3;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_38.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_38.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_38.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_38.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_38.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_38.5, 6;
    %set/v v011295E8_0, 0, 3;
    %jmp T_38.7;
T_38.0 ;
    %load/v 8, v01129900_0, 1;
    %jmp/0xz  T_38.8, 8;
    %load/v 8, v01129B10_0, 1;
    %jmp/0xz  T_38.10, 8;
    %movi 8, 1, 3;
    %set/v v011295E8_0, 8, 3;
    %jmp T_38.11;
T_38.10 ;
    %movi 8, 4, 3;
    %set/v v011295E8_0, 8, 3;
T_38.11 ;
T_38.8 ;
    %jmp T_38.7;
T_38.1 ;
    %load/v 8, v011EDA48_0, 1;
    %load/v 9, v011EDE68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_38.12, 8;
    %movi 8, 3, 3;
    %set/v v011295E8_0, 8, 3;
    %jmp T_38.13;
T_38.12 ;
    %load/v 8, v011EDA48_0, 1;
    %jmp/0xz  T_38.14, 8;
    %movi 8, 2, 3;
    %set/v v011295E8_0, 8, 3;
T_38.14 ;
T_38.13 ;
    %jmp T_38.7;
T_38.2 ;
    %load/v 8, v011EDE68_0, 1;
    %jmp/0xz  T_38.16, 8;
    %movi 8, 3, 3;
    %set/v v011295E8_0, 8, 3;
T_38.16 ;
    %jmp T_38.7;
T_38.3 ;
    %load/v 8, v011EE230_0, 1;
    %jmp/0xz  T_38.18, 8;
    %set/v v011295E8_0, 0, 3;
T_38.18 ;
    %jmp T_38.7;
T_38.4 ;
    %load/v 8, v011EDD08_0, 1;
    %jmp/0xz  T_38.20, 8;
    %movi 8, 5, 3;
    %set/v v011295E8_0, 8, 3;
T_38.20 ;
    %jmp T_38.7;
T_38.5 ;
    %load/v 8, v011EE180_0, 1;
    %jmp/0xz  T_38.22, 8;
    %set/v v011295E8_0, 0, 3;
T_38.22 ;
    %jmp T_38.7;
T_38.7 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_011EC7D8;
T_39 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011EE020_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01129B68_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v011294E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01129B10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01129900_0, 0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 3, 3;
    %mov 8, 4, 1;
    %load/v 9, v011EE230_0, 1;
    %and 8, 9, 1;
    %load/v 9, v01129488_0, 3;
    %cmpi/u 9, 5, 3;
    %mov 9, 4, 1;
    %load/v 10, v011EE180_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_39.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01129900_0, 0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %load/v 9, v011298A8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v01129900_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.4, 8;
    %load/v 8, v011EDEC0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011EE020_0, 0, 8;
    %load/v 8, v01129AB8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01129B68_0, 0, 8;
    %load/v 8, v01129430_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011294E0_0, 0, 8;
    %load/v 8, v01129640_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01129B10_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01129900_0, 0, 1;
T_39.4 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_011EC7D8;
T_40 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED6D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDAA0_0, 0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_40.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_40.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_40.4, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDAA0_0, 0, 0;
    %jmp T_40.6;
T_40.2 ;
    %load/v 8, v01129900_0, 1;
    %load/v 9, v01129B10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_40.7, 8;
    %load/v 8, v011EE020_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED6D8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDAA0_0, 0, 1;
    %jmp T_40.8;
T_40.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDAA0_0, 0, 0;
T_40.8 ;
    %jmp T_40.6;
T_40.3 ;
    %load/v 8, v011EDA48_0, 1;
    %jmp/0xz  T_40.9, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDAA0_0, 0, 0;
T_40.9 ;
    %jmp T_40.6;
T_40.4 ;
    %load/v 8, v011EDA48_0, 1;
    %jmp/0xz  T_40.11, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDAA0_0, 0, 0;
T_40.11 ;
    %jmp T_40.6;
T_40.6 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_011EC7D8;
T_41 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_41.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011EE128_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v011EE0D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011EE1D8_0, 0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_41.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_41.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_41.4, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v011EE1D8_0, 0, 0;
    %jmp T_41.6;
T_41.2 ;
    %load/v 8, v01129900_0, 1;
    %load/v 9, v01129B10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_41.7, 8;
    %load/v 8, v01129B68_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011EE128_0, 0, 8;
    %load/v 8, v011294E0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v011EE0D0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011EE1D8_0, 0, 1;
    %jmp T_41.8;
T_41.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011EE1D8_0, 0, 0;
T_41.8 ;
    %jmp T_41.6;
T_41.3 ;
    %load/v 8, v011EDE68_0, 1;
    %jmp/0xz  T_41.9, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011EE1D8_0, 0, 0;
T_41.9 ;
    %jmp T_41.6;
T_41.4 ;
    %load/v 8, v011EDE68_0, 1;
    %jmp/0xz  T_41.11, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011EE1D8_0, 0, 0;
T_41.11 ;
    %jmp T_41.6;
T_41.6 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_011EC7D8;
T_42 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDAF8_0, 0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_42.2, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDAF8_0, 0, 0;
    %jmp T_42.4;
T_42.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDAF8_0, 0, 1;
    %jmp T_42.4;
T_42.4 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_011EC7D8;
T_43 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_43.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011ED940_0, 0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_43.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_43.3, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v011ED940_0, 0, 0;
    %jmp T_43.5;
T_43.2 ;
    %load/v 8, v01129900_0, 1;
    %load/v 9, v01129B10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_43.6, 8;
    %load/v 8, v011EE020_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011ED890_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011ED940_0, 0, 1;
    %jmp T_43.7;
T_43.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011ED940_0, 0, 0;
T_43.7 ;
    %jmp T_43.5;
T_43.3 ;
    %load/v 8, v011EDD08_0, 1;
    %jmp/0xz  T_43.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011ED940_0, 0, 0;
T_43.8 ;
    %jmp T_43.5;
T_43.5 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_011EC7D8;
T_44 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_44.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDE10_0, 0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_44.2, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDE10_0, 0, 0;
    %jmp T_44.4;
T_44.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDE10_0, 0, 1;
    %jmp T_44.4;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_011EC7D8;
T_45 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_45.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01129698_0, 0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 3, 3;
    %mov 8, 4, 1;
    %load/v 9, v011EE230_0, 1;
    %and 8, 9, 1;
    %load/v 9, v01129488_0, 3;
    %cmpi/u 9, 5, 3;
    %mov 9, 4, 1;
    %load/v 10, v011EE180_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01129698_0, 0, 8;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_011EC7D8;
T_46 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_46.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011EDFC8_0, 0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 5, 3;
    %mov 8, 4, 1;
    %load/v 9, v011EE180_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_46.2, 8;
    %load/v 8, v011EDDB8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011EDFC8_0, 0, 8;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_011EC7D8;
T_47 ;
    %wait E_011D0320;
    %load/v 8, v011296F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_47.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDF70_0, 0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/v 8, v01129488_0, 3;
    %cmpi/u 8, 3, 3;
    %mov 8, 4, 1;
    %load/v 9, v011EE230_0, 1;
    %and 8, 9, 1;
    %load/v 9, v011EDBA8_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01129488_0, 3;
    %cmpi/u 9, 5, 3;
    %mov 9, 4, 1;
    %load/v 10, v011EE180_0, 1;
    %and 9, 10, 1;
    %load/v 10, v011EE078_0, 2;
    %cmpi/u 10, 0, 2;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011EDF70_0, 0, 8;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_011ECB90;
T_48 ;
    %wait E_011D0320;
    %load/v 8, v012BD9C8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_48.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v012BE1B0_0, 0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/v 8, v012BE2B8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v012BE1B0_0, 0, 8;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_011ECB90;
T_49 ;
    %wait E_011D0040;
    %load/v 8, v012BE1B0_0, 2;
    %set/v v012BE2B8_0, 8, 2;
    %load/v 8, v012BE1B0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_49.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_49.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_49.2, 6;
    %set/v v012BE2B8_0, 0, 2;
    %jmp T_49.4;
T_49.0 ;
    %load/v 8, v012BD4F8_0, 1;
    %jmp/0xz  T_49.5, 8;
    %movi 8, 1, 2;
    %set/v v012BE2B8_0, 8, 2;
    %jmp T_49.6;
T_49.5 ;
    %load/v 8, v012BD600_0, 1;
    %jmp/0xz  T_49.7, 8;
    %movi 8, 2, 2;
    %set/v v012BE2B8_0, 8, 2;
T_49.7 ;
T_49.6 ;
    %jmp T_49.4;
T_49.1 ;
    %load/v 8, v012BDCE0_0, 1;
    %jmp/0xz  T_49.9, 8;
    %set/v v012BE2B8_0, 0, 2;
T_49.9 ;
    %jmp T_49.4;
T_49.2 ;
    %load/v 8, v012BDCE0_0, 1;
    %jmp/0xz  T_49.11, 8;
    %set/v v012BE2B8_0, 0, 2;
T_49.11 ;
    %jmp T_49.4;
T_49.4 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_011ECB90;
T_50 ;
    %wait E_011D0020;
    %set/v v012BD7B8_0, 0, 32;
    %set/v v012BDAD0_0, 0, 32;
    %set/v v012BD708_0, 0, 4;
    %set/v v012BD8C0_0, 0, 1;
    %set/v v012BDC88_0, 0, 1;
    %load/v 8, v012BE1B0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_50.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_50.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_50.2, 6;
    %jmp T_50.3;
T_50.0 ;
    %load/v 8, v012BD4F8_0, 1;
    %jmp/0xz  T_50.4, 8;
    %load/v 8, v012BD4A0_0, 32;
    %set/v v012BD7B8_0, 8, 32;
    %load/v 8, v012BD918_0, 32;
    %set/v v012BDAD0_0, 8, 32;
    %load/v 8, v012BD970_0, 4;
    %set/v v012BD708_0, 8, 4;
    %set/v v012BD8C0_0, 1, 1;
    %load/v 8, v012BD868_0, 1;
    %set/v v012BDC88_0, 8, 1;
    %jmp T_50.5;
T_50.4 ;
    %load/v 8, v012BD600_0, 1;
    %jmp/0xz  T_50.6, 8;
    %load/v 8, v012BD5A8_0, 32;
    %set/v v012BD7B8_0, 8, 32;
    %set/v v012BDAD0_0, 0, 32;
    %set/v v012BD708_0, 1, 4;
    %set/v v012BD8C0_0, 1, 1;
    %set/v v012BDC88_0, 0, 1;
T_50.6 ;
T_50.5 ;
    %jmp T_50.3;
T_50.1 ;
    %load/v 8, v012BD4A0_0, 32;
    %set/v v012BD7B8_0, 8, 32;
    %load/v 8, v012BD918_0, 32;
    %set/v v012BDAD0_0, 8, 32;
    %load/v 8, v012BD970_0, 4;
    %set/v v012BD708_0, 8, 4;
    %set/v v012BD8C0_0, 0, 1;
    %load/v 8, v012BD868_0, 1;
    %set/v v012BDC88_0, 8, 1;
    %jmp T_50.3;
T_50.2 ;
    %load/v 8, v012BD5A8_0, 32;
    %set/v v012BD7B8_0, 8, 32;
    %set/v v012BDAD0_0, 0, 32;
    %set/v v012BD708_0, 1, 4;
    %set/v v012BD8C0_0, 0, 1;
    %set/v v012BDC88_0, 0, 1;
    %jmp T_50.3;
T_50.3 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_011ECB90;
T_51 ;
    %wait E_011D0320;
    %load/v 8, v012BD9C8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_51.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012BD448_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012BD810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012BDA20_0, 0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/v 8, v012BE1B0_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v012BDCE0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012BD810_0, 0, 8;
    %load/v 8, v012BE1B0_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v012BE050_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012BDA20_0, 0, 8;
    %load/v 8, v012BE1B0_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v012BDCE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.2, 8;
    %load/v 8, v012BE0A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012BD448_0, 0, 8;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_011ECB90;
T_52 ;
    %wait E_011D0320;
    %load/v 8, v012BD9C8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_52.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v012BDBD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012BD6B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012BDB80_0, 0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/v 8, v012BE1B0_0, 2;
    %cmpi/u 8, 1, 2;
    %mov 8, 4, 1;
    %load/v 9, v012BDCE0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012BD6B0_0, 0, 8;
    %load/v 8, v012BE1B0_0, 2;
    %cmpi/u 8, 1, 2;
    %mov 8, 4, 1;
    %load/v 9, v012BE050_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012BDB80_0, 0, 8;
    %load/v 8, v012BE1B0_0, 2;
    %cmpi/u 8, 1, 2;
    %mov 8, 4, 1;
    %load/v 9, v012BDCE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_52.2, 8;
    %load/v 8, v012BE0A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012BDBD8_0, 0, 8;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_011EC9F8;
T_53 ;
    %set/v v012FC510_0, 0, 1;
T_53.0 ;
    %delay 5000, 0;
    %load/v 8, v012FC510_0, 1;
    %inv 8, 1;
    %set/v v012FC510_0, 8, 1;
    %jmp T_53.0;
    %end;
    .thread T_53;
    .scope S_011EC9F8;
T_54 ;
    %wait E_011D0320;
    %load/v 8, v012FCA90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_54.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC988_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012FBFE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC8D8_0, 0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/v 8, v012FC828_0, 1;
    %load/v 9, v012FC8D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_54.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC988_0, 0, 1;
    %load/v 8, v012FC408_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012FBFE8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC8D8_0, 0, 1;
    %load/v 8, v012FC0F0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v012FC0F0_0, 0, 8;
    %jmp T_54.3;
T_54.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC988_0, 0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_011EC9F8;
T_55 ;
    %wait E_011D0320;
    %load/v 8, v012FCA90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_55.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC4B8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012FC618_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v012FBF38_0, 0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/v 8, v012FC8D8_0, 1;
    %load/v 9, v012FC4B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_55.2, 8;
    %delay 1000, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC4B8_0, 0, 1;
    %load/v 8, v012FBFE8_0, 32;
    %set/v v012FD698_0, 8, 32;
    %fork TD_tb_riscv_core_axi.mem_read, S_011EA110;
    %join;
    %load/v  8, v012FD4E0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012FC618_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v012FBF38_0, 0, 0;
T_55.2 ;
    %load/v 8, v012FC4B8_0, 1;
    %load/v 9, v012FC1A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_55.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC8D8_0, 0, 0;
T_55.4 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_011EC9F8;
T_56 ;
    %wait E_011D0320;
    %load/v 8, v012FCA90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_56.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC880_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012FC040_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC6C8_0, 0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/v 8, v012FC778_0, 1;
    %load/v 9, v012FC6C8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_56.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC880_0, 0, 1;
    %load/v 8, v012FC720_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012FC040_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC6C8_0, 0, 1;
    %jmp T_56.3;
T_56.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC880_0, 0, 0;
T_56.3 ;
    %load/v 8, v012FBEE0_0, 1;
    %load/v 9, v012FC1F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_56.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC6C8_0, 0, 0;
T_56.4 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_011EC9F8;
T_57 ;
    %wait E_011D0320;
    %load/v 8, v012FCA90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_57.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FBF90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012FC3B0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v012FC2A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC358_0, 0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/v 8, v012FC250_0, 1;
    %load/v 9, v012FC358_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_57.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FBF90_0, 0, 1;
    %load/v 8, v012FC460_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012FC3B0_0, 0, 8;
    %load/v 8, v012FC930_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v012FC2A8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC358_0, 0, 1;
    %load/v 8, v012FC300_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v012FC300_0, 0, 8;
    %jmp T_57.3;
T_57.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v012FBF90_0, 0, 0;
T_57.3 ;
    %load/v 8, v012FBEE0_0, 1;
    %load/v 9, v012FC1F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_57.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FC358_0, 0, 0;
T_57.4 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_011EC9F8;
T_58 ;
    %wait E_011D0320;
    %load/v 8, v012FCA90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_58.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FBEE0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v012FC148_0, 0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/v 8, v012FC6C8_0, 1;
    %load/v 9, v012FC358_0, 1;
    %and 8, 9, 1;
    %load/v 9, v012FBEE0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_58.2, 8;
    %delay 1000, 0;
    %load/v 8, v012FC040_0, 32;
    %set/v v012FDCC8_0, 8, 32;
    %load/v 8, v012FC3B0_0, 32;
    %set/v v012FDDD0_0, 8, 32;
    %load/v 8, v012FC2A8_0, 4;
    %set/v v012FDA60_0, 8, 4;
    %fork TD_tb_riscv_core_axi.mem_write, S_011E9D58;
    %join;
    %ix/load 0, 1, 0;
    %assign/v0 v012FBEE0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v012FC148_0, 0, 0;
T_58.2 ;
    %load/v 8, v012FBEE0_0, 1;
    %load/v 9, v012FC1F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_58.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012FBEE0_0, 0, 0;
T_58.4 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_011EC9F8;
T_59 ;
    %set/v v012FD488_0, 0, 32;
    %set/v v012FCF60_0, 0, 32;
    %set/v v012FD220_0, 0, 32;
    %set/v v012FC568_0, 0, 32;
    %set/v v012FC0F0_0, 0, 32;
    %set/v v012FC300_0, 0, 32;
    %set/v v012FCA90_0, 1, 1;
    %set/v v012FC988_0, 0, 1;
    %set/v v012FC4B8_0, 0, 1;
    %set/v v012FC618_0, 0, 32;
    %set/v v012FBF38_0, 0, 2;
    %set/v v012FC880_0, 0, 1;
    %set/v v012FBF90_0, 0, 1;
    %set/v v012FBEE0_0, 0, 1;
    %set/v v012FC148_0, 0, 2;
    %set/v v012FC8D8_0, 0, 1;
    %set/v v012FC6C8_0, 0, 1;
    %set/v v012FC358_0, 0, 1;
    %vpi_call 3 631 "$display", "\012\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227";
    %vpi_call 3 632 "$display", "\342\225\221   RISC-V Core with AXI4-Lite Interface Testbench    \342\225\221";
    %vpi_call 3 633 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235";
    %vpi_call 3 634 "$display", "Start time: %0t ns\012", $time;
    %movi 8, 5, 32;
    %set/v v012FDB68_0, 8, 32;
    %fork TD_tb_riscv_core_axi.wait_cycles, S_011E96F8;
    %join;
    %fork TD_tb_riscv_core_axi.test_reset, S_011E9780;
    %join;
    %fork TD_tb_riscv_core_axi.test_instruction_fetch, S_011EA330;
    %join;
    %fork TD_tb_riscv_core_axi.test_alu_operations, S_011E9890;
    %join;
    %fork TD_tb_riscv_core_axi.test_memory_operations, S_011EA000;
    %join;
    %fork TD_tb_riscv_core_axi.test_axi_protocol, S_011E9EF0;
    %join;
    %movi 8, 10, 32;
    %set/v v012FDB68_0, 8, 32;
    %fork TD_tb_riscv_core_axi.wait_cycles, S_011E96F8;
    %join;
    %vpi_call 3 648 "$display", "\012\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227";
    %vpi_call 3 649 "$display", "\342\225\221                    TEST SUMMARY                        \342\225\221";
    %vpi_call 3 650 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243";
    %vpi_call 3 651 "$display", "\342\225\221 Total Tests:     %3d                                   \342\225\221", v012FD488_0;
    %vpi_call 3 652 "$display", "\342\225\221 Passed:          %3d                                   \342\225\221", v012FCF60_0;
    %vpi_call 3 653 "$display", "\342\225\221 Failed:          %3d                                   \342\225\221", v012FD220_0;
    %vpi_call 3 654 "$display", "\342\225\221 Total Cycles:    %6d                              \342\225\221", v012FC568_0;
    %vpi_call 3 655 "$display", "\342\225\221 AXI Reads:       %6d                              \342\225\221", v012FC0F0_0;
    %vpi_call 3 656 "$display", "\342\225\221 AXI Writes:      %6d                              \342\225\221", v012FC300_0;
    %vpi_call 3 657 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235";
    %load/v 8, v012FD220_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_59.0, 4;
    %vpi_call 3 660 "$display", "\012\342\234\205 SUCCESS: ALL TESTS PASSED!\012";
    %jmp T_59.1;
T_59.0 ;
    %vpi_call 3 662 "$display", "\012\342\235\214 FAILURE: %0d test(s) failed\012", v012FD220_0;
T_59.1 ;
    %vpi_call 3 665 "$display", "Simulation ended at: %0t ns\012", $time;
    %vpi_call 3 667 "$finish";
    %end;
    .thread T_59;
    .scope S_011EC9F8;
T_60 ;
    %wait E_011D10C0;
    %load/v 8, v012FCA90_0, 1;
    %jmp/0xz  T_60.0, 8;
    %load/v 8, v012FC568_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v012FC568_0, 0, 8;
    %movi 8, 50000, 32;
    %load/v 40, v012FC568_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_60.2, 5;
    %vpi_call 3 680 "$display", "\012\342\217\260 TIMEOUT: Simulation exceeded %0d cycles!", P_011BD284;
    %vpi_call 3 681 "$finish";
T_60.2 ;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_011EC9F8;
T_61 ;
    %vpi_call 3 688 "$dumpfile", "riscv_core_axi.vcd";
    %vpi_call 3 689 "$dumpvars", 1'sb0, S_011EC9F8;
    %end;
    .thread T_61;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./core/PIPELINE_REG_EX_WB.v";
    ".\tb_riscv_core_axi.v";
    "./riscv_core_axi.v";
    "./datapath.v";
    "./core/IFU.v";
    "./core/PIPELINE_REG_IF_ID.v";
    "./core/control.v";
    "./core/reg_file.v";
    "./core/imm_gen.v";
    "./core/hazard_detection.v";
    "./core/PIPELINE_REG_ID_EX.v";
    "./core/forwarding_unit.v";
    "./core/alu.v";
    "./core/branch_logic.v";
    "./interface/mem_access_unit.v";
    "./interface/axi4_lite_master_if.v";
