<profile>

<section name = "Vitis HLS Report for 'Topo2A_AD_proj'" level="0">
<item name = "Date">Wed Oct 16 20:17:14 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">Topo2A_AD_proj_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">25.00 ns, 14.014 ns, 6.75 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 25.000 ns, 25.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret1_dense_latency_ap_fixed_15_6_5_3_0_ap_fixed_38_8_5_3_0_config2_s_fu_77">dense_latency_ap_fixed_15_6_5_3_0_ap_fixed_38_8_5_3_0_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret2_linear_ap_fixed_38_8_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s_fu_83">linear_ap_fixed_38_8_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret3_normalize_ap_fixed_16_6_5_3_0_ap_fixed_32_7_5_3_0_config4_s_fu_119">normalize_ap_fixed_16_6_5_3_0_ap_fixed_32_7_5_3_0_config4_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret_relu_ap_fixed_32_7_5_3_0_ap_ufixed_15_0_4_0_0_relu_config5_s_fu_155">relu_ap_fixed_32_7_5_3_0_ap_ufixed_15_0_4_0_0_relu_config5_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret4_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_22_3_5_3_0_config6_s_fu_191">dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_22_3_5_3_0_config6_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret5_linear_ap_fixed_22_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s_fu_227">linear_ap_fixed_22_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret6_normalize_ap_fixed_16_6_5_3_0_ap_fixed_26_4_5_3_0_config8_s_fu_247">normalize_ap_fixed_16_6_5_3_0_ap_fixed_26_4_5_3_0_config8_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret7_relu_ap_fixed_26_4_5_3_0_ap_ufixed_15_0_4_0_0_relu_config9_s_fu_267">relu_ap_fixed_26_4_5_3_0_ap_ufixed_15_0_4_0_0_relu_config9_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret8_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_23_3_5_3_0_config10_s_fu_287">dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_23_3_5_3_0_config10_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="call_ret9_linear_ap_fixed_23_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config11_s_fu_307">linear_ap_fixed_23_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config11_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 54, 0, 48907, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 919, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 2, ~0, 12, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="call_ret1_dense_latency_ap_fixed_15_6_5_3_0_ap_fixed_38_8_5_3_0_config2_s_fu_77">dense_latency_ap_fixed_15_6_5_3_0_ap_fixed_38_8_5_3_0_config2_s, 0, 4, 0, 25022, 0</column>
<column name="call_ret4_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_22_3_5_3_0_config6_s_fu_191">dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_22_3_5_3_0_config6_s, 0, 0, 0, 12422, 0</column>
<column name="call_ret8_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_23_3_5_3_0_config10_s_fu_287">dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_23_3_5_3_0_config10_s, 0, 2, 0, 1659, 0</column>
<column name="call_ret5_linear_ap_fixed_22_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s_fu_227">linear_ap_fixed_22_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s, 0, 0, 0, 0, 0</column>
<column name="call_ret9_linear_ap_fixed_23_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config11_s_fu_307">linear_ap_fixed_23_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config11_s, 0, 0, 0, 0, 0</column>
<column name="call_ret2_linear_ap_fixed_38_8_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s_fu_83">linear_ap_fixed_38_8_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s, 0, 0, 0, 0, 0</column>
<column name="call_ret6_normalize_ap_fixed_16_6_5_3_0_ap_fixed_26_4_5_3_0_config8_s_fu_247">normalize_ap_fixed_16_6_5_3_0_ap_fixed_26_4_5_3_0_config8_s, 0, 16, 0, 608, 0</column>
<column name="call_ret3_normalize_ap_fixed_16_6_5_3_0_ap_fixed_32_7_5_3_0_config4_s_fu_119">normalize_ap_fixed_16_6_5_3_0_ap_fixed_32_7_5_3_0_config4_s, 0, 32, 0, 1356, 0</column>
<column name="call_ret7_relu_ap_fixed_26_4_5_3_0_ap_ufixed_15_0_4_0_0_relu_config9_s_fu_267">relu_ap_fixed_26_4_5_3_0_ap_ufixed_15_0_4_0_0_relu_config9_s, 0, 0, 0, 2496, 0</column>
<column name="call_ret_relu_ap_fixed_32_7_5_3_0_ap_ufixed_15_0_4_0_0_relu_config5_s_fu_155">relu_ap_fixed_32_7_5_3_0_ap_ufixed_15_0_4_0_0_relu_config5_s, 0, 0, 0, 5344, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="inputs_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="inputs_ap_vld_preg">9, 2, 1, 2</column>
<column name="inputs_blk_n">9, 2, 1, 2</column>
<column name="inputs_in_sig">9, 2, 660, 1320</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="inputs_ap_vld_preg">1, 0, 1, 0</column>
<column name="inputs_preg">660, 0, 660, 0</column>
<column name="layer7_out_10_reg_1466">16, 0, 16, 0</column>
<column name="layer7_out_11_reg_1471">16, 0, 16, 0</column>
<column name="layer7_out_12_reg_1476">16, 0, 16, 0</column>
<column name="layer7_out_13_reg_1481">16, 0, 16, 0</column>
<column name="layer7_out_14_reg_1486">16, 0, 16, 0</column>
<column name="layer7_out_15_reg_1491">16, 0, 16, 0</column>
<column name="layer7_out_1_reg_1421">16, 0, 16, 0</column>
<column name="layer7_out_2_reg_1426">16, 0, 16, 0</column>
<column name="layer7_out_3_reg_1431">16, 0, 16, 0</column>
<column name="layer7_out_4_reg_1436">16, 0, 16, 0</column>
<column name="layer7_out_5_reg_1441">16, 0, 16, 0</column>
<column name="layer7_out_6_reg_1446">16, 0, 16, 0</column>
<column name="layer7_out_7_reg_1451">16, 0, 16, 0</column>
<column name="layer7_out_8_reg_1456">16, 0, 16, 0</column>
<column name="layer7_out_9_reg_1461">16, 0, 16, 0</column>
<column name="layer7_out_reg_1416">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Topo2A_AD_proj, return value</column>
<column name="inputs_ap_vld">in, 1, ap_vld, inputs, pointer</column>
<column name="inputs">in, 660, ap_vld, inputs, pointer</column>
<column name="layer11_out_0">out, 16, ap_vld, layer11_out_0, pointer</column>
<column name="layer11_out_0_ap_vld">out, 1, ap_vld, layer11_out_0, pointer</column>
<column name="layer11_out_1">out, 16, ap_vld, layer11_out_1, pointer</column>
<column name="layer11_out_1_ap_vld">out, 1, ap_vld, layer11_out_1, pointer</column>
<column name="layer11_out_2">out, 16, ap_vld, layer11_out_2, pointer</column>
<column name="layer11_out_2_ap_vld">out, 1, ap_vld, layer11_out_2, pointer</column>
</table>
</item>
</section>
</profile>
