

================================================================
== Vivado HLS Report for 'mult_window'
================================================================
* Date:           Thu Dec 31 16:12:33 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhlsv4_256
* Solution:       soln256
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      270|      270| 2.700 us | 2.700 us |  270|  270|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      128|      128|         1|          -|          -|   128|    no    |
        |- Loop 2  |      128|      128|         2|          1|          1|   128|    yes   |
        |- Loop 3  |      128|      128|         2|          1|          1|   128|    yes   |
        |- Loop 4  |      128|      128|         2|          1|          1|   128|    yes   |
        |- Loop 5  |      138|      138|        12|          1|          1|   128|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    198|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     32|    1964|   4128|    -|
|Memory           |        5|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    290|    -|
|Register         |        0|      -|     908|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        5|     32|    2872|   4712|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     14|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |FFT_fadd_32ns_32ndEe_U11  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fadd_32ns_32ndEe_U13  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fmul_32ns_32neOg_U14  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U15  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U16  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U17  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U18  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U19  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U20  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U21  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fsub_32ns_32ncud_U10  |FFT_fsub_32ns_32ncud  |        0|      2|  205|  390|    0|
    |FFT_fsub_32ns_32ncud_U12  |FFT_fsub_32ns_32ncud  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     32| 1964| 4128|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Blackman256_U  |mult_window_Blackbkb  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |Hamm256_U      |mult_window_Hamm256   |        1|  0|   0|    0|   256|   32|     1|         8192|
    |Hann256_U      |mult_window_Hann256   |        1|  0|   0|    0|   256|   32|     1|         8192|
    |window_U       |mult_window_window    |        2|  0|   0|    0|   256|   32|     1|         8192|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        5|  0|   0|    0|  1024|  128|     4|        32768|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln39_fu_553_p2       |     +    |      0|  0|  15|           2|           9|
    |add_ln47_fu_521_p2       |     +    |      0|  0|  15|           2|           9|
    |add_ln55_fu_489_p2       |     +    |      0|  0|  15|           2|           9|
    |add_ln62_fu_585_p2       |     +    |      0|  0|  15|           2|           9|
    |add_ln68_fu_621_p2       |     +    |      0|  0|  15|           2|           9|
    |icmp_ln39_fu_527_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln47_fu_495_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln55_fu_463_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln62_fu_559_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln68_fu_591_p2      |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |or_ln39_fu_542_p2        |    or    |      0|  0|   8|           8|           1|
    |or_ln47_fu_510_p2        |    or    |      0|  0|   8|           8|           1|
    |or_ln55_fu_478_p2        |    or    |      0|  0|   8|           8|           1|
    |or_ln62_fu_574_p2        |    or    |      0|  0|   8|           8|           1|
    |or_ln68_fu_608_p2        |    or    |      0|  0|   8|           8|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 198|         108|         113|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  44|          9|    1|          9|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter11  |   9|          2|    1|          2|
    |i1_0_0_i_reg_367          |   9|          2|    9|         18|
    |i2_0_0_i_reg_356          |   9|          2|    9|         18|
    |i3_0_0_i_reg_389          |   9|          2|    9|         18|
    |i4_0_0_i_reg_400          |   9|          2|    9|         18|
    |i_0_0_i_reg_378           |   9|          2|    9|         18|
    |win_mode_blk_n            |   9|          2|    1|          2|
    |window_address0           |  33|          6|    8|         48|
    |window_address1           |  33|          6|    8|         48|
    |window_d0                 |  27|          5|   32|        160|
    |window_d1                 |  27|          5|   32|        160|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 290|         58|  133|        532|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9        |   1|   0|    1|          0|
    |complex_M_imag_writ_1_reg_868  |  32|   0|   32|          0|
    |complex_M_imag_writ_reg_858    |  32|   0|   32|          0|
    |complex_M_real_writ_1_reg_863  |  32|   0|   32|          0|
    |complex_M_real_writ_reg_853    |  32|   0|   32|          0|
    |i1_0_0_i_reg_367               |   9|   0|    9|          0|
    |i2_0_0_i_reg_356               |   9|   0|    9|          0|
    |i3_0_0_i_reg_389               |   9|   0|    9|          0|
    |i4_0_0_i_reg_400               |   9|   0|    9|          0|
    |i_0_0_i_reg_378                |   9|   0|    9|          0|
    |icmp_ln39_reg_689              |   1|   0|    1|          0|
    |icmp_ln47_reg_660              |   1|   0|    1|          0|
    |icmp_ln55_reg_631              |   1|   0|    1|          0|
    |icmp_ln68_reg_726              |   1|   0|    1|          0|
    |p_r_M_imag_1_reg_801           |  32|   0|   32|          0|
    |p_r_M_imag_reg_783             |  32|   0|   32|          0|
    |p_r_M_real_1_reg_795           |  32|   0|   32|          0|
    |p_r_M_real_reg_777             |  32|   0|   32|          0|
    |tmp_1_i_i39_i_reg_848          |  32|   0|   32|          0|
    |tmp_1_i_i_i_reg_828            |  32|   0|   32|          0|
    |tmp_8_i_i36_i_reg_838          |  32|   0|   32|          0|
    |tmp_8_i_i_i_reg_818            |  32|   0|   32|          0|
    |tmp_i_i35_i_reg_833            |  32|   0|   32|          0|
    |tmp_i_i38_i_reg_843            |  32|   0|   32|          0|
    |tmp_i_i_i_16_reg_823           |  32|   0|   32|          0|
    |tmp_i_i_i_reg_813              |  32|   0|   32|          0|
    |window_load_1_reg_807          |  32|   0|   32|          0|
    |window_load_reg_789            |  32|   0|   32|          0|
    |zext_ln43_1_reg_703            |   7|   0|   64|         57|
    |zext_ln43_reg_693              |   9|   0|   64|         55|
    |zext_ln51_1_reg_674            |   7|   0|   64|         57|
    |zext_ln51_reg_664              |   9|   0|   64|         55|
    |zext_ln59_1_reg_645            |   7|   0|   64|         57|
    |zext_ln59_reg_635              |   9|   0|   64|         55|
    |zext_ln71_1_reg_751            |   7|   0|   64|         57|
    |zext_ln71_reg_730              |   9|   0|   64|         55|
    |icmp_ln68_reg_726              |  64|  32|    1|          0|
    |zext_ln71_1_reg_751            |  64|  32|   64|         57|
    |zext_ln71_reg_730              |  64|  32|   64|         55|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 908|  96| 1293|        560|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  mult_window  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  mult_window  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  mult_window  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  mult_window  | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |  mult_window  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  mult_window  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  mult_window  | return value |
|win_mode_dout           |  in |    8|   ap_fifo  |    win_mode   |    pointer   |
|win_mode_empty_n        |  in |    1|   ap_fifo  |    win_mode   |    pointer   |
|win_mode_read           | out |    1|   ap_fifo  |    win_mode   |    pointer   |
|xin_M_real_address0     | out |    8|  ap_memory |   xin_M_real  |     array    |
|xin_M_real_ce0          | out |    1|  ap_memory |   xin_M_real  |     array    |
|xin_M_real_q0           |  in |   32|  ap_memory |   xin_M_real  |     array    |
|xin_M_real_address1     | out |    8|  ap_memory |   xin_M_real  |     array    |
|xin_M_real_ce1          | out |    1|  ap_memory |   xin_M_real  |     array    |
|xin_M_real_q1           |  in |   32|  ap_memory |   xin_M_real  |     array    |
|xin_M_imag_address0     | out |    8|  ap_memory |   xin_M_imag  |     array    |
|xin_M_imag_ce0          | out |    1|  ap_memory |   xin_M_imag  |     array    |
|xin_M_imag_q0           |  in |   32|  ap_memory |   xin_M_imag  |     array    |
|xin_M_imag_address1     | out |    8|  ap_memory |   xin_M_imag  |     array    |
|xin_M_imag_ce1          | out |    1|  ap_memory |   xin_M_imag  |     array    |
|xin_M_imag_q1           |  in |   32|  ap_memory |   xin_M_imag  |     array    |
|win_IN_M_real_address0  | out |    8|  ap_memory | win_IN_M_real |     array    |
|win_IN_M_real_ce0       | out |    1|  ap_memory | win_IN_M_real |     array    |
|win_IN_M_real_we0       | out |    1|  ap_memory | win_IN_M_real |     array    |
|win_IN_M_real_d0        | out |   32|  ap_memory | win_IN_M_real |     array    |
|win_IN_M_real_address1  | out |    8|  ap_memory | win_IN_M_real |     array    |
|win_IN_M_real_ce1       | out |    1|  ap_memory | win_IN_M_real |     array    |
|win_IN_M_real_we1       | out |    1|  ap_memory | win_IN_M_real |     array    |
|win_IN_M_real_d1        | out |   32|  ap_memory | win_IN_M_real |     array    |
|win_IN_M_imag_address0  | out |    8|  ap_memory | win_IN_M_imag |     array    |
|win_IN_M_imag_ce0       | out |    1|  ap_memory | win_IN_M_imag |     array    |
|win_IN_M_imag_we0       | out |    1|  ap_memory | win_IN_M_imag |     array    |
|win_IN_M_imag_d0        | out |   32|  ap_memory | win_IN_M_imag |     array    |
|win_IN_M_imag_address1  | out |    8|  ap_memory | win_IN_M_imag |     array    |
|win_IN_M_imag_ce1       | out |    1|  ap_memory | win_IN_M_imag |     array    |
|win_IN_M_imag_we1       | out |    1|  ap_memory | win_IN_M_imag |     array    |
|win_IN_M_imag_d1        | out |   32|  ap_memory | win_IN_M_imag |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

