# 32-bit-MIPS-CPU
The five stages are instruction fetch, instruction decode, execution, data memory, and register writeback.
Forwarding for data hazards is implemented.

Visit ./Final Project.srcs/Sources-1 to see the main behavioral implementation and ./Final Project.srcs/Sim_1 to see the testbench.
