{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583865564739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583865564742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 12:39:24 2020 " "Processing started: Tue Mar 10 12:39:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583865564742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865564742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865564742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583865564931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583865564931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(51) " "Verilog HDL information at top.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583865573128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583865573128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583865573128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583865573130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583865573139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583865573139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C0 " "Elaborating entity \"counter\" for hierarchy \"counter:C0\"" {  } { { "top.v" "C0" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583865573140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573141 "|top|counter:C0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(41) " "Verilog HDL assignment warning at counter.v(41): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573141 "|top|counter:C0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(42) " "Verilog HDL assignment warning at counter.v(42): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573141 "|top|counter:C0"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(14) " "Verilog HDL information at calendar.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583865573143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "calendar.v 1 1 " "Using design file calendar.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 calendar " "Found entity 1: calendar" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583865573143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583865573143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calendar calendar:Cal0 " "Elaborating entity \"calendar\" for hierarchy \"calendar:Cal0\"" {  } { { "top.v" "Cal0" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583865573144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 calendar.v(16) " "Verilog HDL assignment warning at calendar.v(16): truncated value with size 32 to match size of target (7)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switch calendar.v(34) " "Verilog HDL Always Construct warning at calendar.v(34): variable \"switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(42) " "Verilog HDL assignment warning at calendar.v(42): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(43) " "Verilog HDL assignment warning at calendar.v(43): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(48) " "Verilog HDL assignment warning at calendar.v(48): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(56) " "Verilog HDL assignment warning at calendar.v(56): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(65) " "Verilog HDL assignment warning at calendar.v(65): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(66) " "Verilog HDL assignment warning at calendar.v(66): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(71) " "Verilog HDL assignment warning at calendar.v(71): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switch calendar.v(76) " "Verilog HDL Always Construct warning at calendar.v(76): variable \"switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(84) " "Verilog HDL assignment warning at calendar.v(84): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(85) " "Verilog HDL assignment warning at calendar.v(85): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(90) " "Verilog HDL assignment warning at calendar.v(90): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(99) " "Verilog HDL assignment warning at calendar.v(99): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(100) " "Verilog HDL assignment warning at calendar.v(100): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(105) " "Verilog HDL assignment warning at calendar.v(105): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 calendar.v(112) " "Verilog HDL assignment warning at calendar.v(112): truncated value with size 32 to match size of target (4)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dayCounter10 calendar.v(117) " "Verilog HDL Always Construct warning at calendar.v(117): variable \"dayCounter10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dayCounter10 calendar.v(123) " "Verilog HDL Always Construct warning at calendar.v(123): variable \"dayCounter10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dayCounter1 calendar.v(14) " "Verilog HDL Always Construct warning at calendar.v(14): inferring latch(es) for variable \"dayCounter1\", which holds its previous value in one or more paths through the always construct" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hexMonth calendar.v(14) " "Verilog HDL Always Construct warning at calendar.v(14): inferring latch(es) for variable \"hexMonth\", which holds its previous value in one or more paths through the always construct" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dayCounter10 calendar.v(14) " "Verilog HDL Always Construct warning at calendar.v(14): inferring latch(es) for variable \"dayCounter10\", which holds its previous value in one or more paths through the always construct" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayCounter10\[0\] calendar.v(14) " "Inferred latch for \"dayCounter10\[0\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayCounter10\[1\] calendar.v(14) " "Inferred latch for \"dayCounter10\[1\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayCounter10\[2\] calendar.v(14) " "Inferred latch for \"dayCounter10\[2\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayCounter10\[3\] calendar.v(14) " "Inferred latch for \"dayCounter10\[3\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexMonth\[0\] calendar.v(14) " "Inferred latch for \"hexMonth\[0\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573145 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexMonth\[1\] calendar.v(14) " "Inferred latch for \"hexMonth\[1\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573146 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexMonth\[2\] calendar.v(14) " "Inferred latch for \"hexMonth\[2\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573146 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexMonth\[3\] calendar.v(14) " "Inferred latch for \"hexMonth\[3\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573146 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayCounter1\[0\] calendar.v(14) " "Inferred latch for \"dayCounter1\[0\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573146 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayCounter1\[1\] calendar.v(14) " "Inferred latch for \"dayCounter1\[1\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573146 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayCounter1\[2\] calendar.v(14) " "Inferred latch for \"dayCounter1\[2\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573146 "|top|calendar:Cal0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayCounter1\[3\] calendar.v(14) " "Inferred latch for \"dayCounter1\[3\]\" at calendar.v(14)" {  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865573146 "|top|calendar:Cal0"}
{ "Warning" "WSGN_SEARCH_FILE" "sevenSeg.v 1 1 " "Using design file sevenSeg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/sevenSeg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583865573148 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583865573148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:H0 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:H0\"" {  } { { "top.v" "H0" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583865573148 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg1 sevenSeg.v(2) " "Output port \"seg1\" at sevenSeg.v(2) has no driver" {  } { { "sevenSeg.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/sevenSeg.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583865573148 "|top|sevenSeg:H0"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockDivider.v(17) " "Verilog HDL information at clockDivider.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "clockDivider.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/clockDivider.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583865573151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockDivider.v 1 1 " "Using design file clockDivider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583865573151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583865573151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:U0 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:U0\"" {  } { { "top.v" "U0" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583865573151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clockDivider.v(29) " "Verilog HDL assignment warning at clockDivider.v(29): truncated value with size 32 to match size of target (23)" {  } { { "clockDivider.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/clockDivider.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583865573151 "|top|clockDivider:U0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583865573650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|dayCounter1\[0\] " "Latch calendar:Cal0\|dayCounter1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:C0\|c1\[0\] " "Ports D and ENA on the latch are fed by the same signal counter:C0\|c1\[0\]" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573654 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|dayCounter1\[1\] " "Latch calendar:Cal0\|dayCounter1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:C0\|c1\[0\] " "Ports D and ENA on the latch are fed by the same signal counter:C0\|c1\[0\]" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573654 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|dayCounter1\[2\] " "Latch calendar:Cal0\|dayCounter1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:C0\|c1\[0\] " "Ports D and ENA on the latch are fed by the same signal counter:C0\|c1\[0\]" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573654 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|dayCounter1\[3\] " "Latch calendar:Cal0\|dayCounter1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573654 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|dayCounter10\[3\] " "Latch calendar:Cal0\|dayCounter10\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573654 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|dayCounter10\[2\] " "Latch calendar:Cal0\|dayCounter10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573654 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|dayCounter10\[1\] " "Latch calendar:Cal0\|dayCounter10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573655 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|dayCounter10\[0\] " "Latch calendar:Cal0\|dayCounter10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573655 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|hexMonth\[1\] " "Latch calendar:Cal0\|hexMonth\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573655 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|hexMonth\[2\] " "Latch calendar:Cal0\|hexMonth\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573655 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calendar:Cal0\|hexMonth\[0\] " "Latch calendar:Cal0\|hexMonth\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583865573655 ""}  } { { "calendar.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/calendar.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583865573655 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583865573656 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583865573656 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583865573767 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583865573767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583865573834 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:C0\|c1\[0\] High " "Register counter:C0\|c1\[0\] will power up to High" {  } { { "counter.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/counter.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1583865573951 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "divide_by\[10\] Low " "Register divide_by\[10\] will power up to Low" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1583865573951 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1583865573951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matt/Documents/Digital Logic/Project 2/top.map.smsg " "Generated suppressed messages file /home/matt/Documents/Digital Logic/Project 2/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865574382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583865574466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583865574466 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583865574504 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583865574504 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583865574504 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583865574504 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583865574504 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583865574504 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583865574504 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583865574504 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.v" "" { Text "/home/matt/Documents/Digital Logic/Project 2/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583865574504 "|top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583865574504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583865574504 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583865574504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583865574504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583865574504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583865574511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 12:39:34 2020 " "Processing ended: Tue Mar 10 12:39:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583865574511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583865574511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583865574511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583865574511 ""}
