Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Nov 17 02:04:41 2020
| Host         : DJ00308 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16907)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165097)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (101)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16907)
----------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/inst/dclk_reg/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/inst/eclk_reg/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/inst/fclk_reg/Q (HIGH)

 There are 16486 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/inst/mclk_reg/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/inst/wclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165097)
-----------------------------------------------------
 There are 165097 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (101)
--------------------------------
 There are 101 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     45.666        0.000                      0                    5        0.923        0.000                      0                    5        3.000        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
sysclk                             {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       45.669        0.000                      0                    5        1.026        0.000                      0                    5       23.750        0.000                       0                   103  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sysclk                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         45.666        0.000                      0                    5        1.026        0.000                      0                    5       23.750        0.000                       0                   103  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       45.666        0.000                      0                    5        0.923        0.000                      0                    5  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         45.666        0.000                      0                    5        0.923        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.669ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.814ns (19.098%)  route 3.448ns (80.902%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.871     2.960    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I1_O)        0.124     3.084 r  design_1_i/cpu_0/inst/mclk_i_1/O
                         net (fo=1, routed)           0.000     3.084    design_1_i/cpu_0/inst/mclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.100    48.721    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.031    48.752    design_1_i/cpu_0/inst/mclk_reg
  -------------------------------------------------------------------
                         required time                         48.752    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 45.669    

Slack (MET) :             45.685ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.842ns (19.626%)  route 3.448ns (80.374%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.871     2.960    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT5 (Prop_lut5_I2_O)        0.152     3.112 r  design_1_i/cpu_0/inst/wclk_i_1/O
                         net (fo=1, routed)           0.000     3.112    design_1_i/cpu_0/inst/wclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.100    48.721    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.075    48.796    design_1_i/cpu_0/inst/wclk_reg
  -------------------------------------------------------------------
                         required time                         48.796    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 45.685    

Slack (MET) :             46.018ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.814ns (20.814%)  route 3.097ns (79.186%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.520     2.608    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT3 (Prop_lut3_I2_O)        0.124     2.732 r  design_1_i/cpu_0/inst/eclk_i_1/O
                         net (fo=1, routed)           0.000     2.732    design_1_i/cpu_0/inst/eclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.100    48.721    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.029    48.750    design_1_i/cpu_0/inst/eclk_reg
  -------------------------------------------------------------------
                         required time                         48.750    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 46.018    

Slack (MET) :             46.038ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.840ns (21.337%)  route 3.097ns (78.663%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 f  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 f  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.520     2.608    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I3_O)        0.150     2.758 r  design_1_i/cpu_0/inst/fclk_i_1/O
                         net (fo=1, routed)           0.000     2.758    design_1_i/cpu_0/inst/fclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.100    48.721    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.075    48.796    design_1_i/cpu_0/inst/fclk_reg
  -------------------------------------------------------------------
                         required time                         48.796    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 46.038    

Slack (MET) :             46.322ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.690ns (19.773%)  route 2.800ns (80.227%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.223     2.311    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
                         clock pessimism              0.573    48.799    
                         clock uncertainty           -0.100    48.699    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)       -0.067    48.632    design_1_i/cpu_0/inst/dclk_reg
  -------------------------------------------------------------------
                         required time                         48.632    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 46.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.212ns (18.709%)  route 0.921ns (81.291%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 r  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.715     0.353    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  design_1_i/cpu_0/inst/wclk_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/cpu_0/inst/wclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/C
                         clock pessimism              0.244    -0.735    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.107    -0.628    design_1_i/cpu_0/inst/wclk_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.212ns (18.709%)  route 0.921ns (81.291%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 r  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.715     0.353    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I2_O)        0.045     0.398 r  design_1_i/cpu_0/inst/mclk_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/cpu_0/inst/mclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
                         clock pessimism              0.244    -0.735    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.092    -0.643    design_1_i/cpu_0/inst/mclk_reg
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.208ns (17.674%)  route 0.969ns (82.326%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.607 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.208    -0.399    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080    -0.319 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         0.761     0.442    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
                         clock pessimism              0.257    -0.722    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.070    -0.652    design_1_i/cpu_0/inst/dclk_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.211ns (17.350%)  route 1.005ns (82.650%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 f  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 f  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.799     0.437    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I1_O)        0.044     0.481 r  design_1_i/cpu_0/inst/fclk_i_1/O
                         net (fo=1, routed)           0.000     0.481    design_1_i/cpu_0/inst/fclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
                         clock pessimism              0.244    -0.735    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.107    -0.628    design_1_i/cpu_0/inst/fclk_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/dclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.212ns (16.895%)  route 1.043ns (83.105%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/dclk_reg/Q
                         net (fo=1, routed)           0.269    -0.325    design_1_i/cpu_0/inst/dclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  design_1_i/cpu_0/inst/dclk_BUFG_inst/O
                         net (fo=99, routed)          0.774     0.475    design_1_i/cpu_0/inst/dclk_BUFG
    SLICE_X83Y146        LUT3 (Prop_lut3_I0_O)        0.045     0.520 r  design_1_i/cpu_0/inst/eclk_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/cpu_0/inst/eclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/C
                         clock pessimism              0.257    -0.722    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.091    -0.631    design_1_i/cpu_0/inst/eclk_reg
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  1.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X83Y146    design_1_i/cpu_0/inst/mclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X83Y146    design_1_i/cpu_0/inst/wclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X82Y146    design_1_i/cpu_0/inst/dclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X83Y146    design_1_i/cpu_0/inst/eclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X83Y146    design_1_i/cpu_0/inst/fclk_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y111    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y111    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X84Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X84Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       45.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.666ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.814ns (19.098%)  route 3.448ns (80.902%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.871     2.960    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I1_O)        0.124     3.084 r  design_1_i/cpu_0/inst/mclk_i_1/O
                         net (fo=1, routed)           0.000     3.084    design_1_i/cpu_0/inst/mclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.031    48.749    design_1_i/cpu_0/inst/mclk_reg
  -------------------------------------------------------------------
                         required time                         48.749    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 45.666    

Slack (MET) :             45.682ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.842ns (19.626%)  route 3.448ns (80.374%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.871     2.960    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT5 (Prop_lut5_I2_O)        0.152     3.112 r  design_1_i/cpu_0/inst/wclk_i_1/O
                         net (fo=1, routed)           0.000     3.112    design_1_i/cpu_0/inst/wclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.075    48.793    design_1_i/cpu_0/inst/wclk_reg
  -------------------------------------------------------------------
                         required time                         48.793    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 45.682    

Slack (MET) :             46.015ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.814ns (20.814%)  route 3.097ns (79.186%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.520     2.608    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT3 (Prop_lut3_I2_O)        0.124     2.732 r  design_1_i/cpu_0/inst/eclk_i_1/O
                         net (fo=1, routed)           0.000     2.732    design_1_i/cpu_0/inst/eclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.029    48.747    design_1_i/cpu_0/inst/eclk_reg
  -------------------------------------------------------------------
                         required time                         48.747    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 46.015    

Slack (MET) :             46.035ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.840ns (21.337%)  route 3.097ns (78.663%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 f  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 f  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.520     2.608    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I3_O)        0.150     2.758 r  design_1_i/cpu_0/inst/fclk_i_1/O
                         net (fo=1, routed)           0.000     2.758    design_1_i/cpu_0/inst/fclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.075    48.793    design_1_i/cpu_0/inst/fclk_reg
  -------------------------------------------------------------------
                         required time                         48.793    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 46.035    

Slack (MET) :             46.318ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.690ns (19.773%)  route 2.800ns (80.227%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.223     2.311    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
                         clock pessimism              0.573    48.799    
                         clock uncertainty           -0.103    48.696    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)       -0.067    48.629    design_1_i/cpu_0/inst/dclk_reg
  -------------------------------------------------------------------
                         required time                         48.629    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 46.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.212ns (18.709%)  route 0.921ns (81.291%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 r  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.715     0.353    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  design_1_i/cpu_0/inst/wclk_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/cpu_0/inst/wclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/C
                         clock pessimism              0.244    -0.735    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.107    -0.628    design_1_i/cpu_0/inst/wclk_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.212ns (18.709%)  route 0.921ns (81.291%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 r  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.715     0.353    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I2_O)        0.045     0.398 r  design_1_i/cpu_0/inst/mclk_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/cpu_0/inst/mclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
                         clock pessimism              0.244    -0.735    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.092    -0.643    design_1_i/cpu_0/inst/mclk_reg
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.208ns (17.674%)  route 0.969ns (82.326%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.607 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.208    -0.399    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080    -0.319 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         0.761     0.442    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
                         clock pessimism              0.257    -0.722    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.070    -0.652    design_1_i/cpu_0/inst/dclk_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.211ns (17.350%)  route 1.005ns (82.650%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 f  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 f  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.799     0.437    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I1_O)        0.044     0.481 r  design_1_i/cpu_0/inst/fclk_i_1/O
                         net (fo=1, routed)           0.000     0.481    design_1_i/cpu_0/inst/fclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
                         clock pessimism              0.244    -0.735    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.107    -0.628    design_1_i/cpu_0/inst/fclk_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/dclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.212ns (16.895%)  route 1.043ns (83.105%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/dclk_reg/Q
                         net (fo=1, routed)           0.269    -0.325    design_1_i/cpu_0/inst/dclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  design_1_i/cpu_0/inst/dclk_BUFG_inst/O
                         net (fo=99, routed)          0.774     0.475    design_1_i/cpu_0/inst/dclk_BUFG
    SLICE_X83Y146        LUT3 (Prop_lut3_I0_O)        0.045     0.520 r  design_1_i/cpu_0/inst/eclk_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/cpu_0/inst/eclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/C
                         clock pessimism              0.257    -0.722    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.091    -0.631    design_1_i/cpu_0/inst/eclk_reg
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  1.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X83Y146    design_1_i/cpu_0/inst/mclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X83Y146    design_1_i/cpu_0/inst/wclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X82Y146    design_1_i/cpu_0/inst/dclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X83Y146    design_1_i/cpu_0/inst/eclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X83Y146    design_1_i/cpu_0/inst/fclk_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y111    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X76Y111    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X80Y112    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X84Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X84Y113    design_1_i/cpu_0/inst/regfile0/register_reg_r2_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.666ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.814ns (19.098%)  route 3.448ns (80.902%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.871     2.960    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I1_O)        0.124     3.084 r  design_1_i/cpu_0/inst/mclk_i_1/O
                         net (fo=1, routed)           0.000     3.084    design_1_i/cpu_0/inst/mclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.031    48.749    design_1_i/cpu_0/inst/mclk_reg
  -------------------------------------------------------------------
                         required time                         48.749    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 45.666    

Slack (MET) :             45.682ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.842ns (19.626%)  route 3.448ns (80.374%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.871     2.960    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT5 (Prop_lut5_I2_O)        0.152     3.112 r  design_1_i/cpu_0/inst/wclk_i_1/O
                         net (fo=1, routed)           0.000     3.112    design_1_i/cpu_0/inst/wclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.075    48.793    design_1_i/cpu_0/inst/wclk_reg
  -------------------------------------------------------------------
                         required time                         48.793    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 45.682    

Slack (MET) :             46.015ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.814ns (20.814%)  route 3.097ns (79.186%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.520     2.608    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT3 (Prop_lut3_I2_O)        0.124     2.732 r  design_1_i/cpu_0/inst/eclk_i_1/O
                         net (fo=1, routed)           0.000     2.732    design_1_i/cpu_0/inst/eclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.029    48.747    design_1_i/cpu_0/inst/eclk_reg
  -------------------------------------------------------------------
                         required time                         48.747    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 46.015    

Slack (MET) :             46.035ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.840ns (21.337%)  route 3.097ns (78.663%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 f  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 f  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.520     2.608    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I3_O)        0.150     2.758 r  design_1_i/cpu_0/inst/fclk_i_1/O
                         net (fo=1, routed)           0.000     2.758    design_1_i/cpu_0/inst/fclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.075    48.793    design_1_i/cpu_0/inst/fclk_reg
  -------------------------------------------------------------------
                         required time                         48.793    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 46.035    

Slack (MET) :             46.318ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.690ns (19.773%)  route 2.800ns (80.227%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.223     2.311    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
                         clock pessimism              0.573    48.799    
                         clock uncertainty           -0.103    48.696    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)       -0.067    48.629    design_1_i/cpu_0/inst/dclk_reg
  -------------------------------------------------------------------
                         required time                         48.629    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 46.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.212ns (18.709%)  route 0.921ns (81.291%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 r  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.715     0.353    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  design_1_i/cpu_0/inst/wclk_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/cpu_0/inst/wclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/C
                         clock pessimism              0.244    -0.735    
                         clock uncertainty            0.103    -0.632    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.107    -0.525    design_1_i/cpu_0/inst/wclk_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.212ns (18.709%)  route 0.921ns (81.291%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 r  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.715     0.353    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I2_O)        0.045     0.398 r  design_1_i/cpu_0/inst/mclk_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/cpu_0/inst/mclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
                         clock pessimism              0.244    -0.735    
                         clock uncertainty            0.103    -0.632    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.092    -0.540    design_1_i/cpu_0/inst/mclk_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.208ns (17.674%)  route 0.969ns (82.326%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.607 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.208    -0.399    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080    -0.319 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         0.761     0.442    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
                         clock pessimism              0.257    -0.722    
                         clock uncertainty            0.103    -0.619    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.070    -0.549    design_1_i/cpu_0/inst/dclk_reg
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.211ns (17.350%)  route 1.005ns (82.650%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 f  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 f  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.799     0.437    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I1_O)        0.044     0.481 r  design_1_i/cpu_0/inst/fclk_i_1/O
                         net (fo=1, routed)           0.000     0.481    design_1_i/cpu_0/inst/fclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
                         clock pessimism              0.244    -0.735    
                         clock uncertainty            0.103    -0.632    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.107    -0.525    design_1_i/cpu_0/inst/fclk_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/dclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.212ns (16.895%)  route 1.043ns (83.105%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/dclk_reg/Q
                         net (fo=1, routed)           0.269    -0.325    design_1_i/cpu_0/inst/dclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  design_1_i/cpu_0/inst/dclk_BUFG_inst/O
                         net (fo=99, routed)          0.774     0.475    design_1_i/cpu_0/inst/dclk_BUFG
    SLICE_X83Y146        LUT3 (Prop_lut3_I0_O)        0.045     0.520 r  design_1_i/cpu_0/inst/eclk_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/cpu_0/inst/eclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/C
                         clock pessimism              0.257    -0.722    
                         clock uncertainty            0.103    -0.619    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.091    -0.528    design_1_i/cpu_0/inst/eclk_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  1.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       45.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.666ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.814ns (19.098%)  route 3.448ns (80.902%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.871     2.960    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I1_O)        0.124     3.084 r  design_1_i/cpu_0/inst/mclk_i_1/O
                         net (fo=1, routed)           0.000     3.084    design_1_i/cpu_0/inst/mclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.031    48.749    design_1_i/cpu_0/inst/mclk_reg
  -------------------------------------------------------------------
                         required time                         48.749    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                 45.666    

Slack (MET) :             45.682ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.842ns (19.626%)  route 3.448ns (80.374%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.871     2.960    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT5 (Prop_lut5_I2_O)        0.152     3.112 r  design_1_i/cpu_0/inst/wclk_i_1/O
                         net (fo=1, routed)           0.000     3.112    design_1_i/cpu_0/inst/wclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.075    48.793    design_1_i/cpu_0/inst/wclk_reg
  -------------------------------------------------------------------
                         required time                         48.793    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 45.682    

Slack (MET) :             46.015ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.814ns (20.814%)  route 3.097ns (79.186%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.520     2.608    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT3 (Prop_lut3_I2_O)        0.124     2.732 r  design_1_i/cpu_0/inst/eclk_i_1/O
                         net (fo=1, routed)           0.000     2.732    design_1_i/cpu_0/inst/eclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.029    48.747    design_1_i/cpu_0/inst/eclk_reg
  -------------------------------------------------------------------
                         required time                         48.747    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 46.015    

Slack (MET) :             46.035ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.840ns (21.337%)  route 3.097ns (78.663%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 f  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 f  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.520     2.608    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I3_O)        0.150     2.758 r  design_1_i/cpu_0/inst/fclk_i_1/O
                         net (fo=1, routed)           0.000     2.758    design_1_i/cpu_0/inst/fclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
                         clock pessimism              0.595    48.821    
                         clock uncertainty           -0.103    48.718    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)        0.075    48.793    design_1_i/cpu_0/inst/fclk_reg
  -------------------------------------------------------------------
                         required time                         48.793    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 46.035    

Slack (MET) :             46.318ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.690ns (19.773%)  route 2.800ns (80.227%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( 48.227 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.640    -1.179    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -0.760 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.577    -0.183    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.271     0.088 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         2.223     2.311    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    51.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    44.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    46.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         1.519    48.227    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
                         clock pessimism              0.573    48.799    
                         clock uncertainty           -0.103    48.696    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)       -0.067    48.629    design_1_i/cpu_0/inst/dclk_reg
  -------------------------------------------------------------------
                         required time                         48.629    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 46.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/wclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.212ns (18.709%)  route 0.921ns (81.291%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 r  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.715     0.353    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  design_1_i/cpu_0/inst/wclk_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/cpu_0/inst/wclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/wclk_reg/C
                         clock pessimism              0.244    -0.735    
                         clock uncertainty            0.103    -0.632    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.107    -0.525    design_1_i/cpu_0/inst/wclk_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.212ns (18.709%)  route 0.921ns (81.291%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 r  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.715     0.353    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I2_O)        0.045     0.398 r  design_1_i/cpu_0/inst/mclk_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/cpu_0/inst/mclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
                         clock pessimism              0.244    -0.735    
                         clock uncertainty            0.103    -0.632    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.092    -0.540    design_1_i/cpu_0/inst/mclk_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.208ns (17.674%)  route 0.969ns (82.326%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.607 r  design_1_i/cpu_0/inst/fclk_reg/Q
                         net (fo=1, routed)           0.208    -0.399    design_1_i/cpu_0/inst/fclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080    -0.319 r  design_1_i/cpu_0/inst/fclk_BUFG_inst/O
                         net (fo=100, routed)         0.761     0.442    design_1_i/cpu_0/inst/fclk_BUFG
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
                         clock pessimism              0.257    -0.722    
                         clock uncertainty            0.103    -0.619    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.070    -0.549    design_1_i/cpu_0/inst/dclk_reg
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/fclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.211ns (17.350%)  route 1.005ns (82.650%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 f  design_1_i/cpu_0/inst/mclk_reg/Q
                         net (fo=1, routed)           0.206    -0.388    design_1_i/cpu_0/inst/mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.362 f  design_1_i/cpu_0/inst/mclk_BUFG_inst/O
                         net (fo=16489, routed)       0.799     0.437    design_1_i/cpu_0/inst/mclk_BUFG
    SLICE_X83Y146        LUT4 (Prop_lut4_I1_O)        0.044     0.481 r  design_1_i/cpu_0/inst/fclk_i_1/O
                         net (fo=1, routed)           0.000     0.481    design_1_i/cpu_0/inst/fclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/fclk_reg/C
                         clock pessimism              0.244    -0.735    
                         clock uncertainty            0.103    -0.632    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.107    -0.525    design_1_i/cpu_0/inst/fclk_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/dclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/cpu_0/inst/eclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.212ns (16.895%)  route 1.043ns (83.105%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.735    design_1_i/cpu_0/inst/sysclk
    SLICE_X82Y146        FDRE                                         r  design_1_i/cpu_0/inst/dclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  design_1_i/cpu_0/inst/dclk_reg/Q
                         net (fo=1, routed)           0.269    -0.325    design_1_i/cpu_0/inst/dclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  design_1_i/cpu_0/inst/dclk_BUFG_inst/O
                         net (fo=99, routed)          0.774     0.475    design_1_i/cpu_0/inst/dclk_BUFG
    SLICE_X83Y146        LUT3 (Prop_lut3_I0_O)        0.045     0.520 r  design_1_i/cpu_0/inst/eclk_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/cpu_0/inst/eclk_i_1_n_0
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.979    design_1_i/cpu_0/inst/sysclk
    SLICE_X83Y146        FDRE                                         r  design_1_i/cpu_0/inst/eclk_reg/C
                         clock pessimism              0.257    -0.722    
                         clock uncertainty            0.103    -0.619    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.091    -0.528    design_1_i/cpu_0/inst/eclk_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  1.048    





