Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Nov 19 03:44:05 2017
| Host         : LAPTOP-QUI0SV4S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file bram_design_system_wrapper_timing_summary_routed.rpt -rpx bram_design_system_wrapper_timing_summary_routed.rpx
| Design       : bram_design_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.216        0.000                      0                14622        0.019        0.000                      0                14622        8.750        0.000                       0                  6085  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.216        0.000                      0                14622        0.019        0.000                      0                14622        8.750        0.000                       0                  6085  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/bram_0/inst/mem_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.011ns  (logic 0.716ns (5.110%)  route 13.295ns (94.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 22.802 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.651     2.945    bram_design_system_i/DARC_Mux_0/inst/clk
    SLICE_X48Y98         FDRE                                         r  bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[15]/Q
                         net (fo=192, routed)        12.606    15.970    bram_design_system_i/bram_0/inst/addr[15]
    SLICE_X8Y7           LUT3 (Prop_lut3_I1_O)        0.297    16.267 r  bram_design_system_i/bram_0/inst/mem_reg_0_1_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.689    16.956    bram_design_system_i/bram_0/inst/mem_reg_0_1_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y0          RAMB36E1                                     r  bram_design_system_i/bram_0/inst/mem_reg_0_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.623    22.802    bram_design_system_i/bram_0/inst/clk
    RAMB36_X0Y0          RAMB36E1                                     r  bram_design_system_i/bram_0/inst/mem_reg_0_1/CLKARDCLK
                         clock pessimism              0.115    22.917    
                         clock uncertainty           -0.302    22.615    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.172    bram_design_system_i/bram_0/inst/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.868ns  (logic 3.656ns (26.362%)  route 10.212ns (73.638%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.711     3.005    bram_design_system_i/jpeg_0/inst/INST_fsm/clk
    SLICE_X54Y93         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         1.566     5.089    bram_design_system_i/jpeg_0/inst/INST_fsm/out[1]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.213 f  bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2/O
                         net (fo=36, routed)          1.208     6.421    bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.545 r  bram_design_system_i/jpeg_0/inst/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.783     7.328    bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_04d
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.452 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.969     8.420    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I2_O)        0.150     8.570 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           1.127     9.698    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.348    10.046 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.929    10.975    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.820    11.918    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.150    12.068 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.576    12.644    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_86_reg[10]_2[0]
    SLICE_X66Y85         LUT6 (Prop_lut6_I0_O)        0.355    12.999 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.999    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[6]_0[0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.426 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__0/O[1]
                         net (fo=3, routed)           0.462    13.888    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[10][1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.306    14.194 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry_i_1/O
                         net (fo=1, routed)           0.489    14.684    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry_i_1_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.069 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    15.069    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.291 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0/O[0]
                         net (fo=2, routed)           0.721    16.011    bram_design_system_i/jpeg_0/inst/INST_fsm/mul12s2ot[6]
    SLICE_X59Y85         LUT4 (Prop_lut4_I3_O)        0.299    16.310 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_74[6]_i_1/O
                         net (fo=1, routed)           0.563    16.873    bram_design_system_i/jpeg_0/inst/INST_dat/D[6]
    SLICE_X55Y84         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.530    22.709    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X55Y84         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[6]/C
                         clock pessimism              0.265    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)       -0.072    22.600    bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[6]
  -------------------------------------------------------------------
                         required time                         22.600    
                         arrival time                         -16.873    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.815ns  (logic 4.065ns (29.425%)  route 9.750ns (70.575%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 22.640 - 20.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.711     3.005    bram_design_system_i/jpeg_0/inst/INST_fsm/clk
    SLICE_X54Y93         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         1.566     5.089    bram_design_system_i/jpeg_0/inst/INST_fsm/out[1]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.213 f  bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2/O
                         net (fo=36, routed)          1.208     6.421    bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.545 r  bram_design_system_i/jpeg_0/inst/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.783     7.328    bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_04d
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.452 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.969     8.420    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I2_O)        0.150     8.570 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           1.127     9.698    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.348    10.046 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.929    10.975    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.820    11.918    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.150    12.068 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.576    12.644    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_86_reg[10]_2[0]
    SLICE_X66Y85         LUT6 (Prop_lut6_I0_O)        0.355    12.999 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.999    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[6]_0[0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.512 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.512    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__0_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.835 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__1/O[1]
                         net (fo=3, routed)           0.437    14.273    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_74_reg[11][1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I0_O)        0.306    14.579 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_1/O
                         net (fo=1, routed)           0.484    15.063    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.448 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.448    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.670 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__1/O[0]
                         net (fo=1, routed)           0.851    16.521    bram_design_system_i/jpeg_0/inst/INST_fsm/mul12s2ot[10]
    SLICE_X51Y85         LUT4 (Prop_lut4_I3_O)        0.299    16.820 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_74[10]_i_1/O
                         net (fo=1, routed)           0.000    16.820    bram_design_system_i/jpeg_0/inst/INST_dat/D[10]
    SLICE_X51Y85         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.461    22.640    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X51Y85         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[10]/C
                         clock pessimism              0.229    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.029    22.596    bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[10]
  -------------------------------------------------------------------
                         required time                         22.596    
                         arrival time                         -16.820    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.805ns  (logic 4.181ns (30.286%)  route 9.624ns (69.714%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 22.640 - 20.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.711     3.005    bram_design_system_i/jpeg_0/inst/INST_fsm/clk
    SLICE_X54Y93         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         1.566     5.089    bram_design_system_i/jpeg_0/inst/INST_fsm/out[1]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.213 f  bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2/O
                         net (fo=36, routed)          1.208     6.421    bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.545 r  bram_design_system_i/jpeg_0/inst/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.783     7.328    bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_04d
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.452 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.969     8.420    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I2_O)        0.150     8.570 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           1.127     9.698    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.348    10.046 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.929    10.975    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.820    11.918    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.150    12.068 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.576    12.644    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_86_reg[10]_2[0]
    SLICE_X66Y85         LUT6 (Prop_lut6_I0_O)        0.355    12.999 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.999    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[6]_0[0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.512 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.512    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__0_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.835 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__1/O[1]
                         net (fo=3, routed)           0.437    14.273    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_74_reg[11][1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I0_O)        0.306    14.579 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_1/O
                         net (fo=1, routed)           0.484    15.063    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.448 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.448    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.782 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__1/O[1]
                         net (fo=1, routed)           0.726    16.507    bram_design_system_i/jpeg_0/inst/INST_fsm/mul12s2ot[11]
    SLICE_X51Y85         LUT4 (Prop_lut4_I3_O)        0.303    16.810 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_74[11]_i_1/O
                         net (fo=1, routed)           0.000    16.810    bram_design_system_i/jpeg_0/inst/INST_dat/D[11]
    SLICE_X51Y85         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.461    22.640    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X51Y85         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[11]/C
                         clock pessimism              0.229    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.031    22.598    bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[11]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                         -16.810    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.517ns  (logic 3.783ns (27.986%)  route 9.734ns (72.014%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 22.639 - 20.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.711     3.005    bram_design_system_i/jpeg_0/inst/INST_fsm/clk
    SLICE_X54Y93         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         1.566     5.089    bram_design_system_i/jpeg_0/inst/INST_fsm/out[1]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.213 f  bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2/O
                         net (fo=36, routed)          1.208     6.421    bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.545 r  bram_design_system_i/jpeg_0/inst/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.783     7.328    bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_04d
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.452 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.969     8.420    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I2_O)        0.150     8.570 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           1.127     9.698    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.348    10.046 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.929    10.975    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.820    11.918    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.150    12.068 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.576    12.644    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_86_reg[10]_2[0]
    SLICE_X66Y85         LUT6 (Prop_lut6_I0_O)        0.355    12.999 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.999    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[6]_0[0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    13.543 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.486    14.030    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[10][2]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.301    14.331 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_4/O
                         net (fo=1, routed)           0.531    14.861    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_4_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.476 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0/O[3]
                         net (fo=2, routed)           0.740    16.216    bram_design_system_i/jpeg_0/inst/INST_fsm/mul12s2ot[9]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.306    16.522 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_74[9]_i_1/O
                         net (fo=1, routed)           0.000    16.522    bram_design_system_i/jpeg_0/inst/INST_dat/D[9]
    SLICE_X51Y84         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.460    22.639    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X51Y84         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[9]/C
                         clock pessimism              0.229    22.868    
                         clock uncertainty           -0.302    22.566    
    SLICE_X51Y84         FDRE (Setup_fdre_C_D)        0.031    22.597    bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[9]
  -------------------------------------------------------------------
                         required time                         22.597    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.465ns  (logic 3.720ns (27.626%)  route 9.745ns (72.374%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 22.639 - 20.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.711     3.005    bram_design_system_i/jpeg_0/inst/INST_fsm/clk
    SLICE_X54Y93         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         1.566     5.089    bram_design_system_i/jpeg_0/inst/INST_fsm/out[1]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.213 f  bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2/O
                         net (fo=36, routed)          1.208     6.421    bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.545 r  bram_design_system_i/jpeg_0/inst/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.783     7.328    bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_04d
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.452 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.969     8.420    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I2_O)        0.150     8.570 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           1.127     9.698    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.348    10.046 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.929    10.975    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.820    11.918    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.150    12.068 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.576    12.644    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_86_reg[10]_2[0]
    SLICE_X66Y85         LUT6 (Prop_lut6_I0_O)        0.355    12.999 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.999    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[6]_0[0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    13.543 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.486    14.030    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[10][2]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.301    14.331 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_4/O
                         net (fo=1, routed)           0.531    14.861    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_4_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.417 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0/O[2]
                         net (fo=2, routed)           0.751    16.168    bram_design_system_i/jpeg_0/inst/INST_fsm/mul12s2ot[8]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.302    16.470 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_74[8]_i_1/O
                         net (fo=1, routed)           0.000    16.470    bram_design_system_i/jpeg_0/inst/INST_dat/D[8]
    SLICE_X51Y84         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.460    22.639    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X51Y84         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[8]/C
                         clock pessimism              0.229    22.868    
                         clock uncertainty           -0.302    22.566    
    SLICE_X51Y84         FDRE (Setup_fdre_C_D)        0.031    22.597    bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[8]
  -------------------------------------------------------------------
                         required time                         22.597    
                         arrival time                         -16.470    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.445ns  (logic 3.772ns (28.055%)  route 9.673ns (71.945%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 22.639 - 20.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.711     3.005    bram_design_system_i/jpeg_0/inst/INST_fsm/clk
    SLICE_X54Y93         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         1.566     5.089    bram_design_system_i/jpeg_0/inst/INST_fsm/out[1]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.213 f  bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2/O
                         net (fo=36, routed)          1.208     6.421    bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.545 r  bram_design_system_i/jpeg_0/inst/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.783     7.328    bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_04d
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.452 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.969     8.420    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I2_O)        0.150     8.570 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           1.127     9.698    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.348    10.046 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.929    10.975    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.820    11.918    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.150    12.068 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.576    12.644    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_86_reg[10]_2[0]
    SLICE_X66Y85         LUT6 (Prop_lut6_I0_O)        0.355    12.999 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.999    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[6]_0[0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.426 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__0/O[1]
                         net (fo=3, routed)           0.462    13.888    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[10][1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.306    14.194 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry_i_1/O
                         net (fo=1, routed)           0.489    14.684    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry_i_1_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.069 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    15.069    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.403 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0/O[1]
                         net (fo=2, routed)           0.745    16.147    bram_design_system_i/jpeg_0/inst/INST_fsm/mul12s2ot[7]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.303    16.450 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_74[7]_i_1/O
                         net (fo=1, routed)           0.000    16.450    bram_design_system_i/jpeg_0/inst/INST_dat/D[7]
    SLICE_X51Y84         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.460    22.639    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X51Y84         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[7]/C
                         clock pessimism              0.229    22.868    
                         clock uncertainty           -0.302    22.566    
    SLICE_X51Y84         FDRE (Setup_fdre_C_D)        0.029    22.595    bram_design_system_i/jpeg_0/inst/INST_dat/RG_74_reg[7]
  -------------------------------------------------------------------
                         required time                         22.595    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_86_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.378ns  (logic 3.783ns (28.277%)  route 9.595ns (71.723%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.711     3.005    bram_design_system_i/jpeg_0/inst/INST_fsm/clk
    SLICE_X54Y93         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         1.566     5.089    bram_design_system_i/jpeg_0/inst/INST_fsm/out[1]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.213 f  bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2/O
                         net (fo=36, routed)          1.208     6.421    bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r[11]_i_2_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.545 r  bram_design_system_i/jpeg_0/inst/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.783     7.328    bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_04d
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.452 r  bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.969     8.420    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I2_O)        0.150     8.570 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           1.127     9.698    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.348    10.046 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.929    10.975    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.099 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.820    11.918    bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.150    12.068 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.576    12.644    bram_design_system_i/jpeg_0/inst/INST_fsm/RG_86_reg[10]_2[0]
    SLICE_X66Y85         LUT6 (Prop_lut6_I0_O)        0.355    12.999 r  bram_design_system_i/jpeg_0/inst/INST_fsm/so1__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.999    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[6]_0[0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    13.543 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__0_carry__0/O[2]
                         net (fo=3, routed)           0.486    14.030    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86_reg[10][2]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.301    14.331 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_4/O
                         net (fo=1, routed)           0.531    14.861    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0_i_4_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.476 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/so1__36_carry__0/O[3]
                         net (fo=2, routed)           0.601    16.077    bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_74_reg[11]_0[7]
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.306    16.383 r  bram_design_system_i/jpeg_0/inst/INST_dat/INST_mul12s_2/RG_86[10]_i_1/O
                         net (fo=1, routed)           0.000    16.383    bram_design_system_i/jpeg_0/inst/INST_dat/RG_86_t[10]
    SLICE_X59Y85         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_86_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.532    22.711    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X59Y85         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_86_reg[10]/C
                         clock pessimism              0.229    22.940    
                         clock uncertainty           -0.302    22.638    
    SLICE_X59Y85         FDRE (Setup_fdre_C_D)        0.029    22.667    bram_design_system_i/jpeg_0/inst/INST_dat/RG_86_reg[10]
  -------------------------------------------------------------------
                         required time                         22.667    
                         arrival time                         -16.383    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/bram_0/inst/mem_reg_0_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 0.419ns (3.302%)  route 12.272ns (96.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 22.802 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.651     2.945    bram_design_system_i/DARC_Mux_0/inst/clk
    SLICE_X48Y98         FDRE                                         r  bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[15]/Q
                         net (fo=192, routed)        12.272    15.636    bram_design_system_i/bram_0/inst/addr[15]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_design_system_i/bram_0/inst/mem_reg_0_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.623    22.802    bram_design_system_i/bram_0/inst/clk
    RAMB36_X0Y0          RAMB36E1                                     r  bram_design_system_i/bram_0/inst/mem_reg_0_1/CLKARDCLK
                         clock pessimism              0.115    22.917    
                         clock uncertainty           -0.302    22.615    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.688    21.927    bram_design_system_i/bram_0/inst/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -15.636    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/bram_0/inst/mem_reg_5_11/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.678ns  (logic 0.419ns (3.305%)  route 12.259ns (96.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 22.863 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.651     2.945    bram_design_system_i/DARC_Mux_0/inst/clk
    SLICE_X48Y98         FDRE                                         r  bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[15]/Q
                         net (fo=192, routed)        12.259    15.623    bram_design_system_i/bram_0/inst/addr[15]
    RAMB36_X2Y25         RAMB36E1                                     r  bram_design_system_i/bram_0/inst/mem_reg_5_11/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        1.684    22.863    bram_design_system_i/bram_0/inst/clk
    RAMB36_X2Y25         RAMB36E1                                     r  bram_design_system_i/bram_0/inst/mem_reg_5_11/CLKARDCLK
                         clock pessimism              0.129    22.992    
                         clock uncertainty           -0.302    22.690    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.688    22.002    bram_design_system_i/bram_0/inst/mem_reg_5_11
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                         -15.623    
  -------------------------------------------------------------------
                         slack                                  6.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bram_design_system_i/controller_0/inst/data_out_compute_53_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_53_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.256%)  route 0.209ns (59.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.554     0.890    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X49Y90         FDRE                                         r  bram_design_system_i/controller_0/inst/data_out_compute_53_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bram_design_system_i/controller_0/inst/data_out_compute_53_reg[4]/Q
                         net (fo=1, routed)           0.209     1.240    bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_in_a53[4]
    SLICE_X51Y88         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_53_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.818     1.184    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X51Y88         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_53_reg[4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.072     1.221    bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_53_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 bram_design_system_i/controller_0/inst/data_out_compute_43_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_43_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.600%)  route 0.157ns (51.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.547     0.883    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X50Y83         FDRE                                         r  bram_design_system_i/controller_0/inst/data_out_compute_43_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  bram_design_system_i/controller_0/inst/data_out_compute_43_reg[7]/Q
                         net (fo=1, routed)           0.157     1.187    bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_in_a43[7]
    SLICE_X49Y81         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_43_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.815     1.181    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X49Y81         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_43_reg[7]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.019     1.165    bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_43_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bram_design_system_i/controller_0/inst/data_out_compute_reg[53][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/controller_0/inst/data_out_compute_53_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.107%)  route 0.162ns (55.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.554     0.890    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X48Y91         FDRE                                         r  bram_design_system_i/controller_0/inst/data_out_compute_reg[53][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  bram_design_system_i/controller_0/inst/data_out_compute_reg[53][5]/Q
                         net (fo=1, routed)           0.162     1.180    bram_design_system_i/controller_0/inst/data_out_compute_reg[53][5]
    SLICE_X50Y91         FDRE                                         r  bram_design_system_i/controller_0/inst/data_out_compute_53_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.819     1.185    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X50Y91         FDRE                                         r  bram_design_system_i/controller_0/inst/data_out_compute_53_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.006     1.156    bram_design_system_i/controller_0/inst/data_out_compute_53_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bram_design_system_i/DARC_Mux_0/inst/fpga_bram_data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/controller_0/inst/bram_control_fpga_data_out_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.328%)  route 0.218ns (60.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.556     0.892    bram_design_system_i/DARC_Mux_0/inst/clk
    SLICE_X45Y96         FDRE                                         r  bram_design_system_i/DARC_Mux_0/inst/fpga_bram_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bram_design_system_i/DARC_Mux_0/inst/fpga_bram_data_out_reg[4]/Q
                         net (fo=1, routed)           0.218     1.250    bram_design_system_i/controller_0/inst/bram_control_fpga_data_out[4]
    SLICE_X51Y96         FDRE                                         r  bram_design_system_i/controller_0/inst/bram_control_fpga_data_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.820     1.186    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X51Y96         FDRE                                         r  bram_design_system_i/controller_0/inst/bram_control_fpga_data_out_reg_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.075     1.226    bram_design_system_i/controller_0/inst/bram_control_fpga_data_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bram_design_system_i/controller_0/inst/bram_control_fpga_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.762%)  route 0.180ns (46.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.552     0.888    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X50Y94         FDRE                                         r  bram_design_system_i/controller_0/inst/bram_control_fpga_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  bram_design_system_i/controller_0/inst/bram_control_fpga_addr_reg[0]/Q
                         net (fo=1, routed)           0.180     1.231    bram_design_system_i/DARC_Mux_0/inst/fpga_bram_addr[0]
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.276 r  bram_design_system_i/DARC_Mux_0/inst/bram_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.276    bram_design_system_i/DARC_Mux_0/inst/bram_addr[0]_i_1_n_0
    SLICE_X49Y94         FDRE                                         r  bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.824     1.190    bram_design_system_i/DARC_Mux_0/inst/clk
    SLICE_X49Y94         FDRE                                         r  bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.091     1.246    bram_design_system_i/DARC_Mux_0/inst/bram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_out_a30_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/controller_0/inst/data_in_compute_reg[30][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.458%)  route 0.213ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.549     0.885    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X50Y62         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_out_a30_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_out_a30_r_reg[7]/Q
                         net (fo=1, routed)           0.213     1.262    bram_design_system_i/controller_0/inst/data_in_compute_30[7]
    SLICE_X48Y62         FDRE                                         r  bram_design_system_i/controller_0/inst/data_in_compute_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.820     1.186    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X48Y62         FDRE                                         r  bram_design_system_i/controller_0/inst/data_in_compute_reg[30][7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.078     1.229    bram_design_system_i/controller_0/inst/data_in_compute_reg[30][7]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_out_a21_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/controller_0/inst/data_in_compute_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.056%)  route 0.211ns (59.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.543     0.879    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X51Y70         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_out_a21_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_out_a21_r_reg[6]/Q
                         net (fo=1, routed)           0.211     1.231    bram_design_system_i/controller_0/inst/data_in_compute_21[6]
    SLICE_X48Y69         FDRE                                         r  bram_design_system_i/controller_0/inst/data_in_compute_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.814     1.180    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X48Y69         FDRE                                         r  bram_design_system_i/controller_0/inst/data_in_compute_reg[21][6]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.047     1.192    bram_design_system_i/controller_0/inst/data_in_compute_reg[21][6]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_out_a20_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/controller_0/inst/data_in_compute_reg[20][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.046%)  route 0.211ns (59.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.543     0.879    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X51Y70         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_out_a20_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_out_a20_r_reg[6]/Q
                         net (fo=1, routed)           0.211     1.231    bram_design_system_i/controller_0/inst/data_in_compute_20[6]
    SLICE_X45Y69         FDRE                                         r  bram_design_system_i/controller_0/inst/data_in_compute_reg[20][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.814     1.180    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X45Y69         FDRE                                         r  bram_design_system_i/controller_0/inst/data_in_compute_reg[20][6]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.047     1.192    bram_design_system_i/controller_0/inst/data_in_compute_reg[20][6]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.566%)  route 0.213ns (53.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.553     0.889    bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y98         FDRE                                         r  bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.213     1.243    bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[33]
    SLICE_X48Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.288 r  bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.288    bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X48Y97         FDRE                                         r  bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.825     1.191    bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y97         FDRE                                         r  bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.092     1.248    bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bram_design_system_i/controller_0/inst/data_out_compute_60_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_60_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.967%)  route 0.218ns (57.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.551     0.887    bram_design_system_i/controller_0/inst/sys_clk
    SLICE_X50Y91         FDRE                                         r  bram_design_system_i/controller_0/inst/data_out_compute_60_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  bram_design_system_i/controller_0/inst/data_out_compute_60_reg[5]/Q
                         net (fo=1, routed)           0.218     1.268    bram_design_system_i/jpeg_0/inst/INST_dat/jpeg_in_a60[5]
    SLICE_X45Y90         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_60_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bram_design_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bram_design_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6085, routed)        0.823     1.189    bram_design_system_i/jpeg_0/inst/INST_dat/clk
    SLICE_X45Y90         FDRE                                         r  bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_60_reg[5]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.072     1.226    bram_design_system_i/jpeg_0/inst/INST_dat/RG_line_buffer_60_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bram_design_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y13  bram_design_system_i/bram_0/inst/mem_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y2   bram_design_system_i/bram_0/inst/mem_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y1   bram_design_system_i/bram_0/inst/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y10  bram_design_system_i/bram_0/inst/mem_reg_2_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y16  bram_design_system_i/bram_0/inst/mem_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y22  bram_design_system_i/bram_0/inst/mem_reg_3_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y5   bram_design_system_i/bram_0/inst/mem_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y2   bram_design_system_i/bram_0/inst/mem_reg_4_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y20  bram_design_system_i/bram_0/inst/mem_reg_5_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y5   bram_design_system_i/bram_0/inst/mem_reg_5_8/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y75  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_2_2/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y75  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y75  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y75  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_10_10/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y76  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_11_11/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y76  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y76  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y76  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y76  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y76  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_10_10/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y77  bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_10_10/DP/CLK



