

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a513576454652bb9ff570b490c6e5cd62c467387_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                     32 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c65e6548654418f77e29b813d099aa62  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp "
Parsing file _cuobjdump_complete_output_zL7A7s
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PKiS0_PKfPbPfS4_i : hostFun 0x0x401f7d, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z16initializeArraysPbPfS0_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16initializeArraysPbPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:40) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x088 (_1.ptx:46) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x090 (_1.ptx:47) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) mov.u16 %rs1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (_1.ptx:58) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16initializeArraysPbPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x190 (_1.ptx:106) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c0 (_1.ptx:113) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x208 (_1.ptx:123) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:128) setp.ge.s32%p4, %r19, %r18;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (_1.ptx:129) @%p4 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:156) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:158) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:160) @%p6 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PKiS0_PKfPbPfS4_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:193) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:218) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x398 (_1.ptx:205) @%p2 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (_1.ptx:215) st.global.f32 [%rd3], %f4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_bCC42H"
Running: cat _ptx_bCC42H | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1qhzYW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1qhzYW --output-file  /dev/null 2> _ptx_bCC42Hinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' : regs=14, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z16initializeArraysPbPfS0_ii' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' : regs=12, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_bCC42H _ptx2_1qhzYW _ptx_bCC42Hinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel1PKiS0_PKfPbPfS4_ii : hostFun 0x0x401da9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16initializeArraysPbPfS0_ii : hostFun 0x0x401bc3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x401bc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z16initializeArraysPbPfS0_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16initializeArraysPbPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1111402
gpu_sim_insn = 27262977
gpu_ipc =      24.5303
gpu_tot_sim_cycle = 1333552
gpu_tot_sim_insn = 27262977
gpu_tot_ipc =      20.4439
gpu_tot_issued_cta = 65536
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 453
partiton_reqs_in_parallel = 24107533
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6911
partiton_level_parallism_total  =      18.0777
partiton_reqs_in_parallel_util = 24107533
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1110683
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7051
partiton_level_parallism_util_total  =      21.7051
partiton_replys_in_parallel = 196723
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.7772 GB/Sec
L2_BW_total  =      13.9824 GB/Sec
gpu_total_sim_rate=30461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 983046
	L1I_total_cache_misses = 2688
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 327680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 980358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 327680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 983046
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2520, 2392, 2358, 2358, 2423, 2392, 2488, 2361, 2421, 2355, 2393, 2328, 2425, 2300, 2361, 2262, 2456, 2267, 2325, 2229, 2361, 2327, 2325, 2234, 2263, 2267, 2359, 2235, 2357, 2201, 2326, 2167, 
gpgpu_n_tot_thrd_icount = 58720544
gpgpu_n_tot_w_icount = 1835017
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 196611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223324	W0_Idle:59214129	W0_Scoreboard:1217177	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:1834999	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058744 {40:65539,72:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572888 {8:196611,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 2075 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1333551 
mrq_lat_table:20695 	2424 	3686 	9232 	16037 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4861 	42815 	130898 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35313 	8886 	7605 	4853 	74643 	42239 	16109 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73340 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	137 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 47.848484 40.410255 30.529411 33.847828 38.174999 40.131580 37.365852 34.022221 38.250000 40.394737 52.275864 52.103447 42.764706 40.333332 35.659092 39.150002 
dram[1]: 44.885715 46.470589 31.755102 36.255814 40.342106 41.432434 35.511627 33.955555 36.452381 38.349998 50.233334 50.166668 42.794117 50.068966 37.261906 35.568180 
dram[2]: 42.621620 40.179485 31.795918 33.847828 38.275002 38.099998 34.066666 36.380951 39.384617 39.256409 45.636364 47.093750 40.416668 41.514286 34.666668 37.309525 
dram[3]: 42.675674 36.627907 31.755102 34.488888 40.210526 41.270271 34.772728 36.428570 39.230770 40.315788 53.571430 50.200001 40.388889 41.485714 38.170731 35.590908 
dram[4]: 46.441177 43.694443 34.511112 31.755102 38.349998 37.365852 38.150002 32.595745 43.799999 40.368420 48.354839 53.678570 41.457142 42.794117 35.727272 33.446808 
dram[5]: 39.325001 39.400002 28.685184 32.416668 41.324326 35.604652 31.265306 34.840908 41.378380 40.289474 50.166668 47.062500 42.735294 41.428570 36.511627 35.636364 
dram[6]: 40.256409 38.512196 29.903847 33.695652 40.157894 38.200001 33.108696 35.674419 42.611111 41.297298 48.451614 53.642857 40.277779 40.333332 35.681820 35.681820 
dram[7]: 41.578949 41.526318 34.599998 33.021278 39.051281 41.351353 31.812500 31.204082 40.263157 40.342106 51.758621 45.606060 45.406250 38.289474 37.380951 34.844444 
dram[8]: 40.487179 36.627907 36.162792 33.782608 38.075001 42.555557 28.203703 36.261906 41.162163 41.351353 53.321430 49.799999 39.594593 38.447369 36.534885 37.285713 
dram[9]: 41.605263 41.421051 29.339622 33.804348 39.256409 41.459461 33.326088 31.163265 42.666668 41.513512 53.571430 50.000000 39.567566 37.512821 37.404762 33.340427 
dram[10]: 36.534885 46.558823 34.599998 35.295456 40.184212 37.317074 32.510639 31.224489 38.325001 38.299999 50.200001 50.133335 41.771427 43.029411 35.681820 38.292683 
average row locality = 269464/6960 = 38.716091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       432       424       424       416       416       416       416       416       416       414       414       407       407       427       427 
dram[1]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[2]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[3]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       427       427 
dram[4]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       429 
dram[5]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       428 
dram[6]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[7]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[8]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[9]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[10]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
total reads: 73732
bank skew: 433/407 = 1.06
chip skew: 6705/6700 = 1.00
number of total write accesses:
dram[0]:      1146      1144      1133      1133      1111      1109      1116      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1139      1148      1132      1135      1117      1117      1111      1112      1115      1118      1094      1092      1048      1045      1138      1138 
dram[2]:      1145      1135      1134      1133      1115      1108      1117      1112      1120      1115      1093      1094      1048      1046      1133      1140 
dram[3]:      1147      1143      1133      1129      1112      1111      1114      1114      1114      1116      1087      1093      1047      1045      1138      1139 
dram[4]:      1147      1141      1130      1133      1118      1116      1110      1116      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1141      1144      1126      1133      1113      1115      1116      1117      1115      1115      1092      1093      1046      1043      1141      1140 
dram[6]:      1138      1147      1132      1127      1110      1112      1107      1118      1118      1112      1089      1089      1043      1045      1142      1142 
dram[7]:      1148      1146      1134      1129      1107      1114      1111      1113      1114      1117      1088      1092      1046      1048      1142      1140 
dram[8]:      1147      1143      1132      1131      1107      1116      1107      1107      1107      1114      1080      1081      1057      1053      1143      1138 
dram[9]:      1149      1142      1132      1132      1115      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1139 
dram[10]:      1139      1151      1134      1130      1111      1114      1112      1114      1117      1116      1093      1091      1054      1055      1142      1142 
total reads: 195732
bank skew: 1151/1043 = 1.10
chip skew: 17823/17763 = 1.00
average mf latency per bank:
dram[0]:       1720      1728       739       757      2426      2440      1963      1991       880       898      1750      1751      1611      1619       868       886
dram[1]:       1774      1776       751       758      2432      2400      1981      1985       892       866      1812      1809      1596      1599       881       885
dram[2]:       1764      1781       742       745      2342      2353      2136      2142       863       866      1767      1777      1831      1842       881       876
dram[3]:       1767      1771       738       771      2321      2318      2143      2053       888       886      1784      1785      1823      1830       884       882
dram[4]:       1774      1767       763       750      2541      2534      2067      2062       891       872      1794      1771      1747      1486       919       903
dram[5]:       1768      1769       746       753      2544      2533      2056      2058       883       888      1616      1613      1489      1489       905       924
dram[6]:       1761      1759       747       750      2564      2554      2066      2055       877       876      1606      1613      1480      1481       910       900
dram[7]:       1811      1811       745       744      2571      2554      2266      2259       886       873      1625      1582      1480      1492       912       896
dram[8]:       1786      1624       803       802      2551      2538      2208      2219       863       860      1569      1559      1556      1555       834       833
dram[9]:       1633      1639       799       819      2546      2552      2066      1920       913       914      1574      1567      1569      1561       889       881
dram[10]:       1635      1627       805       724      2444      2440      1906      1909       905       897      1763      1768      1556      1560       878       884
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005745 n_act=624 n_pre=608 n_req=24517 n_rd=26820 n_write=29912 bw_util=0.05498
n_activity=140156 dram_eff=0.8096
bk0: 1732a 2008861i bk1: 1728a 2007917i bk2: 1696a 2010549i bk3: 1696a 2010195i bk4: 1664a 2011077i bk5: 1664a 2011287i bk6: 1664a 2010202i bk7: 1664a 2009814i bk8: 1664a 2011186i bk9: 1664a 2010295i bk10: 1656a 2010267i bk11: 1656a 2010522i bk12: 1628a 2012678i bk13: 1628a 2012121i bk14: 1708a 2009187i bk15: 1708a 2009450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005842 n_act=615 n_pre=599 n_req=24501 n_rd=26808 n_write=29845 bw_util=0.0549
n_activity=139932 dram_eff=0.8097
bk0: 1728a 2009152i bk1: 1728a 2007848i bk2: 1696a 2010773i bk3: 1696a 2010181i bk4: 1664a 2011416i bk5: 1664a 2010732i bk6: 1664a 2009819i bk7: 1664a 2009537i bk8: 1664a 2012005i bk9: 1664a 2010805i bk10: 1652a 2011448i bk11: 1652a 2010977i bk12: 1628a 2012478i bk13: 1628a 2012401i bk14: 1708a 2009469i bk15: 1708a 2008446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005749 n_act=639 n_pre=623 n_req=24490 n_rd=26808 n_write=29890 bw_util=0.05495
n_activity=139918 dram_eff=0.8104
bk0: 1728a 2007647i bk1: 1728a 2007420i bk2: 1696a 2010189i bk3: 1696a 2010053i bk4: 1664a 2011092i bk5: 1664a 2010749i bk6: 1664a 2009982i bk7: 1664a 2009614i bk8: 1664a 2010465i bk9: 1664a 2010815i bk10: 1652a 2011510i bk11: 1652a 2010961i bk12: 1628a 2013106i bk13: 1628a 2012378i bk14: 1708a 2009422i bk15: 1708a 2009151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005817 n_act=626 n_pre=610 n_req=24482 n_rd=26800 n_write=29856 bw_util=0.05491
n_activity=139937 dram_eff=0.8097
bk0: 1728a 2008271i bk1: 1728a 2007966i bk2: 1692a 2010772i bk3: 1692a 2010370i bk4: 1664a 2011376i bk5: 1664a 2011007i bk6: 1664a 2009817i bk7: 1664a 2009992i bk8: 1664a 2011837i bk9: 1664a 2011010i bk10: 1652a 2010476i bk11: 1652a 2010268i bk12: 1628a 2012886i bk13: 1628a 2012139i bk14: 1708a 2009081i bk15: 1708a 2008264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005753 n_act=624 n_pre=608 n_req=24504 n_rd=26816 n_write=29908 bw_util=0.05497
n_activity=140150 dram_eff=0.8095
bk0: 1728a 2008360i bk1: 1728a 2008552i bk2: 1692a 2010664i bk3: 1692a 2010020i bk4: 1664a 2012204i bk5: 1664a 2010576i bk6: 1664a 2010184i bk7: 1664a 2008970i bk8: 1664a 2011582i bk9: 1664a 2010840i bk10: 1652a 2010484i bk11: 1652a 2010889i bk12: 1628a 2012985i bk13: 1628a 2012188i bk14: 1716a 2009241i bk15: 1716a 2008464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005735 n_act=648 n_pre=632 n_req=24493 n_rd=26812 n_write=29882 bw_util=0.05494
n_activity=140002 dram_eff=0.8099
bk0: 1728a 2007892i bk1: 1728a 2007270i bk2: 1692a 2010642i bk3: 1692a 2010021i bk4: 1664a 2011306i bk5: 1664a 2010513i bk6: 1664a 2009714i bk7: 1664a 2009193i bk8: 1664a 2011231i bk9: 1664a 2010350i bk10: 1652a 2011464i bk11: 1652a 2010433i bk12: 1628a 2012026i bk13: 1628a 2011595i bk14: 1716a 2008909i bk15: 1712a 2008566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005786 n_act=637 n_pre=621 n_req=24473 n_rd=26808 n_write=29857 bw_util=0.05492
n_activity=139673 dram_eff=0.8114
bk0: 1728a 2008291i bk1: 1728a 2007187i bk2: 1692a 2009737i bk3: 1692a 2010365i bk4: 1664a 2011450i bk5: 1664a 2010619i bk6: 1664a 2009942i bk7: 1664a 2009202i bk8: 1664a 2010809i bk9: 1664a 2010350i bk10: 1652a 2010921i bk11: 1652a 2011122i bk12: 1628a 2012321i bk13: 1628a 2011491i bk14: 1712a 2008804i bk15: 1712a 2008724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005730 n_act=636 n_pre=620 n_req=24491 n_rd=26808 n_write=29915 bw_util=0.05497
n_activity=139864 dram_eff=0.8111
bk0: 1728a 2007859i bk1: 1728a 2007538i bk2: 1692a 2010616i bk3: 1692a 2009344i bk4: 1664a 2011172i bk5: 1664a 2010913i bk6: 1664a 2008639i bk7: 1664a 2009587i bk8: 1664a 2010689i bk9: 1664a 2010150i bk10: 1652a 2010891i bk11: 1652a 2010257i bk12: 1628a 2012167i bk13: 1628a 2011367i bk14: 1712a 2009085i bk15: 1712a 2008271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005811 n_act=635 n_pre=619 n_req=24467 n_rd=26816 n_write=29828 bw_util=0.0549
n_activity=139385 dram_eff=0.8128
bk0: 1728a 2007545i bk1: 1728a 2007442i bk2: 1692a 2010865i bk3: 1692a 2009859i bk4: 1664a 2010888i bk5: 1664a 2010274i bk6: 1664a 2009912i bk7: 1664a 2009308i bk8: 1664a 2011096i bk9: 1664a 2010466i bk10: 1652a 2010024i bk11: 1652a 2010193i bk12: 1632a 2011545i bk13: 1632a 2011779i bk14: 1712a 2009479i bk15: 1712a 2008404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89682
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005696 n_act=642 n_pre=626 n_req=24527 n_rd=26816 n_write=29929 bw_util=0.05499
n_activity=139886 dram_eff=0.8113
bk0: 1728a 2007627i bk1: 1728a 2007261i bk2: 1692a 2009805i bk3: 1692a 2009874i bk4: 1664a 2011555i bk5: 1664a 2010836i bk6: 1664a 2009056i bk7: 1664a 2009090i bk8: 1664a 2010714i bk9: 1664a 2010042i bk10: 1652a 2010724i bk11: 1652a 2010514i bk12: 1632a 2011745i bk13: 1632a 2011542i bk14: 1712a 2009280i bk15: 1712a 2008843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005743 n_act=635 n_pre=619 n_req=24519 n_rd=26816 n_write=29896 bw_util=0.05496
n_activity=139576 dram_eff=0.8126
bk0: 1728a 2007962i bk1: 1728a 2008215i bk2: 1692a 2010721i bk3: 1692a 2010236i bk4: 1664a 2011758i bk5: 1664a 2011150i bk6: 1664a 2008819i bk7: 1664a 2008005i bk8: 1664a 2010639i bk9: 1664a 2010072i bk10: 1652a 2010376i bk11: 1652a 2009541i bk12: 1632a 2011864i bk13: 1632a 2011234i bk14: 1712a 2009354i bk15: 1712a 2008540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8970, Miss = 3353, Miss_rate = 0.374, Pending_hits = 5545, Reservation_fails = 136
L2_cache_bank[1]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 214
L2_cache_bank[2]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 190
L2_cache_bank[3]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5521, Reservation_fails = 196
L2_cache_bank[4]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5513, Reservation_fails = 164
L2_cache_bank[5]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5489, Reservation_fails = 181
L2_cache_bank[6]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5505, Reservation_fails = 190
L2_cache_bank[7]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5500, Reservation_fails = 156
L2_cache_bank[8]: Access = 8963, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5529, Reservation_fails = 211
L2_cache_bank[9]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5537, Reservation_fails = 134
L2_cache_bank[10]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5523, Reservation_fails = 176
L2_cache_bank[11]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5508, Reservation_fails = 173
L2_cache_bank[12]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5487, Reservation_fails = 189
L2_cache_bank[13]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5499, Reservation_fails = 194
L2_cache_bank[14]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5497, Reservation_fails = 227
L2_cache_bank[15]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5494, Reservation_fails = 166
L2_cache_bank[16]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5483, Reservation_fails = 153
L2_cache_bank[17]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5495, Reservation_fails = 136
L2_cache_bank[18]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5532, Reservation_fails = 144
L2_cache_bank[19]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 150
L2_cache_bank[20]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 160
L2_cache_bank[21]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5523, Reservation_fails = 137
L2_total_cache_accesses = 196723
L2_total_cache_misses = 73732
L2_total_cache_miss_rate = 0.3748
L2_total_cache_pending_hits = 121204
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196611
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=197115
icnt_total_pkts_simt_to_mem=524406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2613
	minimum = 6
	maximum = 844
Network latency average = 20.3072
	minimum = 6
	maximum = 818
Slowest packet = 86514
Flit latency average = 24.1222
	minimum = 6
	maximum = 816
Slowest flit = 687281
Fragmentation average = 0.525526
	minimum = 0
	maximum = 611
Injected packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Accepted packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Injected flit rate average = 0.006492
	minimum = 0.00401835 (at node 34)
	maximum = 0.00856037 (at node 4)
Accepted flit rate average= 0.006492
	minimum = 0.00312443 (at node 18)
	maximum = 0.0107387 (at node 28)
Injected packet length average = 1.83385
Accepted packet length average = 1.83385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2613 (1 samples)
	minimum = 6 (1 samples)
	maximum = 844 (1 samples)
Network latency average = 20.3072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 818 (1 samples)
Flit latency average = 24.1222 (1 samples)
	minimum = 6 (1 samples)
	maximum = 816 (1 samples)
Fragmentation average = 0.525526 (1 samples)
	minimum = 0 (1 samples)
	maximum = 611 (1 samples)
Injected packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Accepted packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Injected flit rate average = 0.006492 (1 samples)
	minimum = 0.00401835 (1 samples)
	maximum = 0.00856037 (1 samples)
Accepted flit rate average = 0.006492 (1 samples)
	minimum = 0.00312443 (1 samples)
	maximum = 0.0107387 (1 samples)
Injected packet size average = 1.83385 (1 samples)
Accepted packet size average = 1.83385 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 55 sec (895 sec)
gpgpu_simulation_rate = 30461 (inst/sec)
gpgpu_simulation_rate = 1490 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 29266
gpu_sim_insn = 20971571
gpu_ipc =     716.5848
gpu_tot_sim_cycle = 1706529
gpu_tot_sim_insn = 48234548
gpu_tot_ipc =      28.2647
gpu_tot_issued_cta = 131072
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 2583
partiton_reqs_in_parallel = 643852
partiton_reqs_in_parallel_total    = 24107533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.5039
partiton_reqs_in_parallel_util = 643852
partiton_reqs_in_parallel_util_total    = 24107533
gpu_sim_cycle_parition_util = 29266
gpu_tot_sim_cycle_parition_util    = 1110683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7127
partiton_replys_in_parallel = 65606
partiton_replys_in_parallel_total    = 196723
L2_BW  =     212.4786 GB/Sec
L2_BW_total  =      14.5703 GB/Sec
gpu_total_sim_rate=49471

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1769506
	L1I_total_cache_misses = 4480
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 851968
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 850176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1765026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 851968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1769506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4245, 4071, 4083, 4037, 4148, 4071, 4190, 4040, 4123, 4034, 4095, 4007, 4127, 3956, 4063, 3918, 4158, 3900, 4027, 3885, 4063, 3983, 4027, 3867, 3965, 3900, 4038, 3868, 4036, 3834, 4005, 3800, 
gpgpu_n_tot_thrd_icount = 102762560
gpgpu_n_tot_w_icount = 3211330
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65548
gpgpu_n_mem_write_global = 196612
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1048588
gpgpu_n_store_insn = 3145729
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13631488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367815	W0_Idle:59237954	W0_Scoreboard:1441073	W1:66	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:3211255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524368 {8:65546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058784 {40:65540,72:131072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2621840 {40:65546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572896 {8:196612,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1608 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1678116 
mrq_lat_table:27088 	2475 	3705 	9251 	16072 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68734 	44488 	130901 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	100642 	9135 	7623 	4853 	74643 	42239 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53531 	11617 	405 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73341 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	10 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 40.599998 33.812500 29.981133 33.104168 35.454544 38.000000 35.568180 33.255318 37.190475 39.174999 49.935482 49.774193 40.351353 38.230770 34.404255 37.534885 
dram[1]: 36.727272 39.634148 31.137255 35.355556 39.125000 39.150002 34.644444 33.191490 35.522728 37.285713 46.666668 48.031250 40.378380 46.593750 33.645832 32.938774 
dram[2]: 35.282608 29.925926 31.176470 33.104168 35.568180 34.622223 33.297871 34.688889 38.243904 38.121952 43.942856 45.264706 38.307693 39.263157 31.588236 34.382980 
dram[3]: 36.909092 31.784313 31.137255 33.702129 35.500000 39.000000 33.255318 34.733334 38.097561 39.099998 47.906250 48.062500 38.282051 39.236843 35.086956 34.340427 
dram[4]: 41.615383 39.439026 33.723404 31.137255 37.285713 34.822224 34.666668 31.299999 42.297298 39.150002 46.393940 51.166668 39.210526 40.378380 33.081635 32.400002 
dram[5]: 31.764706 34.489361 27.754387 31.760000 37.261906 34.733334 30.666666 34.021740 40.076923 39.075001 46.606060 45.235294 40.324326 39.184212 33.729168 31.134615 
dram[6]: 35.086956 33.812500 29.388889 32.958332 36.302326 34.733334 32.395832 34.799999 41.210526 40.000000 41.513512 51.133335 38.179485 38.230770 33.729168 33.061226 
dram[7]: 35.347828 34.553192 33.808510 32.326530 37.095238 39.075001 29.452829 30.607843 39.049999 39.125000 46.484848 43.914288 42.628571 36.439026 34.446808 33.666668 
dram[8]: 33.854168 32.380001 35.266666 33.041668 34.644444 41.157894 27.298246 34.577778 39.871796 40.051281 49.225807 46.272728 37.625000 36.609756 35.195652 33.666668 
dram[9]: 36.111111 33.061226 28.854546 33.062500 37.238094 40.153847 32.604168 30.568628 41.263157 40.205128 51.066666 47.875000 37.599998 35.785713 35.977779 29.944445 
dram[10]: 29.944445 43.918919 33.808510 34.456520 38.073170 35.522728 31.219999 30.627451 37.261906 37.238094 48.062500 46.575756 39.526318 40.621620 32.400002 35.195652 
average row locality = 275981/7589 = 36.365925
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       476       475       456       456       448       448       448       448       448       448       446       446       446       446       475       475 
dram[1]:       474       475       456       456       448       448       448       448       448       448       446       445       446       446       475       475 
dram[2]:       475       475       456       456       448       448       448       448       448       448       445       445       446       446       475       475 
dram[3]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       475       475 
dram[4]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       478       477 
dram[5]:       475       475       456       455       448       448       448       448       448       448       446       445       446       446       477       477 
dram[6]:       474       474       455       455       449       448       448       448       448       448       445       445       446       446       477       477 
dram[7]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       476       476 
dram[8]:       475       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[9]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[10]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
total reads: 80118
bank skew: 478/445 = 1.07
chip skew: 7286/7280 = 1.00
number of total write accesses:
dram[0]:      1148      1148      1133      1133      1112      1110      1117      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1142      1150      1132      1135      1117      1118      1111      1112      1115      1118      1094      1092      1048      1045      1140      1139 
dram[2]:      1148      1141      1134      1133      1117      1110      1117      1113      1120      1115      1093      1094      1048      1046      1136      1141 
dram[3]:      1149      1146      1133      1129      1114      1112      1115      1115      1114      1116      1088      1093      1047      1045      1139      1139 
dram[4]:      1148      1142      1130      1133      1118      1119      1112      1117      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1145      1146      1126      1133      1117      1115      1116      1117      1115      1115      1092      1093      1046      1043      1142      1142 
dram[6]:      1140      1149      1132      1127      1112      1115      1107      1118      1118      1112      1091      1089      1043      1045      1142      1143 
dram[7]:      1151      1149      1134      1129      1110      1115      1113      1113      1114      1117      1089      1092      1046      1048      1143      1140 
dram[8]:      1150      1145      1132      1131      1111      1116      1108      1108      1107      1114      1081      1082      1057      1053      1143      1140 
dram[9]:      1151      1146      1132      1132      1116      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1141 
dram[10]:      1143      1151      1134      1130      1113      1115      1113      1114      1117      1116      1093      1092      1054      1055      1144      1143 
total reads: 195863
bank skew: 1151/1043 = 1.10
chip skew: 17832/17778 = 1.00
average mf latency per bank:
dram[0]:       1724      1730       772       789      2423      2437      1970      1999       911       929      1762      1763      1617      1626       896       913
dram[1]:       1776      1778       784       790      2431      2398      1989      1993       922       897      1821      1819      1603      1606       907       912
dram[2]:       1766      1779       775       778      2339      2350      2141      2145       894       897      1777      1788      1832      1843       906       904
dram[3]:       1769      1772       771       803      2319      2318      2146      2058       919       917      1793      1796      1825      1831       911       910
dram[4]:       1777      1771       795       782      2538      2526      2070      2068       922       903      1804      1781      1751      1496       945       929
dram[5]:       1769      1771       778       785      2534      2530      2062      2065       913       919      1629      1627      1499      1500       930       948
dram[6]:       1765      1762       779       782      2556      2545      2073      2062       908       907      1618      1627      1490      1491       936       925
dram[7]:       1812      1812       778       776      2561      2549      2265      2261       917       904      1638      1597      1490      1503       938       924
dram[8]:       1787      1631       834       834      2541      2535      2210      2221       894       891      1583      1573      1564      1564       862       860
dram[9]:       1640      1645       831       850      2541      2549      2072      1929       943       944      1589      1582      1577      1569       916       907
dram[10]:       1640      1636       836       757      2439      2437      1914      1918       935       928      1774      1778      1565      1569       904       911
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057626 n_act=676 n_pre=660 n_req=25106 n_rd=29140 n_write=29948 bw_util=0.05579
n_activity=149762 dram_eff=0.7891
bk0: 1904a 2062682i bk1: 1900a 2061614i bk2: 1824a 2064605i bk3: 1824a 2064210i bk4: 1792a 2065090i bk5: 1792a 2065252i bk6: 1792a 2064204i bk7: 1792a 2063780i bk8: 1792a 2065238i bk9: 1792a 2064281i bk10: 1784a 2064327i bk11: 1784a 2064529i bk12: 1784a 2066664i bk13: 1784a 2066039i bk14: 1900a 2063116i bk15: 1900a 2063291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057717 n_act=670 n_pre=654 n_req=25090 n_rd=29128 n_write=29881 bw_util=0.05572
n_activity=149646 dram_eff=0.7886
bk0: 1896a 2062927i bk1: 1900a 2061616i bk2: 1824a 2064821i bk3: 1824a 2064169i bk4: 1792a 2065477i bk5: 1792a 2064691i bk6: 1792a 2063864i bk7: 1792a 2063503i bk8: 1792a 2066064i bk9: 1792a 2064811i bk10: 1784a 2065479i bk11: 1780a 2065008i bk12: 1784a 2066463i bk13: 1784a 2066329i bk14: 1900a 2063300i bk15: 1900a 2062243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057564 n_act=706 n_pre=690 n_req=25088 n_rd=29128 n_write=29962 bw_util=0.0558
n_activity=150096 dram_eff=0.7874
bk0: 1900a 2061410i bk1: 1900a 2060958i bk2: 1824a 2064221i bk3: 1824a 2064039i bk4: 1792a 2065091i bk5: 1792a 2064691i bk6: 1792a 2064036i bk7: 1792a 2063583i bk8: 1792a 2064528i bk9: 1792a 2064829i bk10: 1780a 2065578i bk11: 1780a 2064988i bk12: 1784a 2067099i bk13: 1784a 2066279i bk14: 1900a 2063262i bk15: 1900a 2062944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057674 n_act=684 n_pre=668 n_req=25074 n_rd=29120 n_write=29904 bw_util=0.05573
n_activity=149887 dram_eff=0.7876
bk0: 1900a 2062113i bk1: 1900a 2061717i bk2: 1820a 2064827i bk3: 1820a 2064370i bk4: 1792a 2065338i bk5: 1792a 2065006i bk6: 1792a 2063819i bk7: 1792a 2063992i bk8: 1792a 2065892i bk9: 1792a 2065020i bk10: 1780a 2064488i bk11: 1780a 2064281i bk12: 1784a 2066873i bk13: 1784a 2066051i bk14: 1900a 2062944i bk15: 1900a 2062083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057638 n_act=674 n_pre=658 n_req=25093 n_rd=29140 n_write=29940 bw_util=0.05579
n_activity=149854 dram_eff=0.7885
bk0: 1900a 2062270i bk1: 1900a 2062359i bk2: 1820a 2064719i bk3: 1820a 2064058i bk4: 1792a 2066268i bk5: 1792a 2064510i bk6: 1792a 2064109i bk7: 1792a 2062910i bk8: 1792a 2065629i bk9: 1792a 2064865i bk10: 1780a 2064542i bk11: 1780a 2064918i bk12: 1784a 2066971i bk13: 1784a 2066071i bk14: 1912a 2063081i bk15: 1908a 2062298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057568 n_act=710 n_pre=694 n_req=25089 n_rd=29144 n_write=29934 bw_util=0.05579
n_activity=150274 dram_eff=0.7863
bk0: 1900a 2061630i bk1: 1900a 2061013i bk2: 1824a 2064661i bk3: 1820a 2064024i bk4: 1792a 2065224i bk5: 1792a 2064521i bk6: 1792a 2063774i bk7: 1792a 2063202i bk8: 1792a 2065293i bk9: 1792a 2064363i bk10: 1784a 2065502i bk11: 1780a 2064471i bk12: 1784a 2066018i bk13: 1784a 2065506i bk14: 1908a 2062771i bk15: 1908a 2062279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057637 n_act=696 n_pre=680 n_req=25066 n_rd=29132 n_write=29905 bw_util=0.05575
n_activity=149568 dram_eff=0.7894
bk0: 1896a 2062129i bk1: 1896a 2060964i bk2: 1820a 2063785i bk3: 1820a 2064388i bk4: 1796a 2065399i bk5: 1792a 2064522i bk6: 1792a 2063998i bk7: 1792a 2063195i bk8: 1792a 2064872i bk9: 1792a 2064317i bk10: 1780a 2064874i bk11: 1780a 2065114i bk12: 1784a 2066309i bk13: 1784a 2065382i bk14: 1908a 2062698i bk15: 1908a 2062494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057579 n_act=694 n_pre=678 n_req=25085 n_rd=29128 n_write=29971 bw_util=0.05581
n_activity=149903 dram_eff=0.7885
bk0: 1900a 2061661i bk1: 1900a 2061244i bk2: 1820a 2064654i bk3: 1820a 2063334i bk4: 1792a 2065137i bk5: 1792a 2064897i bk6: 1792a 2062620i bk7: 1792a 2063582i bk8: 1792a 2064749i bk9: 1792a 2064171i bk10: 1780a 2064908i bk11: 1780a 2064282i bk12: 1784a 2066149i bk13: 1784a 2065271i bk14: 1904a 2062962i bk15: 1904a 2062151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057652 n_act=693 n_pre=677 n_req=25063 n_rd=29140 n_write=29888 bw_util=0.05574
n_activity=149234 dram_eff=0.7911
bk0: 1900a 2061336i bk1: 1896a 2061187i bk2: 1820a 2064919i bk3: 1820a 2063859i bk4: 1792a 2064808i bk5: 1792a 2064258i bk6: 1792a 2063947i bk7: 1792a 2063255i bk8: 1792a 2065158i bk9: 1792a 2064454i bk10: 1780a 2064052i bk11: 1780a 2064168i bk12: 1792a 2065521i bk13: 1792a 2065686i bk14: 1904a 2063411i bk15: 1904a 2062198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79692
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057571 n_act=697 n_pre=681 n_req=25116 n_rd=29136 n_write=29965 bw_util=0.05581
n_activity=149663 dram_eff=0.7898
bk0: 1896a 2061469i bk1: 1896a 2060945i bk2: 1820a 2063856i bk3: 1820a 2063885i bk4: 1792a 2065584i bk5: 1792a 2064875i bk6: 1792a 2063117i bk7: 1792a 2063112i bk8: 1792a 2064771i bk9: 1792a 2064051i bk10: 1780a 2064780i bk11: 1780a 2064522i bk12: 1792a 2065727i bk13: 1792a 2065439i bk14: 1904a 2063196i bk15: 1904a 2062589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8107
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057606 n_act=690 n_pre=674 n_req=25111 n_rd=29136 n_write=29944 bw_util=0.05579
n_activity=149243 dram_eff=0.7917
bk0: 1896a 2061696i bk1: 1896a 2062081i bk2: 1820a 2064770i bk3: 1820a 2064224i bk4: 1792a 2065751i bk5: 1792a 2065128i bk6: 1792a 2062847i bk7: 1792a 2061991i bk8: 1792a 2064700i bk9: 1792a 2064082i bk10: 1780a 2064440i bk11: 1780a 2063494i bk12: 1792a 2065847i bk13: 1792a 2065149i bk14: 1904a 2063184i bk15: 1904a 2062293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11954, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7568, Reservation_fails = 136
L2_cache_bank[1]: Access = 11928, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7523, Reservation_fails = 214
L2_cache_bank[2]: Access = 11912, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7524, Reservation_fails = 190
L2_cache_bank[3]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7543, Reservation_fails = 196
L2_cache_bank[4]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7533, Reservation_fails = 164
L2_cache_bank[5]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7503, Reservation_fails = 181
L2_cache_bank[6]: Access = 11908, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7528, Reservation_fails = 190
L2_cache_bank[7]: Access = 11910, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7520, Reservation_fails = 156
L2_cache_bank[8]: Access = 11941, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7545, Reservation_fails = 211
L2_cache_bank[9]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 134
L2_cache_bank[10]: Access = 11940, Miss = 3644, Miss_rate = 0.305, Pending_hits = 7539, Reservation_fails = 176
L2_cache_bank[11]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7551, Reservation_fails = 173
L2_cache_bank[12]: Access = 11913, Miss = 3642, Miss_rate = 0.306, Pending_hits = 7495, Reservation_fails = 189
L2_cache_bank[13]: Access = 11938, Miss = 3641, Miss_rate = 0.305, Pending_hits = 7534, Reservation_fails = 194
L2_cache_bank[14]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7516, Reservation_fails = 227
L2_cache_bank[15]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7514, Reservation_fails = 166
L2_cache_bank[16]: Access = 11928, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7507, Reservation_fails = 153
L2_cache_bank[17]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7506, Reservation_fails = 136
L2_cache_bank[18]: Access = 11927, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7548, Reservation_fails = 144
L2_cache_bank[19]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7512, Reservation_fails = 150
L2_cache_bank[20]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 160
L2_cache_bank[21]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 137
L2_total_cache_accesses = 262329
L2_total_cache_misses = 80118
L2_total_cache_miss_rate = 0.3054
L2_total_cache_pending_hits = 165635
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196612
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=328497
icnt_total_pkts_simt_to_mem=590015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46463
	minimum = 6
	maximum = 67
Network latency average = 8.32115
	minimum = 6
	maximum = 60
Slowest packet = 393447
Flit latency average = 8.33871
	minimum = 6
	maximum = 60
Slowest flit = 721522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Accepted packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Injected flit rate average = 0.0673128
	minimum = 0.0399453 (at node 0)
	maximum = 0.104083 (at node 39)
Accepted flit rate average= 0.0673128
	minimum = 0.0508457 (at node 31)
	maximum = 0.0805057 (at node 7)
Injected packet length average = 1.50132
Accepted packet length average = 1.50132
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.363 (2 samples)
	minimum = 6 (2 samples)
	maximum = 455.5 (2 samples)
Network latency average = 14.3142 (2 samples)
	minimum = 6 (2 samples)
	maximum = 439 (2 samples)
Flit latency average = 16.2305 (2 samples)
	minimum = 6 (2 samples)
	maximum = 438 (2 samples)
Fragmentation average = 0.262763 (2 samples)
	minimum = 0 (2 samples)
	maximum = 305.5 (2 samples)
Injected packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Accepted packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Injected flit rate average = 0.0369024 (2 samples)
	minimum = 0.0219818 (2 samples)
	maximum = 0.0563219 (2 samples)
Accepted flit rate average = 0.0369024 (2 samples)
	minimum = 0.0269851 (2 samples)
	maximum = 0.0456222 (2 samples)
Injected packet size average = 1.52565 (2 samples)
Accepted packet size average = 1.52565 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 15 sec (975 sec)
gpgpu_simulation_rate = 49471 (inst/sec)
gpgpu_simulation_rate = 1750 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 41374
gpu_sim_insn = 23068682
gpu_ipc =     557.5647
gpu_tot_sim_cycle = 1970053
gpu_tot_sim_insn = 71303230
gpu_tot_ipc =      36.1936
gpu_tot_issued_cta = 196608
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16515
partiton_reqs_in_parallel = 910227
partiton_reqs_in_parallel_total    = 24751385
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.0258
partiton_reqs_in_parallel_util = 910227
partiton_reqs_in_parallel_util_total    = 24751385
gpu_sim_cycle_parition_util = 41374
gpu_tot_sim_cycle_parition_util    = 1139949
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7228
partiton_replys_in_parallel = 196668
partiton_replys_in_parallel_total    = 262329
L2_BW  =     450.5482 GB/Sec
L2_BW_total  =      22.0835 GB/Sec
gpu_total_sim_rate=60683

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2555944
	L1I_total_cache_misses = 6272
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1114112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1112320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2549672
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1114112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2555944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6270, 6042, 6054, 6008, 6146, 6015, 6188, 5984, 6121, 6005, 6093, 5978, 6125, 5927, 6034, 5862, 6156, 5871, 5971, 5883, 6034, 5954, 5998, 5838, 5909, 5844, 6009, 5839, 6034, 5778, 5976, 5744, 
gpgpu_n_tot_thrd_icount = 150997440
gpgpu_n_tot_w_icount = 4718670
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196620
gpgpu_n_mem_write_global = 262152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3145740
gpgpu_n_store_insn = 4194309
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17825792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:421233	W0_Idle:59300561	W0_Scoreboard:2395558	W1:78	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:4718583	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1572944 {8:196618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777536 {40:65544,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1576 {8:197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12059024 {40:65546,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097216 {8:262152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 26792 {136:197,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1018 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1970052 
mrq_lat_table:62230 	4238 	6484 	13992 	24020 	41271 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	188106 	121706 	130923 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	262713 	29696 	9440 	4953 	86752 	42242 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136533 	56465 	3624 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	138 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 18.573914 17.225807 16.967480 18.156521 17.773912 19.074766 18.123894 18.590910 17.406780 19.046297 19.485714 19.485714 17.172413 17.456141 17.700001 18.469564 
dram[1]: 17.595041 18.745613 16.838709 18.810810 18.432432 19.320755 18.378378 18.258928 17.125000 18.690908 19.046728 19.757282 18.952381 19.509804 17.848740 17.409836 
dram[2]: 17.941177 16.511627 16.704000 16.975609 18.590910 18.214285 17.791304 18.241072 17.895653 18.026316 18.333334 19.037384 18.256880 18.425926 17.088709 18.631578 
dram[3]: 18.573914 17.775000 16.934959 17.206612 18.088495 18.743120 18.250000 18.761467 17.869566 18.672728 19.169811 18.688074 17.767857 18.256880 18.000000 18.145300 
dram[4]: 19.062500 19.180180 17.777779 17.495798 18.770641 18.953703 16.762295 17.347458 17.886957 18.203539 19.323809 20.360001 17.610619 19.320389 17.459017 17.595041 
dram[5]: 17.063999 18.547827 15.877863 17.948277 18.432432 18.572727 17.041666 17.956141 18.663637 18.540541 19.028038 19.207546 17.304348 17.155172 17.308943 17.300814 
dram[6]: 17.865545 18.247864 16.401575 17.635593 18.405405 18.590910 17.568966 19.311321 18.700001 17.406780 18.026548 18.518183 17.456141 18.256880 16.896826 17.890757 
dram[7]: 18.591305 18.573914 18.113043 17.922413 18.706423 19.466667 17.452991 18.070797 17.869566 18.853210 18.151785 18.187500 19.134615 18.598131 17.308943 17.426229 
dram[8]: 17.957983 17.516394 18.113043 17.948277 17.594828 19.682692 16.062992 17.747826 17.512821 18.681818 18.623854 18.796297 16.966103 17.391304 17.733334 17.300814 
dram[9]: 17.112000 17.483606 16.531746 18.113043 18.423424 19.682692 18.590910 18.369370 17.449152 18.889908 19.188679 18.842592 17.857143 18.018019 18.344828 17.426229 
dram[10]: 16.143940 19.089285 17.803419 18.095652 18.733946 18.925926 17.313559 17.773912 16.580645 16.723577 19.390476 19.216982 17.699116 18.691589 17.300814 17.882353 
average row locality = 363359/20125 = 18.055105
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       860       859       832       832       816       816       816       816       816       816       814       814       815       814       854       854 
dram[1]:       858       859       832       832       816       816       816       816       816       816       814       813       814       814       854       854 
dram[2]:       859       859       832       832       816       816       816       816       816       816       813       813       814       814       854       854 
dram[3]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       854       854 
dram[4]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[5]:       859       859       831       830       816       816       816       816       816       816       814       813       814       814       857       857 
dram[6]:       858       858       830       830       817       816       816       816       816       816       813       813       814       814       857       857 
dram[7]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[8]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[9]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[10]:       858       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
total reads: 145657
bank skew: 860/813 = 1.06
chip skew: 13244/13236 = 1.00
number of total write accesses:
dram[0]:      1276      1277      1255      1256      1228      1225      1232      1229      1238      1241      1232      1232      1177      1176      1270      1270 
dram[1]:      1271      1278      1256      1256      1230      1232      1224      1229      1239      1240      1224      1222      1176      1176      1270      1270 
dram[2]:      1276      1271      1256      1256      1229      1224      1230      1227      1242      1239      1222      1224      1176      1176      1265      1270 
dram[3]:      1277      1274      1253      1252      1228      1227      1228      1229      1239      1238      1219      1224      1176      1176      1270      1269 
dram[4]:      1276      1270      1250      1252      1230      1231      1229      1231      1241      1241      1216      1223      1176      1176      1273      1272 
dram[5]:      1274      1274      1249      1252      1230      1227      1229      1231      1237      1242      1222      1223      1176      1176      1272      1271 
dram[6]:      1268      1277      1253      1251      1226      1229      1222      1231      1241      1238      1224      1224      1176      1176      1272      1272 
dram[7]:      1279      1277      1253      1249      1223      1228      1226      1226      1239      1239      1220      1224      1176      1176      1272      1269 
dram[8]:      1278      1279      1253      1252      1225      1231      1224      1225      1233      1239      1217      1217      1186      1184      1272      1272 
dram[9]:      1280      1275      1253      1253      1229      1231      1229      1223      1243      1243      1221      1222      1184      1184      1272      1270 
dram[10]:      1273      1280      1253      1251      1226      1228      1227      1228      1240      1241      1223      1224      1184      1184      1272      1272 
total reads: 217702
bank skew: 1280/1176 = 1.09
chip skew: 19814/19776 = 1.00
average mf latency per bank:
dram[0]:       1436      1443       712       727      1972      1983      1629      1652       816       834      1459      1459      1341      1349       807       821
dram[1]:       1474      1479       719       729      1982      1957      1643      1645       825       808      1505      1503      1333      1335       815       819
dram[2]:       1469      1476       714       719      1912      1919      1759      1763       805       809      1471      1479      1505      1513       814       814
dram[3]:       1471      1474       712       737      1895      1894      1764      1698       822       823      1480      1486      1498      1502       816       818
dram[4]:       1476      1472       730       722      2065      2055      1702      1704       824       812      1489      1471      1441      1254       842       833
dram[5]:       1469      1472       717       725      2060      2060      1699      1701       819       822      1358      1357      1253      1252       833       848
dram[6]:       1466      1468       717       720      2076      2069      1704      1702       815       816      1348      1355      1244      1247       836       831
dram[7]:       1504      1506       717       718      2082      2073      1854      1852       821       814      1364      1334      1246      1259       837       829
dram[8]:       1484      1362       759       761      2064      2060      1809      1817       802       802      1317      1312      1305      1304       781       781
dram[9]:       1371      1376       758       774      2067      2074      1709      1598       842       844      1325      1321      1314      1309       822       818
dram[10]:       1369      1371       761       702      1986      1986      1585      1588       835       831      1467      1470      1304      1309       812       821
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100349 n_act=1824 n_pre=1808 n_req=33058 n_rd=52976 n_write=37917 bw_util=0.08282
n_activity=222498 dram_eff=0.817
bk0: 3440a 2125452i bk1: 3436a 2123587i bk2: 3328a 2128237i bk3: 3328a 2126777i bk4: 3264a 2128706i bk5: 3264a 2128519i bk6: 3264a 2128064i bk7: 3264a 2127297i bk8: 3264a 2129164i bk9: 3264a 2127816i bk10: 3256a 2127543i bk11: 3256a 2126581i bk12: 3260a 2130028i bk13: 3256a 2128947i bk14: 3416a 2125876i bk15: 3416a 2125298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100513 n_act=1798 n_pre=1782 n_req=33033 n_rd=52960 n_write=37821 bw_util=0.08272
n_activity=222373 dram_eff=0.8165
bk0: 3432a 2125766i bk1: 3436a 2123463i bk2: 3328a 2127568i bk3: 3328a 2126613i bk4: 3264a 2129484i bk5: 3264a 2128151i bk6: 3264a 2127847i bk7: 3264a 2126654i bk8: 3264a 2129982i bk9: 3264a 2128479i bk10: 3256a 2128329i bk11: 3252a 2126658i bk12: 3256a 2130016i bk13: 3256a 2129126i bk14: 3416a 2125902i bk15: 3416a 2123514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100366 n_act=1847 n_pre=1831 n_req=33023 n_rd=52960 n_write=37870 bw_util=0.08277
n_activity=222754 dram_eff=0.8155
bk0: 3436a 2124279i bk1: 3436a 2123126i bk2: 3328a 2127922i bk3: 3328a 2126569i bk4: 3264a 2129345i bk5: 3264a 2128036i bk6: 3264a 2128814i bk7: 3264a 2127242i bk8: 3264a 2128237i bk9: 3264a 2128045i bk10: 3252a 2128791i bk11: 3252a 2127953i bk12: 3256a 2131305i bk13: 3256a 2129023i bk14: 3416a 2126450i bk15: 3416a 2125339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100466 n_act=1818 n_pre=1802 n_req=33015 n_rd=52944 n_write=37844 bw_util=0.08273
n_activity=222673 dram_eff=0.8154
bk0: 3436a 2125287i bk1: 3436a 2123858i bk2: 3320a 2128570i bk3: 3320a 2127114i bk4: 3264a 2129291i bk5: 3264a 2128321i bk6: 3264a 2127800i bk7: 3264a 2127557i bk8: 3264a 2129602i bk9: 3264a 2128262i bk10: 3252a 2127631i bk11: 3252a 2126292i bk12: 3256a 2130167i bk13: 3256a 2128571i bk14: 3416a 2126089i bk15: 3416a 2124158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100450 n_act=1808 n_pre=1792 n_req=33029 n_rd=52968 n_write=37856 bw_util=0.08276
n_activity=222539 dram_eff=0.8163
bk0: 3436a 2124895i bk1: 3436a 2124237i bk2: 3320a 2128182i bk3: 3320a 2127015i bk4: 3264a 2130544i bk5: 3264a 2128294i bk6: 3264a 2127722i bk7: 3264a 2126238i bk8: 3264a 2129554i bk9: 3264a 2128145i bk10: 3252a 2128439i bk11: 3252a 2127829i bk12: 3256a 2130056i bk13: 3256a 2129233i bk14: 3428a 2126780i bk15: 3428a 2124680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100346 n_act=1853 n_pre=1837 n_req=33029 n_rd=52976 n_write=37862 bw_util=0.08277
n_activity=222986 dram_eff=0.8147
bk0: 3436a 2124460i bk1: 3436a 2123180i bk2: 3324a 2127905i bk3: 3320a 2126935i bk4: 3264a 2128945i bk5: 3264a 2127632i bk6: 3264a 2128009i bk7: 3264a 2126618i bk8: 3264a 2129378i bk9: 3264a 2127439i bk10: 3256a 2128743i bk11: 3252a 2127214i bk12: 3256a 2129314i bk13: 3256a 2127716i bk14: 3428a 2125987i bk15: 3428a 2125150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9129
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100347 n_act=1843 n_pre=1827 n_req=33021 n_rd=52964 n_write=37893 bw_util=0.08279
n_activity=222341 dram_eff=0.8173
bk0: 3432a 2124405i bk1: 3432a 2122661i bk2: 3320a 2127240i bk3: 3320a 2127222i bk4: 3268a 2129264i bk5: 3264a 2127970i bk6: 3264a 2128144i bk7: 3264a 2127002i bk8: 3264a 2128149i bk9: 3264a 2126269i bk10: 3252a 2128115i bk11: 3252a 2127148i bk12: 3256a 2129079i bk13: 3256a 2127842i bk14: 3428a 2125741i bk15: 3428a 2125059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100441 n_act=1809 n_pre=1793 n_req=33018 n_rd=52968 n_write=37863 bw_util=0.08277
n_activity=222522 dram_eff=0.8164
bk0: 3436a 2124531i bk1: 3436a 2123196i bk2: 3320a 2128569i bk3: 3320a 2126646i bk4: 3264a 2129333i bk5: 3264a 2128309i bk6: 3264a 2126781i bk7: 3264a 2127311i bk8: 3264a 2128304i bk9: 3264a 2127114i bk10: 3252a 2128177i bk11: 3252a 2126984i bk12: 3256a 2129600i bk13: 3256a 2128001i bk14: 3428a 2126645i bk15: 3428a 2124802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100286 n_act=1854 n_pre=1838 n_req=33030 n_rd=52972 n_write=37924 bw_util=0.08283
n_activity=222118 dram_eff=0.8184
bk0: 3436a 2124085i bk1: 3432a 2123154i bk2: 3320a 2128735i bk3: 3320a 2126769i bk4: 3264a 2128356i bk5: 3264a 2127107i bk6: 3264a 2128028i bk7: 3264a 2126346i bk8: 3264a 2129122i bk9: 3264a 2127575i bk10: 3252a 2127569i bk11: 3252a 2126622i bk12: 3264a 2128794i bk13: 3264a 2128960i bk14: 3424a 2126236i bk15: 3424a 2124071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100384 n_act=1826 n_pre=1810 n_req=33055 n_rd=52972 n_write=37882 bw_util=0.08279
n_activity=222226 dram_eff=0.8177
bk0: 3436a 2123936i bk1: 3432a 2122858i bk2: 3320a 2126973i bk3: 3320a 2126195i bk4: 3264a 2129669i bk5: 3264a 2128318i bk6: 3264a 2127623i bk7: 3264a 2126547i bk8: 3264a 2128797i bk9: 3264a 2127803i bk10: 3252a 2127785i bk11: 3252a 2126466i bk12: 3264a 2129045i bk13: 3264a 2128343i bk14: 3424a 2126202i bk15: 3424a 2124682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91015
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100370 n_act=1846 n_pre=1830 n_req=33048 n_rd=52968 n_write=37860 bw_util=0.08276
n_activity=221827 dram_eff=0.8189
bk0: 3432a 2124104i bk1: 3432a 2123792i bk2: 3320a 2128773i bk3: 3320a 2127480i bk4: 3264a 2130392i bk5: 3264a 2129048i bk6: 3264a 2127024i bk7: 3264a 2125802i bk8: 3264a 2128020i bk9: 3264a 2126584i bk10: 3252a 2128065i bk11: 3252a 2125846i bk12: 3264a 2129162i bk13: 3264a 2127960i bk14: 3424a 2126669i bk15: 3424a 2124596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20893, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10514, Reservation_fails = 136
L2_cache_bank[1]: Access = 20866, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10469, Reservation_fails = 214
L2_cache_bank[2]: Access = 20850, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10457, Reservation_fails = 190
L2_cache_bank[3]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10484, Reservation_fails = 196
L2_cache_bank[4]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10469, Reservation_fails = 164
L2_cache_bank[5]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10451, Reservation_fails = 181
L2_cache_bank[6]: Access = 20842, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10470, Reservation_fails = 190
L2_cache_bank[7]: Access = 20844, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 156
L2_cache_bank[8]: Access = 20877, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 211
L2_cache_bank[9]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10491, Reservation_fails = 134
L2_cache_bank[10]: Access = 20876, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10480, Reservation_fails = 176
L2_cache_bank[11]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10502, Reservation_fails = 173
L2_cache_bank[12]: Access = 20849, Miss = 6621, Miss_rate = 0.318, Pending_hits = 10427, Reservation_fails = 189
L2_cache_bank[13]: Access = 20875, Miss = 6620, Miss_rate = 0.317, Pending_hits = 10476, Reservation_fails = 194
L2_cache_bank[14]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 227
L2_cache_bank[15]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10482, Reservation_fails = 166
L2_cache_bank[16]: Access = 20864, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10445, Reservation_fails = 153
L2_cache_bank[17]: Access = 20862, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10449, Reservation_fails = 136
L2_cache_bank[18]: Access = 20866, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10483, Reservation_fails = 144
L2_cache_bank[19]: Access = 20865, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10462, Reservation_fails = 150
L2_cache_bank[20]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10463, Reservation_fails = 160
L2_cache_bank[21]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10496, Reservation_fails = 137
L2_total_cache_accesses = 458997
L2_total_cache_misses = 145657
L2_total_cache_miss_rate = 0.3173
L2_total_cache_pending_hits = 230416
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196620
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 197
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=787533
icnt_total_pkts_simt_to_mem=917759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8396
	minimum = 6
	maximum = 82
Network latency average = 10.0273
	minimum = 6
	maximum = 69
Slowest packet = 524673
Flit latency average = 9.10732
	minimum = 6
	maximum = 67
Slowest flit = 1251397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Accepted packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Injected flit rate average = 0.190168
	minimum = 0.140937 (at node 10)
	maximum = 0.253692 (at node 42)
Accepted flit rate average= 0.190168
	minimum = 0.179948 (at node 34)
	maximum = 0.198922 (at node 17)
Injected packet length average = 2.00027
Accepted packet length average = 2.00027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8552 (3 samples)
	minimum = 6 (3 samples)
	maximum = 331 (3 samples)
Network latency average = 12.8852 (3 samples)
	minimum = 6 (3 samples)
	maximum = 315.667 (3 samples)
Flit latency average = 13.8561 (3 samples)
	minimum = 6 (3 samples)
	maximum = 314.333 (3 samples)
Fragmentation average = 0.175175 (3 samples)
	minimum = 0 (3 samples)
	maximum = 203.667 (3 samples)
Injected packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Accepted packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Injected flit rate average = 0.0879908 (3 samples)
	minimum = 0.0616337 (3 samples)
	maximum = 0.122112 (3 samples)
Accepted flit rate average = 0.0879908 (3 samples)
	minimum = 0.0779728 (3 samples)
	maximum = 0.0967221 (3 samples)
Injected packet size average = 1.84021 (3 samples)
Accepted packet size average = 1.84021 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 35 sec (1175 sec)
gpgpu_simulation_rate = 60683 (inst/sec)
gpgpu_simulation_rate = 1676 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 4: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 29602
gpu_sim_insn = 20971622
gpu_ipc =     708.4529
gpu_tot_sim_cycle = 2221805
gpu_tot_sim_insn = 92274852
gpu_tot_ipc =      41.5315
gpu_tot_issued_cta = 262144
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16614
partiton_reqs_in_parallel = 651244
partiton_reqs_in_parallel_total    = 25661612
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8430
partiton_reqs_in_parallel_util = 651244
partiton_reqs_in_parallel_util_total    = 25661612
gpu_sim_cycle_parition_util = 29602
gpu_tot_sim_cycle_parition_util    = 1181323
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7296
partiton_replys_in_parallel = 65564
partiton_replys_in_parallel_total    = 458997
L2_BW  =     209.9324 GB/Sec
L2_BW_total  =      22.3782 GB/Sec
gpu_total_sim_rate=72886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342432
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1638400
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1636608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3336158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342432
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7972, 7721, 7756, 7687, 7848, 7694, 7890, 7663, 7823, 7684, 7795, 7657, 7827, 7606, 7736, 7518, 7858, 7527, 7673, 7539, 7736, 7610, 7700, 7494, 7611, 7500, 7711, 7472, 7713, 7411, 7655, 7377, 
gpgpu_n_tot_thrd_icount = 195041280
gpgpu_n_tot_w_icount = 6095040
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262180
gpgpu_n_mem_write_global = 262154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4194340
gpgpu_n_store_insn = 4194311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26214400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565948	W0_Idle:59304543	W0_Scoreboard:2658633	W1:192	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:6094839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097392 {8:262174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777616 {40:65546,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14681264 {40:131102,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097232 {8:262154,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 918 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2215105 
mrq_lat_table:72376 	4381 	6537 	14092 	26004 	41278 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247671 	127697 	130929 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	327876 	30083 	9442 	4953 	86752 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	187206 	71334 	3642 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	2 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 16.793894 15.714286 14.111111 14.896552 13.875817 14.331081 18.033897 18.478260 13.254659 14.152318 15.007092 15.007092 15.398497 15.730769 14.207792 14.684564 
dram[1]: 16.007299 16.930769 14.025974 15.211267 14.173333 14.881119 18.275862 18.162394 13.098160 14.145696 14.734265 15.136691 16.900826 17.330509 14.300653 14.025641 
dram[2]: 16.288889 15.131035 13.757962 14.117647 14.072847 13.856209 17.716667 18.145300 13.705129 13.598726 14.312925 14.727273 16.360001 16.491936 13.816456 14.783784 
dram[3]: 16.793894 16.154411 13.732484 14.084968 14.160000 14.344595 17.848740 18.640350 13.512658 13.947712 15.217391 14.929078 15.976562 16.360001 14.394737 14.214286 
dram[4]: 17.179688 17.267717 14.449664 14.084968 14.364865 14.275167 16.732283 17.292683 13.525316 13.698718 15.306569 15.939394 15.852714 17.184874 13.898734 14.148387 
dram[5]: 15.581560 16.770992 13.048485 14.366667 14.173333 14.248322 17.000000 17.873949 13.941176 13.883117 15.136691 15.246377 15.610687 15.492424 13.805032 13.961783 
dram[6]: 16.222221 16.065693 13.391304 14.360000 13.967105 14.072847 17.504131 19.162163 13.967320 13.421384 14.431507 15.028571 15.730769 16.360001 13.466258 14.161290 
dram[7]: 16.809160 16.793894 14.469799 14.739726 14.513699 14.750000 17.393442 17.983051 13.512658 14.046053 14.590278 14.618055 16.909090 16.626017 13.968153 14.038462 
dram[8]: 16.303703 15.949275 14.469799 14.463087 13.862745 15.085107 16.060606 17.674999 13.306250 13.954248 14.879433 14.985714 15.132353 15.458647 14.233767 13.961783 
dram[9]: 15.617022 16.154411 13.308642 14.666667 14.358109 15.302158 18.478260 18.267241 13.122700 13.711538 15.231884 15.021428 15.815385 15.937984 14.613334 14.038462 
dram[10]: 14.744967 17.476191 14.469799 14.653061 14.534246 14.853147 17.268293 17.700001 12.491228 12.570588 15.357664 15.253623 15.694656 16.448000 13.879746 14.326797 
average row locality = 375792/24957 = 15.057579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       907       880       880       864       864       864       864       864       864       860       860       855       853       902       902 
dram[1]:       906       907       880       880       864       864       864       864       864       864       859       858       853       853       902       902 
dram[2]:       907       907       880       880       864       864       864       864       864       864       858       858       853       853       902       902 
dram[3]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       902       903 
dram[4]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       906       905 
dram[5]:       907       907       879       878       864       864       864       864       864       864       859       858       853       853       906       905 
dram[6]:       906       907       878       878       865       864       864       864       864       864       859       858       853       853       906       906 
dram[7]:       907       907       878       878       864       864       864       864       864       864       858       858       854       853       905       905 
dram[8]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[9]:       906       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[10]:       907       906       878       878       864       864       865       864       864       864       858       858       856       856       904       904 
total reads: 153859
bank skew: 908/853 = 1.06
chip skew: 13991/13981 = 1.00
number of total write accesses:
dram[0]:      1292      1293      1279      1280      1259      1257      1264      1261      1270      1273      1256      1256      1193      1192      1286      1286 
dram[1]:      1287      1294      1280      1280      1262      1264      1256      1261      1271      1272      1248      1246      1192      1192      1286      1286 
dram[2]:      1292      1287      1280      1280      1261      1256      1262      1259      1274      1271      1246      1248      1192      1192      1281      1286 
dram[3]:      1293      1290      1278      1277      1260      1259      1260      1261      1271      1270      1242      1247      1192      1192      1286      1286 
dram[4]:      1292      1286      1275      1277      1262      1263      1261      1263      1273      1273      1239      1246      1192      1192      1290      1288 
dram[5]:      1290      1290      1274      1277      1262      1259      1261      1263      1269      1274      1245      1246      1192      1192      1289      1287 
dram[6]:      1284      1294      1278      1276      1258      1261      1254      1263      1273      1270      1248      1246      1192      1192      1289      1289 
dram[7]:      1295      1293      1278      1274      1255      1260      1258      1258      1271      1271      1243      1247      1192      1192      1288      1285 
dram[8]:      1294      1295      1278      1277      1257      1263      1256      1257      1265      1271      1240      1240      1202      1200      1288      1288 
dram[9]:      1296      1291      1278      1278      1261      1263      1261      1255      1275      1275      1244      1245      1200      1200      1288      1286 
dram[10]:      1290      1296      1278      1276      1258      1260      1259      1260      1272      1273      1246      1247      1200      1200      1289      1288 
total reads: 221933
bank skew: 1296/1192 = 1.09
chip skew: 20197/20160 = 1.00
average mf latency per bank:
dram[0]:       1434      1440       730       745      1941      1951      1609      1631       827       845      1452      1451      1341      1348       824       838
dram[1]:       1470      1476       737       746      1949      1926      1623      1624       837       820      1496      1494      1333      1335       832       836
dram[2]:       1465      1473       731       737      1882      1889      1734      1738       818       821      1463      1471      1501      1508       831       831
dram[3]:       1467      1471       729       754      1865      1865      1739      1675       833       835      1473      1478      1493      1498       833       835
dram[4]:       1473      1469       747       740      2029      2020      1679      1682       836       824      1480      1464      1438      1256       858       850
dram[5]:       1466      1469       734       742      2026      2024      1676      1678       831       833      1354      1354      1255      1254       849       864
dram[6]:       1464      1464       734       738      2040      2034      1681      1679       827       828      1343      1352      1246      1249       852       848
dram[7]:       1500      1502       734       735      2045      2037      1825      1823       833       826      1360      1331      1248      1261       854       846
dram[8]:       1481      1363       775       777      2028      2025      1782      1790       815       814      1315      1310      1306      1305       799       798
dram[9]:       1371      1375       774       789      2031      2038      1686      1579       852       854      1322      1318      1315      1310       838       835
dram[10]:       1368      1370       777       721      1953      1954      1566      1570       846       842      1460      1462      1305      1310       829       837
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149914 n_act=2264 n_pre=2248 n_req=34188 n_rd=55964 n_write=39449 bw_util=0.08482
n_activity=243891 dram_eff=0.7824
bk0: 3632a 2179294i bk1: 3628a 2177447i bk2: 3520a 2181684i bk3: 3520a 2180032i bk4: 3456a 2181806i bk5: 3456a 2181479i bk6: 3456a 2181610i bk7: 3456a 2180776i bk8: 3456a 2182177i bk9: 3456a 2180656i bk10: 3440a 2180816i bk11: 3440a 2179863i bk12: 3420a 2183817i bk13: 3412a 2182894i bk14: 3608a 2179385i bk15: 3608a 2178762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150096 n_act=2233 n_pre=2217 n_req=34161 n_rd=55936 n_write=39357 bw_util=0.08471
n_activity=243592 dram_eff=0.7824
bk0: 3624a 2179542i bk1: 3628a 2177235i bk2: 3520a 2181010i bk3: 3520a 2179892i bk4: 3456a 2182440i bk5: 3456a 2180970i bk6: 3456a 2181375i bk7: 3456a 2180051i bk8: 3456a 2183058i bk9: 3456a 2181458i bk10: 3436a 2181558i bk11: 3432a 2179932i bk12: 3412a 2183945i bk13: 3412a 2183082i bk14: 3608a 2179431i bk15: 3608a 2177047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149935 n_act=2289 n_pre=2273 n_req=34151 n_rd=55936 n_write=39406 bw_util=0.08475
n_activity=244304 dram_eff=0.7805
bk0: 3628a 2178076i bk1: 3628a 2176838i bk2: 3520a 2181253i bk3: 3520a 2179875i bk4: 3456a 2182322i bk5: 3456a 2180924i bk6: 3456a 2182457i bk7: 3456a 2180721i bk8: 3456a 2181333i bk9: 3456a 2180971i bk10: 3432a 2182084i bk11: 3432a 2181297i bk12: 3412a 2185225i bk13: 3412a 2182909i bk14: 3608a 2179903i bk15: 3608a 2178794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150033 n_act=2257 n_pre=2241 n_req=34145 n_rd=55924 n_write=39384 bw_util=0.08472
n_activity=244404 dram_eff=0.7799
bk0: 3628a 2179084i bk1: 3628a 2177607i bk2: 3512a 2181968i bk3: 3512a 2180474i bk4: 3456a 2182384i bk5: 3456a 2181263i bk6: 3456a 2181354i bk7: 3456a 2181102i bk8: 3456a 2182567i bk9: 3456a 2181235i bk10: 3432a 2180988i bk11: 3432a 2179612i bk12: 3412a 2184042i bk13: 3412a 2182473i bk14: 3608a 2179646i bk15: 3612a 2177537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150015 n_act=2248 n_pre=2232 n_req=34159 n_rd=55948 n_write=39396 bw_util=0.08476
n_activity=244086 dram_eff=0.7812
bk0: 3628a 2178760i bk1: 3628a 2178052i bk2: 3512a 2181585i bk3: 3512a 2180252i bk4: 3456a 2183517i bk5: 3456a 2181171i bk6: 3456a 2181314i bk7: 3456a 2179754i bk8: 3456a 2182485i bk9: 3456a 2181049i bk10: 3432a 2181821i bk11: 3432a 2181163i bk12: 3412a 2183959i bk13: 3412a 2183149i bk14: 3624a 2180176i bk15: 3620a 2178121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149911 n_act=2293 n_pre=2277 n_req=34159 n_rd=55956 n_write=39402 bw_util=0.08477
n_activity=244664 dram_eff=0.7795
bk0: 3628a 2178286i bk1: 3628a 2176986i bk2: 3516a 2181236i bk3: 3512a 2180258i bk4: 3456a 2181894i bk5: 3456a 2180529i bk6: 3456a 2181522i bk7: 3456a 2180056i bk8: 3456a 2182383i bk9: 3456a 2180337i bk10: 3436a 2182120i bk11: 3432a 2180554i bk12: 3412a 2183234i bk13: 3412a 2181595i bk14: 3624a 2179399i bk15: 3620a 2178565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149880 n_act=2289 n_pre=2273 n_req=34156 n_rd=55956 n_write=39441 bw_util=0.0848
n_activity=244160 dram_eff=0.7814
bk0: 3624a 2178203i bk1: 3628a 2176429i bk2: 3512a 2180541i bk3: 3512a 2180478i bk4: 3460a 2182213i bk5: 3456a 2180880i bk6: 3456a 2181770i bk7: 3456a 2180546i bk8: 3456a 2181169i bk9: 3456a 2179142i bk10: 3436a 2181399i bk11: 3432a 2180481i bk12: 3412a 2182981i bk13: 3412a 2181713i bk14: 3624a 2179130i bk15: 3624a 2178424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150024 n_act=2242 n_pre=2226 n_req=34147 n_rd=55948 n_write=39399 bw_util=0.08476
n_activity=243832 dram_eff=0.7821
bk0: 3628a 2178304i bk1: 3628a 2177014i bk2: 3512a 2181939i bk3: 3512a 2180024i bk4: 3456a 2182445i bk5: 3456a 2181275i bk6: 3456a 2180375i bk7: 3456a 2180849i bk8: 3456a 2181294i bk9: 3456a 2180005i bk10: 3432a 2181549i bk11: 3432a 2180250i bk12: 3416a 2183478i bk13: 3412a 2181870i bk14: 3620a 2180090i bk15: 3620a 2178163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82499
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149857 n_act=2291 n_pre=2275 n_req=34160 n_rd=55956 n_write=39460 bw_util=0.08482
n_activity=243168 dram_eff=0.7848
bk0: 3628a 2177914i bk1: 3624a 2176906i bk2: 3512a 2182033i bk3: 3512a 2180085i bk4: 3456a 2181415i bk5: 3456a 2180125i bk6: 3456a 2181582i bk7: 3456a 2179794i bk8: 3456a 2182137i bk9: 3456a 2180475i bk10: 3432a 2180891i bk11: 3432a 2179915i bk12: 3424a 2182565i bk13: 3424a 2182802i bk14: 3616a 2179793i bk15: 3616a 2177504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80196
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149953 n_act=2266 n_pre=2250 n_req=34184 n_rd=55952 n_write=39418 bw_util=0.08478
n_activity=243686 dram_eff=0.7827
bk0: 3624a 2177724i bk1: 3624a 2176720i bk2: 3512a 2180273i bk3: 3512a 2179458i bk4: 3456a 2182734i bk5: 3456a 2181304i bk6: 3456a 2181147i bk7: 3456a 2180064i bk8: 3456a 2181768i bk9: 3456a 2180637i bk10: 3432a 2181136i bk11: 3432a 2179869i bk12: 3424a 2182912i bk13: 3424a 2182194i bk14: 3616a 2179751i bk15: 3616a 2178100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81723
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149919 n_act=2286 n_pre=2270 n_req=34182 n_rd=55960 n_write=39404 bw_util=0.08477
n_activity=243388 dram_eff=0.7836
bk0: 3628a 2177852i bk1: 3624a 2177586i bk2: 3512a 2182139i bk3: 3512a 2180715i bk4: 3456a 2183423i bk5: 3456a 2182070i bk6: 3460a 2180687i bk7: 3456a 2179261i bk8: 3456a 2180891i bk9: 3456a 2179469i bk10: 3432a 2181455i bk11: 3432a 2179204i bk12: 3424a 2182942i bk13: 3424a 2181799i bk14: 3616a 2180050i bk15: 3616a 2178040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23880, Miss = 6997, Miss_rate = 0.293, Pending_hits = 13116, Reservation_fails = 136
L2_cache_bank[1]: Access = 23850, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 214
L2_cache_bank[2]: Access = 23826, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13049, Reservation_fails = 190
L2_cache_bank[3]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 196
L2_cache_bank[4]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13059, Reservation_fails = 164
L2_cache_bank[5]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13050, Reservation_fails = 181
L2_cache_bank[6]: Access = 23818, Miss = 6990, Miss_rate = 0.293, Pending_hits = 13062, Reservation_fails = 190
L2_cache_bank[7]: Access = 23822, Miss = 6991, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 156
L2_cache_bank[8]: Access = 23855, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13077, Reservation_fails = 211
L2_cache_bank[9]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13089, Reservation_fails = 134
L2_cache_bank[10]: Access = 23854, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 176
L2_cache_bank[11]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13100, Reservation_fails = 173
L2_cache_bank[12]: Access = 23829, Miss = 6995, Miss_rate = 0.294, Pending_hits = 13019, Reservation_fails = 189
L2_cache_bank[13]: Access = 23857, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13074, Reservation_fails = 194
L2_cache_bank[14]: Access = 23852, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 227
L2_cache_bank[15]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 166
L2_cache_bank[16]: Access = 23848, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 153
L2_cache_bank[17]: Access = 23846, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 136
L2_cache_bank[18]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 144
L2_cache_bank[19]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 150
L2_cache_bank[20]: Access = 23852, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13064, Reservation_fails = 160
L2_cache_bank[21]: Access = 23848, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13098, Reservation_fails = 137
L2_total_cache_accesses = 524561
L2_total_cache_misses = 153859
L2_total_cache_miss_rate = 0.2933
L2_total_cache_pending_hits = 287563
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=918665
icnt_total_pkts_simt_to_mem=983329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74677
	minimum = 6
	maximum = 44
Network latency average = 8.66229
	minimum = 6
	maximum = 44
Slowest packet = 918137
Flit latency average = 8.78735
	minimum = 6
	maximum = 44
Slowest flit = 1705435
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Accepted packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Injected flit rate average = 0.0664511
	minimum = 0.0394919 (at node 0)
	maximum = 0.100943 (at node 48)
Accepted flit rate average= 0.0664511
	minimum = 0.0502686 (at node 30)
	maximum = 0.0794906 (at node 3)
Injected packet length average = 1.50008
Accepted packet length average = 1.50008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0781 (4 samples)
	minimum = 6 (4 samples)
	maximum = 259.25 (4 samples)
Network latency average = 11.8295 (4 samples)
	minimum = 6 (4 samples)
	maximum = 247.75 (4 samples)
Flit latency average = 12.5889 (4 samples)
	minimum = 6 (4 samples)
	maximum = 246.75 (4 samples)
Fragmentation average = 0.131381 (4 samples)
	minimum = 0 (4 samples)
	maximum = 152.75 (4 samples)
Injected packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Accepted packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Injected flit rate average = 0.0826059 (4 samples)
	minimum = 0.0560982 (4 samples)
	maximum = 0.11682 (4 samples)
Accepted flit rate average = 0.0826059 (4 samples)
	minimum = 0.0710468 (4 samples)
	maximum = 0.0924142 (4 samples)
Injected packet size average = 1.75996 (4 samples)
Accepted packet size average = 1.75996 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 6 sec (1266 sec)
gpgpu_simulation_rate = 72886 (inst/sec)
gpgpu_simulation_rate = 1754 (cycle/sec)
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 41962
gpu_sim_insn = 23068692
gpu_ipc =     549.7520
gpu_tot_sim_cycle = 2485917
gpu_tot_sim_insn = 115343544
gpu_tot_ipc =      46.3988
gpu_tot_issued_cta = 327680
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29785
partiton_reqs_in_parallel = 923128
partiton_reqs_in_parallel_total    = 26312856
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      10.9561
partiton_reqs_in_parallel_util = 923128
partiton_reqs_in_parallel_util_total    = 26312856
gpu_sim_cycle_parition_util = 41962
gpu_tot_sim_cycle_parition_util    = 1210925
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.7386
partiton_replys_in_parallel = 196616
partiton_replys_in_parallel_total    = 524561
L2_BW  =     444.1173 GB/Sec
L2_BW_total  =      27.4973 GB/Sec
gpu_total_sim_rate=77934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128876
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1900544
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1898752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4122602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1900544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9943, 9692, 9727, 9658, 9846, 9638, 9888, 9661, 9821, 9682, 9820, 9655, 9798, 9577, 9707, 9435, 9829, 9498, 9617, 9510, 9734, 9608, 9698, 9438, 9582, 9525, 9682, 9416, 9630, 9382, 9653, 9348, 
gpgpu_n_tot_thrd_icount = 243276544
gpgpu_n_tot_w_icount = 7602392
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393252
gpgpu_n_mem_write_global = 327698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6291492
gpgpu_n_store_insn = 5242895
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:616169	W0_Idle:59313103	W0_Scoreboard:3703150	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:7602167	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3145968 {8:393246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496528 {40:65554,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24118448 {40:131102,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621584 {8:327698,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 734 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2485916 
mrq_lat_table:100403 	6140 	9475 	19433 	35607 	57020 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353865 	217553 	131495 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19 	499715 	53083 	10458 	4954 	87510 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	269717 	116628 	6909 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65546 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	270 	24 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 12.554545 12.660550 11.000000 11.670996 11.659292 12.361503 12.815534 13.119403 11.206751 11.977477 11.237288 11.480519 12.116822 12.753695 10.756863 11.150407 
dram[1]: 12.745370 13.157143 11.094650 12.089686 11.990909 12.511848 12.714976 12.863415 11.210971 11.709251 11.151898 11.379311 13.276923 13.771276 10.976000 11.105263 
dram[2]: 12.655963 12.294642 10.963414 11.280334 12.208333 12.185185 12.682693 12.729468 11.718061 11.552174 11.139240 11.437229 12.880597 13.209184 10.490421 11.150407 
dram[3]: 12.897196 12.883178 11.020492 11.487180 11.767858 12.142858 12.317757 12.990148 11.354701 11.857142 11.465218 11.587719 12.567961 13.010050 10.590734 10.841897 
dram[4]: 13.075830 13.495098 11.333333 11.536481 12.100918 12.389671 11.932127 12.507109 11.662281 11.713656 11.552631 12.059361 12.753695 13.484375 10.658915 11.040160 
dram[5]: 12.308036 13.383495 10.291187 11.341772 11.990909 12.199074 11.878378 12.748793 11.747787 11.769912 11.334764 11.843049 12.328571 12.629269 10.416667 10.861660 
dram[6]: 12.614679 12.782408 10.799197 11.482906 11.869370 11.932127 12.644231 13.064357 11.662281 11.497835 11.294871 11.486957 12.567961 13.075758 10.416667 10.826772 
dram[7]: 12.967136 13.205742 11.157677 11.337553 12.013699 12.492891 12.251163 12.786407 11.452586 11.914798 11.177966 10.962656 12.700980 13.276923 10.452472 10.643411 
dram[8]: 12.901869 13.023585 11.345991 11.586206 11.702222 12.626794 11.855856 12.843903 11.329060 11.808888 11.406926 11.711111 12.102325 12.380953 10.569231 10.692607 
dram[9]: 12.445946 12.948357 10.342308 11.640693 12.265117 13.064357 12.863415 13.155000 11.232067 11.675439 11.375000 11.629956 12.149532 12.745098 11.170732 11.072580 
dram[10]: 12.034934 13.741294 11.204166 11.482906 11.869370 12.433962 12.208333 12.858537 10.765182 10.991735 11.685841 12.009091 12.500000 13.065327 10.569231 10.948207 
average row locality = 469878/39564 = 11.876403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1293      1291      1256      1256      1232      1232      1232      1232      1232      1232      1228      1228      1223      1221      1281      1281 
dram[1]:      1290      1292      1256      1256      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1281      1281 
dram[2]:      1291      1291      1256      1256      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1281 
dram[3]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1282 
dram[4]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1285      1285 
dram[5]:      1291      1291      1254      1253      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1285 
dram[6]:      1290      1291      1253      1253      1233      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1286 
dram[7]:      1291      1291      1253      1254      1232      1232      1232      1232      1232      1232      1226      1226      1222      1221      1285      1285 
dram[8]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[9]:      1290      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[10]:      1291      1290      1253      1253      1232      1232      1233      1232      1232      1232      1226      1226      1224      1224      1284      1284 
total reads: 219397
bank skew: 1293/1221 = 1.06
chip skew: 19950/19937 = 1.00
number of total write accesses:
dram[0]:      1469      1469      1439      1440      1403      1401      1408      1405      1424      1427      1424      1424      1370      1368      1462      1462 
dram[1]:      1463      1471      1440      1440      1406      1408      1400      1405      1425      1426      1416      1414      1368      1368      1463      1462 
dram[2]:      1468      1463      1441      1440      1405      1400      1406      1403      1428      1425      1414      1416      1368      1368      1457      1462 
dram[3]:      1469      1466      1436      1435      1404      1403      1404      1405      1425      1424      1411      1416      1368      1368      1462      1461 
dram[4]:      1468      1462      1433      1435      1406      1407      1405      1407      1427      1427      1408      1415      1368      1368      1465      1464 
dram[5]:      1466      1466      1432      1435      1406      1403      1405      1407      1423      1428      1414      1415      1368      1368      1464      1463 
dram[6]:      1460      1470      1436      1434      1402      1405      1398      1407      1427      1424      1416      1416      1368      1368      1464      1464 
dram[7]:      1471      1469      1436      1433      1399      1404      1402      1402      1425      1425      1412      1416      1369      1368      1464      1461 
dram[8]:      1470      1471      1436      1435      1401      1407      1400      1401      1419      1425      1409      1409      1378      1376      1464      1464 
dram[9]:      1473      1468      1436      1436      1405      1407      1405      1399      1430      1430      1413      1414      1376      1376      1464      1462 
dram[10]:      1465      1472      1436      1434      1403      1404      1404      1404      1427      1428      1415      1416      1376      1376      1464      1464 
total reads: 250481
bank skew: 1473/1368 = 1.08
chip skew: 22795/22756 = 1.00
average mf latency per bank:
dram[0]:       1242      1251       684       697      1662      1670      1394      1414       763       781      1259      1260      1163      1170       758       768
dram[1]:       1270      1279       689       698      1669      1653      1404      1408       769       758      1293      1293      1155      1158       763       770
dram[2]:       1269      1278       684       691      1615      1621      1495      1500       755       758      1268      1276      1287      1294       763       765
dram[3]:       1270      1274       684       704      1600      1603      1498      1449       767       770      1273      1280      1281      1287       763       767
dram[4]:       1274      1275       697       694      1733      1729      1452      1456       770       765      1281      1270      1238      1097       788       780
dram[5]:       1269      1271       687       695      1730      1731      1447      1452       765       769      1181      1180      1094      1094       776       790
dram[6]:       1266      1272       687       693      1741      1737      1451      1451       762       766      1172      1179      1085      1090       781       778
dram[7]:       1297      1300       688       691      1745      1742      1567      1567       766       762      1185      1164      1088      1100       784       776
dram[8]:       1280      1188       721       724      1732      1732      1533      1541       751       753      1149      1147      1135      1135       739       738
dram[9]:       1192      1199       719       733      1735      1741      1456      1371       781       786      1154      1153      1142      1141       768       769
dram[10]:       1189      1195       721       678      1671      1674      1359      1364       777       776      1265      1268      1134      1140       762       768
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190923 n_act=3605 n_pre=3589 n_req=42745 n_rd=79800 n_write=49838 bw_util=0.1114
n_activity=319638 dram_eff=0.8112
bk0: 5172a 2239576i bk1: 5164a 2237613i bk2: 5024a 2242361i bk3: 5024a 2240600i bk4: 4928a 2243687i bk5: 4928a 2242360i bk6: 4928a 2244193i bk7: 4928a 2242577i bk8: 4928a 2244365i bk9: 4928a 2242530i bk10: 4912a 2241260i bk11: 4912a 2239983i bk12: 4892a 2243735i bk13: 4884a 2241938i bk14: 5124a 2239458i bk15: 5124a 2238790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191157 n_act=3548 n_pre=3532 n_req=42718 n_rd=79772 n_write=49746 bw_util=0.1113
n_activity=319359 dram_eff=0.8111
bk0: 5160a 2240014i bk1: 5168a 2236837i bk2: 5024a 2241945i bk3: 5024a 2240358i bk4: 4928a 2243486i bk5: 4928a 2240957i bk6: 4928a 2244080i bk7: 4928a 2241067i bk8: 4928a 2246344i bk9: 4928a 2243761i bk10: 4908a 2241204i bk11: 4904a 2239676i bk12: 4884a 2244401i bk13: 4884a 2242685i bk14: 5124a 2240070i bk15: 5124a 2237033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191003 n_act=3603 n_pre=3587 n_req=42706 n_rd=79768 n_write=49794 bw_util=0.1113
n_activity=319967 dram_eff=0.8098
bk0: 5164a 2238416i bk1: 5164a 2236514i bk2: 5024a 2242835i bk3: 5024a 2240494i bk4: 4928a 2244786i bk5: 4928a 2242113i bk6: 4928a 2245297i bk7: 4928a 2242391i bk8: 4928a 2244154i bk9: 4928a 2243035i bk10: 4904a 2242112i bk11: 4904a 2241083i bk12: 4884a 2246050i bk13: 4884a 2242628i bk14: 5124a 2240781i bk15: 5124a 2239035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191073 n_act=3597 n_pre=3581 n_req=42694 n_rd=79748 n_write=49756 bw_util=0.1113
n_activity=320102 dram_eff=0.8091
bk0: 5164a 2239999i bk1: 5164a 2238306i bk2: 5012a 2242591i bk3: 5012a 2240355i bk4: 4928a 2243652i bk5: 4928a 2241898i bk6: 4928a 2243898i bk7: 4928a 2243011i bk8: 4928a 2244712i bk9: 4928a 2242926i bk10: 4904a 2241191i bk11: 4904a 2239676i bk12: 4884a 2245068i bk13: 4884a 2242635i bk14: 5124a 2239514i bk15: 5128a 2238209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0154
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191123 n_act=3552 n_pre=3536 n_req=42709 n_rd=79776 n_write=49768 bw_util=0.1113
n_activity=319956 dram_eff=0.8098
bk0: 5164a 2239060i bk1: 5164a 2237994i bk2: 5012a 2242475i bk3: 5012a 2240266i bk4: 4928a 2245030i bk5: 4928a 2241994i bk6: 4928a 2243031i bk7: 4928a 2241345i bk8: 4928a 2245335i bk9: 4928a 2243115i bk10: 4904a 2241937i bk11: 4904a 2241044i bk12: 4884a 2244510i bk13: 4884a 2242260i bk14: 5140a 2240574i bk15: 5140a 2238457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190943 n_act=3633 n_pre=3617 n_req=42710 n_rd=79788 n_write=49774 bw_util=0.1113
n_activity=320466 dram_eff=0.8086
bk0: 5164a 2238608i bk1: 5164a 2237674i bk2: 5016a 2241613i bk3: 5012a 2240186i bk4: 4928a 2243366i bk5: 4928a 2240462i bk6: 4928a 2242972i bk7: 4928a 2241762i bk8: 4928a 2245580i bk9: 4928a 2242613i bk10: 4908a 2241167i bk11: 4904a 2240025i bk12: 4884a 2244486i bk13: 4884a 2241742i bk14: 5144a 2238901i bk15: 5140a 2238508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190944 n_act=3615 n_pre=3599 n_req=42706 n_rd=79788 n_write=49809 bw_util=0.1113
n_activity=319995 dram_eff=0.81
bk0: 5160a 2238822i bk1: 5164a 2236409i bk2: 5012a 2240901i bk3: 5012a 2239315i bk4: 4932a 2244259i bk5: 4928a 2241433i bk6: 4928a 2244401i bk7: 4928a 2242449i bk8: 4928a 2243310i bk9: 4928a 2240287i bk10: 4908a 2241451i bk11: 4904a 2238980i bk12: 4884a 2244307i bk13: 4884a 2241636i bk14: 5144a 2239233i bk15: 5144a 2238506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191001 n_act=3603 n_pre=3587 n_req=42702 n_rd=79784 n_write=49780 bw_util=0.1113
n_activity=319641 dram_eff=0.8107
bk0: 5164a 2239754i bk1: 5164a 2237422i bk2: 5012a 2242636i bk3: 5016a 2239913i bk4: 4928a 2244320i bk5: 4928a 2241708i bk6: 4928a 2242626i bk7: 4928a 2242789i bk8: 4928a 2244447i bk9: 4928a 2242316i bk10: 4904a 2241312i bk11: 4904a 2239377i bk12: 4888a 2244228i bk13: 4884a 2242156i bk14: 5140a 2240351i bk15: 5140a 2238192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190921 n_act=3613 n_pre=3597 n_req=42712 n_rd=79788 n_write=49836 bw_util=0.1114
n_activity=318885 dram_eff=0.813
bk0: 5164a 2238468i bk1: 5160a 2237286i bk2: 5012a 2243103i bk3: 5012a 2240270i bk4: 4928a 2243379i bk5: 4928a 2241198i bk6: 4928a 2244143i bk7: 4928a 2242081i bk8: 4928a 2245080i bk9: 4928a 2242866i bk10: 4904a 2240633i bk11: 4904a 2238926i bk12: 4896a 2243506i bk13: 4896a 2242825i bk14: 5136a 2240005i bk15: 5136a 2237564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00252
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191009 n_act=3584 n_pre=3568 n_req=42740 n_rd=79784 n_write=49810 bw_util=0.1113
n_activity=319505 dram_eff=0.8112
bk0: 5160a 2238357i bk1: 5160a 2236675i bk2: 5012a 2240860i bk3: 5012a 2239315i bk4: 4928a 2244433i bk5: 4928a 2242562i bk6: 4928a 2243749i bk7: 4928a 2241805i bk8: 4928a 2244685i bk9: 4928a 2243097i bk10: 4904a 2240638i bk11: 4904a 2239157i bk12: 4896a 2243607i bk13: 4896a 2241763i bk14: 5136a 2240066i bk15: 5136a 2237335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01991
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190967 n_act=3612 n_pre=3596 n_req=42736 n_rd=79792 n_write=49788 bw_util=0.1113
n_activity=319299 dram_eff=0.8117
bk0: 5164a 2239112i bk1: 5160a 2237955i bk2: 5012a 2243376i bk3: 5012a 2240806i bk4: 4928a 2245672i bk5: 4928a 2243463i bk6: 4932a 2241706i bk7: 4928a 2240575i bk8: 4928a 2243562i bk9: 4928a 2241743i bk10: 4904a 2240907i bk11: 4904a 2238821i bk12: 4896a 2243594i bk13: 4896a 2241646i bk14: 5136a 2241320i bk15: 5136a 2238180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32819, Miss = 9977, Miss_rate = 0.304, Pending_hits = 16088, Reservation_fails = 136
L2_cache_bank[1]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16047, Reservation_fails = 214
L2_cache_bank[2]: Access = 32765, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16025, Reservation_fails = 190
L2_cache_bank[3]: Access = 32764, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 196
L2_cache_bank[4]: Access = 32763, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16035, Reservation_fails = 164
L2_cache_bank[5]: Access = 32762, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16028, Reservation_fails = 181
L2_cache_bank[6]: Access = 32752, Miss = 9968, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 190
L2_cache_bank[7]: Access = 32756, Miss = 9969, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 156
L2_cache_bank[8]: Access = 32791, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 211
L2_cache_bank[9]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16067, Reservation_fails = 134
L2_cache_bank[10]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16054, Reservation_fails = 176
L2_cache_bank[11]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 173
L2_cache_bank[12]: Access = 32765, Miss = 9974, Miss_rate = 0.304, Pending_hits = 15996, Reservation_fails = 189
L2_cache_bank[13]: Access = 32793, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16049, Reservation_fails = 194
L2_cache_bank[14]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 227
L2_cache_bank[15]: Access = 32787, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16055, Reservation_fails = 166
L2_cache_bank[16]: Access = 32784, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16026, Reservation_fails = 153
L2_cache_bank[17]: Access = 32782, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16023, Reservation_fails = 136
L2_cache_bank[18]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16050, Reservation_fails = 144
L2_cache_bank[19]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16045, Reservation_fails = 150
L2_cache_bank[20]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 160
L2_cache_bank[21]: Access = 32786, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 137
L2_total_cache_accesses = 721177
L2_total_cache_misses = 219397
L2_total_cache_miss_rate = 0.3042
L2_total_cache_pending_hits = 353034
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1377425
icnt_total_pkts_simt_to_mem=1311025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7333
	minimum = 6
	maximum = 62
Network latency average = 9.97597
	minimum = 6
	maximum = 62
Slowest packet = 1435000
Flit latency average = 9.11616
	minimum = 6
	maximum = 60
Slowest flit = 2673072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Accepted packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Injected flit rate average = 0.187425
	minimum = 0.138998 (at node 4)
	maximum = 0.248516 (at node 31)
Accepted flit rate average= 0.187425
	minimum = 0.177427 (at node 34)
	maximum = 0.195872 (at node 24)
Injected packet length average = 1.99998
Accepted packet length average = 1.99998
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219.8 (5 samples)
Network latency average = 11.4588 (5 samples)
	minimum = 6 (5 samples)
	maximum = 210.6 (5 samples)
Flit latency average = 11.8944 (5 samples)
	minimum = 6 (5 samples)
	maximum = 209.4 (5 samples)
Fragmentation average = 0.105105 (5 samples)
	minimum = 0 (5 samples)
	maximum = 122.2 (5 samples)
Injected packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Accepted packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Injected flit rate average = 0.10357 (5 samples)
	minimum = 0.0726782 (5 samples)
	maximum = 0.143159 (5 samples)
Accepted flit rate average = 0.10357 (5 samples)
	minimum = 0.0923227 (5 samples)
	maximum = 0.113106 (5 samples)
Injected packet size average = 1.83987 (5 samples)
Accepted packet size average = 1.83987 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 40 sec (1480 sec)
gpgpu_simulation_rate = 77934 (inst/sec)
gpgpu_simulation_rate = 1679 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 30793
gpu_sim_insn = 20971724
gpu_ipc =     681.0549
gpu_tot_sim_cycle = 2738860
gpu_tot_sim_insn = 136315268
gpu_tot_ipc =      49.7708
gpu_tot_issued_cta = 393216
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29900
partiton_reqs_in_parallel = 677446
partiton_reqs_in_parallel_total    = 27235984
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1916
partiton_reqs_in_parallel_util = 677446
partiton_reqs_in_parallel_util_total    = 27235984
gpu_sim_cycle_parition_util = 30793
gpu_tot_sim_cycle_parition_util    = 1252887
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7449
partiton_replys_in_parallel = 65591
partiton_replys_in_parallel_total    = 721177
L2_BW  =     201.8958 GB/Sec
L2_BW_total  =      27.2278 GB/Sec
gpu_total_sim_rate=86604

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4915420
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2424832
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2423040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4909143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2424832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4915420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11691, 11394, 11475, 11360, 11594, 11340, 11590, 11363, 11523, 11384, 11545, 11334, 11500, 11279, 11409, 11091, 11531, 11131, 11319, 11166, 11436, 11218, 11400, 11071, 11284, 11158, 11361, 11049, 11309, 10992, 11332, 10958, 
gpgpu_n_tot_thrd_icount = 287324032
gpgpu_n_tot_w_icount = 8978876
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458836
gpgpu_n_mem_write_global = 327702
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7340116
gpgpu_n_store_insn = 5242899
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38797312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:763509	W0_Idle:59347935	W0_Scoreboard:3999540	W1:444	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:8978423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3670576 {8:458822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496688 {40:65558,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26741488 {40:196678,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621616 {8:327702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 692 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2731991 
mrq_lat_table:110542 	6292 	9523 	19530 	37613 	57030 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	413379 	223613 	131509 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	564364 	54004 	10460 	4954 	87510 	42242 	16137 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	320489 	131374 	6975 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65550 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	332 	24 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 11.869748 12.068377 10.098540 10.524714 10.168539 10.681103 12.890995 13.189321  9.841726 10.335849 10.007353 10.194757 11.513043 11.972851  9.712803 10.025000 
dram[1]: 12.142241 12.344978 10.032609 10.854902 10.413794 10.793651 12.792453 12.938095  9.775000 10.220149  9.970589 10.108209 12.530806 12.960784  9.887324  9.989324 
dram[2]: 12.064102 11.741667 10.036232 10.251852 10.490348 10.635294 12.760564 12.806603 10.148149 10.025641 10.000000 10.153558 12.027273 12.471698  9.498305 10.025000 
dram[3]: 12.229437 12.265218  9.867857 10.302238 10.249057 10.523255 12.401827 13.062500  9.952727 10.247191 10.250000 10.423077 11.909910 12.297674  9.580205  9.780488 
dram[4]: 12.436123 12.804545 10.069343 10.340824 10.494208 10.704724 12.022124 12.587963 10.107011 10.144444 10.392307 10.792829 12.073059 12.711538  9.636987  9.939929 
dram[5]: 11.754167 12.707208  9.289562 10.080292 10.299242 10.564202 11.969163 12.705607 10.167286 10.185874 10.222642 10.544747 11.707965 11.963800  9.442953  9.770833 
dram[6]: 12.025641 12.176724  9.691228 10.147058 10.323194 10.370229 12.604651 12.952381 10.107011  9.985401 10.191730 10.343512 11.909910 12.355140  9.386666  9.774305 
dram[7]: 12.340611 12.551111  9.867857 10.263941 10.426923 10.777778 12.336364 12.806603  9.952727 10.289474 10.172933  9.787004 12.027273 12.530806  9.471380  9.593857 
dram[8]: 12.282609 12.390351 10.117216 10.229630 10.354961 11.052846 11.947137 12.919047  9.859206 10.212687 10.277567 10.440154 11.407725 11.649123  9.564626  9.663230 
dram[9]: 11.978813 12.431718  9.268456 10.344569 10.781746 11.376569 12.938095 13.224390  9.654929  9.970909 10.253788 10.455599 11.448276 11.822222 10.042857  9.964539 
dram[10]: 11.604939 13.144186 10.154411 10.298508 10.366412 10.907631 12.183857 12.933333  9.316326  9.480968 10.500000 10.753968 11.756638 12.239632  9.506757  9.866667 
average row locality = 482330/44493 = 10.840582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1340      1339      1304      1304      1280      1280      1280      1280      1280      1280      1274      1274      1262      1261      1329      1329 
dram[1]:      1338      1339      1305      1304      1280      1280      1280      1280      1280      1281      1272      1271      1260      1260      1329      1329 
dram[2]:      1339      1339      1305      1304      1280      1280      1280      1280      1280      1280      1272      1271      1261      1260      1329      1329 
dram[3]:      1340      1339      1302      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1329      1330 
dram[4]:      1339      1339      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1333      1333 
dram[5]:      1339      1339      1302      1302      1281      1280      1280      1280      1280      1280      1272      1271      1260      1260      1334      1334 
dram[6]:      1338      1339      1301      1301      1281      1280      1280      1281      1280      1280      1272      1271      1260      1260      1335      1334 
dram[7]:      1339      1339      1302      1303      1280      1280      1280      1281      1280      1280      1271      1271      1261      1260      1333      1333 
dram[8]:      1339      1338      1301      1302      1280      1280      1280      1280      1280      1280      1271      1271      1264      1264      1332      1332 
dram[9]:      1338      1338      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1264      1266      1332      1332 
dram[10]:      1339      1338      1301      1301      1281      1280      1281      1280      1280      1280      1271      1271      1264      1264      1333      1332 
total reads: 227608
bank skew: 1340/1260 = 1.06
chip skew: 20696/20683 = 1.00
number of total write accesses:
dram[0]:      1485      1485      1463      1464      1435      1433      1440      1437      1456      1459      1448      1448      1386      1385      1478      1478 
dram[1]:      1479      1488      1464      1464      1438      1440      1432      1437      1457      1458      1440      1438      1384      1384      1479      1478 
dram[2]:      1484      1479      1465      1464      1437      1432      1438      1435      1460      1457      1438      1440      1385      1384      1473      1478 
dram[3]:      1485      1482      1461      1460      1436      1435      1436      1437      1457      1456      1435      1439      1384      1384      1478      1477 
dram[4]:      1484      1478      1458      1460      1438      1439      1437      1439      1459      1459      1431      1438      1384      1384      1481      1480 
dram[5]:      1482      1482      1457      1460      1438      1435      1437      1439      1455      1460      1437      1439      1386      1384      1480      1480 
dram[6]:      1476      1486      1461      1459      1434      1437      1430      1439      1459      1456      1439      1439      1384      1384      1481      1481 
dram[7]:      1487      1485      1461      1458      1431      1436      1434      1434      1457      1457      1435      1440      1385      1384      1480      1478 
dram[8]:      1486      1487      1461      1460      1433      1439      1432      1433      1451      1457      1432      1433      1394      1392      1480      1480 
dram[9]:      1489      1484      1461      1461      1437      1439      1437      1431      1462      1462      1436      1437      1392      1394      1480      1478 
dram[10]:      1481      1488      1461      1459      1435      1436      1436      1436      1459      1460      1438      1439      1393      1392      1481      1480 
total reads: 254722
bank skew: 1489/1384 = 1.08
chip skew: 23180/23142 = 1.00
average mf latency per bank:
dram[0]:       1246      1254       699       711      1646      1654      1385      1404       774       792      1258      1260      1166      1173       773       782
dram[1]:       1273      1281       703       712      1652      1638      1395      1399       780       769      1291      1292      1159      1162       778       785
dram[2]:       1271      1281       698       705      1600      1606      1483      1488       766       769      1267      1274      1287      1295       778       780
dram[3]:       1271      1276       698       718      1586      1588      1486      1438       778       781      1272      1279      1282      1288       778       782
dram[4]:       1276      1277       711       708      1715      1711      1441      1446       781       776      1280      1269      1240      1102       802       794
dram[5]:       1271      1274       701       708      1711      1713      1437      1441       776       780      1182      1182      1097      1099       791       804
dram[6]:       1268      1274       701       707      1722      1719      1441      1441       773       776      1174      1181      1090      1095       795       792
dram[7]:       1299      1302       702       704      1727      1723      1553      1553       777       772      1186      1166      1093      1105       798       790
dram[8]:       1282      1192       734       737      1714      1714      1520      1528       763       765      1151      1149      1139      1139       754       753
dram[9]:       1197      1203       732       746      1717      1723      1445      1363       791       797      1156      1156      1146      1145       782       784
dram[10]:       1193      1199       734       693      1654      1658      1352      1356       787       787      1264      1267      1138      1144       777       783
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242686 n_act=4050 n_pre=4034 n_req=43876 n_rd=82784 n_write=51378 bw_util=0.1125
n_activity=341518 dram_eff=0.7857
bk0: 5360a 2295551i bk1: 5356a 2293612i bk2: 5216a 2298036i bk3: 5216a 2296138i bk4: 5120a 2298886i bk5: 5120a 2297509i bk6: 5120a 2299911i bk7: 5120a 2298296i bk8: 5120a 2299574i bk9: 5120a 2297701i bk10: 5096a 2296814i bk11: 5096a 2295441i bk12: 5048a 2299841i bk13: 5044a 2297989i bk14: 5316a 2295247i bk15: 5316a 2294506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242920 n_act=3995 n_pre=3979 n_req=43848 n_rd=82752 n_write=51286 bw_util=0.1124
n_activity=341054 dram_eff=0.786
bk0: 5352a 2296042i bk1: 5356a 2292770i bk2: 5220a 2297518i bk3: 5216a 2295868i bk4: 5120a 2298599i bk5: 5120a 2296133i bk6: 5120a 2299837i bk7: 5120a 2296900i bk8: 5120a 2301508i bk9: 5124a 2298963i bk10: 5088a 2296775i bk11: 5084a 2295238i bk12: 5040a 2300571i bk13: 5040a 2298734i bk14: 5316a 2295756i bk15: 5316a 2292643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242764 n_act=4047 n_pre=4031 n_req=43838 n_rd=82756 n_write=51334 bw_util=0.1124
n_activity=341533 dram_eff=0.7852
bk0: 5356a 2294483i bk1: 5356a 2292559i bk2: 5220a 2298459i bk3: 5216a 2296076i bk4: 5120a 2299865i bk5: 5120a 2297216i bk6: 5120a 2301040i bk7: 5120a 2297977i bk8: 5120a 2299312i bk9: 5120a 2298070i bk10: 5088a 2297710i bk11: 5084a 2296510i bk12: 5044a 2302115i bk13: 5040a 2298725i bk14: 5316a 2296557i bk15: 5316a 2294728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242836 n_act=4042 n_pre=4026 n_req=43825 n_rd=82732 n_write=51296 bw_util=0.1124
n_activity=341909 dram_eff=0.784
bk0: 5360a 2295947i bk1: 5356a 2294351i bk2: 5208a 2298045i bk3: 5204a 2295793i bk4: 5120a 2298796i bk5: 5120a 2296986i bk6: 5120a 2299656i bk7: 5120a 2298611i bk8: 5120a 2299945i bk9: 5120a 2298058i bk10: 5084a 2296734i bk11: 5084a 2295289i bk12: 5040a 2301170i bk13: 5040a 2298740i bk14: 5316a 2295234i bk15: 5320a 2293870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242898 n_act=3997 n_pre=3981 n_req=43837 n_rd=82752 n_write=51304 bw_util=0.1124
n_activity=341614 dram_eff=0.7848
bk0: 5356a 2295026i bk1: 5356a 2293981i bk2: 5204a 2297838i bk3: 5204a 2295719i bk4: 5120a 2300180i bk5: 5120a 2297132i bk6: 5120a 2298776i bk7: 5120a 2297058i bk8: 5120a 2300570i bk9: 5120a 2298291i bk10: 5084a 2297505i bk11: 5084a 2296671i bk12: 5040a 2300633i bk13: 5040a 2298306i bk14: 5332a 2296296i bk15: 5332a 2294116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242670 n_act=4088 n_pre=4072 n_req=43845 n_rd=82776 n_write=51326 bw_util=0.1125
n_activity=342294 dram_eff=0.7835
bk0: 5356a 2294620i bk1: 5356a 2293666i bk2: 5208a 2297042i bk3: 5208a 2295586i bk4: 5124a 2298461i bk5: 5120a 2295566i bk6: 5120a 2298704i bk7: 5120a 2297431i bk8: 5120a 2300781i bk9: 5120a 2297760i bk10: 5088a 2296766i bk11: 5084a 2295528i bk12: 5040a 2300604i bk13: 5040a 2297851i bk14: 5336a 2294625i bk15: 5336a 2294171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242683 n_act=4070 n_pre=4054 n_req=43838 n_rd=82772 n_write=51353 bw_util=0.1125
n_activity=341793 dram_eff=0.7848
bk0: 5352a 2294830i bk1: 5356a 2292413i bk2: 5204a 2296394i bk3: 5204a 2294719i bk4: 5124a 2299388i bk5: 5120a 2296605i bk6: 5120a 2300105i bk7: 5124a 2298198i bk8: 5120a 2298469i bk9: 5120a 2295366i bk10: 5088a 2297068i bk11: 5084a 2294536i bk12: 5040a 2300428i bk13: 5040a 2297772i bk14: 5340a 2294933i bk15: 5336a 2294101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92743
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242748 n_act=4052 n_pre=4036 n_req=43835 n_rd=82772 n_write=51324 bw_util=0.1125
n_activity=341341 dram_eff=0.7857
bk0: 5356a 2295775i bk1: 5356a 2293354i bk2: 5208a 2298045i bk3: 5212a 2295411i bk4: 5120a 2299508i bk5: 5120a 2296852i bk6: 5120a 2298329i bk7: 5124a 2298401i bk8: 5120a 2299638i bk9: 5120a 2297422i bk10: 5084a 2296952i bk11: 5084a 2294894i bk12: 5044a 2300341i bk13: 5040a 2298223i bk14: 5332a 2296096i bk15: 5332a 2293843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92802
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242678 n_act=4059 n_pre=4043 n_req=43844 n_rd=82776 n_write=51376 bw_util=0.1125
n_activity=340645 dram_eff=0.7876
bk0: 5356a 2294518i bk1: 5352a 2293305i bk2: 5204a 2298513i bk3: 5208a 2295632i bk4: 5120a 2298546i bk5: 5120a 2296276i bk6: 5120a 2299887i bk7: 5120a 2297867i bk8: 5120a 2300257i bk9: 5120a 2297887i bk10: 5084a 2296289i bk11: 5084a 2294440i bk12: 5056a 2299641i bk13: 5056a 2298992i bk14: 5328a 2295689i bk15: 5328a 2293254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242748 n_act=4035 n_pre=4019 n_req=43874 n_rd=82776 n_write=51354 bw_util=0.1125
n_activity=341261 dram_eff=0.7861
bk0: 5352a 2294443i bk1: 5352a 2292650i bk2: 5204a 2296323i bk3: 5204a 2294656i bk4: 5120a 2299633i bk5: 5120a 2297747i bk6: 5120a 2299514i bk7: 5120a 2297385i bk8: 5120a 2299842i bk9: 5120a 2298143i bk10: 5084a 2296264i bk11: 5084a 2294787i bk12: 5056a 2299663i bk13: 5064a 2297745i bk14: 5328a 2295780i bk15: 5328a 2293065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92609
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242714 n_act=4059 n_pre=4043 n_req=43870 n_rd=82784 n_write=51332 bw_util=0.1125
n_activity=340932 dram_eff=0.7868
bk0: 5356a 2295184i bk1: 5352a 2294021i bk2: 5204a 2298957i bk3: 5204a 2296333i bk4: 5124a 2300870i bk5: 5120a 2298635i bk6: 5124a 2297389i bk7: 5120a 2296282i bk8: 5120a 2298687i bk9: 5120a 2296836i bk10: 5084a 2296532i bk11: 5084a 2294293i bk12: 5056a 2299628i bk13: 5056a 2297708i bk14: 5332a 2297014i bk15: 5328a 2293846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91589

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35804, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18672, Reservation_fails = 136
L2_cache_bank[1]: Access = 35774, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 214
L2_cache_bank[2]: Access = 35744, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18609, Reservation_fails = 190
L2_cache_bank[3]: Access = 35745, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 196
L2_cache_bank[4]: Access = 35745, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18622, Reservation_fails = 164
L2_cache_bank[5]: Access = 35738, Miss = 10343, Miss_rate = 0.289, Pending_hits = 18609, Reservation_fails = 181
L2_cache_bank[6]: Access = 35732, Miss = 10342, Miss_rate = 0.289, Pending_hits = 18628, Reservation_fails = 190
L2_cache_bank[7]: Access = 35734, Miss = 10341, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 156
L2_cache_bank[8]: Access = 35767, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18636, Reservation_fails = 211
L2_cache_bank[9]: Access = 35762, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 134
L2_cache_bank[10]: Access = 35771, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18643, Reservation_fails = 176
L2_cache_bank[11]: Access = 35768, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18654, Reservation_fails = 173
L2_cache_bank[12]: Access = 35744, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18579, Reservation_fails = 189
L2_cache_bank[13]: Access = 35771, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18636, Reservation_fails = 194
L2_cache_bank[14]: Access = 35766, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18646, Reservation_fails = 227
L2_cache_bank[15]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18645, Reservation_fails = 166
L2_cache_bank[16]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18620, Reservation_fails = 153
L2_cache_bank[17]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18611, Reservation_fails = 136
L2_cache_bank[18]: Access = 35773, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18643, Reservation_fails = 144
L2_cache_bank[19]: Access = 35777, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18631, Reservation_fails = 150
L2_cache_bank[20]: Access = 35779, Miss = 10350, Miss_rate = 0.289, Pending_hits = 18624, Reservation_fails = 160
L2_cache_bank[21]: Access = 35770, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18668, Reservation_fails = 137
L2_total_cache_accesses = 786768
L2_total_cache_misses = 227608
L2_total_cache_miss_rate = 0.2893
L2_total_cache_pending_hits = 409958
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 288646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 153864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327702
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1508612
icnt_total_pkts_simt_to_mem=1376628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.80962
	minimum = 6
	maximum = 42
Network latency average = 8.72005
	minimum = 6
	maximum = 34
Slowest packet = 1442501
Flit latency average = 8.82251
	minimum = 6
	maximum = 34
Slowest flit = 2688597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0426026
	minimum = 0.0378995 (at node 4)
	maximum = 0.0485191 (at node 47)
Accepted packet rate average = 0.0426026
	minimum = 0.0378995 (at node 4)
	maximum = 0.0485191 (at node 47)
Injected flit rate average = 0.0639095
	minimum = 0.0378995 (at node 4)
	maximum = 0.0970382 (at node 47)
Accepted flit rate average= 0.0639095
	minimum = 0.0483242 (at node 33)
	maximum = 0.0765134 (at node 25)
Injected packet length average = 1.50013
Accepted packet length average = 1.50013
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6425 (6 samples)
	minimum = 6 (6 samples)
	maximum = 190.167 (6 samples)
Network latency average = 11.0023 (6 samples)
	minimum = 6 (6 samples)
	maximum = 181.167 (6 samples)
Flit latency average = 11.3824 (6 samples)
	minimum = 6 (6 samples)
	maximum = 180.167 (6 samples)
Fragmentation average = 0.0875876 (6 samples)
	minimum = 0 (6 samples)
	maximum = 101.833 (6 samples)
Injected packet rate average = 0.0540102 (6 samples)
	minimum = 0.048071 (6 samples)
	maximum = 0.0615348 (6 samples)
Accepted packet rate average = 0.0540102 (6 samples)
	minimum = 0.048071 (6 samples)
	maximum = 0.0615348 (6 samples)
Injected flit rate average = 0.0969597 (6 samples)
	minimum = 0.0668817 (6 samples)
	maximum = 0.135472 (6 samples)
Accepted flit rate average = 0.0969597 (6 samples)
	minimum = 0.0849897 (6 samples)
	maximum = 0.107007 (6 samples)
Injected packet size average = 1.79521 (6 samples)
Accepted packet size average = 1.79521 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 14 sec (1574 sec)
gpgpu_simulation_rate = 86604 (inst/sec)
gpgpu_simulation_rate = 1740 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41986
gpu_sim_insn = 23068712
gpu_ipc =     549.4382
gpu_tot_sim_cycle = 3002996
gpu_tot_sim_insn = 159383980
gpu_tot_ipc =      53.0750
gpu_tot_issued_cta = 458752
max_total_param_size = 0
gpu_stall_dramfull = 343402
gpu_stall_icnt2sh    = 43884
partiton_reqs_in_parallel = 923638
partiton_reqs_in_parallel_total    = 27913430
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =       9.6028
partiton_reqs_in_parallel_util = 923638
partiton_reqs_in_parallel_util_total    = 27913430
gpu_sim_cycle_parition_util = 41986
gpu_tot_sim_cycle_parition_util    = 1283680
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.7529
partiton_replys_in_parallel = 196624
partiton_replys_in_parallel_total    = 786768
L2_BW  =     443.8815 GB/Sec
L2_BW_total  =      31.0389 GB/Sec
gpu_total_sim_rate=89240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5701876
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2686976
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2685184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5695599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2686976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5701876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13689, 13392, 13446, 13304, 13565, 13311, 13588, 13361, 13494, 13328, 13543, 13332, 13471, 13223, 13407, 13062, 13502, 13129, 13317, 13137, 13434, 13162, 13398, 13015, 13255, 13156, 13305, 12993, 13307, 12936, 13330, 12902, 
gpgpu_n_tot_thrd_icount = 335560064
gpgpu_n_tot_w_icount = 10486252
gpgpu_n_stall_shd_mem = 435074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 589908
gpgpu_n_mem_write_global = 393254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9437268
gpgpu_n_store_insn = 6291491
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 42991616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:813662	W0_Idle:59356399	W0_Scoreboard:5045295	W1:492	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:10485751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4719152 {8:589894,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26215920 {40:65574,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36178672 {40:196678,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146032 {8:393254,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 602 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3002995 
mrq_lat_table:138566 	8077 	12490 	24871 	46942 	72884 	106262 	88617 	69677 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	519878 	313354 	131893 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	736405 	77539 	11430 	4958 	87582 	42242 	16137 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	401876 	177663 	10370 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131102 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	402 	38 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.515528 10.916129  8.951220  9.440000  9.408163  9.895705 10.882154 11.290210  9.229462  9.622418  8.855978  9.308572 10.230769 10.559603  8.732468  9.037635 
dram[1]: 10.652997 10.858974  9.155125  9.892216  9.708709 10.068536 10.570492 11.096220  9.128852  9.507289  8.972376  9.192635 10.806780 11.225352  8.652956  8.920424 
dram[2]: 10.877813 10.689874  9.082417  9.413105  9.610119  9.920000 10.802675 10.656766  9.320000  9.284901  9.016666  9.250712 10.254020 10.880546  8.607693  8.965333 
dram[3]: 10.647799 10.977273  8.839142  9.331445  9.578635 10.021739 10.653465 11.058219  9.206215  9.639053  9.342939  9.578171 10.418301 10.770270  8.620513  8.692507 
dram[4]: 10.705696 11.332214  9.043956  9.281691  9.758308 10.096875 10.283440 10.842282  9.137255  9.343840  9.367052  9.747747 10.556292 11.031142  8.685567  9.008021 
dram[5]: 10.339450 11.158416  8.528498  9.175488  9.556213  9.929231 10.349359 10.915541  9.386168  9.482558  9.195467  9.519062 10.221154 10.418301  8.553300  8.868421 
dram[6]: 10.643533 10.990260  8.857527  9.328612  9.575667  9.725904 10.885135 11.106529  9.264205  9.203390  9.175141  9.357348 10.418301 10.734007  8.643590  8.915344 
dram[7]: 10.681388 11.058824  8.812834  9.203911  9.678679 10.119123 10.646865 11.051370  9.232295  9.585294  9.084034  8.994460 10.528052 11.069445  8.594388  8.765625 
dram[8]: 10.884244 11.062092  9.229692  9.468390  9.655688 10.289809 10.366559 11.197917  9.086592  9.501458  9.204545  9.418605 10.037618 10.223642  8.613811  8.770833 
dram[9]: 10.718354 11.088525  8.558441  9.281691  9.904908 10.289809 11.023890 11.348592  8.875000  9.249291  9.268572  9.411594  9.937888 10.104101  9.005347  9.024129 
dram[10]: 10.400000 11.556314  9.178273  9.517341  9.661676 10.119123 10.416129 11.169550  8.745308  8.988980  9.327586  9.692537 10.223642 10.738256  8.638461  8.933687 
average row locality = 576421/59113 = 9.751171
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1724      1723      1680      1680      1648      1648      1648      1648      1648      1648      1642      1642      1630      1629      1708      1708 
dram[1]:      1722      1723      1681      1680      1649      1648      1648      1648      1648      1649      1640      1639      1628      1628      1709      1708 
dram[2]:      1723      1723      1681      1680      1648      1648      1648      1649      1648      1648      1640      1639      1629      1628      1708      1708 
dram[3]:      1724      1723      1677      1676      1648      1648      1648      1648      1648      1648      1639      1639      1628      1628      1708      1710 
dram[4]:      1723      1723      1676      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1713      1713 
dram[5]:      1723      1723      1677      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1714      1714 
dram[6]:      1722      1723      1676      1676      1649      1648      1648      1649      1648      1648      1640      1639      1628      1628      1715      1714 
dram[7]:      1723      1723      1677      1678      1648      1648      1648      1649      1648      1648      1639      1639      1629      1628      1713      1713 
dram[8]:      1723      1722      1676      1677      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1712      1712 
dram[9]:      1722      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1640      1632      1634      1712      1712 
dram[10]:      1723      1722      1676      1676      1648      1648      1649      1648      1648      1648      1639      1639      1632      1632      1713      1712 
total reads: 293147
bank skew: 1724/1628 = 1.06
chip skew: 26654/26640 = 1.00
number of total write accesses:
dram[0]:      1662      1661      1623      1624      1579      1578      1584      1581      1610      1614      1617      1616      1562      1560      1654      1654 
dram[1]:      1655      1665      1624      1624      1584      1584      1576      1581      1611      1612      1608      1606      1560      1560      1657      1655 
dram[2]:      1660      1655      1625      1624      1581      1576      1582      1580      1614      1611      1606      1608      1560      1560      1649      1654 
dram[3]:      1662      1658      1620      1618      1580      1579      1580      1581      1611      1610      1603      1608      1560      1560      1654      1654 
dram[4]:      1660      1654      1616      1619      1582      1583      1581      1583      1614      1613      1601      1607      1560      1560      1657      1656 
dram[5]:      1658      1658      1615      1618      1582      1579      1581      1583      1609      1614      1606      1607      1561      1560      1656      1656 
dram[6]:      1652      1662      1619      1617      1578      1581      1574      1583      1613      1610      1608      1608      1560      1560      1656      1656 
dram[7]:      1663      1661      1619      1617      1575      1580      1578      1578      1611      1611      1604      1608      1561      1560      1656      1653 
dram[8]:      1662      1663      1619      1618      1577      1583      1576      1577      1605      1611      1601      1601      1570      1568      1656      1656 
dram[9]:      1665      1660      1619      1619      1581      1583      1582      1575      1618      1617      1605      1607      1568      1569      1656      1654 
dram[10]:      1657      1664      1619      1617      1579      1580      1580      1580      1614      1615      1607      1608      1568      1568      1656      1656 
total reads: 283274
bank skew: 1665/1560 = 1.07
chip skew: 25779/25735 = 1.00
average mf latency per bank:
dram[0]:       1121      1130       666       679      1465      1473      1246      1263       730       745      1133      1137      1051      1059       726       736
dram[1]:       1145      1152       672       679      1468      1458      1254      1259       735       726      1161      1162      1044      1049       732       740
dram[2]:       1142      1151       666       673      1426      1433      1328      1332       724       728      1141      1148      1151      1159       731       735
dram[3]:       1143      1147       665       685      1414      1418      1330      1292       733       736      1145      1152      1146      1152       732       737
dram[4]:       1147      1148       677       676      1522      1522      1292      1296       736       734      1151      1144      1110       998       752       747
dram[5]:       1143      1145       667       677      1519      1521      1288      1293       731       735      1069      1070       993       996       744       754
dram[6]:       1140      1145       669       675      1528      1529      1291      1292       728       733      1063      1068       986       993       745       744
dram[7]:       1165      1170       669       672      1532      1532      1387      1387       731       728      1072      1058       988      1000       749       741
dram[8]:       1151      1076       697       701      1521      1524      1358      1366       720       723      1043      1043      1027      1030       713       713
dram[9]:       1080      1085       694       707      1524      1531      1296      1228       744       751      1048      1049      1033      1036       734       739
dram[10]:       1077      1083       697       664      1471      1476      1217      1222       741       742      1137      1141      1027      1034       729       738
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283748 n_act=5385 n_pre=5369 n_req=52433 n_rd=106616 n_write=61774 bw_util=0.1367
n_activity=417234 dram_eff=0.8072
bk0: 6896a 2356298i bk1: 6892a 2354235i bk2: 6720a 2358489i bk3: 6720a 2355981i bk4: 6592a 2359845i bk5: 6592a 2358040i bk6: 6592a 2362578i bk7: 6592a 2360386i bk8: 6592a 2361656i bk9: 6592a 2359232i bk10: 6568a 2356303i bk11: 6568a 2355109i bk12: 6520a 2359708i bk13: 6516a 2356886i bk14: 6832a 2355976i bk15: 6832a 2354590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283960 n_act=5334 n_pre=5318 n_req=52410 n_rd=106592 n_write=61688 bw_util=0.1367
n_activity=416718 dram_eff=0.8076
bk0: 6888a 2357003i bk1: 6892a 2352297i bk2: 6724a 2356371i bk3: 6720a 2355809i bk4: 6596a 2360956i bk5: 6592a 2357256i bk6: 6592a 2361111i bk7: 6592a 2358280i bk8: 6592a 2364030i bk9: 6596a 2361408i bk10: 6560a 2356981i bk11: 6556a 2355468i bk12: 6512a 2360741i bk13: 6512a 2358140i bk14: 6836a 2355346i bk15: 6832a 2351988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283829 n_act=5386 n_pre=5370 n_req=52393 n_rd=106592 n_write=61715 bw_util=0.1367
n_activity=417208 dram_eff=0.8068
bk0: 6892a 2355273i bk1: 6892a 2352458i bk2: 6724a 2358260i bk3: 6720a 2356647i bk4: 6592a 2361668i bk5: 6592a 2358124i bk6: 6592a 2363409i bk7: 6596a 2359676i bk8: 6592a 2361538i bk9: 6592a 2359490i bk10: 6560a 2357060i bk11: 6556a 2355777i bk12: 6516a 2361625i bk13: 6512a 2357807i bk14: 6832a 2356619i bk15: 6832a 2354070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10851
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283945 n_act=5363 n_pre=5347 n_req=52378 n_rd=106560 n_write=61677 bw_util=0.1366
n_activity=417597 dram_eff=0.8057
bk0: 6896a 2356449i bk1: 6892a 2354913i bk2: 6708a 2358499i bk3: 6704a 2355642i bk4: 6592a 2360747i bk5: 6592a 2358171i bk6: 6592a 2362238i bk7: 6592a 2360398i bk8: 6592a 2362443i bk9: 6592a 2360139i bk10: 6556a 2356901i bk11: 6556a 2355027i bk12: 6512a 2361956i bk13: 6512a 2358781i bk14: 6832a 2355566i bk15: 6840a 2352809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283963 n_act=5334 n_pre=5318 n_req=52393 n_rd=106588 n_write=61689 bw_util=0.1366
n_activity=417342 dram_eff=0.8064
bk0: 6892a 2354840i bk1: 6892a 2354293i bk2: 6704a 2358303i bk3: 6704a 2355072i bk4: 6592a 2361705i bk5: 6592a 2357401i bk6: 6592a 2361251i bk7: 6592a 2359102i bk8: 6592a 2363509i bk9: 6592a 2359881i bk10: 6560a 2357019i bk11: 6556a 2355902i bk12: 6512a 2361169i bk13: 6512a 2357570i bk14: 6852a 2356469i bk15: 6852a 2353971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12576
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283768 n_act=5423 n_pre=5407 n_req=52393 n_rd=106600 n_write=61694 bw_util=0.1367
n_activity=418107 dram_eff=0.805
bk0: 6892a 2355159i bk1: 6892a 2354045i bk2: 6708a 2357825i bk3: 6704a 2355594i bk4: 6592a 2360312i bk5: 6592a 2356442i bk6: 6592a 2361735i bk7: 6592a 2358998i bk8: 6592a 2363678i bk9: 6592a 2359843i bk10: 6560a 2357781i bk11: 6556a 2356368i bk12: 6512a 2360985i bk13: 6512a 2357736i bk14: 6856a 2355304i bk15: 6856a 2354549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283815 n_act=5384 n_pre=5368 n_req=52388 n_rd=106604 n_write=61721 bw_util=0.1367
n_activity=417475 dram_eff=0.8064
bk0: 6888a 2355206i bk1: 6892a 2352754i bk2: 6704a 2357152i bk3: 6704a 2354804i bk4: 6596a 2361110i bk5: 6592a 2356776i bk6: 6592a 2363224i bk7: 6596a 2360284i bk8: 6592a 2361119i bk9: 6592a 2357033i bk10: 6560a 2357301i bk11: 6556a 2355021i bk12: 6512a 2361516i bk13: 6512a 2357385i bk14: 6860a 2356449i bk15: 6856a 2354037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10743
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283848 n_act=5380 n_pre=5364 n_req=52386 n_rd=106604 n_write=61696 bw_util=0.1367
n_activity=417034 dram_eff=0.8071
bk0: 6892a 2356231i bk1: 6892a 2353660i bk2: 6708a 2357242i bk3: 6712a 2354862i bk4: 6592a 2361177i bk5: 6592a 2357235i bk6: 6592a 2361466i bk7: 6596a 2360593i bk8: 6592a 2362583i bk9: 6592a 2359622i bk10: 6556a 2357278i bk11: 6556a 2355330i bk12: 6516a 2361064i bk13: 6512a 2358287i bk14: 6852a 2356311i bk15: 6852a 2353166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283806 n_act=5373 n_pre=5357 n_req=52395 n_rd=106608 n_write=61748 bw_util=0.1367
n_activity=416446 dram_eff=0.8085
bk0: 6892a 2355961i bk1: 6888a 2354182i bk2: 6704a 2358930i bk3: 6708a 2355857i bk4: 6592a 2360177i bk5: 6592a 2356931i bk6: 6592a 2362213i bk7: 6592a 2359638i bk8: 6592a 2363193i bk9: 6592a 2360531i bk10: 6556a 2356374i bk11: 6556a 2354215i bk12: 6528a 2360553i bk13: 6528a 2359089i bk14: 6848a 2355820i bk15: 6848a 2352641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283793 n_act=5380 n_pre=5364 n_req=52431 n_rd=106612 n_write=61743 bw_util=0.1367
n_activity=416971 dram_eff=0.8075
bk0: 6888a 2355609i bk1: 6888a 2353198i bk2: 6704a 2357639i bk3: 6704a 2354672i bk4: 6592a 2361124i bk5: 6592a 2357673i bk6: 6592a 2361983i bk7: 6592a 2359227i bk8: 6592a 2362034i bk9: 6592a 2360068i bk10: 6556a 2356039i bk11: 6560a 2354112i bk12: 6528a 2359902i bk13: 6536a 2356499i bk14: 6848a 2356290i bk15: 6848a 2352522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11374
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283844 n_act=5372 n_pre=5356 n_req=52421 n_rd=106612 n_write=61708 bw_util=0.1367
n_activity=416529 dram_eff=0.8082
bk0: 6892a 2356204i bk1: 6888a 2354586i bk2: 6704a 2358991i bk3: 6704a 2355806i bk4: 6592a 2363131i bk5: 6592a 2359628i bk6: 6596a 2360061i bk7: 6592a 2358898i bk8: 6592a 2360939i bk9: 6592a 2359561i bk10: 6556a 2357207i bk11: 6556a 2354513i bk12: 6528a 2359928i bk13: 6528a 2357360i bk14: 6852a 2357066i bk15: 6848a 2353264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44743, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21651, Reservation_fails = 136
L2_cache_bank[1]: Access = 44715, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 214
L2_cache_bank[2]: Access = 44684, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21588, Reservation_fails = 190
L2_cache_bank[3]: Access = 44684, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 196
L2_cache_bank[4]: Access = 44683, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21600, Reservation_fails = 164
L2_cache_bank[5]: Access = 44677, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21588, Reservation_fails = 181
L2_cache_bank[6]: Access = 44666, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21605, Reservation_fails = 190
L2_cache_bank[7]: Access = 44669, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 156
L2_cache_bank[8]: Access = 44705, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21615, Reservation_fails = 211
L2_cache_bank[9]: Access = 44699, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21626, Reservation_fails = 134
L2_cache_bank[10]: Access = 44707, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21621, Reservation_fails = 176
L2_cache_bank[11]: Access = 44704, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21632, Reservation_fails = 173
L2_cache_bank[12]: Access = 44680, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21558, Reservation_fails = 189
L2_cache_bank[13]: Access = 44707, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21615, Reservation_fails = 194
L2_cache_bank[14]: Access = 44702, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 227
L2_cache_bank[15]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21624, Reservation_fails = 166
L2_cache_bank[16]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21598, Reservation_fails = 153
L2_cache_bank[17]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21590, Reservation_fails = 136
L2_cache_bank[18]: Access = 44713, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21622, Reservation_fails = 144
L2_cache_bank[19]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21610, Reservation_fails = 150
L2_cache_bank[20]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21601, Reservation_fails = 160
L2_cache_bank[21]: Access = 44708, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21647, Reservation_fails = 137
L2_total_cache_accesses = 983392
L2_total_cache_misses = 293147
L2_total_cache_miss_rate = 0.2981
L2_total_cache_pending_hits = 475487
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 354175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 589908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=1967380
icnt_total_pkts_simt_to_mem=1704340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8091
	minimum = 6
	maximum = 64
Network latency average = 10.0308
	minimum = 6
	maximum = 60
Slowest packet = 1577918
Flit latency average = 9.16965
	minimum = 6
	maximum = 58
Slowest flit = 3242332
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936639
	minimum = 0.0832083 (at node 26)
	maximum = 0.106479 (at node 29)
Accepted packet rate average = 0.0936639
	minimum = 0.0832083 (at node 26)
	maximum = 0.106479 (at node 29)
Injected flit rate average = 0.187324
	minimum = 0.13868 (at node 26)
	maximum = 0.248386 (at node 29)
Accepted flit rate average= 0.187324
	minimum = 0.177325 (at node 34)
	maximum = 0.19582 (at node 13)
Injected packet length average = 1.99996
Accepted packet length average = 1.99996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3806 (7 samples)
	minimum = 6 (7 samples)
	maximum = 172.143 (7 samples)
Network latency average = 10.8635 (7 samples)
	minimum = 6 (7 samples)
	maximum = 163.857 (7 samples)
Flit latency average = 11.0663 (7 samples)
	minimum = 6 (7 samples)
	maximum = 162.714 (7 samples)
Fragmentation average = 0.0750751 (7 samples)
	minimum = 0 (7 samples)
	maximum = 87.2857 (7 samples)
Injected packet rate average = 0.059675 (7 samples)
	minimum = 0.0530906 (7 samples)
	maximum = 0.0679553 (7 samples)
Accepted packet rate average = 0.059675 (7 samples)
	minimum = 0.0530906 (7 samples)
	maximum = 0.0679553 (7 samples)
Injected flit rate average = 0.109869 (7 samples)
	minimum = 0.0771387 (7 samples)
	maximum = 0.151603 (7 samples)
Accepted flit rate average = 0.109869 (7 samples)
	minimum = 0.0981804 (7 samples)
	maximum = 0.119695 (7 samples)
Injected packet size average = 1.84112 (7 samples)
Accepted packet size average = 1.84112 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 46 sec (1786 sec)
gpgpu_simulation_rate = 89240 (inst/sec)
gpgpu_simulation_rate = 1681 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 34957
gpu_sim_insn = 20971928
gpu_ipc =     599.9350
gpu_tot_sim_cycle = 3260103
gpu_tot_sim_insn = 180355908
gpu_tot_ipc =      55.3221
gpu_tot_issued_cta = 524288
max_total_param_size = 0
gpu_stall_dramfull = 343402
gpu_stall_icnt2sh    = 44169
partiton_reqs_in_parallel = 769054
partiton_reqs_in_parallel_total    = 28837068
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0813
partiton_reqs_in_parallel_util = 769054
partiton_reqs_in_parallel_util_total    = 28837068
gpu_sim_cycle_parition_util = 34957
gpu_tot_sim_cycle_parition_util    = 1325666
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7592
partiton_replys_in_parallel = 65644
partiton_replys_in_parallel_total    = 983392
L2_BW  =     177.9901 GB/Sec
L2_BW_total  =      30.4996 GB/Sec
gpu_total_sim_rate=95832

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6488532
	L1I_total_cache_misses = 6281
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3211264
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3209472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6482251
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6281
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3211264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6488532
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15483, 15140, 15217, 15052, 15313, 15059, 15359, 15109, 15219, 15007, 15268, 15034, 15196, 14902, 15132, 14764, 15227, 14762, 15042, 14793, 15113, 14772, 15031, 14602, 14911, 14743, 14938, 14580, 14940, 14523, 14963, 14466, 
gpgpu_n_tot_thrd_icount = 379614848
gpgpu_n_tot_w_icount = 11862964
gpgpu_n_stall_shd_mem = 435074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 655540
gpgpu_n_mem_write_global = 393262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10485940
gpgpu_n_store_insn = 6291499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51380224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:971477	W0_Idle:59423070	W0_Scoreboard:5449885	W1:948	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:11862007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5244080 {8:655510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26216240 {40:65582,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1648 {8:206,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38803312 {40:262294,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146096 {8:393262,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28016 {136:206,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 578 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3257112 
mrq_lat_table:148635 	8265 	12597 	25045 	48864 	72903 	106262 	88617 	69677 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	578358 	320486 	131921 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	800419 	79134 	11431 	4958 	87582 	42242 	16168 	490 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	451040 	194000 	10501 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131110 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	468 	41 	139 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.329341 10.708075  8.458647  8.837696  8.611979  9.035520 10.966887 11.371134  8.537085  8.914667  8.184276  8.666667  9.899390 10.201258  8.176611  8.438424 
dram[1]: 10.458966 10.624616  8.592875  9.224044  8.876676  9.149171 10.658065 11.179054  8.389447  8.769029  8.418781  8.563308 10.394231 10.810000  8.094339  8.338200 
dram[2]: 10.606153 10.430303  8.487437  8.840314  8.777188  9.027323 10.888158 10.743506  8.569231  8.561539  8.371212  8.593265  9.920489 10.495146  8.068397  8.376528 
dram[3]: 10.391566 10.698758  8.239609  8.611253  8.751323  9.110193 10.740260 11.107383  8.496183  8.901334  8.826667  9.082191 10.071428 10.394231  8.080189  8.125592 
dram[4]: 10.573620 11.100000  8.370646  8.594388  8.945946  9.222841 10.308412 10.927393  8.460759  8.610825  8.844920  9.233983 10.169279 10.702971  8.103773  8.414216 
dram[5]: 10.108504 10.867508  7.936321  8.524051  8.733509  9.035520 10.438486 10.894737  8.645078  8.680519  8.700788  8.981030  9.836364 10.071428  8.061033  8.242207 
dram[6]: 10.324325 10.711180  8.237164  8.652956  8.728232  8.924528 10.897690 11.114094  8.544757  8.493639  8.680628  8.840000 10.015432 10.361022  8.087059  8.304348 
dram[7]: 10.486322 10.849056  8.177184  8.548223  8.831551  9.188889 10.733767 11.026667  8.561539  8.763780  8.555555  8.521851 10.172414 10.667763  8.058685  8.188544 
dram[8]: 10.615385 10.815047  8.526583  8.796345  8.908356  9.355932 10.455696 11.279863  8.335000  8.740838  8.659686  8.844920  9.667656  9.839879  8.113475  8.176190 
dram[9]: 10.457576 10.802507  7.983412  8.613811  9.115703  9.433048 10.894737 11.350515  8.084541  8.446970  8.715790  8.840000  9.576470  9.702381  8.400978  8.411765 
dram[10]: 10.192307 11.237785  8.483627  8.811519  8.913747  9.292135 10.408805 11.251700  8.092010  8.233990  8.793103  9.082191  9.836858 10.303798  8.065727  8.350365 
average row locality = 588900/63864 = 9.221157
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1772      1771      1728      1728      1696      1697      1696      1696      1696      1697      1689      1688      1669      1668      1756      1756 
dram[1]:      1770      1772      1729      1728      1696      1696      1696      1696      1696      1697      1685      1684      1667      1667      1758      1756 
dram[2]:      1771      1771      1729      1729      1696      1696      1696      1697      1696      1696      1685      1685      1668      1667      1756      1756 
dram[3]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1684      1684      1667      1667      1756      1758 
dram[4]:      1771      1771      1724      1725      1696      1696      1696      1696      1696      1696      1684      1685      1668      1667      1762      1761 
dram[5]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1686      1684      1668      1667      1762      1763 
dram[6]:      1770      1771      1725      1724      1698      1698      1696      1697      1696      1696      1685      1684      1668      1667      1764      1764 
dram[7]:      1771      1772      1725      1726      1696      1696      1696      1698      1696      1696      1684      1684      1668      1667      1761      1761 
dram[8]:      1771      1771      1724      1726      1696      1697      1696      1696      1697      1696      1684      1684      1672      1672      1760      1761 
dram[9]:      1770      1770      1725      1724      1696      1696      1698      1696      1697      1696      1684      1685      1672      1675      1761      1761 
dram[10]:      1772      1770      1724      1724      1696      1696      1698      1696      1696      1696      1685      1684      1672      1672      1762      1760 
total reads: 301380
bank skew: 1772/1667 = 1.06
chip skew: 27406/27385 = 1.00
number of total write accesses:
dram[0]:      1678      1677      1647      1648      1611      1610      1616      1613      1642      1646      1642      1640      1578      1576      1670      1670 
dram[1]:      1671      1681      1648      1648      1615      1616      1608      1613      1643      1644      1632      1630      1576      1576      1674      1671 
dram[2]:      1676      1671      1649      1648      1613      1608      1614      1612      1646      1643      1630      1632      1576      1576      1665      1670 
dram[3]:      1678      1674      1645      1643      1612      1611      1612      1613      1643      1642      1626      1631      1576      1576      1670      1671 
dram[4]:      1676      1670      1641      1644      1614      1615      1613      1615      1646      1645      1624      1630      1576      1576      1674      1672 
dram[5]:      1675      1674      1640      1643      1614      1611      1613      1615      1641      1646      1629      1630      1578      1576      1672      1674 
dram[6]:      1668      1678      1644      1642      1610      1613      1606      1615      1645      1642      1631      1631      1577      1576      1673      1674 
dram[7]:      1679      1678      1644      1642      1607      1612      1610      1610      1643      1643      1627      1631      1577      1576      1672      1670 
dram[8]:      1679      1679      1644      1643      1609      1615      1608      1609      1637      1643      1624      1624      1586      1585      1672      1673 
dram[9]:      1681      1676      1644      1644      1613      1615      1614      1607      1650      1649      1628      1630      1584      1585      1675      1671 
dram[10]:      1673      1680      1644      1642      1611      1612      1612      1612      1646      1647      1630      1631      1584      1584      1674      1672 
total reads: 287520
bank skew: 1681/1576 = 1.07
chip skew: 26166/26121 = 1.00
average mf latency per bank:
dram[0]:       1125      1134       677       691      1456      1464      1242      1259       739       754      1135      1139      1054      1062       738       748
dram[1]:       1149      1156       684       690      1460      1450      1250      1255       744       735      1162      1164      1048      1052       744       752
dram[2]:       1146      1155       677       684      1419      1425      1322      1327       734       737      1142      1150      1153      1161       744       748
dram[3]:       1147      1151       676       696      1407      1411      1325      1287       741       745      1147      1153      1148      1155       744       749
dram[4]:       1151      1152       689       687      1513      1512      1287      1292       745       743      1152      1146      1113      1003       764       760
dram[5]:       1146      1149       679       689      1510      1511      1283      1289       740       744      1072      1074       997      1001       756       765
dram[6]:       1144      1150       681       687      1519      1518      1286      1287       738       742      1066      1072       991       998       756       756
dram[7]:       1169      1172       680       684      1521      1522      1379      1380       740       738      1076      1062       993      1005       761       754
dram[8]:       1154      1081       709       712      1512      1514      1352      1360       729       732      1047      1047      1032      1035       725       725
dram[9]:       1085      1090       705       718      1515      1521      1291      1225       752       759      1051      1053      1038      1040       746       751
dram[10]:       1082      1088       708       676      1462      1468      1214      1219       750       751      1139      1144      1032      1039       741       750
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343273 n_act=5809 n_pre=5793 n_req=53567 n_rd=109612 n_write=63314 bw_util=0.1368
n_activity=438826 dram_eff=0.7881
bk0: 7088a 2420191i bk1: 7084a 2417996i bk2: 6912a 2421890i bk3: 6912a 2419267i bk4: 6784a 2422818i bk5: 6788a 2420953i bk6: 6784a 2426138i bk7: 6784a 2423865i bk8: 6784a 2424725i bk9: 6788a 2422264i bk10: 6756a 2419420i bk11: 6752a 2418375i bk12: 6676a 2423444i bk13: 6672a 2420739i bk14: 7024a 2419464i bk15: 7024a 2417908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0213
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343499 n_act=5761 n_pre=5745 n_req=53539 n_rd=109572 n_write=63224 bw_util=0.1367
n_activity=438360 dram_eff=0.7884
bk0: 7080a 2420798i bk1: 7088a 2416018i bk2: 6916a 2419743i bk3: 6912a 2419148i bk4: 6784a 2423967i bk5: 6784a 2420035i bk6: 6784a 2424520i bk7: 6784a 2421714i bk8: 6784a 2427089i bk9: 6788a 2424312i bk10: 6740a 2420270i bk11: 6736a 2418620i bk12: 6668a 2424523i bk13: 6668a 2421989i bk14: 7032a 2418814i bk15: 7024a 2415393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343348 n_act=5821 n_pre=5805 n_req=53523 n_rd=109576 n_write=63251 bw_util=0.1367
n_activity=438903 dram_eff=0.7875
bk0: 7084a 2419077i bk1: 7084a 2416172i bk2: 6916a 2421540i bk3: 6916a 2419965i bk4: 6784a 2424643i bk5: 6784a 2420971i bk6: 6784a 2426914i bk7: 6788a 2423207i bk8: 6784a 2424483i bk9: 6784a 2422373i bk10: 6740a 2420303i bk11: 6740a 2418936i bk12: 6672a 2425421i bk13: 6668a 2421670i bk14: 7024a 2420090i bk15: 7024a 2417394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343482 n_act=5789 n_pre=5773 n_req=53508 n_rd=109540 n_write=63217 bw_util=0.1367
n_activity=438985 dram_eff=0.7871
bk0: 7088a 2420169i bk1: 7084a 2418654i bk2: 6900a 2421769i bk3: 6896a 2418788i bk4: 6784a 2423620i bk5: 6784a 2420974i bk6: 6784a 2425704i bk7: 6788a 2423750i bk8: 6784a 2425520i bk9: 6784a 2423123i bk10: 6736a 2420330i bk11: 6736a 2418501i bk12: 6668a 2425783i bk13: 6668a 2422632i bk14: 7024a 2419057i bk15: 7032a 2416182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00866
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343506 n_act=5753 n_pre=5737 n_req=53525 n_rd=109576 n_write=63229 bw_util=0.1367
n_activity=438845 dram_eff=0.7875
bk0: 7084a 2418682i bk1: 7084a 2418093i bk2: 6896a 2421492i bk3: 6900a 2418216i bk4: 6784a 2424642i bk5: 6784a 2420241i bk6: 6784a 2424727i bk7: 6784a 2422705i bk8: 6784a 2426607i bk9: 6784a 2422802i bk10: 6736a 2420423i bk11: 6740a 2419283i bk12: 6672a 2425032i bk13: 6668a 2421491i bk14: 7048a 2419894i bk15: 7044a 2417238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343257 n_act=5859 n_pre=5843 n_req=53530 n_rd=109596 n_write=63246 bw_util=0.1368
n_activity=439776 dram_eff=0.786
bk0: 7088a 2418879i bk1: 7084a 2417772i bk2: 6900a 2420997i bk3: 6896a 2418790i bk4: 6784a 2423172i bk5: 6784a 2419277i bk6: 6784a 2425090i bk7: 6788a 2422281i bk8: 6784a 2426670i bk9: 6784a 2422698i bk10: 6744a 2421185i bk11: 6736a 2419708i bk12: 6672a 2424817i bk13: 6668a 2421602i bk14: 7048a 2418799i bk15: 7052a 2417906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343290 n_act=5821 n_pre=5805 n_req=53528 n_rd=109612 n_write=63273 bw_util=0.1368
n_activity=439641 dram_eff=0.7865
bk0: 7080a 2418956i bk1: 7084a 2416494i bk2: 6900a 2420313i bk3: 6896a 2417958i bk4: 6792a 2423971i bk5: 6792a 2419601i bk6: 6784a 2426662i bk7: 6788a 2423724i bk8: 6784a 2424135i bk9: 6784a 2419896i bk10: 6740a 2420667i bk11: 6736a 2418405i bk12: 6672a 2425323i bk13: 6668a 2421248i bk14: 7056a 2419937i bk15: 7056a 2417238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00426
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343369 n_act=5810 n_pre=5794 n_req=53518 n_rd=109588 n_write=63240 bw_util=0.1367
n_activity=438712 dram_eff=0.7879
bk0: 7084a 2420055i bk1: 7088a 2417485i bk2: 6900a 2420460i bk3: 6904a 2418031i bk4: 6784a 2424054i bk5: 6784a 2420095i bk6: 6784a 2424867i bk7: 6792a 2423879i bk8: 6784a 2425657i bk9: 6784a 2422547i bk10: 6736a 2420629i bk11: 6736a 2418636i bk12: 6672a 2424943i bk13: 6668a 2422108i bk14: 7044a 2419732i bk15: 7044a 2416528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00368
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343299 n_act=5805 n_pre=5789 n_req=53533 n_rd=109612 n_write=63296 bw_util=0.1368
n_activity=438096 dram_eff=0.7894
bk0: 7084a 2419738i bk1: 7084a 2417881i bk2: 6896a 2422122i bk3: 6904a 2419025i bk4: 6784a 2423196i bk5: 6788a 2419781i bk6: 6784a 2425640i bk7: 6784a 2423004i bk8: 6788a 2426188i bk9: 6784a 2423416i bk10: 6736a 2419703i bk11: 6736a 2417674i bk12: 6688a 2424316i bk13: 6688a 2422905i bk14: 7040a 2419363i bk15: 7044a 2415966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99559
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343240 n_act=5829 n_pre=5813 n_req=53572 n_rd=109624 n_write=63295 bw_util=0.1368
n_activity=439052 dram_eff=0.7877
bk0: 7080a 2419357i bk1: 7080a 2416870i bk2: 6900a 2420882i bk3: 6896a 2417871i bk4: 6784a 2424084i bk5: 6784a 2420660i bk6: 6792a 2425358i bk7: 6784a 2422544i bk8: 6788a 2424904i bk9: 6784a 2422869i bk10: 6736a 2419351i bk11: 6740a 2417375i bk12: 6688a 2423681i bk13: 6700a 2420276i bk14: 7044a 2419641i bk15: 7044a 2415861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01058
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343337 n_act=5808 n_pre=5792 n_req=53557 n_rd=109612 n_write=63252 bw_util=0.1368
n_activity=438282 dram_eff=0.7888
bk0: 7088a 2419996i bk1: 7080a 2418345i bk2: 6896a 2422202i bk3: 6896a 2419023i bk4: 6784a 2426150i bk5: 6784a 2422588i bk6: 6792a 2423483i bk7: 6784a 2422251i bk8: 6784a 2423950i bk9: 6784a 2422378i bk10: 6740a 2420607i bk11: 6736a 2417898i bk12: 6688a 2423691i bk13: 6688a 2421139i bk14: 7048a 2420423i bk15: 7040a 2416671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47729, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24237, Reservation_fails = 136
L2_cache_bank[1]: Access = 47705, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24208, Reservation_fails = 214
L2_cache_bank[2]: Access = 47664, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24163, Reservation_fails = 190
L2_cache_bank[3]: Access = 47665, Miss = 13696, Miss_rate = 0.287, Pending_hits = 24204, Reservation_fails = 196
L2_cache_bank[4]: Access = 47659, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24189, Reservation_fails = 164
L2_cache_bank[5]: Access = 47660, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24168, Reservation_fails = 181
L2_cache_bank[6]: Access = 47642, Miss = 13692, Miss_rate = 0.287, Pending_hits = 24183, Reservation_fails = 190
L2_cache_bank[7]: Access = 47648, Miss = 13693, Miss_rate = 0.287, Pending_hits = 24218, Reservation_fails = 156
L2_cache_bank[8]: Access = 47687, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24173, Reservation_fails = 211
L2_cache_bank[9]: Access = 47679, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24209, Reservation_fails = 134
L2_cache_bank[10]: Access = 47689, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24201, Reservation_fails = 176
L2_cache_bank[11]: Access = 47684, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24217, Reservation_fails = 173
L2_cache_bank[12]: Access = 47666, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24149, Reservation_fails = 189
L2_cache_bank[13]: Access = 47691, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24208, Reservation_fails = 194
L2_cache_bank[14]: Access = 47680, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24190, Reservation_fails = 227
L2_cache_bank[15]: Access = 47684, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24201, Reservation_fails = 166
L2_cache_bank[16]: Access = 47690, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24194, Reservation_fails = 153
L2_cache_bank[17]: Access = 47696, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24177, Reservation_fails = 136
L2_cache_bank[18]: Access = 47707, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24214, Reservation_fails = 144
L2_cache_bank[19]: Access = 47708, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24202, Reservation_fails = 150
L2_cache_bank[20]: Access = 47711, Miss = 13705, Miss_rate = 0.287, Pending_hits = 24191, Reservation_fails = 160
L2_cache_bank[21]: Access = 47692, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24232, Reservation_fails = 137
L2_total_cache_accesses = 1049036
L2_total_cache_misses = 301380
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 532328
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 411016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393262
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 206
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=2098672
icnt_total_pkts_simt_to_mem=1770008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02998
	minimum = 6
	maximum = 40
Network latency average = 8.88091
	minimum = 6
	maximum = 30
Slowest packet = 1966964
Flit latency average = 8.9789
	minimum = 6
	maximum = 30
Slowest flit = 3865894
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0375581
	minimum = 0.0334134 (at node 10)
	maximum = 0.0428253 (at node 46)
Accepted packet rate average = 0.0375581
	minimum = 0.0334134 (at node 10)
	maximum = 0.0428253 (at node 46)
Injected flit rate average = 0.0563451
	minimum = 0.0334134 (at node 10)
	maximum = 0.0856505 (at node 46)
Accepted flit rate average= 0.0563451
	minimum = 0.0425678 (at node 32)
	maximum = 0.0675993 (at node 7)
Injected packet length average = 1.50021
Accepted packet length average = 1.50021
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9618 (8 samples)
	minimum = 6 (8 samples)
	maximum = 155.625 (8 samples)
Network latency average = 10.6157 (8 samples)
	minimum = 6 (8 samples)
	maximum = 147.125 (8 samples)
Flit latency average = 10.8054 (8 samples)
	minimum = 6 (8 samples)
	maximum = 146.125 (8 samples)
Fragmentation average = 0.0656907 (8 samples)
	minimum = 0 (8 samples)
	maximum = 76.375 (8 samples)
Injected packet rate average = 0.0569104 (8 samples)
	minimum = 0.0506309 (8 samples)
	maximum = 0.0648141 (8 samples)
Accepted packet rate average = 0.0569104 (8 samples)
	minimum = 0.0506309 (8 samples)
	maximum = 0.0648141 (8 samples)
Injected flit rate average = 0.103178 (8 samples)
	minimum = 0.0716731 (8 samples)
	maximum = 0.143359 (8 samples)
Accepted flit rate average = 0.103178 (8 samples)
	minimum = 0.0912289 (8 samples)
	maximum = 0.113183 (8 samples)
Injected packet size average = 1.813 (8 samples)
Accepted packet size average = 1.813 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 22 sec (1882 sec)
gpgpu_simulation_rate = 95832 (inst/sec)
gpgpu_simulation_rate = 1732 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 41938
gpu_sim_insn = 23068752
gpu_ipc =     550.0680
gpu_tot_sim_cycle = 3524191
gpu_tot_sim_insn = 203424660
gpu_tot_ipc =      57.7224
gpu_tot_issued_cta = 589824
max_total_param_size = 0
gpu_stall_dramfull = 343422
gpu_stall_icnt2sh    = 57296
partiton_reqs_in_parallel = 922616
partiton_reqs_in_parallel_total    = 29606122
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       8.6626
partiton_reqs_in_parallel_util = 922616
partiton_reqs_in_parallel_util_total    = 29606122
gpu_sim_cycle_parition_util = 41938
gpu_tot_sim_cycle_parition_util    = 1360623
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.7664
partiton_replys_in_parallel = 196640
partiton_replys_in_parallel_total    = 1049036
L2_BW  =     444.4257 GB/Sec
L2_BW_total  =      33.5028 GB/Sec
gpu_total_sim_rate=97146

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7275012
	L1I_total_cache_misses = 6281
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3473408
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3471616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7268731
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6281
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3473408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7275012
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17481, 17138, 17188, 17023, 17311, 17084, 17357, 17080, 17217, 16978, 17266, 16978, 17194, 16873, 17103, 16735, 17198, 16733, 17013, 16737, 17084, 16716, 17029, 16573, 16909, 16714, 16909, 16551, 16911, 16467, 16988, 16410, 
gpgpu_n_tot_thrd_icount = 427852416
gpgpu_n_tot_w_icount = 13370388
gpgpu_n_stall_shd_mem = 435102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786612
gpgpu_n_mem_write_global = 458830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12583092
gpgpu_n_store_insn = 7340107
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55574528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198124
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1022048	W0_Idle:59431597	W0_Scoreboard:6492431	W1:1044	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:13369335	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6292656 {8:786582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936112 {40:65614,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1648 {8:206,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48240496 {40:262294,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670640 {8:458830,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28016 {136:206,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 525 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3524190 
mrq_lat_table:176686 	10022 	15570 	30316 	58375 	88785 	129469 	95247 	70497 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	684872 	410078 	132455 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	973674 	101615 	12325 	4963 	87582 	42242 	16168 	490 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	533355 	239668 	13590 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196678 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	539 	54 	139 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.616307 10.045113  8.000000  8.276956  8.308696  8.741419  9.881137  9.981723  8.283262  8.644296  7.808081  8.238806  9.201456  9.541562  7.775391  7.871542 
dram[1]:  9.711165  9.908642  8.135135  8.657080  8.573991  8.793103  9.636364 10.243968  8.077406  8.452954  8.060670  8.158898  9.563131  9.861979  7.581749  7.934263 
dram[2]:  9.845209  9.905941  8.053498  8.394850  8.510022  8.692483  9.875969  9.875969  8.291845  8.321120  7.956612  8.147991  9.127711  9.614213  7.602294  7.914513 
dram[3]:  9.709443 10.012500  7.916836  8.245243  8.507795  8.860789  9.720101 10.135279  8.214893  8.596882  8.255364  8.541020  9.350617  9.685422  7.582857  7.676301 
dram[4]:  9.797066 10.338501  7.938900  8.182390  8.588764  8.851851  9.388206 10.034121  8.171247  8.397826  8.270967  8.636771  9.496241 10.045093  7.645594  8.010040 
dram[5]:  9.470449 10.065327  7.628180  8.227848  8.344978  8.719178  9.552500  9.830335  8.281116  8.363636  8.126582  8.463737  9.130120  9.491228  7.600000  7.792969 
dram[6]:  9.564593  9.850122  7.866935  8.278131  8.395604  8.686363  9.880829 10.143236  8.219149  8.214893  8.180467  8.319654  9.261614  9.636132  7.662188  7.860236 
dram[7]:  9.709443 10.072865  7.819639  8.131250  8.553812  8.946136  9.452971  9.945312  8.250000  8.448578  8.000000  8.058578  9.355556  9.939632  7.432030  7.709865 
dram[8]:  9.778049 10.103274  7.993853  8.391397  8.675000  9.018867  9.660760 10.288409  8.066946  8.432315  7.981328  8.395197  9.052381  9.156627  7.713733  7.821568 
dram[9]:  9.641827  9.942928  7.666012  8.197479  8.804148  9.059241  9.737913 10.283019  7.713148  8.113208  8.120254  8.250535  9.026128  9.083532  7.821568  7.910714 
dram[10]:  9.513064 10.361757  7.947047  8.313433  8.543624  8.925234  9.434567 10.213903  7.936345  8.070981  8.143764  8.522124  9.223301  9.669211  7.556818  7.960080 
average row locality = 683002/78565 = 8.693464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2156      2155      2104      2105      2065      2065      2064      2064      2064      2064      2056      2056      2037      2036      2135      2136 
dram[1]:      2154      2156      2105      2104      2064      2064      2064      2064      2064      2065      2053      2052      2035      2035      2137      2135 
dram[2]:      2155      2155      2105      2104      2064      2064      2064      2065      2064      2064      2053      2053      2036      2035      2135      2135 
dram[3]:      2156      2155      2100      2099      2064      2064      2064      2064      2064      2064      2052      2052      2035      2035      2135      2137 
dram[4]:      2155      2155      2099      2100      2064      2064      2064      2064      2064      2064      2052      2053      2036      2035      2142      2141 
dram[5]:      2156      2155      2100      2099      2064      2064      2064      2065      2064      2064      2054      2052      2035      2035      2142      2142 
dram[6]:      2154      2155      2100      2099      2066      2065      2064      2065      2064      2064      2053      2052      2036      2035      2144      2144 
dram[7]:      2155      2156      2100      2102      2064      2064      2064      2065      2064      2064      2052      2052      2036      2035      2142      2141 
dram[8]:      2155      2155      2099      2101      2064      2065      2064      2064      2065      2064      2053      2052      2040      2040      2140      2141 
dram[9]:      2154      2154      2100      2099      2064      2064      2067      2064      2066      2065      2052      2053      2040      2043      2141      2141 
dram[10]:      2156      2154      2099      2099      2064      2064      2065      2064      2064      2064      2053      2052      2040      2040      2142      2140 
total reads: 366916
bank skew: 2156/2035 = 1.06
chip skew: 33367/33340 = 1.00
number of total write accesses:
dram[0]:      1854      1853      1808      1810      1757      1755      1760      1759      1796      1800      1809      1808      1754      1752      1846      1847 
dram[1]:      1847      1857      1808      1809      1760      1761      1752      1757      1797      1798      1800      1799      1752      1752      1851      1848 
dram[2]:      1852      1847      1809      1808      1757      1752      1758      1757      1800      1797      1798      1801      1752      1753      1841      1846 
dram[3]:      1854      1850      1803      1801      1756      1755      1756      1757      1797      1796      1795      1800      1752      1752      1846      1847 
dram[4]:      1852      1846      1799      1803      1758      1760      1757      1759      1801      1799      1794      1799      1753      1752      1849      1848 
dram[5]:      1850      1851      1798      1801      1758      1755      1757      1759      1795      1800      1798      1799      1754      1752      1848      1848 
dram[6]:      1844      1854      1802      1800      1754      1757      1750      1759      1799      1797      1800      1800      1752      1752      1848      1849 
dram[7]:      1855      1853      1802      1801      1751      1756      1755      1754      1797      1797      1796      1800      1753      1752      1849      1845 
dram[8]:      1854      1856      1802      1801      1753      1759      1752      1753      1791      1798      1794      1793      1762      1760      1848      1848 
dram[9]:      1857      1853      1802      1803      1757      1759      1760      1751      1806      1805      1797      1800      1760      1763      1848      1846 
dram[10]:      1849      1856      1803      1800      1755      1756      1756      1756      1801      1802      1799      1800      1760      1760      1848      1848 
total reads: 316086
bank skew: 1857/1750 = 1.06
chip skew: 28768/28716 = 1.00
average mf latency per bank:
dram[0]:       1038      1048       654       667      1328      1337      1143      1159       707       720      1047      1051       973       981       703       715
dram[1]:       1057      1066       658       665      1331      1325      1151      1155       710       704      1070      1071       967       972       708       717
dram[2]:       1054      1063       653       660      1296      1303      1212      1217       702       706      1053      1060      1057      1066       707       713
dram[3]:       1056      1061       652       671      1285      1290      1214      1183       708       713      1056      1064      1053      1060       708       715
dram[4]:       1059      1062       662       663      1377      1378      1182      1187       712       710      1061      1056      1024       930       725       724
dram[5]:       1055      1059       654       664      1374      1377      1178      1184       707       712       991       994       924       929       720       728
dram[6]:       1052      1060       656       662      1383      1385      1181      1183       706       710       987       994       920       927       720       722
dram[7]:       1074      1080       655       659      1385      1387      1262      1264       707       706       995       984       920       931       722       718
dram[8]:       1063      1001       681       684      1376      1380      1238      1247       698       701       969       970       953       958       692       694
dram[9]:       1003      1008       677       689      1379      1387      1185      1129       717       724       974       976       959       962       710       717
dram[10]:       1002      1004       679       654      1334      1341      1120      1125       716       718      1050      1055       953       961       707       715
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384219 n_act=7150 n_pre=7134 n_req=62130 n_rd=133448 n_write=73721 bw_util=0.159
n_activity=514535 dram_eff=0.8053
bk0: 8624a 2480850i bk1: 8620a 2478186i bk2: 8416a 2481972i bk3: 8420a 2478052i bk4: 8260a 2483076i bk5: 8260a 2481078i bk6: 8256a 2488268i bk7: 8256a 2484533i bk8: 8256a 2487696i bk9: 8256a 2484256i bk10: 8224a 2480291i bk11: 8224a 2478336i bk12: 8148a 2483309i bk13: 8144a 2479528i bk14: 8540a 2479709i bk15: 8544a 2476117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384466 n_act=7093 n_pre=7077 n_req=62099 n_rd=133404 n_write=73632 bw_util=0.1589
n_activity=514265 dram_eff=0.8052
bk0: 8616a 2481738i bk1: 8624a 2476359i bk2: 8420a 2480378i bk3: 8416a 2478962i bk4: 8256a 2485834i bk5: 8256a 2480868i bk6: 8256a 2486602i bk7: 8256a 2483362i bk8: 8256a 2490439i bk9: 8260a 2486697i bk10: 8212a 2480915i bk11: 8208a 2478426i bk12: 8140a 2484891i bk13: 8140a 2481489i bk14: 8548a 2478736i bk15: 8540a 2474720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384343 n_act=7147 n_pre=7131 n_req=62079 n_rd=133404 n_write=73647 bw_util=0.1589
n_activity=514699 dram_eff=0.8046
bk0: 8620a 2480230i bk1: 8620a 2476957i bk2: 8420a 2482481i bk3: 8416a 2480670i bk4: 8256a 2485598i bk5: 8256a 2480493i bk6: 8256a 2489693i bk7: 8260a 2484898i bk8: 8256a 2487128i bk9: 8256a 2484261i bk10: 8212a 2480560i bk11: 8212a 2478743i bk12: 8144a 2485205i bk13: 8140a 2480566i bk14: 8540a 2481387i bk15: 8540a 2477577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384525 n_act=7105 n_pre=7089 n_req=62057 n_rd=133360 n_write=73593 bw_util=0.1588
n_activity=514751 dram_eff=0.8041
bk0: 8624a 2480704i bk1: 8620a 2478830i bk2: 8400a 2482311i bk3: 8396a 2478855i bk4: 8256a 2485132i bk5: 8256a 2481390i bk6: 8256a 2487994i bk7: 8256a 2485293i bk8: 8256a 2488315i bk9: 8256a 2485272i bk10: 8208a 2480612i bk11: 8208a 2478574i bk12: 8140a 2485642i bk13: 8140a 2481576i bk14: 8540a 2479744i bk15: 8548a 2475838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17544
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384521 n_act=7069 n_pre=7053 n_req=62081 n_rd=133408 n_write=73621 bw_util=0.1589
n_activity=514588 dram_eff=0.8046
bk0: 8620a 2478867i bk1: 8620a 2477837i bk2: 8396a 2482385i bk3: 8400a 2476870i bk4: 8256a 2486274i bk5: 8256a 2480466i bk6: 8256a 2486885i bk7: 8256a 2484425i bk8: 8256a 2488716i bk9: 8256a 2484731i bk10: 8208a 2480616i bk11: 8212a 2478950i bk12: 8144a 2484495i bk13: 8140a 2479642i bk14: 8568a 2480184i bk15: 8564a 2477134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20319
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384256 n_act=7199 n_pre=7183 n_req=62078 n_rd=133420 n_write=73614 bw_util=0.1589
n_activity=515739 dram_eff=0.8029
bk0: 8624a 2479421i bk1: 8620a 2477644i bk2: 8400a 2481374i bk3: 8396a 2479334i bk4: 8256a 2484332i bk5: 8256a 2479526i bk6: 8256a 2488269i bk7: 8260a 2484687i bk8: 8256a 2489929i bk9: 8256a 2484534i bk10: 8216a 2481185i bk11: 8208a 2479557i bk12: 8140a 2484890i bk13: 8140a 2481036i bk14: 8568a 2479150i bk15: 8568a 2477555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16272
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384297 n_act=7155 n_pre=7139 n_req=62077 n_rd=133440 n_write=73641 bw_util=0.1589
n_activity=515502 dram_eff=0.8034
bk0: 8616a 2479198i bk1: 8620a 2475935i bk2: 8400a 2481447i bk3: 8396a 2478143i bk4: 8264a 2484945i bk5: 8260a 2479999i bk6: 8256a 2489126i bk7: 8260a 2485579i bk8: 8256a 2486541i bk9: 8256a 2481829i bk10: 8212a 2481230i bk11: 8208a 2477948i bk12: 8144a 2484990i bk13: 8140a 2480423i bk14: 8576a 2481122i bk15: 8576a 2476986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384300 n_act=7175 n_pre=7159 n_req=62072 n_rd=133424 n_write=73614 bw_util=0.1589
n_activity=514564 dram_eff=0.8047
bk0: 8620a 2480777i bk1: 8624a 2477533i bk2: 8400a 2480935i bk3: 8408a 2477958i bk4: 8256a 2485566i bk5: 8256a 2480181i bk6: 8256a 2486232i bk7: 8260a 2484487i bk8: 8256a 2488472i bk9: 8256a 2484593i bk10: 8208a 2480514i bk11: 8208a 2478114i bk12: 8144a 2484053i bk13: 8140a 2481287i bk14: 8568a 2479932i bk15: 8564a 2476536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16826
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384315 n_act=7128 n_pre=7112 n_req=62086 n_rd=133448 n_write=73669 bw_util=0.159
n_activity=513954 dram_eff=0.806
bk0: 8620a 2479746i bk1: 8620a 2477397i bk2: 8396a 2482623i bk3: 8404a 2478738i bk4: 8256a 2484659i bk5: 8260a 2479893i bk6: 8256a 2488732i bk7: 8256a 2484826i bk8: 8260a 2488896i bk9: 8256a 2485247i bk10: 8212a 2479490i bk11: 8208a 2477919i bk12: 8160a 2484565i bk13: 8160a 2481532i bk14: 8560a 2480457i bk15: 8564a 2476278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16753
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384134 n_act=7198 n_pre=7182 n_req=62134 n_rd=133468 n_write=73690 bw_util=0.159
n_activity=514984 dram_eff=0.8045
bk0: 8616a 2478961i bk1: 8616a 2476197i bk2: 8400a 2481109i bk3: 8396a 2478387i bk4: 8256a 2485489i bk5: 8256a 2481183i bk6: 8268a 2487899i bk7: 8256a 2483984i bk8: 8264a 2486126i bk9: 8260a 2484186i bk10: 8208a 2478916i bk11: 8212a 2476872i bk12: 8160a 2484061i bk13: 8172a 2479365i bk14: 8564a 2480290i bk15: 8564a 2475480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17681
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384322 n_act=7147 n_pre=7131 n_req=62109 n_rd=133440 n_write=73632 bw_util=0.1589
n_activity=514040 dram_eff=0.8057
bk0: 8624a 2480899i bk1: 8616a 2478856i bk2: 8396a 2482598i bk3: 8396a 2478882i bk4: 8256a 2488288i bk5: 8256a 2483566i bk6: 8260a 2485879i bk7: 8256a 2483903i bk8: 8256a 2486865i bk9: 8256a 2484481i bk10: 8212a 2480233i bk11: 8208a 2477304i bk12: 8160a 2483841i bk13: 8160a 2480666i bk14: 8568a 2480814i bk15: 8560a 2476971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56669, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27215, Reservation_fails = 136
L2_cache_bank[1]: Access = 56647, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27186, Reservation_fails = 214
L2_cache_bank[2]: Access = 56602, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27142, Reservation_fails = 190
L2_cache_bank[3]: Access = 56606, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27183, Reservation_fails = 196
L2_cache_bank[4]: Access = 56598, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27168, Reservation_fails = 164
L2_cache_bank[5]: Access = 56599, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27146, Reservation_fails = 181
L2_cache_bank[6]: Access = 56576, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27161, Reservation_fails = 190
L2_cache_bank[7]: Access = 56582, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27195, Reservation_fails = 156
L2_cache_bank[8]: Access = 56623, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27152, Reservation_fails = 211
L2_cache_bank[9]: Access = 56617, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27188, Reservation_fails = 134
L2_cache_bank[10]: Access = 56627, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27179, Reservation_fails = 176
L2_cache_bank[11]: Access = 56621, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27195, Reservation_fails = 173
L2_cache_bank[12]: Access = 56602, Miss = 16681, Miss_rate = 0.295, Pending_hits = 27128, Reservation_fails = 189
L2_cache_bank[13]: Access = 56628, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27186, Reservation_fails = 194
L2_cache_bank[14]: Access = 56619, Miss = 16677, Miss_rate = 0.295, Pending_hits = 27169, Reservation_fails = 227
L2_cache_bank[15]: Access = 56622, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27179, Reservation_fails = 166
L2_cache_bank[16]: Access = 56627, Miss = 16680, Miss_rate = 0.295, Pending_hits = 27173, Reservation_fails = 153
L2_cache_bank[17]: Access = 56635, Miss = 16682, Miss_rate = 0.295, Pending_hits = 27156, Reservation_fails = 136
L2_cache_bank[18]: Access = 56647, Miss = 16684, Miss_rate = 0.295, Pending_hits = 27193, Reservation_fails = 144
L2_cache_bank[19]: Access = 56649, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27181, Reservation_fails = 150
L2_cache_bank[20]: Access = 56650, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27169, Reservation_fails = 160
L2_cache_bank[21]: Access = 56630, Miss = 16677, Miss_rate = 0.294, Pending_hits = 27211, Reservation_fails = 137
L2_total_cache_accesses = 1245676
L2_total_cache_misses = 366916
L2_total_cache_miss_rate = 0.2946
L2_total_cache_pending_hits = 597855
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458830
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 206
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=2557456
icnt_total_pkts_simt_to_mem=2097752
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7236
	minimum = 6
	maximum = 72
Network latency average = 9.95817
	minimum = 6
	maximum = 60
Slowest packet = 2104546
Flit latency average = 9.09222
	minimum = 6
	maximum = 58
Slowest flit = 3880659
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937788
	minimum = 0.0833393 (at node 13)
	maximum = 0.106612 (at node 29)
Accepted packet rate average = 0.0937788
	minimum = 0.0833393 (at node 13)
	maximum = 0.106612 (at node 29)
Injected flit rate average = 0.18755
	minimum = 0.138899 (at node 13)
	maximum = 0.248683 (at node 29)
Accepted flit rate average= 0.18755
	minimum = 0.177528 (at node 34)
	maximum = 0.195877 (at node 16)
Injected packet length average = 1.99992
Accepted packet length average = 1.99992
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8242 (9 samples)
	minimum = 6 (9 samples)
	maximum = 146.333 (9 samples)
Network latency average = 10.5427 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.444 (9 samples)
Flit latency average = 10.615 (9 samples)
	minimum = 6 (9 samples)
	maximum = 136.333 (9 samples)
Fragmentation average = 0.0583917 (9 samples)
	minimum = 0 (9 samples)
	maximum = 67.8889 (9 samples)
Injected packet rate average = 0.0610069 (9 samples)
	minimum = 0.0542652 (9 samples)
	maximum = 0.0694583 (9 samples)
Accepted packet rate average = 0.0610069 (9 samples)
	minimum = 0.0542652 (9 samples)
	maximum = 0.0694583 (9 samples)
Injected flit rate average = 0.112553 (9 samples)
	minimum = 0.0791426 (9 samples)
	maximum = 0.155061 (9 samples)
Accepted flit rate average = 0.112553 (9 samples)
	minimum = 0.100818 (9 samples)
	maximum = 0.122371 (9 samples)
Injected packet size average = 1.84492 (9 samples)
Accepted packet size average = 1.84492 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 54 sec (2094 sec)
gpgpu_simulation_rate = 97146 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39000
gpu_sim_insn = 20972336
gpu_ipc =     537.7522
gpu_tot_sim_cycle = 3785341
gpu_tot_sim_insn = 224396996
gpu_tot_ipc =      59.2805
gpu_tot_issued_cta = 655360
max_total_param_size = 0
gpu_stall_dramfull = 343422
gpu_stall_icnt2sh    = 57630
partiton_reqs_in_parallel = 858000
partiton_reqs_in_parallel_total    = 30528738
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.2917
partiton_reqs_in_parallel_util = 858000
partiton_reqs_in_parallel_util_total    = 30528738
gpu_sim_cycle_parition_util = 39000
gpu_tot_sim_cycle_parition_util    = 1402561
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7727
partiton_replys_in_parallel = 65754
partiton_replys_in_parallel_total    = 1245676
L2_BW  =     159.8058 GB/Sec
L2_BW_total  =      32.8379 GB/Sec
gpu_total_sim_rate=102511

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8061892
	L1I_total_cache_misses = 6291
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3997696
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3995904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8055601
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6291
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3997696
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8061892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
19272, 18932, 19005, 18794, 19105, 18855, 19151, 18874, 18988, 18703, 19014, 18703, 18965, 18552, 18828, 18391, 18900, 18366, 18692, 18347, 18763, 18303, 18639, 18183, 18542, 18301, 18447, 18138, 18498, 18054, 18575, 17997, 
gpgpu_n_tot_thrd_icount = 471921792
gpgpu_n_tot_w_icount = 14747556
gpgpu_n_stall_shd_mem = 435102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 852340
gpgpu_n_mem_write_global = 458846
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13631860
gpgpu_n_store_insn = 7340123
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63963136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198124
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1188991	W0_Idle:59695013	W0_Scoreboard:6999519	W1:1956	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:14745591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6818224 {8:852278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936752 {40:65630,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1728 {8:216,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50868336 {40:327990,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670768 {8:458846,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29376 {136:216,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 510 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3781307 
mrq_lat_table:186747 	10304 	15746 	30547 	60139 	88812 	129469 	95247 	70497 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	742762 	417873 	132513 	11480 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1037367 	103610 	12327 	4963 	87582 	42242 	16218 	504 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	582069 	256580 	13692 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196694 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	611 	55 	145 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.452436  9.769784  7.722868  7.924453  7.910750  8.197479  9.959184  9.982098  7.771203  8.113169  7.370787  7.805555  8.944186  9.240385  7.449356  7.524164 
dram[1]:  9.542253  9.668246  7.875494  8.237603  8.116425  8.364026  9.715711 10.265789  7.593449  8.046939  7.630350  7.764357  9.325243  9.535980  7.261649  7.557836 
dram[2]:  9.624113  9.727273  7.713733  7.968000  8.059917  8.273886  9.954082  9.833754  7.811881  7.803960  7.529750  7.739645  8.916473  9.227818  7.256732  7.564486 
dram[3]:  9.540983  9.744020  7.544592  7.853755  8.057851  8.387096  9.798995 10.187989  7.682261  7.975708  7.861446  8.115942  9.087470  9.439803  7.262118  7.348457 
dram[4]:  9.538642 10.137157  7.592734  7.767578  8.095436  8.344017  9.468447 10.035990  7.735294  7.886000  7.875251  8.185803  9.262650  9.704545  7.306306  7.599251 
dram[5]:  9.313501  9.835749  7.340111  7.869307  7.947047  8.313433  9.563725  9.836272  7.815476  7.872255  7.747036  8.016360  8.902778  9.257832  7.244643  7.444036 
dram[6]:  9.257403  9.628841  7.557034  7.869307  7.926829  8.249472  9.908397 10.219895  7.777120  7.699219  7.795228  8.016360  9.042353  9.393643  7.338156  7.540892 
dram[7]:  9.521028  9.934146  7.457786  7.763672  8.051653  8.371244  9.486618 10.000000  7.699219  7.882000  7.635478  7.701375  9.068397  9.586035  7.096154  7.392336 
dram[8]:  9.633570  9.776978  7.642308  7.985944  8.189075  8.544858  9.718204 10.364362  7.554702  8.014228  7.616732  7.939148  8.808219  8.864367  7.369091  7.505556 
dram[9]:  9.503496  9.788462  7.347505  7.824803  8.353319  8.524017  9.713930 10.225721  7.224863  7.596154  7.741107  7.857716  8.783599  8.781818  7.481550  7.595506 
dram[10]:  9.397228 10.136816  7.558935  7.928144  8.122916  8.371244  9.514634 10.290237  7.443396  7.590384  7.777778  8.099174  8.967442  9.384428  7.242857  7.591760 
average row locality = 695543/83241 = 8.355774
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2204      2204      2153      2152      2112      2116      2112      2113      2112      2112      2102      2102      2076      2075      2183      2184 
dram[1]:      2202      2207      2153      2154      2112      2113      2112      2112      2112      2113      2098      2098      2074      2075      2185      2185 
dram[2]:      2203      2203      2154      2152      2112      2113      2112      2115      2113      2112      2100      2099      2075      2077      2184      2183 
dram[3]:      2204      2205      2148      2148      2112      2113      2112      2113      2112      2112      2097      2097      2075      2074      2183      2185 
dram[4]:      2205      2203      2147      2149      2112      2113      2112      2113      2112      2112      2097      2099      2075      2075      2190      2191 
dram[5]:      2204      2204      2148      2148      2112      2112      2113      2114      2112      2112      2099      2097      2075      2074      2191      2191 
dram[6]:      2204      2203      2148      2149      2114      2113      2112      2113      2112      2113      2098      2097      2075      2074      2193      2192 
dram[7]:      2203      2204      2148      2149      2113      2113      2112      2114      2113      2112      2098      2097      2076      2075      2192      2189 
dram[8]:      2204      2205      2147      2151      2113      2114      2113      2112      2113      2113      2098      2097      2080      2080      2188      2189 
dram[9]:      2203      2203      2148      2147      2112      2113      2114      2113      2114      2113      2097      2098      2080      2084      2190      2191 
dram[10]:      2204      2203      2148      2147      2112      2113      2113      2112      2112      2113      2098      2097      2080      2080      2191      2189 
total reads: 375192
bank skew: 2207/2074 = 1.06
chip skew: 34120/34090 = 1.00
number of total write accesses:
dram[0]:      1870      1870      1832      1834      1788      1786      1792      1790      1828      1831      1834      1832      1770      1769      1862      1864 
dram[1]:      1863      1873      1832      1833      1792      1793      1784      1789      1829      1830      1824      1823      1768      1768      1867      1866 
dram[2]:      1868      1863      1834      1832      1789      1784      1790      1789      1832      1829      1823      1825      1768      1771      1858      1864 
dram[3]:      1870      1868      1828      1826      1788      1787      1788      1789      1829      1828      1818      1823      1769      1768      1862      1864 
dram[4]:      1868      1862      1824      1828      1790      1792      1789      1791      1833      1831      1817      1822      1769      1768      1865      1867 
dram[5]:      1866      1868      1823      1826      1790      1787      1789      1791      1827      1832      1821      1823      1771      1768      1866      1866 
dram[6]:      1860      1870      1827      1825      1786      1789      1782      1791      1831      1829      1823      1823      1768      1768      1865      1865 
dram[7]:      1872      1869      1827      1826      1784      1788      1787      1786      1829      1829      1819      1823      1769      1769      1867      1862 
dram[8]:      1871      1872      1827      1826      1785      1791      1784      1785      1823      1830      1817      1817      1778      1776      1865      1864 
dram[9]:      1874      1869      1827      1828      1789      1791      1791      1783      1838      1837      1820      1823      1776      1780      1865      1865 
dram[10]:      1865      1872      1828      1825      1787      1788      1788      1788      1833      1834      1822      1823      1776      1777      1865      1865 
total reads: 320351
bank skew: 1874/1768 = 1.06
chip skew: 29156/29102 = 1.00
average mf latency per bank:
dram[0]:       1042      1053       664       677      1324      1333      1142      1158       716       729      1050      1055       978       986       714       726
dram[1]:       1061      1069       668       676      1326      1321      1149      1154       718       712      1073      1074       972       977       719       728
dram[2]:       1058      1068       663       670      1292      1299      1209      1214       710       714      1055      1063      1060      1068       718       724
dram[3]:       1060      1065       663       681      1281      1286      1212      1181       716       721      1059      1067      1057      1064       719       726
dram[4]:       1063      1066       672       673      1372      1373      1180      1185       719       719      1064      1059      1028       935       736       735
dram[5]:       1059      1063       665       674      1369      1372      1176      1182       715       720       996       998       929       934       731       738
dram[6]:       1056      1065       666       672      1377      1380      1179      1181       714       719       991       998       926       932       730       733
dram[7]:       1078      1084       666       669      1379      1381      1258      1260       715       714       999       989       925       936       732       729
dram[8]:       1067      1006       690       694      1370      1375      1234      1244       706       710       974       975       959       964       703       704
dram[9]:       1008      1013       687       699      1374      1381      1183      1128       725       732       979       981       964       967       721       726
dram[10]:       1007      1010       688       664      1329      1336      1119      1124       724       726      1053      1058       959       966       717       726
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451243 n_act=7578 n_pre=7562 n_req=63264 n_rd=136448 n_write=75257 bw_util=0.1581
n_activity=536545 dram_eff=0.7891
bk0: 8816a 2552116i bk1: 8816a 2549369i bk2: 8612a 2552811i bk3: 8608a 2548855i bk4: 8448a 2553692i bk5: 8464a 2551373i bk6: 8448a 2559248i bk7: 8452a 2555418i bk8: 8448a 2558200i bk9: 8448a 2554716i bk10: 8408a 2550974i bk11: 8408a 2549019i bk12: 8304a 2554608i bk13: 8300a 2550844i bk14: 8732a 2550741i bk15: 8736a 2547059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09498
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451500 n_act=7504 n_pre=7488 n_req=63239 n_rd=136420 n_write=75176 bw_util=0.158
n_activity=536178 dram_eff=0.7893
bk0: 8808a 2553019i bk1: 8828a 2547506i bk2: 8612a 2551342i bk3: 8616a 2549721i bk4: 8448a 2556337i bk5: 8452a 2551274i bk6: 8448a 2557634i bk7: 8448a 2554428i bk8: 8448a 2560922i bk9: 8452a 2557366i bk10: 8392a 2551647i bk11: 8392a 2549197i bk12: 8296a 2556232i bk13: 8300a 2552857i bk14: 8740a 2549725i bk15: 8740a 2545469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451305 n_act=7580 n_pre=7564 n_req=63226 n_rd=136428 n_write=75211 bw_util=0.1581
n_activity=537017 dram_eff=0.7882
bk0: 8812a 2551479i bk1: 8812a 2548160i bk2: 8616a 2553310i bk3: 8608a 2551372i bk4: 8448a 2556103i bk5: 8452a 2550935i bk6: 8448a 2560727i bk7: 8460a 2555823i bk8: 8452a 2557642i bk9: 8448a 2554755i bk10: 8400a 2551220i bk11: 8396a 2549446i bk12: 8300a 2556599i bk13: 8308a 2551735i bk14: 8736a 2552292i bk15: 8732a 2548464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451531 n_act=7534 n_pre=7518 n_req=63195 n_rd=136360 n_write=75145 bw_util=0.158
n_activity=536675 dram_eff=0.7882
bk0: 8816a 2552023i bk1: 8820a 2550007i bk2: 8592a 2553162i bk3: 8592a 2549534i bk4: 8448a 2555691i bk5: 8452a 2551846i bk6: 8448a 2558935i bk7: 8452a 2556152i bk8: 8448a 2558745i bk9: 8448a 2555579i bk10: 8388a 2551365i bk11: 8388a 2549410i bk12: 8300a 2556901i bk13: 8296a 2552764i bk14: 8732a 2550747i bk15: 8740a 2546807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451515 n_act=7500 n_pre=7484 n_req=63221 n_rd=136420 n_write=75169 bw_util=0.158
n_activity=536276 dram_eff=0.7891
bk0: 8820a 2550161i bk1: 8812a 2549126i bk2: 8588a 2553169i bk3: 8596a 2547601i bk4: 8448a 2556698i bk5: 8452a 2550863i bk6: 8448a 2557898i bk7: 8452a 2555271i bk8: 8448a 2559254i bk9: 8448a 2555073i bk10: 8388a 2551468i bk11: 8396a 2549680i bk12: 8300a 2555824i bk13: 8300a 2550921i bk14: 8760a 2551170i bk15: 8764a 2547839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09178
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451274 n_act=7614 n_pre=7598 n_req=63220 n_rd=136424 n_write=75178 bw_util=0.158
n_activity=537437 dram_eff=0.7874
bk0: 8816a 2550759i bk1: 8816a 2548810i bk2: 8592a 2552179i bk3: 8592a 2550104i bk4: 8448a 2554905i bk5: 8448a 2549996i bk6: 8452a 2559360i bk7: 8456a 2555589i bk8: 8448a 2560518i bk9: 8448a 2555015i bk10: 8396a 2552088i bk11: 8388a 2550192i bk12: 8300a 2556270i bk13: 8296a 2552343i bk14: 8764a 2549918i bk15: 8764a 2548395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05257
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451345 n_act=7569 n_pre=7553 n_req=63212 n_rd=136440 n_write=75181 bw_util=0.158
n_activity=536997 dram_eff=0.7882
bk0: 8816a 2550369i bk1: 8812a 2547159i bk2: 8592a 2552276i bk3: 8596a 2548899i bk4: 8456a 2555407i bk5: 8452a 2550409i bk6: 8448a 2560122i bk7: 8452a 2556503i bk8: 8448a 2557026i bk9: 8452a 2552150i bk10: 8392a 2552056i bk11: 8388a 2548795i bk12: 8300a 2556315i bk13: 8296a 2551712i bk14: 8772a 2552097i bk15: 8768a 2547944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06634
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451272 n_act=7613 n_pre=7597 n_req=63214 n_rd=136432 n_write=75174 bw_util=0.158
n_activity=536715 dram_eff=0.7885
bk0: 8812a 2552065i bk1: 8816a 2548803i bk2: 8592a 2551663i bk3: 8596a 2548726i bk4: 8452a 2555981i bk5: 8452a 2550383i bk6: 8448a 2557226i bk7: 8456a 2555362i bk8: 8452a 2558874i bk9: 8448a 2554959i bk10: 8392a 2551334i bk11: 8388a 2548932i bk12: 8304a 2555363i bk13: 8300a 2552613i bk14: 8768a 2550818i bk15: 8756a 2547464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05781
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451317 n_act=7551 n_pre=7535 n_req=63228 n_rd=136468 n_write=75217 bw_util=0.1581
n_activity=535765 dram_eff=0.7902
bk0: 8816a 2551029i bk1: 8820a 2548592i bk2: 8588a 2553459i bk3: 8604a 2549431i bk4: 8452a 2555052i bk5: 8456a 2550291i bk6: 8452a 2559701i bk7: 8448a 2555775i bk8: 8452a 2559431i bk9: 8452a 2555776i bk10: 8392a 2550304i bk11: 8388a 2548645i bk12: 8320a 2555869i bk13: 8320a 2552810i bk14: 8752a 2551419i bk15: 8756a 2547201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05707
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451120 n_act=7629 n_pre=7613 n_req=63276 n_rd=136480 n_write=75246 bw_util=0.1581
n_activity=537184 dram_eff=0.7883
bk0: 8812a 2550276i bk1: 8812a 2547401i bk2: 8592a 2551939i bk3: 8588a 2549129i bk4: 8448a 2556062i bk5: 8452a 2551530i bk6: 8456a 2558852i bk7: 8452a 2554867i bk8: 8456a 2556535i bk9: 8452a 2554606i bk10: 8388a 2549640i bk11: 8392a 2547631i bk12: 8320a 2555396i bk13: 8336a 2550592i bk14: 8760a 2551335i bk15: 8764a 2546523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678088 n_nop=2451336 n_act=7570 n_pre=7554 n_req=63248 n_rd=136448 n_write=75180 bw_util=0.158
n_activity=535665 dram_eff=0.7902
bk0: 8816a 2552204i bk1: 8812a 2550042i bk2: 8592a 2553419i bk3: 8588a 2549693i bk4: 8448a 2558814i bk5: 8452a 2553997i bk6: 8452a 2556898i bk7: 8448a 2554764i bk8: 8448a 2557289i bk9: 8452a 2554989i bk10: 8392a 2551009i bk11: 8388a 2548002i bk12: 8320a 2555113i bk13: 8320a 2551808i bk14: 8764a 2551826i bk15: 8756a 2547883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0558

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59656, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29788, Reservation_fails = 136
L2_cache_bank[1]: Access = 59650, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29766, Reservation_fails = 214
L2_cache_bank[2]: Access = 59578, Miss = 17048, Miss_rate = 0.286, Pending_hits = 29713, Reservation_fails = 190
L2_cache_bank[3]: Access = 59602, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29759, Reservation_fails = 196
L2_cache_bank[4]: Access = 59585, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29741, Reservation_fails = 164
L2_cache_bank[5]: Access = 59593, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29723, Reservation_fails = 181
L2_cache_bank[6]: Access = 59554, Miss = 17043, Miss_rate = 0.286, Pending_hits = 29746, Reservation_fails = 190
L2_cache_bank[7]: Access = 59570, Miss = 17047, Miss_rate = 0.286, Pending_hits = 29770, Reservation_fails = 156
L2_cache_bank[8]: Access = 59603, Miss = 17050, Miss_rate = 0.286, Pending_hits = 29739, Reservation_fails = 211
L2_cache_bank[9]: Access = 59608, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29766, Reservation_fails = 134
L2_cache_bank[10]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29745, Reservation_fails = 176
L2_cache_bank[11]: Access = 59606, Miss = 17052, Miss_rate = 0.286, Pending_hits = 29775, Reservation_fails = 173
L2_cache_bank[12]: Access = 59592, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29714, Reservation_fails = 189
L2_cache_bank[13]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29763, Reservation_fails = 194
L2_cache_bank[14]: Access = 59609, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29744, Reservation_fails = 227
L2_cache_bank[15]: Access = 59607, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29766, Reservation_fails = 166
L2_cache_bank[16]: Access = 59618, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29759, Reservation_fails = 153
L2_cache_bank[17]: Access = 59633, Miss = 17061, Miss_rate = 0.286, Pending_hits = 29740, Reservation_fails = 136
L2_cache_bank[18]: Access = 59637, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29781, Reservation_fails = 144
L2_cache_bank[19]: Access = 59647, Miss = 17062, Miss_rate = 0.286, Pending_hits = 29774, Reservation_fails = 150
L2_cache_bank[20]: Access = 59638, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29751, Reservation_fails = 160
L2_cache_bank[21]: Access = 59622, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29802, Reservation_fails = 137
L2_total_cache_accesses = 1311430
L2_total_cache_misses = 375192
L2_total_cache_miss_rate = 0.2861
L2_total_cache_pending_hits = 654625
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 533313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458846
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 216
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=2688978
icnt_total_pkts_simt_to_mem=2163554
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.15276
	minimum = 6
	maximum = 40
Network latency average = 8.98551
	minimum = 6
	maximum = 30
Slowest packet = 2491527
Flit latency average = 9.0626
	minimum = 6
	maximum = 30
Slowest flit = 4704683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0337209
	minimum = 0.029911 (at node 3)
	maximum = 0.038501 (at node 29)
Accepted packet rate average = 0.0337209
	minimum = 0.029911 (at node 3)
	maximum = 0.038501 (at node 29)
Injected flit rate average = 0.0505972
	minimum = 0.029911 (at node 3)
	maximum = 0.0770533 (at node 40)
Accepted flit rate average= 0.0505972
	minimum = 0.0381548 (at node 30)
	maximum = 0.060681 (at node 0)
Injected packet length average = 1.50047
Accepted packet length average = 1.50047
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5571 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.7 (10 samples)
Network latency average = 10.3869 (10 samples)
	minimum = 6 (10 samples)
	maximum = 126.7 (10 samples)
Flit latency average = 10.4598 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125.7 (10 samples)
Fragmentation average = 0.0525526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.1 (10 samples)
Injected packet rate average = 0.0582783 (10 samples)
	minimum = 0.0518298 (10 samples)
	maximum = 0.0663626 (10 samples)
Accepted packet rate average = 0.0582783 (10 samples)
	minimum = 0.0518298 (10 samples)
	maximum = 0.0663626 (10 samples)
Injected flit rate average = 0.106357 (10 samples)
	minimum = 0.0742194 (10 samples)
	maximum = 0.147261 (10 samples)
Accepted flit rate average = 0.106357 (10 samples)
	minimum = 0.0945514 (10 samples)
	maximum = 0.116202 (10 samples)
Injected packet size average = 1.82499 (10 samples)
Accepted packet size average = 1.82499 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 29 sec (2189 sec)
gpgpu_simulation_rate = 102511 (inst/sec)
gpgpu_simulation_rate = 1729 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 41903
gpu_sim_insn = 23068832
gpu_ipc =     550.5294
gpu_tot_sim_cycle = 4049394
gpu_tot_sim_insn = 247465828
gpu_tot_ipc =      61.1118
gpu_tot_issued_cta = 720896
max_total_param_size = 0
gpu_stall_dramfull = 343459
gpu_stall_icnt2sh    = 70528
partiton_reqs_in_parallel = 921829
partiton_reqs_in_parallel_total    = 31386738
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =       7.9786
partiton_reqs_in_parallel_util = 921829
partiton_reqs_in_parallel_util_total    = 31386738
gpu_sim_cycle_parition_util = 41903
gpu_tot_sim_cycle_parition_util    = 1441561
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.7791
partiton_replys_in_parallel = 196672
partiton_replys_in_parallel_total    = 1311430
L2_BW  =     444.8693 GB/Sec
L2_BW_total  =      35.3001 GB/Sec
gpu_total_sim_rate=103024

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8848420
	L1I_total_cache_misses = 6291
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4259840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4258048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8842129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6291
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4259840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8848420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21243, 20930, 20976, 20765, 21103, 20853, 21122, 20845, 20986, 20701, 21012, 20674, 20936, 20496, 20832, 20362, 20871, 20337, 20663, 20318, 20761, 20274, 20583, 20133, 20540, 20272, 20418, 20082, 20496, 20025, 20546, 19941, 
gpgpu_n_tot_thrd_icount = 520162432
gpgpu_n_tot_w_icount = 16255076
gpgpu_n_stall_shd_mem = 435111
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983412
gpgpu_n_mem_write_global = 524446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15729012
gpgpu_n_store_insn = 8388763
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68157440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1239763	W0_Idle:59703404	W0_Scoreboard:8040671	W1:2148	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:16252919	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7866800 {8:983350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35657904 {40:65694,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1728 {8:216,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60305520 {40:327990,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195568 {8:524446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29376 {136:216,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 475 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4049393 
mrq_lat_table:214248 	12049 	18696 	36032 	69900 	105263 	152678 	101601 	71186 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848149 	508690 	132981 	11480 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	1211209 	125698 	13066 	4965 	87582 	42242 	16218 	504 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	664080 	302613 	16719 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	683 	66 	145 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.911538  9.052734  7.434210  7.718430  7.716783  7.928187  9.296843  9.283613  7.693103  7.850615  7.085578  7.563452  8.590998  8.652860  7.176287  7.237422 
dram[1]:  8.915221  9.243028  7.538333  7.938597  8.029091  8.257944  9.107438  9.531318  7.450751  7.862676  7.308197  7.567063  8.914634  9.082816  7.055130  7.297940 
dram[2]:  9.082353  9.307847  7.357724  7.766323  7.980108  8.062158  9.157677  9.071869  7.673540  7.723183  7.248780  7.510101  8.568359  8.778000  6.984802  7.235849 
dram[3]:  8.817491  9.084313  7.319805  7.549414  7.906810  8.097248  9.024540  9.413646  7.415282  7.734835  7.584327  7.737847  8.605883  8.918699  6.990881  7.136434 
dram[4]:  9.015564  9.575569  7.323577  7.579832  7.912186  8.136280  8.845692  9.358051  7.532884  7.751736  7.446488  7.848591  8.882591  9.139584  7.018265  7.238618 
dram[5]:  8.886756  9.212724  7.040625  7.678024  7.771127  8.183674  8.863454  9.279411  7.651801  7.701724  7.333881  7.714533  8.489362  8.951020  6.942771  7.272871 
dram[6]:  8.824428  9.210735  7.171701  7.650255  7.767606  8.056569  9.217573  9.517241  7.606473  7.580645  7.347611  7.751304  8.669960  8.914634  7.064319  7.276025 
dram[7]:  8.945946  9.455102  7.212800  7.431631  7.831261  8.127071  8.721344  9.155602  7.540541  7.788831  7.363636  7.478188  8.639764  9.082816  6.806785  7.111111 
dram[8]:  8.967118  9.313253  7.425041  7.709402  8.003630  8.397339  8.995918  9.647702  7.356436  7.860916  7.372517  7.700692  8.432950  8.496139  7.015221  7.246855 
dram[9]:  8.934489  9.338710  7.100788  7.590909  8.056569  8.238806  8.945344  9.358811  7.150160  7.544688  7.398671  7.581633  8.349146  8.303202  7.140867  7.294304 
dram[10]:  8.988350  9.616182  7.367647  7.687713  7.796820  8.025455  8.828000  9.467812  7.348684  7.537943  7.516020  7.716263  8.429119  8.770916  6.944277  7.237049 
average row locality = 789688/98488 = 8.018114
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2588      2589      2528      2528      2480      2483      2480      2482      2480      2480      2470      2470      2444      2443      2562      2563 
dram[1]:      2587      2591      2530      2530      2480      2481      2480      2480      2480      2481      2466      2466      2442      2443      2564      2563 
dram[2]:      2587      2587      2530      2528      2480      2481      2480      2483      2480      2480      2468      2467      2443      2444      2563      2563 
dram[3]:      2590      2590      2523      2523      2480      2481      2480      2481      2480      2480      2465      2465      2443      2443      2562      2564 
dram[4]:      2589      2587      2522      2524      2480      2480      2480      2481      2480      2480      2466      2467      2443      2443      2570      2571 
dram[5]:      2588      2589      2524      2522      2480      2480      2481      2482      2480      2480      2468      2466      2442      2442      2570      2571 
dram[6]:      2588      2587      2524      2523      2482      2481      2480      2481      2480      2481      2467      2465      2443      2442      2573      2572 
dram[7]:      2587      2588      2523      2524      2481      2480      2480      2482      2481      2480      2466      2465      2444      2443      2572      2570 
dram[8]:      2589      2589      2522      2525      2481      2482      2480      2480      2481      2481      2466      2465      2448      2448      2568      2569 
dram[9]:      2587      2587      2523      2522      2481      2481      2482      2481      2482      2481      2465      2466      2448      2452      2571      2571 
dram[10]:      2588      2587      2523      2522      2481      2481      2481      2480      2480      2481      2466      2466      2448      2449      2571      2569 
total reads: 440738
bank skew: 2591/2442 = 1.06
chip skew: 40080/40050 = 1.00
number of total write accesses:
dram[0]:      2046      2046      1992      1995      1934      1933      1936      1937      1982      1987      2001      2000      1946      1944      2038      2040 
dram[1]:      2040      2049      1993      1995      1936      1937      1928      1933      1983      1985      1992      1991      1944      1944      2043      2042 
dram[2]:      2045      2039      1995      1992      1933      1929      1934      1935      1986      1984      1990      1994      1944      1945      2033      2039 
dram[3]:      2048      2043      1986      1984      1932      1932      1933      1934      1984      1983      1987      1992      1946      1945      2038      2039 
dram[4]:      2045      2038      1982      1986      1935      1938      1934      1936      1987      1985      1987      1991      1945      1944      2041      2040 
dram[5]:      2042      2045      1982      1985      1934      1931      1933      1935      1981      1987      1991      1993      1947      1944      2040      2040 
dram[6]:      2036      2046      1987      1983      1930      1934      1926      1935      1985      1984      1993      1992      1944      1944      2040      2041 
dram[7]:      2047      2045      1985      1987      1928      1933      1933      1931      1983      1983      1989      1992      1945      1944      2043      2038 
dram[8]:      2047      2049      1985      1985      1929      1935      1928      1929      1977      1984      1987      1986      1954      1953      2041      2040 
dram[9]:      2050      2045      1986      1987      1934      1935      1937      1927      1994      1993      1989      1992      1952      1957      2042      2039 
dram[10]:      2041      2048      1986      1983      1932      1933      1933      1932      1988      1989      1991      1994      1952      1954      2040      2041 
total reads: 348950
bank skew: 2050/1926 = 1.06
chip skew: 31759/31700 = 1.00
average mf latency per bank:
dram[0]:        975       987       644       656      1228      1237      1067      1082       691       701       985       989       917       926       687       699
dram[1]:        991      1002       649       655      1231      1227      1074      1080       692       688      1005      1006       912       918       692       701
dram[2]:        991       999       643       651      1200      1207      1127      1133       686       690       989       995       989       999       691       697
dram[3]:        991       997       643       660      1191      1196      1128      1102       691       696       991      1000       986       993       691       699
dram[4]:        995       998       652       653      1271      1273      1101      1107       693       694       996       993       960       881       706       708
dram[5]:        991       995       645       654      1268      1272      1097      1104       690       694       936       939       874       880       702       711
dram[6]:        989       998       646       653      1275      1279      1100      1104       689       695       931       939       871       878       703       706
dram[7]:       1007      1013       645       649      1277      1280      1170      1173       691       690       939       931       871       882       704       701
dram[8]:        997       946       668       672      1270      1275      1149      1158       682       686       917       919       901       905       678       681
dram[9]:        945       952       664       675      1272      1280      1104      1057       699       706       920       923       905       909       693       699
dram[10]:        944       950       665       645      1232      1240      1047      1052       698       701       985       991       900       907       689       698
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492013 n_act=8973 n_pre=8957 n_req=71827 n_rd=160280 n_write=85671 bw_util=0.1785
n_activity=612456 dram_eff=0.8032
bk0: 10352a 2613104i bk1: 10356a 2608608i bk2: 10112a 2613070i bk3: 10112a 2608478i bk4: 9920a 2615227i bk5: 9932a 2611644i bk6: 9920a 2621865i bk7: 9928a 2616401i bk8: 9920a 2620869i bk9: 9920a 2616157i bk10: 9880a 2610946i bk11: 9880a 2608346i bk12: 9776a 2614821i bk13: 9772a 2608956i bk14: 10248a 2611573i bk15: 10252a 2606934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24817
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492384 n_act=8848 n_pre=8832 n_req=71799 n_rd=160256 n_write=85574 bw_util=0.1784
n_activity=612045 dram_eff=0.8033
bk0: 10348a 2613019i bk1: 10364a 2607145i bk2: 10120a 2610950i bk3: 10120a 2608203i bk4: 9920a 2617838i bk5: 9924a 2611436i bk6: 9920a 2620294i bk7: 9920a 2615350i bk8: 9920a 2623884i bk9: 9924a 2618779i bk10: 9864a 2610865i bk11: 9864a 2608247i bk12: 9768a 2616490i bk13: 9772a 2611762i bk14: 10256a 2609739i bk15: 10252a 2604832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24552
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492158 n_act=8948 n_pre=8932 n_req=71781 n_rd=160256 n_write=85600 bw_util=0.1784
n_activity=612955 dram_eff=0.8022
bk0: 10348a 2611529i bk1: 10348a 2608395i bk2: 10120a 2612660i bk3: 10112a 2610607i bk4: 9920a 2617246i bk5: 9924a 2610761i bk6: 9920a 2623481i bk7: 9932a 2616431i bk8: 9920a 2620009i bk9: 9920a 2616638i bk10: 9872a 2611206i bk11: 9868a 2609132i bk12: 9772a 2616644i bk13: 9776a 2610312i bk14: 10252a 2611909i bk15: 10252a 2607593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2133
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492259 n_act=8957 n_pre=8941 n_req=71756 n_rd=160200 n_write=85537 bw_util=0.1783
n_activity=612432 dram_eff=0.8025
bk0: 10360a 2611270i bk1: 10360a 2608547i bk2: 10092a 2614167i bk3: 10092a 2608297i bk4: 9920a 2616955i bk5: 9924a 2611686i bk6: 9920a 2621928i bk7: 9924a 2617678i bk8: 9920a 2619877i bk9: 9920a 2617001i bk10: 9860a 2612313i bk11: 9860a 2608621i bk12: 9772a 2616717i bk13: 9772a 2611905i bk14: 10248a 2611449i bk15: 10256a 2606749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21613
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492339 n_act=8882 n_pre=8866 n_req=71777 n_rd=160252 n_write=85555 bw_util=0.1784
n_activity=612162 dram_eff=0.8031
bk0: 10356a 2610433i bk1: 10348a 2609419i bk2: 10088a 2613630i bk3: 10096a 2607055i bk4: 9920a 2617806i bk5: 9920a 2610553i bk6: 9920a 2620149i bk7: 9924a 2615439i bk8: 9920a 2621374i bk9: 9920a 2616960i bk10: 9864a 2611091i bk11: 9868a 2608772i bk12: 9772a 2615832i bk13: 9772a 2609634i bk14: 10280a 2612373i bk15: 10284a 2606806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492128 n_act=8986 n_pre=8970 n_req=71775 n_rd=160260 n_write=85550 bw_util=0.1784
n_activity=613501 dram_eff=0.8013
bk0: 10352a 2611185i bk1: 10356a 2607957i bk2: 10096a 2612257i bk3: 10088a 2609922i bk4: 9920a 2615793i bk5: 9920a 2610290i bk6: 9924a 2622378i bk7: 9928a 2617706i bk8: 9920a 2622997i bk9: 9920a 2616785i bk10: 9872a 2611255i bk11: 9864a 2609850i bk12: 9768a 2616677i bk13: 9768a 2612113i bk14: 10280a 2610172i bk15: 10284a 2608161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20585
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492175 n_act=8946 n_pre=8930 n_req=71769 n_rd=160276 n_write=85567 bw_util=0.1784
n_activity=612833 dram_eff=0.8023
bk0: 10352a 2610396i bk1: 10348a 2606721i bk2: 10096a 2611768i bk3: 10092a 2608007i bk4: 9928a 2616912i bk5: 9924a 2611070i bk6: 9920a 2622257i bk7: 9924a 2618169i bk8: 9920a 2618775i bk9: 9924a 2613566i bk10: 9868a 2611243i bk11: 9860a 2607350i bk12: 9772a 2616444i bk13: 9768a 2610887i bk14: 10292a 2611956i bk15: 10288a 2607624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22794
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492041 n_act=9017 n_pre=9001 n_req=71772 n_rd=160264 n_write=85571 bw_util=0.1784
n_activity=612676 dram_eff=0.8025
bk0: 10348a 2611967i bk1: 10352a 2608924i bk2: 10092a 2612526i bk3: 10096a 2606953i bk4: 9924a 2616881i bk5: 9920a 2610328i bk6: 9920a 2618527i bk7: 9928a 2617091i bk8: 9924a 2620794i bk9: 9920a 2616904i bk10: 9864a 2611329i bk11: 9860a 2607867i bk12: 9776a 2615151i bk13: 9772a 2611450i bk14: 10288a 2610791i bk15: 10280a 2607076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21549
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492168 n_act=8920 n_pre=8904 n_req=71783 n_rd=160296 n_write=85606 bw_util=0.1785
n_activity=611676 dram_eff=0.804
bk0: 10356a 2610325i bk1: 10356a 2607686i bk2: 10088a 2613725i bk3: 10100a 2608802i bk4: 9924a 2615914i bk5: 9928a 2610639i bk6: 9920a 2622347i bk7: 9920a 2617949i bk8: 9924a 2622096i bk9: 9924a 2617323i bk10: 9864a 2609916i bk11: 9860a 2607417i bk12: 9792a 2615877i bk13: 9792a 2611927i bk14: 10272a 2611768i bk15: 10276a 2607051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22145
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2491865 n_act=9038 n_pre=9022 n_req=71839 n_rd=160320 n_write=85649 bw_util=0.1785
n_activity=613119 dram_eff=0.8024
bk0: 10348a 2610505i bk1: 10348a 2607366i bk2: 10092a 2612764i bk3: 10088a 2609274i bk4: 9924a 2617274i bk5: 9924a 2611808i bk6: 9928a 2620540i bk7: 9924a 2616096i bk8: 9928a 2617920i bk9: 9924a 2616056i bk10: 9860a 2609540i bk11: 9864a 2607865i bk12: 9792a 2615221i bk13: 9808a 2608542i bk14: 10284a 2611343i bk15: 10284a 2606348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22079
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755894 n_nop=2492095 n_act=8974 n_pre=8958 n_req=71810 n_rd=160292 n_write=85575 bw_util=0.1784
n_activity=611519 dram_eff=0.8041
bk0: 10352a 2613178i bk1: 10348a 2609747i bk2: 10092a 2613532i bk3: 10088a 2609655i bk4: 9924a 2619265i bk5: 9924a 2614059i bk6: 9924a 2619207i bk7: 9920a 2616406i bk8: 9920a 2619655i bk9: 9924a 2616644i bk10: 9864a 2611079i bk11: 9864a 2607450i bk12: 9792a 2615681i bk13: 9796a 2611419i bk14: 10284a 2612369i bk15: 10276a 2607806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20671

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68595, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32766, Reservation_fails = 136
L2_cache_bank[1]: Access = 68592, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32744, Reservation_fails = 214
L2_cache_bank[2]: Access = 68518, Miss = 20029, Miss_rate = 0.292, Pending_hits = 32692, Reservation_fails = 190
L2_cache_bank[3]: Access = 68543, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32737, Reservation_fails = 196
L2_cache_bank[4]: Access = 68525, Miss = 20031, Miss_rate = 0.292, Pending_hits = 32719, Reservation_fails = 164
L2_cache_bank[5]: Access = 68533, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32701, Reservation_fails = 181
L2_cache_bank[6]: Access = 68492, Miss = 20023, Miss_rate = 0.292, Pending_hits = 32724, Reservation_fails = 190
L2_cache_bank[7]: Access = 68507, Miss = 20027, Miss_rate = 0.292, Pending_hits = 32748, Reservation_fails = 156
L2_cache_bank[8]: Access = 68542, Miss = 20030, Miss_rate = 0.292, Pending_hits = 32718, Reservation_fails = 211
L2_cache_bank[9]: Access = 68546, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32743, Reservation_fails = 134
L2_cache_bank[10]: Access = 68549, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32722, Reservation_fails = 176
L2_cache_bank[11]: Access = 68546, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32753, Reservation_fails = 173
L2_cache_bank[12]: Access = 68530, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32693, Reservation_fails = 189
L2_cache_bank[13]: Access = 68552, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32741, Reservation_fails = 194
L2_cache_bank[14]: Access = 68546, Miss = 20034, Miss_rate = 0.292, Pending_hits = 32723, Reservation_fails = 227
L2_cache_bank[15]: Access = 68547, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32744, Reservation_fails = 166
L2_cache_bank[16]: Access = 68557, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32737, Reservation_fails = 153
L2_cache_bank[17]: Access = 68574, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32718, Reservation_fails = 136
L2_cache_bank[18]: Access = 68578, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32760, Reservation_fails = 144
L2_cache_bank[19]: Access = 68588, Miss = 20041, Miss_rate = 0.292, Pending_hits = 32752, Reservation_fails = 150
L2_cache_bank[20]: Access = 68578, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32730, Reservation_fails = 160
L2_cache_bank[21]: Access = 68564, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32781, Reservation_fails = 137
L2_total_cache_accesses = 1508102
L2_total_cache_misses = 440738
L2_total_cache_miss_rate = 0.2922
L2_total_cache_pending_hits = 720146
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 598834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 216
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=3147794
icnt_total_pkts_simt_to_mem=2491362
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7023
	minimum = 6
	maximum = 64
Network latency average = 9.94419
	minimum = 6
	maximum = 62
Slowest packet = 2628863
Flit latency average = 9.08228
	minimum = 6
	maximum = 60
Slowest flit = 5210659
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0938724
	minimum = 0.0835044 (at node 7)
	maximum = 0.106701 (at node 29)
Accepted packet rate average = 0.0938724
	minimum = 0.0835044 (at node 7)
	maximum = 0.106701 (at node 29)
Injected flit rate average = 0.187729
	minimum = 0.139182 (at node 7)
	maximum = 0.24889 (at node 29)
Accepted flit rate average= 0.187729
	minimum = 0.177724 (at node 42)
	maximum = 0.196399 (at node 18)
Injected packet length average = 1.99984
Accepted packet length average = 1.99984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4794 (11 samples)
	minimum = 6 (11 samples)
	maximum = 129.182 (11 samples)
Network latency average = 10.3467 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.818 (11 samples)
Flit latency average = 10.3345 (11 samples)
	minimum = 6 (11 samples)
	maximum = 119.727 (11 samples)
Fragmentation average = 0.0477751 (11 samples)
	minimum = 0 (11 samples)
	maximum = 55.5455 (11 samples)
Injected packet rate average = 0.0615141 (11 samples)
	minimum = 0.0547093 (11 samples)
	maximum = 0.0700298 (11 samples)
Accepted packet rate average = 0.0615141 (11 samples)
	minimum = 0.0547093 (11 samples)
	maximum = 0.0700298 (11 samples)
Injected flit rate average = 0.113755 (11 samples)
	minimum = 0.0801251 (11 samples)
	maximum = 0.1565 (11 samples)
Accepted flit rate average = 0.113755 (11 samples)
	minimum = 0.102113 (11 samples)
	maximum = 0.123493 (11 samples)
Injected packet size average = 1.84925 (11 samples)
Accepted packet size average = 1.84925 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 2 sec (2402 sec)
gpgpu_simulation_rate = 103024 (inst/sec)
gpgpu_simulation_rate = 1685 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 50637
gpu_sim_insn = 20973152
gpu_ipc =     414.1863
gpu_tot_sim_cycle = 4443742
gpu_tot_sim_insn = 268438980
gpu_tot_ipc =      60.4083
gpu_tot_issued_cta = 786432
max_total_param_size = 0
gpu_stall_dramfull = 343459
gpu_stall_icnt2sh    = 70928
partiton_reqs_in_parallel = 1114014
partiton_reqs_in_parallel_total    = 32308567
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.5213
partiton_reqs_in_parallel_util = 1114014
partiton_reqs_in_parallel_util_total    = 32308567
gpu_sim_cycle_parition_util = 50637
gpu_tot_sim_cycle_parition_util    = 1483464
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7864
partiton_replys_in_parallel = 65956
partiton_replys_in_parallel_total    = 1508102
L2_BW  =     123.4586 GB/Sec
L2_BW_total  =      33.5743 GB/Sec
gpu_total_sim_rate=107246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9635748
	L1I_total_cache_misses = 6295
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4784128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4782336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9629453
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6295
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4784128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9635748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23083, 22701, 22793, 22536, 22897, 22601, 22870, 22593, 22734, 22449, 22760, 22422, 22684, 22221, 22557, 22041, 22573, 21993, 22365, 21974, 22463, 21907, 22285, 21697, 22196, 21790, 22051, 21646, 22057, 21589, 22133, 21436, 
gpgpu_n_tot_thrd_icount = 564260992
gpgpu_n_tot_w_icount = 17633156
gpgpu_n_stall_shd_mem = 435111
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1049332
gpgpu_n_mem_write_global = 524478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16777972
gpgpu_n_store_insn = 8388795
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76546048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1417534	W0_Idle:60338658	W0_Scoreboard:8683637	W1:3972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:17629175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8393648 {8:1049206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35659184 {40:65726,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62939760 {40:393846,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195824 {8:524478,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29920 {136:220,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 464 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4440891 
mrq_lat_table:224304 	12391 	18894 	36316 	71658 	105298 	152678 	101601 	71186 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	904763 	517902 	133100 	11487 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	43 	1272425 	130293 	13072 	4965 	87582 	42242 	16317 	532 	1 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	711825 	320622 	16885 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	32 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	763 	75 	158 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.732342  8.866037  7.197492  7.435275  7.358429  7.569024  9.349273  9.257201  7.364668  7.554817  6.828571  7.287320  8.378531  8.529751  6.921365  7.000000 
dram[1]:  8.721189  9.019157  7.273734  7.661667  7.647959  7.863636  9.177914  9.541401  7.178515  7.503300  6.998455  7.264847  8.813492  8.937626  6.818978  7.025564 
dram[2]:  8.836466  9.059846  7.138199  7.482085  7.580101  7.716495  9.227926  9.140244  7.345719  7.428104  7.000000  7.251200  8.412879  8.645914  6.734104  6.977579 
dram[3]:  8.657458  8.866037  7.049231  7.238546  7.502504  7.733219  9.042253  9.353431  7.109546  7.400651  7.270096  7.449013  8.380414  8.702544  6.741330  6.861968 
dram[4]:  8.816135  9.311508  7.053929  7.223622  7.532663  7.758621  8.833006  9.410042  7.263578  7.487644  7.212121  7.559266  8.765286  8.963710  6.768452  6.958333 
dram[5]:  8.741155  9.053950  6.813988  7.399031  7.466777  7.815652  8.833006  9.276289  7.324193  7.417618  7.063962  7.355519  8.369115  8.753937  6.666667  6.991031 
dram[6]:  8.639042  9.034616  6.881382  7.316294  7.414191  7.672355  9.249484  9.568085  7.296950  7.330645  7.113030  7.471947  8.544230  8.765286  6.800872  6.994021 
dram[7]:  8.750465  9.231827  6.931921  7.119565  7.470882  7.734940  8.694390  9.169388  7.282051  7.476974  7.122835  7.240000  8.499044  8.937626  6.592958  6.872059 
dram[8]:  8.678967  9.120155  7.122861  7.403877  7.624788  7.978724  9.030181  9.655914  7.009259  7.405538  7.130915  7.409836  8.350187  8.293680  6.755780  6.958333 
dram[9]:  8.772388  9.157895  6.841791  7.273016  7.738382  7.824348  8.926587  9.389121  6.913505  7.263158  7.103611  7.301613  8.236599  8.129091  6.892489  7.000000 
dram[10]:  8.779439  9.366534  7.092879  7.371981  7.465117  7.708405  8.848425  9.421384  7.041796  7.210776  7.243200  7.449013  8.225092  8.531549  6.699141  6.989537 
average row locality = 802361/103251 = 7.770976
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2636      2637      2576      2576      2530      2531      2529      2531      2530      2529      2516      2516      2485      2483      2610      2611 
dram[1]:      2636      2641      2580      2578      2529      2529      2528      2529      2529      2530      2511      2511      2481      2482      2612      2612 
dram[2]:      2638      2637      2578      2578      2529      2530      2528      2531      2529      2530      2515      2514      2482      2483      2611      2612 
dram[3]:      2637      2639      2571      2573      2530      2530      2529      2533      2528      2529      2511      2512      2485      2484      2610      2613 
dram[4]:      2638      2638      2571      2575      2530      2530      2530      2530      2528      2528      2511      2513      2482      2484      2618      2619 
dram[5]:      2636      2638      2572      2570      2529      2531      2531      2532      2528      2529      2514      2514      2481      2483      2620      2619 
dram[6]:      2638      2636      2572      2571      2531      2530      2528      2530      2529      2529      2514      2512      2482      2482      2622      2620 
dram[7]:      2636      2637      2572      2573      2530      2529      2530      2531      2529      2530      2511      2510      2483      2482      2620      2618 
dram[8]:      2639      2638      2570      2573      2530      2533      2528      2529      2532      2531      2511      2511      2488      2490      2617      2618 
dram[9]:      2636      2636      2573      2570      2530      2532      2531      2529      2531      2529      2511      2512      2488      2494      2620      2620 
dram[10]:      2639      2638      2571      2570      2530      2529      2530      2530      2529      2529      2513      2512      2489      2491      2619      2617 
total reads: 449098
bank skew: 2641/2481 = 1.06
chip skew: 40842/40814 = 1.00
number of total write accesses:
dram[0]:      2062      2062      2016      2019      1966      1965      1968      1968      2014      2019      2025      2024      1964      1961      2055      2058 
dram[1]:      2056      2067      2017      2019      1968      1969      1960      1965      2015      2017      2017      2015      1961      1960      2059      2060 
dram[2]:      2063      2056      2019      2016      1966      1961      1966      1966      2018      2016      2014      2018      1960      1961      2049      2056 
dram[3]:      2064      2060      2011      2009      1964      1963      1965      1966      2015      2015      2011      2017      1965      1963      2055      2060 
dram[4]:      2061      2055      2007      2012      1967      1970      1966      1968      2019      2017      2011      2015      1962      1962      2059      2057 
dram[5]:      2058      2061      2007      2010      1966      1963      1965      1967      2013      2018      2014      2017      1963      1964      2060      2058 
dram[6]:      2053      2062      2011      2009      1962      1966      1958      1967      2017      2016      2017      2016      1961      1962      2057      2059 
dram[7]:      2063      2062      2010      2012      1960      1965      1965      1962      2015      2016      2012      2015      1962      1960      2061      2055 
dram[8]:      2065      2068      2010      2010      1961      1967      1960      1961      2010      2016      2010      2009      1971      1972      2058      2058 
dram[9]:      2066      2062      2011      2012      1966      1967      1968      1959      2025      2025      2014      2015      1968      1977      2060      2056 
dram[10]:      2058      2064      2011      2008      1964      1965      1965      1964      2020      2021      2014      2017      1969      1971      2057      2059 
total reads: 353263
bank skew: 2068/1958 = 1.06
chip skew: 32151/32093 = 1.00
average mf latency per bank:
dram[0]:        981       992       653       665      1225      1235      1067      1083       698       708       988       992       921       931       697       708
dram[1]:        997      1007       658       664      1228      1225      1074      1080       699       695      1007      1009       917       923       701       711
dram[2]:        995      1004       652       660      1198      1206      1126      1132       693       698       992       998       993      1003       701       707
dram[3]:        996      1001       652       669      1189      1195      1128      1103       698       703       993      1003       990       997       700       708
dram[4]:       1000      1003       661       662      1268      1270      1100      1106       700       701       999       995       964       887       715       717
dram[5]:        996      1001       654       663      1265      1269      1097      1104       697       702       940       943       880       884       711       720
dram[6]:        994      1003       656       662      1273      1276      1100      1103       696       702       935       943       877       883       712       715
dram[7]:       1012      1018       655       659      1274      1277      1168      1172       698       697       943       935       877       888       714       711
dram[8]:       1002       952       676       681      1267      1272      1148      1157       689       694       922       924       906       910       687       690
dram[9]:        951       957       673       684      1270      1277      1104      1057       706       714       925       928       911       914       702       709
dram[10]:        950       955       674       655      1230      1238      1047      1053       705       708       988       994       906       912       699       707
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580609 n_act=9397 n_pre=9381 n_req=72972 n_rd=163304 n_write=87227 bw_util=0.1758
n_activity=634063 dram_eff=0.7902
bk0: 10544a 2705922i bk1: 10548a 2701372i bk2: 10304a 2705538i bk3: 10304a 2700874i bk4: 10120a 2707194i bk5: 10124a 2703623i bk6: 10116a 2714455i bk7: 10124a 2708932i bk8: 10120a 2712903i bk9: 10116a 2708266i bk10: 10064a 2703328i bk11: 10064a 2700647i bk12: 9940a 2707574i bk13: 9932a 2701987i bk14: 10440a 2704091i bk15: 10444a 2699422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11032
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580984 n_act=9272 n_pre=9256 n_req=72943 n_rd=163272 n_write=87134 bw_util=0.1757
n_activity=633437 dram_eff=0.7906
bk0: 10544a 2705814i bk1: 10564a 2699805i bk2: 10320a 2703304i bk3: 10312a 2700559i bk4: 10116a 2709938i bk5: 10116a 2703430i bk6: 10112a 2712999i bk7: 10116a 2707787i bk8: 10116a 2716120i bk9: 10120a 2710778i bk10: 10044a 2703082i bk11: 10044a 2700598i bk12: 9924a 2709460i bk13: 9928a 2704741i bk14: 10448a 2702278i bk15: 10448a 2697170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580746 n_act=9368 n_pre=9352 n_req=72930 n_rd=163300 n_write=87152 bw_util=0.1758
n_activity=634916 dram_eff=0.7889
bk0: 10552a 2704178i bk1: 10548a 2701079i bk2: 10312a 2705125i bk3: 10312a 2702972i bk4: 10116a 2709246i bk5: 10120a 2702812i bk6: 10112a 2716130i bk7: 10124a 2709015i bk8: 10116a 2712135i bk9: 10120a 2708685i bk10: 10060a 2703661i bk11: 10056a 2701521i bk12: 9928a 2709520i bk13: 9932a 2703254i bk14: 10444a 2704492i bk15: 10448a 2700079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07654
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580729 n_act=9412 n_pre=9396 n_req=72917 n_rd=163256 n_write=87125 bw_util=0.1757
n_activity=635168 dram_eff=0.7884
bk0: 10548a 2704135i bk1: 10556a 2701237i bk2: 10284a 2706517i bk3: 10292a 2700549i bk4: 10120a 2709029i bk5: 10120a 2703787i bk6: 10116a 2714533i bk7: 10132a 2710114i bk8: 10112a 2711983i bk9: 10116a 2709018i bk10: 10044a 2704622i bk11: 10048a 2700993i bk12: 9940a 2709489i bk13: 9936a 2704690i bk14: 10440a 2703955i bk15: 10452a 2698927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07931
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580883 n_act=9310 n_pre=9294 n_req=72933 n_rd=163300 n_write=87131 bw_util=0.1757
n_activity=634255 dram_eff=0.7897
bk0: 10552a 2703211i bk1: 10552a 2702220i bk2: 10284a 2705995i bk3: 10300a 2699215i bk4: 10120a 2709800i bk5: 10120a 2702479i bk6: 10120a 2712664i bk7: 10120a 2707915i bk8: 10112a 2713561i bk9: 10112a 2709095i bk10: 10044a 2703584i bk11: 10052a 2701174i bk12: 9928a 2708890i bk13: 9936a 2702527i bk14: 10472a 2704921i bk15: 10476a 2699178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10713
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580664 n_act=9418 n_pre=9402 n_req=72931 n_rd=163308 n_write=87126 bw_util=0.1757
n_activity=635615 dram_eff=0.788
bk0: 10544a 2704026i bk1: 10552a 2700819i bk2: 10288a 2704689i bk3: 10280a 2702262i bk4: 10116a 2707872i bk5: 10124a 2702245i bk6: 10124a 2714957i bk7: 10128a 2710142i bk8: 10112a 2715153i bk9: 10116a 2708956i bk10: 10056a 2703678i bk11: 10056a 2702088i bk12: 9924a 2709629i bk13: 9932a 2704839i bk14: 10480a 2702550i bk15: 10476a 2700526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06938
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580747 n_act=9372 n_pre=9356 n_req=72919 n_rd=163304 n_write=87139 bw_util=0.1758
n_activity=634399 dram_eff=0.7895
bk0: 10552a 2703168i bk1: 10544a 2699451i bk2: 10288a 2704094i bk3: 10284a 2700226i bk4: 10124a 2708924i bk5: 10120a 2703043i bk6: 10112a 2714875i bk7: 10120a 2710759i bk8: 10116a 2710981i bk9: 10116a 2705775i bk10: 10056a 2703668i bk11: 10048a 2699671i bk12: 9928a 2709410i bk13: 9928a 2703740i bk14: 10488a 2704464i bk15: 10480a 2699950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0907
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580639 n_act=9442 n_pre=9426 n_req=72916 n_rd=163284 n_write=87127 bw_util=0.1757
n_activity=634285 dram_eff=0.7896
bk0: 10544a 2704838i bk1: 10548a 2701632i bk2: 10288a 2704821i bk3: 10292a 2699239i bk4: 10120a 2709035i bk5: 10116a 2702290i bk6: 10120a 2711070i bk7: 10124a 2709595i bk8: 10116a 2713076i bk9: 10120a 2708975i bk10: 10044a 2703813i bk11: 10040a 2700319i bk12: 9932a 2708059i bk13: 9928a 2704383i bk14: 10480a 2703303i bk15: 10472a 2699554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07854
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580634 n_act=9377 n_pre=9361 n_req=72944 n_rd=163352 n_write=87194 bw_util=0.1758
n_activity=634291 dram_eff=0.79
bk0: 10556a 2702978i bk1: 10552a 2700432i bk2: 10280a 2706046i bk3: 10292a 2701166i bk4: 10120a 2708010i bk5: 10132a 2702569i bk6: 10112a 2715008i bk7: 10116a 2710514i bk8: 10128a 2714025i bk9: 10124a 2709126i bk10: 10044a 2702391i bk11: 10044a 2699750i bk12: 9952a 2708851i bk13: 9960a 2704744i bk14: 10468a 2704264i bk15: 10472a 2699388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08441
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580413 n_act=9468 n_pre=9452 n_req=72993 n_rd=163368 n_write=87217 bw_util=0.1759
n_activity=634992 dram_eff=0.7893
bk0: 10544a 2703317i bk1: 10544a 2700149i bk2: 10292a 2705063i bk3: 10280a 2701567i bk4: 10120a 2709335i bk5: 10128a 2703825i bk6: 10124a 2713116i bk7: 10116a 2708603i bk8: 10124a 2710087i bk9: 10116a 2708167i bk10: 10044a 2701902i bk11: 10048a 2700185i bk12: 9952a 2708184i bk13: 9976a 2701301i bk14: 10480a 2703866i bk15: 10480a 2698670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08378
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849918 n_nop=2580623 n_act=9416 n_pre=9400 n_req=72963 n_rd=163344 n_write=87135 bw_util=0.1758
n_activity=633478 dram_eff=0.7908
bk0: 10556a 2705907i bk1: 10552a 2702337i bk2: 10284a 2705876i bk3: 10280a 2701926i bk4: 10120a 2711412i bk5: 10116a 2706173i bk6: 10120a 2711821i bk7: 10120a 2708883i bk8: 10116a 2711758i bk9: 10116a 2708769i bk10: 10052a 2703522i bk11: 10048a 2699822i bk12: 9956a 2708473i bk13: 9964a 2704119i bk14: 10476a 2704863i bk15: 10468a 2700232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71593, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35355, Reservation_fails = 136
L2_cache_bank[1]: Access = 71591, Miss = 20414, Miss_rate = 0.285, Pending_hits = 35339, Reservation_fails = 214
L2_cache_bank[2]: Access = 71508, Miss = 20406, Miss_rate = 0.285, Pending_hits = 35279, Reservation_fails = 190
L2_cache_bank[3]: Access = 71533, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35324, Reservation_fails = 196
L2_cache_bank[4]: Access = 71515, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35315, Reservation_fails = 164
L2_cache_bank[5]: Access = 71532, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35274, Reservation_fails = 181
L2_cache_bank[6]: Access = 71485, Miss = 20401, Miss_rate = 0.285, Pending_hits = 35306, Reservation_fails = 190
L2_cache_bank[7]: Access = 71515, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35324, Reservation_fails = 156
L2_cache_bank[8]: Access = 71533, Miss = 20408, Miss_rate = 0.285, Pending_hits = 35307, Reservation_fails = 211
L2_cache_bank[9]: Access = 71547, Miss = 20417, Miss_rate = 0.285, Pending_hits = 35322, Reservation_fails = 134
L2_cache_bank[10]: Access = 71539, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35306, Reservation_fails = 176
L2_cache_bank[11]: Access = 71552, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35337, Reservation_fails = 173
L2_cache_bank[12]: Access = 71528, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35268, Reservation_fails = 189
L2_cache_bank[13]: Access = 71549, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35329, Reservation_fails = 194
L2_cache_bank[14]: Access = 71533, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35312, Reservation_fails = 227
L2_cache_bank[15]: Access = 71541, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35339, Reservation_fails = 166
L2_cache_bank[16]: Access = 71562, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35322, Reservation_fails = 153
L2_cache_bank[17]: Access = 71586, Miss = 20423, Miss_rate = 0.285, Pending_hits = 35320, Reservation_fails = 136
L2_cache_bank[18]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35360, Reservation_fails = 144
L2_cache_bank[19]: Access = 71591, Miss = 20422, Miss_rate = 0.285, Pending_hits = 35346, Reservation_fails = 150
L2_cache_bank[20]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35327, Reservation_fails = 160
L2_cache_bank[21]: Access = 71565, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35382, Reservation_fails = 137
L2_total_cache_accesses = 1574058
L2_total_cache_misses = 449098
L2_total_cache_miss_rate = 0.2853
L2_total_cache_pending_hits = 777093
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 655781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1049332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524478
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 220
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=3279686
icnt_total_pkts_simt_to_mem=2557414
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.54588
	minimum = 6
	maximum = 47
Network latency average = 9.32131
	minimum = 6
	maximum = 38
Slowest packet = 3028180
Flit latency average = 9.32017
	minimum = 6
	maximum = 38
Slowest flit = 5676608
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0260508
	minimum = 0.0230762 (at node 18)
	maximum = 0.0297414 (at node 45)
Accepted packet rate average = 0.0260508
	minimum = 0.0230762 (at node 18)
	maximum = 0.0297414 (at node 45)
Injected flit rate average = 0.0390912
	minimum = 0.0230762 (at node 18)
	maximum = 0.0594828 (at node 45)
Accepted flit rate average= 0.0390912
	minimum = 0.0295143 (at node 42)
	maximum = 0.0470313 (at node 24)
Injected packet length average = 1.50058
Accepted packet length average = 1.50058
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3182 (12 samples)
	minimum = 6 (12 samples)
	maximum = 122.333 (12 samples)
Network latency average = 10.2612 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.917 (12 samples)
Flit latency average = 10.25 (12 samples)
	minimum = 6 (12 samples)
	maximum = 112.917 (12 samples)
Fragmentation average = 0.0437938 (12 samples)
	minimum = 0 (12 samples)
	maximum = 50.9167 (12 samples)
Injected packet rate average = 0.0585588 (12 samples)
	minimum = 0.0520732 (12 samples)
	maximum = 0.0666724 (12 samples)
Accepted packet rate average = 0.0585588 (12 samples)
	minimum = 0.0520732 (12 samples)
	maximum = 0.0666724 (12 samples)
Injected flit rate average = 0.107533 (12 samples)
	minimum = 0.075371 (12 samples)
	maximum = 0.148415 (12 samples)
Accepted flit rate average = 0.107533 (12 samples)
	minimum = 0.0960627 (12 samples)
	maximum = 0.117121 (12 samples)
Injected packet size average = 1.83632 (12 samples)
Accepted packet size average = 1.83632 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 43 sec (2503 sec)
gpgpu_simulation_rate = 107246 (inst/sec)
gpgpu_simulation_rate = 1775 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 42036
gpu_sim_insn = 23068992
gpu_ipc =     548.7913
gpu_tot_sim_cycle = 4707928
gpu_tot_sim_insn = 291507972
gpu_tot_ipc =      61.9185
gpu_tot_issued_cta = 851968
max_total_param_size = 0
gpu_stall_dramfull = 343561
gpu_stall_icnt2sh    = 85363
partiton_reqs_in_parallel = 924690
partiton_reqs_in_parallel_total    = 33422581
partiton_level_parallism =      21.9976
partiton_level_parallism_total  =       7.2956
partiton_reqs_in_parallel_util = 924690
partiton_reqs_in_parallel_util_total    = 33422581
gpu_sim_cycle_parition_util = 42036
gpu_tot_sim_cycle_parition_util    = 1534101
partiton_level_parallism_util =      21.9976
partiton_level_parallism_util_total  =      21.7921
partiton_replys_in_parallel = 196736
partiton_replys_in_parallel_total    = 1574058
L2_BW  =     443.6061 GB/Sec
L2_BW_total  =      35.6511 GB/Sec
gpu_total_sim_rate=107369

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10422372
	L1I_total_cache_misses = 6295
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5046272
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5044480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10416077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6295
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5046272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10422372
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
25054, 24699, 24797, 24513, 24895, 24572, 24868, 24564, 24705, 24420, 24758, 24420, 24682, 24192, 24501, 24039, 24544, 23964, 24309, 23924, 24407, 23878, 24283, 23641, 24167, 23707, 24022, 23617, 24055, 23533, 24104, 23407, 
gpgpu_n_tot_thrd_icount = 612507776
gpgpu_n_tot_w_icount = 19140868
gpgpu_n_stall_shd_mem = 435152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1180404
gpgpu_n_mem_write_global = 590142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18875124
gpgpu_n_store_insn = 9437499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80740352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198174
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1467658	W0_Idle:60347383	W0_Scoreboard:9732166	W1:4356	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:19136503	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9442224 {8:1180278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40382896 {40:65854,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72376944 {40:393846,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721136 {8:590142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29920 {136:220,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 439 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4707927 
mrq_lat_table:251402 	14231 	21935 	41766 	81554 	121996 	175771 	107957 	71912 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1009227 	609416 	133858 	11487 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1445356 	153153 	14014 	4967 	87582 	42242 	16317 	532 	1 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	794048 	366275 	20081 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65696 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	838 	85 	158 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.494346  8.598040  7.043956  7.279433  7.103546  7.487295  8.787720  8.775832  7.292086  7.491876  6.689065  7.100699  7.976038  8.367450  6.760363  6.880105 
dram[1]:  8.431782  8.791319  7.073003  7.504386  7.351906  7.675344  8.369565  8.860177  7.145275  7.474926  6.832659  7.129578  8.406408  8.583477  6.533750  6.841623 
dram[2]:  8.365660  8.798995  6.983674  7.327143  7.444279  7.591806  8.675910  8.451940  7.161017  7.386297  6.798658  7.088112  8.094156  8.313334  6.609632  6.717224 
dram[3]:  8.327532  8.593137  6.884253  7.105556  7.297376  7.497006  8.434343  8.669550  7.034722  7.287770  7.006925  7.164073  7.950637  8.275290  6.549561  6.608091 
dram[4]:  8.402555  8.994863  6.916103  7.005472  7.295487  7.603945  8.358932  8.890071  7.122191  7.429619  6.987569  7.278736  8.258278  8.674783  6.624051  6.864830 
dram[5]:  8.329636  8.781302  6.696335  7.181180  7.216138  7.645802  8.184641  8.746946  7.222539  7.402920  6.801342  7.079609  7.908082  8.398990  6.437884  6.837908 
dram[6]:  8.308544  8.580750  6.640727  6.998632  7.285298  7.487295  8.692174  9.028829  7.181303  7.200284  6.857916  7.145275  8.214168  8.409781  6.636249  6.843137 
dram[7]:  8.417600  8.812395  6.820000  6.885753  7.379056  7.619483  8.169658  8.619621  7.098039  7.328035  6.931507  6.953297  8.244628  8.541096  6.478961  6.790909 
dram[8]:  8.050459  8.801003  6.827770  7.145251  7.523308  7.773643  8.481356  9.068841  6.749667  7.288793  6.801075  7.113924  8.095469  8.004800  6.610620  6.820078 
dram[9]:  8.329114  8.836975  6.697644  7.008219  7.600911  7.718028  8.466216  8.880995  6.782376  7.202837  6.865672  6.915416  8.000000  7.944532  6.756129  6.891963 
dram[10]:  8.438202  8.993162  6.930894  7.240793  7.300292  7.453869  8.198036  8.891652  6.957476  7.119215  7.083916  7.229672  7.955485  8.074194  6.530587  6.881579 
average row locality = 896559/119147 = 7.524814
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3020      3021      2952      2952      2897      2899      2897      2898      2898      2897      2884      2884      2854      2851      2989      2990 
dram[1]:      3020      3025      2956      2954      2899      2898      2898      2897      2897      2897      2879      2879      2849      2850      2991      2991 
dram[2]:      3023      3021      2954      2953      2898      2897      2896      2899      2897      2897      2882      2882      2850      2851      2990      2992 
dram[3]:      3021      3023      2946      2948      2897      2899      2898      2901      2896      2896      2879      2880      2853      2851      2989      2993 
dram[4]:      3022      3022      2946      2950      2899      2897      2897      2899      2896      2896      2879      2881      2850      2852      2998      2999 
dram[5]:      3021      3022      2948      2945      2897      2899      2899      2900      2896      2898      2882      2882      2850      2851      3001      2999 
dram[6]:      3022      3021      2948      2948      2899      2898      2896      2898      2897      2898      2882      2880      2850      2850      3003      3000 
dram[7]:      3021      3022      2947      2950      2898      2896      2898      2900      2897      2899      2879      2878      2851      2851      3000      2998 
dram[8]:      3023      3022      2945      2948      2898      2901      2897      2898      2902      2899      2880      2879      2856      2858      2996      2998 
dram[9]:      3020      3020      2947      2945      2898      2898      2899      2897      2898      2897      2878      2882      2856      2862      3000      3000 
dram[10]:      3023      3021      2946      2945      2898      2898      2899      2897      2897      2898      2881      2880      2858      2858      2999      2997 
total reads: 514655
bank skew: 3025/2849 = 1.06
chip skew: 46800/46770 = 1.00
number of total write accesses:
dram[0]:      2238      2241      2176      2180      2111      2110      2112      2113      2170      2175      2193      2193      2139      2136      2230      2232 
dram[1]:      2233      2241      2179      2179      2115      2114      2107      2109      2169      2171      2184      2183      2136      2137      2236      2236 
dram[2]:      2239      2232      2179      2176      2112      2106      2110      2113      2173      2170      2183      2186      2136      2137      2225      2234 
dram[3]:      2242      2236      2169      2168      2109      2109      2112      2110      2169      2169      2180      2185      2140      2139      2231      2234 
dram[4]:      2238      2231      2165      2171      2113      2114      2110      2115      2175      2171      2180      2185      2138      2136      2235      2232 
dram[5]:      2235      2238      2168      2168      2111      2109      2110      2112      2167      2173      2185      2187      2140      2138      2233      2232 
dram[6]:      2229      2239      2172      2168      2106      2111      2102      2113      2173      2171      2186      2186      2136      2137      2233      2235 
dram[7]:      2240      2239      2168      2173      2105      2110      2110      2108      2171      2172      2181      2184      2137      2137      2235      2231 
dram[8]:      2242      2241      2169      2168      2105      2113      2107      2108      2167      2174      2180      2179      2147      2145      2233      2233 
dram[9]:      2244      2238      2170      2171      2111      2111      2113      2103      2182      2181      2182      2187      2144      2151      2236      2231 
dram[10]:      2234      2240      2169      2167      2110      2111      2110      2109      2175      2178      2184      2188      2146      2148      2232      2233 
total reads: 381904
bank skew: 2244/2102 = 1.07
chip skew: 34755/34697 = 1.00
average mf latency per bank:
dram[0]:        930       941       637       649      1152      1161      1010      1024       677       687       937       941       875       884       675       687
dram[1]:        944       955       641       648      1153      1152      1014      1022       679       676       954       956       870       876       680       688
dram[2]:        943       953       636       644      1127      1135      1061      1067       673       679       939       945       938       948       678       685
dram[3]:        942       949       637       652      1119      1125      1063      1042       677       683       941       950       935       942       678       686
dram[4]:        947       951       644       647      1190      1193      1039      1045       679       681       946       944       913       845       693       695
dram[5]:        942       949       637       647      1187      1191      1036      1043       677       682       893       896       836       843       690       697
dram[6]:        941       950       639       646      1194      1199      1039      1043       676       682       890       897       834       841       690       694
dram[7]:        958       963       638       644      1195      1200      1099      1103       677       677       895       890       834       845       690       689
dram[8]:        949       904       658       662      1189      1195      1081      1089       670       673       876       879       860       865       668       670
dram[9]:        902       910       655       665      1191      1199      1041      1000       685       692       879       882       865       868       680       687
dram[10]:        903       910       656       640      1156      1164       991       997       684       688       936       942       860       868       677       686
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621664 n_act=10779 n_pre=10763 n_req=81532 n_rd=187132 n_write=97633 bw_util=0.1945
n_activity=709948 dram_eff=0.8022
bk0: 12080a 2766052i bk1: 12084a 2760828i bk2: 11808a 2765994i bk3: 11808a 2760902i bk4: 11588a 2767861i bk5: 11596a 2763668i bk6: 11588a 2776728i bk7: 11592a 2769762i bk8: 11592a 2775275i bk9: 11588a 2769725i bk10: 11536a 2762985i bk11: 11536a 2759529i bk12: 11416a 2767085i bk13: 11404a 2762106i bk14: 11956a 2764505i bk15: 11960a 2758808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621920 n_act=10706 n_pre=10690 n_req=81509 n_rd=187120 n_write=97535 bw_util=0.1944
n_activity=709449 dram_eff=0.8025
bk0: 12080a 2765333i bk1: 12100a 2759121i bk2: 11824a 2763576i bk3: 11816a 2760741i bk4: 11596a 2769381i bk5: 11592a 2763386i bk6: 11592a 2774350i bk7: 11588a 2769206i bk8: 11588a 2778363i bk9: 11588a 2772550i bk10: 11516a 2763050i bk11: 11516a 2760561i bk12: 11396a 2769131i bk13: 11400a 2764125i bk14: 11964a 2761131i bk15: 11964a 2757248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621692 n_act=10800 n_pre=10784 n_req=81493 n_rd=187128 n_write=97567 bw_util=0.1945
n_activity=710812 dram_eff=0.801
bk0: 12092a 2763543i bk1: 12084a 2760717i bk2: 11816a 2765591i bk3: 11812a 2763006i bk4: 11592a 2770800i bk5: 11588a 2763716i bk6: 11584a 2779406i bk7: 11596a 2769891i bk8: 11588a 2773324i bk9: 11588a 2770091i bk10: 11528a 2763792i bk11: 11528a 2761268i bk12: 11400a 2770156i bk13: 11404a 2762956i bk14: 11960a 2765458i bk15: 11968a 2759103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621603 n_act=10896 n_pre=10880 n_req=81472 n_rd=187080 n_write=97512 bw_util=0.1944
n_activity=711271 dram_eff=0.8002
bk0: 12084a 2765102i bk1: 12092a 2761214i bk2: 11784a 2766962i bk3: 11792a 2759508i bk4: 11588a 2770170i bk5: 11596a 2763142i bk6: 11592a 2776238i bk7: 11604a 2771057i bk8: 11584a 2775211i bk9: 11584a 2771213i bk10: 11516a 2765063i bk11: 11520a 2760594i bk12: 11412a 2769515i bk13: 11404a 2763845i bk14: 11956a 2764721i bk15: 11972a 2757712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621861 n_act=10734 n_pre=10718 n_req=81492 n_rd=187132 n_write=97526 bw_util=0.1944
n_activity=710341 dram_eff=0.8015
bk0: 12088a 2763585i bk1: 12088a 2761164i bk2: 11784a 2766780i bk3: 11800a 2757523i bk4: 11596a 2769942i bk5: 11588a 2762895i bk6: 11588a 2774536i bk7: 11596a 2769018i bk8: 11584a 2776787i bk9: 11584a 2771723i bk10: 11516a 2764045i bk11: 11524a 2759735i bk12: 11400a 2768660i bk13: 11408a 2762464i bk14: 11992a 2764291i bk15: 11996a 2758782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.25865
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621531 n_act=10890 n_pre=10874 n_req=81496 n_rd=187160 n_write=97516 bw_util=0.1945
n_activity=711789 dram_eff=0.7999
bk0: 12084a 2764184i bk1: 12088a 2760249i bk2: 11792a 2765588i bk3: 11780a 2762175i bk4: 11588a 2768732i bk5: 11596a 2762675i bk6: 11596a 2776424i bk7: 11600a 2771680i bk8: 11584a 2777586i bk9: 11592a 2770278i bk10: 11528a 2763030i bk11: 11528a 2760777i bk12: 11400a 2769387i bk13: 11404a 2764175i bk14: 12004a 2761516i bk15: 11996a 2760150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21122
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621600 n_act=10845 n_pre=10829 n_req=81487 n_rd=187160 n_write=97537 bw_util=0.1945
n_activity=710569 dram_eff=0.8013
bk0: 12088a 2763232i bk1: 12084a 2758570i bk2: 11792a 2763609i bk3: 11792a 2758472i bk4: 11596a 2770042i bk5: 11592a 2763074i bk6: 11584a 2775941i bk7: 11592a 2771407i bk8: 11588a 2772997i bk9: 11592a 2767104i bk10: 11528a 2762162i bk11: 11520a 2757135i bk12: 11400a 2770075i bk13: 11400a 2763161i bk14: 12012a 2763272i bk15: 12000a 2758602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24255
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621565 n_act=10876 n_pre=10860 n_req=81486 n_rd=187140 n_write=97530 bw_util=0.1944
n_activity=710364 dram_eff=0.8015
bk0: 12084a 2764994i bk1: 12088a 2760820i bk2: 11788a 2765886i bk3: 11800a 2757478i bk4: 11592a 2769901i bk5: 11584a 2762134i bk6: 11592a 2773132i bk7: 11600a 2770695i bk8: 11588a 2774683i bk9: 11596a 2770602i bk10: 11516a 2764272i bk11: 11512a 2759329i bk12: 11404a 2768420i bk13: 11404a 2762929i bk14: 12000a 2764072i bk15: 11992a 2759145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22738
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621444 n_act=10872 n_pre=10856 n_req=81511 n_rd=187200 n_write=97599 bw_util=0.1945
n_activity=710439 dram_eff=0.8018
bk0: 12092a 2760807i bk1: 12088a 2760817i bk2: 11780a 2766403i bk3: 11792a 2760258i bk4: 11592a 2769705i bk5: 11604a 2762849i bk6: 11588a 2777077i bk7: 11592a 2771456i bk8: 11608a 2773214i bk9: 11596a 2771045i bk10: 11520a 2761941i bk11: 11516a 2759091i bk12: 11424a 2769331i bk13: 11432a 2764813i bk14: 11984a 2764626i bk15: 11992a 2758832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21884
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621376 n_act=10898 n_pre=10882 n_req=81552 n_rd=187188 n_write=97627 bw_util=0.1945
n_activity=710995 dram_eff=0.8012
bk0: 12080a 2763536i bk1: 12080a 2760348i bk2: 11788a 2765653i bk3: 11780a 2761821i bk4: 11592a 2770749i bk5: 11592a 2764001i bk6: 11596a 2775796i bk7: 11588a 2771209i bk8: 11592a 2771588i bk9: 11588a 2769774i bk10: 11512a 2761436i bk11: 11528a 2759373i bk12: 11424a 2768211i bk13: 11448a 2760603i bk14: 12000a 2763884i bk15: 12000a 2758600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2208
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927971 n_nop=2621555 n_act=10852 n_pre=10836 n_req=81529 n_rd=187180 n_write=97548 bw_util=0.1945
n_activity=709500 dram_eff=0.8026
bk0: 12092a 2765346i bk1: 12084a 2761121i bk2: 11784a 2765613i bk3: 11780a 2760995i bk4: 11592a 2772008i bk5: 11592a 2764995i bk6: 11596a 2772909i bk7: 11588a 2770572i bk8: 11588a 2773491i bk9: 11592a 2769742i bk10: 11524a 2763629i bk11: 11520a 2758549i bk12: 11432a 2768267i bk13: 11432a 2762277i bk14: 11996a 2765554i bk15: 11988a 2759815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23597

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80533, Miss = 23391, Miss_rate = 0.290, Pending_hits = 38333, Reservation_fails = 136
L2_cache_bank[1]: Access = 80535, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38316, Reservation_fails = 214
L2_cache_bank[2]: Access = 80453, Miss = 23389, Miss_rate = 0.291, Pending_hits = 38258, Reservation_fails = 190
L2_cache_bank[3]: Access = 80474, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38302, Reservation_fails = 196
L2_cache_bank[4]: Access = 80456, Miss = 23390, Miss_rate = 0.291, Pending_hits = 38293, Reservation_fails = 164
L2_cache_bank[5]: Access = 80478, Miss = 23392, Miss_rate = 0.291, Pending_hits = 38250, Reservation_fails = 181
L2_cache_bank[6]: Access = 80425, Miss = 23379, Miss_rate = 0.291, Pending_hits = 38283, Reservation_fails = 190
L2_cache_bank[7]: Access = 80457, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38300, Reservation_fails = 156
L2_cache_bank[8]: Access = 80476, Miss = 23387, Miss_rate = 0.291, Pending_hits = 38285, Reservation_fails = 211
L2_cache_bank[9]: Access = 80490, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38299, Reservation_fails = 134
L2_cache_bank[10]: Access = 80482, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38284, Reservation_fails = 176
L2_cache_bank[11]: Access = 80492, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38316, Reservation_fails = 173
L2_cache_bank[12]: Access = 80468, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38247, Reservation_fails = 189
L2_cache_bank[13]: Access = 80494, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38308, Reservation_fails = 194
L2_cache_bank[14]: Access = 80472, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38291, Reservation_fails = 227
L2_cache_bank[15]: Access = 80484, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38317, Reservation_fails = 166
L2_cache_bank[16]: Access = 80507, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38300, Reservation_fails = 153
L2_cache_bank[17]: Access = 80526, Miss = 23403, Miss_rate = 0.291, Pending_hits = 38299, Reservation_fails = 136
L2_cache_bank[18]: Access = 80524, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38336, Reservation_fails = 144
L2_cache_bank[19]: Access = 80534, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38323, Reservation_fails = 150
L2_cache_bank[20]: Access = 80524, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38305, Reservation_fails = 160
L2_cache_bank[21]: Access = 80510, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38358, Reservation_fails = 137
L2_total_cache_accesses = 1770794
L2_total_cache_misses = 514655
L2_total_cache_miss_rate = 0.2906
L2_total_cache_pending_hits = 842603
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 721291
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590142
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 220
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=3738566
icnt_total_pkts_simt_to_mem=2885350
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7575
	minimum = 6
	maximum = 70
Network latency average = 9.9766
	minimum = 6
	maximum = 52
Slowest packet = 3153370
Flit latency average = 9.10967
	minimum = 6
	maximum = 50
Slowest flit = 5846770
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936058
	minimum = 0.0832164 (at node 8)
	maximum = 0.106411 (at node 33)
Accepted packet rate average = 0.0936058
	minimum = 0.0832164 (at node 8)
	maximum = 0.106411 (at node 33)
Injected flit rate average = 0.187181
	minimum = 0.138694 (at node 8)
	maximum = 0.24815 (at node 33)
Accepted flit rate average= 0.187181
	minimum = 0.177209 (at node 42)
	maximum = 0.195635 (at node 4)
Injected packet length average = 1.99967
Accepted packet length average = 1.99967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2751 (13 samples)
	minimum = 6 (13 samples)
	maximum = 118.308 (13 samples)
Network latency average = 10.2393 (13 samples)
	minimum = 6 (13 samples)
	maximum = 109.154 (13 samples)
Flit latency average = 10.1623 (13 samples)
	minimum = 6 (13 samples)
	maximum = 108.077 (13 samples)
Fragmentation average = 0.0404251 (13 samples)
	minimum = 0 (13 samples)
	maximum = 47 (13 samples)
Injected packet rate average = 0.0612548 (13 samples)
	minimum = 0.0544688 (13 samples)
	maximum = 0.0697292 (13 samples)
Accepted packet rate average = 0.0612548 (13 samples)
	minimum = 0.0544688 (13 samples)
	maximum = 0.0697292 (13 samples)
Injected flit rate average = 0.11366 (13 samples)
	minimum = 0.080242 (13 samples)
	maximum = 0.156087 (13 samples)
Accepted flit rate average = 0.11366 (13 samples)
	minimum = 0.102305 (13 samples)
	maximum = 0.12316 (13 samples)
Injected packet size average = 1.85552 (13 samples)
Accepted packet size average = 1.85552 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 15 sec (2715 sec)
gpgpu_simulation_rate = 107369 (inst/sec)
gpgpu_simulation_rate = 1734 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 73797
gpu_sim_insn = 20974784
gpu_ipc =     284.2227
gpu_tot_sim_cycle = 5003875
gpu_tot_sim_insn = 312482756
gpu_tot_ipc =      62.4482
gpu_tot_issued_cta = 917504
max_total_param_size = 0
gpu_stall_dramfull = 343561
gpu_stall_icnt2sh    = 85914
partiton_reqs_in_parallel = 1623534
partiton_reqs_in_parallel_total    = 34347271
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1886
partiton_reqs_in_parallel_util = 1623534
partiton_reqs_in_parallel_util_total    = 34347271
gpu_sim_cycle_parition_util = 73797
gpu_tot_sim_cycle_parition_util    = 1576137
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8014
partiton_replys_in_parallel = 66371
partiton_replys_in_parallel_total    = 1770794
L2_BW  =      85.2461 GB/Sec
L2_BW_total  =      34.7998 GB/Sec
gpu_total_sim_rate=109990

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11210596
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5570560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5568768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11204298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5570560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11210596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26963, 26585, 26706, 26395, 26804, 26435, 26731, 26427, 26545, 26260, 26598, 26168, 26545, 25963, 26292, 25718, 26315, 25617, 26057, 25511, 26017, 25373, 25893, 25090, 25685, 25156, 25494, 25066, 25504, 24959, 25576, 24764, 
gpgpu_n_tot_thrd_icount = 656664704
gpgpu_n_tot_w_icount = 20520772
gpgpu_n_stall_shd_mem = 435152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1246708
gpgpu_n_mem_write_global = 590206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19924468
gpgpu_n_store_insn = 9437563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 89128960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198174
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1657987	W0_Idle:62094254	W0_Scoreboard:10622003	W1:8004	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:20512759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9971632 {8:1246454,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40385456 {40:65918,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75023984 {40:460022,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721648 {8:590206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 432 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5000881 
mrq_lat_table:261500 	14699 	22190 	42152 	83190 	122042 	175771 	107957 	71912 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1064413 	620342 	134072 	11529 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1504449 	160151 	14038 	4967 	87582 	42242 	16466 	618 	22 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	841100 	385372 	20236 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65760 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	924 	118 	182 	5 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.334898  8.499203  6.844737  7.073370  6.931880  7.290831  8.836805  8.668367  7.035519  7.147018  6.477987  6.836870  7.812983  8.226753  6.615770  6.718274 
dram[1]:  8.322379  8.641815  6.872032  7.263598  7.144460  7.448831  8.325696  8.846956  6.899464  7.182706  6.658885  6.864973  8.238562  8.425710  6.397343  6.686869 
dram[2]:  8.260465  8.652033  6.866755  7.124658  7.169014  7.325648  8.723843  8.379934  6.886364  7.092287  6.578745  6.868984  7.988906  8.186688  6.460880  6.540741 
dram[3]:  8.234930  8.453968  6.669666  6.848285  7.087744  7.200849  8.427153  8.672914  6.814569  7.068681  6.840000  6.978261  7.811438  8.034976  6.392987  6.465201 
dram[4]:  8.166922  8.771005  6.674389  6.713178  7.005502  7.381159  8.264610  8.903846  6.935397  7.182706  6.792053  7.066025  8.114148  8.549152  6.481663  6.660804 
dram[5]:  8.248062  8.661789  6.527044  6.947791  7.004127  7.337176  8.132587  8.679728  6.987772  7.116022  6.551592  6.839096  7.755760  8.219870  6.304038  6.682220 
dram[6]:  8.148545  8.443740  6.437423  6.799476  7.101955  7.243243  8.510888  9.024822  6.898260  6.923387  6.655440  6.931174  8.067200  8.155088  6.482927  6.680101 
dram[7]:  8.211094  8.704248  6.617347  6.645780  7.180791  7.363242  8.194847  8.609137  6.894244  7.024557  6.766491  6.805040  8.011111  8.420701  6.331742  6.662893 
dram[8]:  7.890532  8.643436  6.617347  6.883289  7.345376  7.557864  8.432836  9.003540  6.563057  6.966216  6.603604  6.929730  7.948195  7.895476  6.476773  6.676322 
dram[9]:  8.238022  8.726230  6.507519  6.795812  7.440059  7.475771  8.475874  8.943662  6.539924  6.908969  6.623226  6.708877  7.828173  7.804615  6.602740  6.722081 
dram[10]:  8.320312  8.913043  6.737662  6.989218  7.116084  7.259629  8.184888  8.848696  6.634491  6.816381  6.883378  7.004087  7.789231  7.937304  6.389626  6.719899 
average row locality = 909448/123877 = 7.341540
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3071      3070      3002      3002      2946      2947      2946      2952      2948      2947      2931      2935      2898      2891      3038      3039 
dram[1]:      3068      3074      3006      3004      2948      2949      2948      2946      2946      2947      2926      2926      2890      2892      3041      3041 
dram[2]:      3072      3071      3002      3001      2947      2946      2945      2951      2946      2947      2930      2928      2889      2890      3040      3042 
dram[3]:      3070      3073      2995      2997      2948      2951      2947      2949      2944      2945      2926      2928      2895      2895      3038      3043 
dram[4]:      3076      3074      2996      2999      2948      2948      2949      2947      2946      2947      2924      2928      2891      2891      3047      3050 
dram[5]:      3069      3071      2997      2996      2948      2951      2949      2951      2944      2947      2931      2930      2892      2891      3053      3048 
dram[6]:      3073      3071      2999      2995      2947      2949      2947      2946      2948      2948      2928      2927      2890      2893      3057      3050 
dram[7]:      3071      3071      2995      2999      2947      2947      2947      2949      2948      2946      2925      2923      2893      2890      3051      3047 
dram[8]:      3074      3072      2994      2997      2946      2949      2947      2948      2953      2949      2926      2925      2898      2899      3045      3048 
dram[9]:      3070      3068      2998      2997      2946      2948      2949      2945      2946      2948      2925      2927      2898      2904      3048      3049 
dram[10]:      3073      3071      2994      2994      2946      2946      2949      2947      2948      2950      2927      2928      2900      2899      3047      3048 
total reads: 523155
bank skew: 3076/2889 = 1.06
chip skew: 47570/47544 = 1.00
number of total write accesses:
dram[0]:      2255      2259      2200      2204      2142      2142      2144      2145      2202      2206      2219      2220      2157      2152      2248      2255 
dram[1]:      2250      2258      2203      2204      2146      2146      2139      2141      2201      2203      2208      2209      2152      2155      2256      2255 
dram[2]:      2256      2250      2203      2200      2143      2138      2141      2144      2205      2202      2208      2210      2152      2153      2245      2256 
dram[3]:      2258      2253      2194      2194      2141      2140      2143      2142      2201      2201      2204      2208      2159      2159      2249      2252 
dram[4]:      2257      2250      2190      2197      2145      2145      2142      2146      2207      2203      2204      2209      2156      2153      2255      2252 
dram[5]:      2251      2256      2192      2194      2144      2141      2142      2144      2199      2205      2212      2213      2157      2156      2255      2251 
dram[6]:      2248      2257      2196      2193      2138      2143      2134      2144      2205      2203      2210      2209      2152      2155      2259      2254 
dram[7]:      2258      2256      2193      2198      2137      2141      2142      2139      2202      2203      2204      2208      2154      2154      2255      2250 
dram[8]:      2260      2261      2194      2193      2137      2145      2138      2139      2199      2206      2205      2203      2165      2162      2253      2253 
dram[9]:      2260      2255      2195      2195      2143      2143      2145      2135      2214      2213      2208      2212      2159      2169      2254      2248 
dram[10]:      2252      2259      2194      2192      2142      2143      2142      2141      2207      2210      2208      2213      2163      2165      2250      2254 
total reads: 386293
bank skew: 2261/2134 = 1.06
chip skew: 35150/35094 = 1.00
average mf latency per bank:
dram[0]:        935       946       646       657      1151      1160      1010      1025       684       694       940       945       879       888       684       695
dram[1]:        949       959       649       656      1152      1151      1015      1023       685       683       958       959       875       880       688       697
dram[2]:        948       957       644       652      1126      1134      1062      1068       680       685       942       948       942       952       686       693
dram[3]:        947       954       645       660      1119      1124      1064      1043       684       690       944       954       938       945       687       694
dram[4]:        951       955       652       654      1189      1192      1040      1047       686       687       949       947       917       850       701       703
dram[5]:        947       953       645       655      1185      1189      1037      1044       683       689       896       900       842       847       698       705
dram[6]:        946       954       648       654      1192      1197      1040      1044       683       688       894       902       839       846       697       702
dram[7]:        962       968       647       652      1193      1199      1099      1103       684       684       900       894       839       850       699       697
dram[8]:        953       909       665       670      1188      1193      1082      1090       677       680       880       883       865       870       677       678
dram[9]:        908       915       662       673      1189      1197      1043      1002       691       699       883       887       870       873       688       695
dram[10]:        908       914       664       648      1155      1163       993       999       690       695       940       945       865       873       685       695
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753111 n_act=11208 n_pre=11192 n_req=82713 n_rd=190252 n_write=99237 bw_util=0.1889
n_activity=732893 dram_eff=0.79
bk0: 12284a 2901774i bk1: 12280a 2896667i bk2: 12008a 2901347i bk3: 12008a 2896336i bk4: 11784a 2903126i bk5: 11788a 2898844i bk6: 11784a 2912438i bk7: 11808a 2905062i bk8: 11792a 2910483i bk9: 11788a 2904668i bk10: 11724a 2898364i bk11: 11740a 2894585i bk12: 11592a 2902870i bk13: 11564a 2897996i bk14: 12152a 2900106i bk15: 12156a 2894139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753431 n_act=11127 n_pre=11111 n_req=82678 n_rd=190208 n_write=99123 bw_util=0.1888
n_activity=731976 dram_eff=0.7905
bk0: 12272a 2901209i bk1: 12296a 2894969i bk2: 12024a 2899037i bk3: 12016a 2896007i bk4: 11792a 2904624i bk5: 11796a 2898512i bk6: 11792a 2909912i bk7: 11784a 2904595i bk8: 11784a 2913551i bk9: 11788a 2907468i bk10: 11704a 2898457i bk11: 11704a 2895684i bk12: 11560a 2904984i bk13: 11568a 2899927i bk14: 12164a 2896710i bk15: 12164a 2892688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753239 n_act=11221 n_pre=11205 n_req=82653 n_rd=190188 n_write=99147 bw_util=0.1888
n_activity=733621 dram_eff=0.7888
bk0: 12288a 2899442i bk1: 12284a 2896340i bk2: 12008a 2901264i bk3: 12004a 2898461i bk4: 11788a 2905910i bk5: 11784a 2898731i bk6: 11780a 2915084i bk7: 11804a 2905277i bk8: 11784a 2908406i bk9: 11788a 2905172i bk10: 11720a 2899083i bk11: 11712a 2896634i bk12: 11556a 2906217i bk13: 11560a 2898979i bk14: 12160a 2901052i bk15: 12168a 2894441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03255
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753104 n_act=11320 n_pre=11304 n_req=82642 n_rd=190176 n_write=99096 bw_util=0.1888
n_activity=733741 dram_eff=0.7885
bk0: 12280a 2900980i bk1: 12292a 2896965i bk2: 11980a 2902272i bk3: 11988a 2894696i bk4: 11792a 2905319i bk5: 11804a 2898129i bk6: 11788a 2911843i bk7: 11796a 2906490i bk8: 11776a 2910426i bk9: 11780a 2906249i bk10: 11704a 2900557i bk11: 11712a 2896030i bk12: 11580a 2905385i bk13: 11580a 2899369i bk14: 12152a 2900355i bk15: 12172a 2893242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753270 n_act=11184 n_pre=11168 n_req=82672 n_rd=190244 n_write=99134 bw_util=0.1888
n_activity=733550 dram_eff=0.789
bk0: 12304a 2899144i bk1: 12296a 2896738i bk2: 11984a 2902090i bk3: 11996a 2892582i bk4: 11792a 2904851i bk5: 11792a 2897948i bk6: 11796a 2909974i bk7: 11788a 2904538i bk8: 11784a 2912122i bk9: 11788a 2906772i bk10: 11696a 2899529i bk11: 11712a 2895103i bk12: 11564a 2904577i bk13: 11564a 2898398i bk14: 12188a 2899874i bk15: 12200a 2894151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07041
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2752938 n_act=11333 n_pre=11317 n_req=82680 n_rd=190272 n_write=99140 bw_util=0.1888
n_activity=735433 dram_eff=0.7871
bk0: 12276a 2900075i bk1: 12284a 2896052i bk2: 11988a 2901012i bk3: 11984a 2897377i bk4: 11792a 2903750i bk5: 11804a 2897596i bk6: 11796a 2911948i bk7: 11804a 2906944i bk8: 11776a 2912872i bk9: 11788a 2905277i bk10: 11724a 2898132i bk11: 11720a 2895887i bk12: 11568a 2905284i bk13: 11564a 2899946i bk14: 12212a 2896978i bk15: 12192a 2895697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02505
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753003 n_act=11296 n_pre=11280 n_req=82668 n_rd=190272 n_write=99149 bw_util=0.1889
n_activity=734498 dram_eff=0.7881
bk0: 12292a 2898861i bk1: 12284a 2894315i bk2: 11996a 2898976i bk3: 11980a 2893843i bk4: 11788a 2905360i bk5: 11796a 2898109i bk6: 11788a 2911337i bk7: 11784a 2906848i bk8: 11792a 2908077i bk9: 11792a 2902181i bk10: 11712a 2897606i bk11: 11708a 2892562i bk12: 11560a 2906018i bk13: 11572a 2898812i bk14: 12228a 2898455i bk15: 12200a 2894157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0548
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753134 n_act=11292 n_pre=11276 n_req=82643 n_rd=190196 n_write=99102 bw_util=0.1888
n_activity=732390 dram_eff=0.79
bk0: 12284a 2900740i bk1: 12284a 2896701i bk2: 11980a 2901246i bk3: 11996a 2892694i bk4: 11788a 2905166i bk5: 11788a 2897086i bk6: 11788a 2908833i bk7: 11796a 2906319i bk8: 11792a 2909861i bk9: 11784a 2905670i bk10: 11700a 2899793i bk11: 11692a 2894843i bk12: 11572a 2904164i bk13: 11560a 2898839i bk14: 12204a 2899547i bk15: 12188a 2894583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04056
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2752935 n_act=11297 n_pre=11281 n_req=82683 n_rd=190280 n_write=99207 bw_util=0.1889
n_activity=732902 dram_eff=0.79
bk0: 12296a 2896522i bk1: 12288a 2896394i bk2: 11976a 2901767i bk3: 11988a 2895431i bk4: 11784a 2904909i bk5: 11796a 2897950i bk6: 11788a 2912739i bk7: 11792a 2907019i bk8: 11812a 2908385i bk9: 11796a 2906022i bk10: 11704a 2897324i bk11: 11700a 2894472i bk12: 11592a 2905185i bk13: 11596a 2900721i bk14: 12180a 2900036i bk15: 12192a 2894308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03246
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2752919 n_act=11317 n_pre=11301 n_req=82714 n_rd=190264 n_write=99199 bw_util=0.1889
n_activity=733121 dram_eff=0.7897
bk0: 12280a 2899390i bk1: 12272a 2896099i bk2: 11992a 2901023i bk3: 11988a 2897157i bk4: 11784a 2906041i bk5: 11792a 2899093i bk6: 11796a 2911348i bk7: 11780a 2906797i bk8: 11784a 2906765i bk9: 11792a 2904791i bk10: 11700a 2896627i bk11: 11708a 2894720i bk12: 11592a 2904178i bk13: 11616a 2896396i bk14: 12192a 2899488i bk15: 12196a 2894056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03426
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3065000 n_nop=2753030 n_act=11283 n_pre=11267 n_req=82702 n_rd=190268 n_write=99152 bw_util=0.1889
n_activity=732117 dram_eff=0.7906
bk0: 12292a 2901159i bk1: 12284a 2896882i bk2: 11976a 2900983i bk3: 11976a 2896194i bk4: 11784a 2907307i bk5: 11784a 2900129i bk6: 11796a 2908340i bk7: 11788a 2905942i bk8: 11792a 2908340i bk9: 11800a 2904570i bk10: 11708a 2899105i bk11: 11712a 2893995i bk12: 11600a 2904055i bk13: 11596a 2898070i bk14: 12188a 2901245i bk15: 12192a 2895112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83552, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40931, Reservation_fails = 136
L2_cache_bank[1]: Access = 83565, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40904, Reservation_fails = 214
L2_cache_bank[2]: Access = 83461, Miss = 23773, Miss_rate = 0.285, Pending_hits = 40824, Reservation_fails = 190
L2_cache_bank[3]: Access = 83489, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40892, Reservation_fails = 196
L2_cache_bank[4]: Access = 83458, Miss = 23771, Miss_rate = 0.285, Pending_hits = 40864, Reservation_fails = 164
L2_cache_bank[5]: Access = 83489, Miss = 23776, Miss_rate = 0.285, Pending_hits = 40837, Reservation_fails = 181
L2_cache_bank[6]: Access = 83441, Miss = 23763, Miss_rate = 0.285, Pending_hits = 40869, Reservation_fails = 190
L2_cache_bank[7]: Access = 83477, Miss = 23781, Miss_rate = 0.285, Pending_hits = 40887, Reservation_fails = 156
L2_cache_bank[8]: Access = 83495, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40857, Reservation_fails = 211
L2_cache_bank[9]: Access = 83516, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40875, Reservation_fails = 134
L2_cache_bank[10]: Access = 83501, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40856, Reservation_fails = 176
L2_cache_bank[11]: Access = 83511, Miss = 23785, Miss_rate = 0.285, Pending_hits = 40898, Reservation_fails = 173
L2_cache_bank[12]: Access = 83495, Miss = 23789, Miss_rate = 0.285, Pending_hits = 40822, Reservation_fails = 189
L2_cache_bank[13]: Access = 83517, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40876, Reservation_fails = 194
L2_cache_bank[14]: Access = 83485, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40870, Reservation_fails = 227
L2_cache_bank[15]: Access = 83488, Miss = 23772, Miss_rate = 0.285, Pending_hits = 40867, Reservation_fails = 166
L2_cache_bank[16]: Access = 83525, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40892, Reservation_fails = 153
L2_cache_bank[17]: Access = 83537, Miss = 23787, Miss_rate = 0.285, Pending_hits = 40886, Reservation_fails = 136
L2_cache_bank[18]: Access = 83536, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40934, Reservation_fails = 144
L2_cache_bank[19]: Access = 83556, Miss = 23786, Miss_rate = 0.285, Pending_hits = 40917, Reservation_fails = 150
L2_cache_bank[20]: Access = 83537, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40899, Reservation_fails = 160
L2_cache_bank[21]: Access = 83534, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40958, Reservation_fails = 137
L2_total_cache_accesses = 1837165
L2_total_cache_misses = 523155
L2_total_cache_miss_rate = 0.2848
L2_total_cache_pending_hits = 899415
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 778103
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1246708
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.058

icnt_total_pkts_mem_to_simt=3871253
icnt_total_pkts_simt_to_mem=2951913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.92974
	minimum = 6
	maximum = 42
Network latency average = 9.65757
	minimum = 6
	maximum = 42
Slowest packet = 3550699
Flit latency average = 9.55745
	minimum = 6
	maximum = 42
Slowest flit = 6765706
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0179876
	minimum = 0.0158273 (at node 18)
	maximum = 0.0205294 (at node 29)
Accepted packet rate average = 0.0179876
	minimum = 0.0158273 (at node 18)
	maximum = 0.0205294 (at node 29)
Injected flit rate average = 0.0269999
	minimum = 0.0158273 (at node 18)
	maximum = 0.0410589 (at node 40)
Accepted flit rate average= 0.0269999
	minimum = 0.0203939 (at node 32)
	maximum = 0.0325761 (at node 13)
Injected packet length average = 1.50103
Accepted packet length average = 1.50103
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.179 (14 samples)
	minimum = 6 (14 samples)
	maximum = 112.857 (14 samples)
Network latency average = 10.1978 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104.357 (14 samples)
Flit latency average = 10.1191 (14 samples)
	minimum = 6 (14 samples)
	maximum = 103.357 (14 samples)
Fragmentation average = 0.0375376 (14 samples)
	minimum = 0 (14 samples)
	maximum = 43.6429 (14 samples)
Injected packet rate average = 0.0581643 (14 samples)
	minimum = 0.0517087 (14 samples)
	maximum = 0.066215 (14 samples)
Accepted packet rate average = 0.0581643 (14 samples)
	minimum = 0.0517087 (14 samples)
	maximum = 0.066215 (14 samples)
Injected flit rate average = 0.10747 (14 samples)
	minimum = 0.075641 (14 samples)
	maximum = 0.147871 (14 samples)
Accepted flit rate average = 0.10747 (14 samples)
	minimum = 0.096454 (14 samples)
	maximum = 0.11669 (14 samples)
Injected packet size average = 1.84769 (14 samples)
Accepted packet size average = 1.84769 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 21 sec (2841 sec)
gpgpu_simulation_rate = 109990 (inst/sec)
gpgpu_simulation_rate = 1761 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 41818
gpu_sim_insn = 23069312
gpu_ipc =     551.6599
gpu_tot_sim_cycle = 5267843
gpu_tot_sim_insn = 335552068
gpu_tot_ipc =      63.6982
gpu_tot_issued_cta = 983040
max_total_param_size = 0
gpu_stall_dramfull = 343567
gpu_stall_icnt2sh    = 100897
partiton_reqs_in_parallel = 919990
partiton_reqs_in_parallel_total    = 35970805
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =       7.0030
partiton_reqs_in_parallel_util = 919990
partiton_reqs_in_parallel_util_total    = 35970805
gpu_sim_cycle_parition_util = 41818
gpu_tot_sim_cycle_parition_util    = 1649934
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.8063
partiton_replys_in_parallel = 196864
partiton_replys_in_parallel_total    = 1837165
L2_BW  =     446.2087 GB/Sec
L2_BW_total  =      36.5982 GB/Sec
gpu_total_sim_rate=109801

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11997412
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5832704
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5830912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11991114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5832704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11997412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
28940, 28583, 28710, 28372, 28775, 28379, 28708, 28398, 28543, 28231, 28623, 28139, 28549, 27961, 28290, 27695, 28292, 27588, 28055, 27509, 27988, 27324, 27837, 27088, 27656, 27127, 27465, 27016, 27475, 26930, 27547, 26708, 
gpgpu_n_tot_thrd_icount = 704923776
gpgpu_n_tot_w_icount = 22028868
gpgpu_n_stall_shd_mem = 435156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1377780
gpgpu_n_mem_write_global = 655998
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22021620
gpgpu_n_store_insn = 10486395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93323264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708228	W0_Idle:62102826	W0_Scoreboard:11658023	W1:8772	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:22020087	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11020208 {8:1377526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45114288 {40:66174,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84461168 {40:460022,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5247984 {8:655998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 413 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5267842 
mrq_lat_table:288114 	16546 	25279 	47868 	93356 	139645 	199356 	113179 	72390 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1168138 	712946 	134607 	11529 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	1677460 	183276 	14762 	4968 	87582 	42242 	16466 	618 	22 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	923684 	430651 	23445 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131552 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	998 	128 	182 	5 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.049248  8.100412  6.675581  6.902644  6.719424  7.211068  8.387725  8.176385  6.911084  7.004932  6.329621  6.635198  7.375494  7.937500  6.447020  6.488346 
dram[1]:  7.944594  8.298592  6.669374  7.093827  6.965261  7.296489  7.933428  8.305185  6.762813  7.164141  6.547344  6.756854  7.859353  8.089725  6.296017  6.529018 
dram[2]:  7.794973  8.400000  6.698950  6.939540  7.112944  7.283485  8.188597  7.984353  6.676471  7.038462  6.462415  6.742280  7.694215  7.982857  6.263948  6.426373 
dram[3]:  8.065753  8.360795  6.542857  6.709261  6.669441  6.998752  7.894366  8.076369  6.820698  7.067332  6.672556  6.789474  7.217783  7.604620  6.215958  6.266595 
dram[4]:  8.027248  8.550872  6.491487  6.558352  6.610129  7.187180  7.805014  8.337296  6.863361  7.147355  6.658050  6.893074  7.469960  8.111756  6.290011  6.465784 
dram[5]:  7.958051  8.303244  6.374165  6.830549  6.934406  7.159642  7.740332  8.165939  6.916972  6.987685  6.331104  6.701299  7.469960  7.838710  6.106250  6.502222 
dram[6]:  7.830892  8.100412  6.175457  6.597926  6.988764  6.985056  8.040230  8.606759  6.737841  6.875303  6.406321  6.738718  7.699725  7.609524  6.309678  6.562150 
dram[7]:  7.845539  8.423462  6.398883  6.458333  7.023839  7.321568  7.873596  8.361194  6.715976  6.942472  6.574246  6.676089  7.689134  8.183016  6.198942  6.558296 
dram[8]:  7.601290  8.366477  6.467797  6.710434  7.114358  7.290909  7.933428  8.473525  6.506300  6.938875  6.421291  6.700946  7.616848  7.625850  6.327568  6.497225 
dram[9]:  8.036835  8.407143  6.357381  6.638471  7.312010  7.390501  8.056034  8.288889  6.540852  6.824730  6.424688  6.541475  7.443559  7.577598  6.439560  6.464680 
dram[10]:  7.987788  8.570597  6.484711  6.818832  7.038945  7.257772  7.837762  8.424060  6.557737  6.763377  6.657277  6.848010  7.534946  7.798331  6.298170  6.636055 
average row locality = 1003768/140877 = 7.125137
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3454      3454      3379      3378      3315      3316      3314      3319      3316      3316      3298      3304      3265      3259      3417      3419 
dram[1]:      3453      3458      3382      3381      3317      3317      3316      3316      3314      3315      3294      3293      3258      3260      3420      3420 
dram[2]:      3458      3455      3378      3378      3315      3315      3314      3320      3315      3315      3298      3297      3257      3258      3419      3420 
dram[3]:      3454      3457      3371      3371      3316      3319      3315      3317      3312      3313      3293      3297      3265      3264      3418      3424 
dram[4]:      3459      3458      3371      3374      3317      3315      3317      3316      3314      3316      3293      3295      3262      3260      3427      3431 
dram[5]:      3453      3456      3371      3371      3315      3319      3316      3319      3312      3314      3300      3297      3260      3258      3434      3428 
dram[6]:      3458      3455      3375      3371      3315      3318      3315      3314      3317      3317      3297      3295      3259      3261      3438      3430 
dram[7]:      3457      3455      3372      3374      3315      3315      3316      3317      3317      3314      3293      3291      3261      3258      3431      3427 
dram[8]:      3456      3456      3369      3372      3315      3320      3315      3315      3323      3316      3295      3295      3266      3267      3426      3428 
dram[9]:      3454      3453      3373      3372      3314      3315      3317      3313      3314      3316      3295      3296      3267      3272      3429      3431 
dram[10]:      3458      3455      3371      3369      3314      3314      3316      3314      3316      3320      3295      3296      3266      3267      3427      3428 
total reads: 588742
bank skew: 3459/3257 = 1.06
chip skew: 53535/53506 = 1.00
number of total write accesses:
dram[0]:      2430      2435      2362      2365      2289      2287      2289      2290      2358      2365      2386      2389      2333      2329      2424      2427 
dram[1]:      2426      2434      2367      2365      2297      2294      2285      2290      2360      2359      2376      2376      2330      2330      2429      2430 
dram[2]:      2435      2425      2363      2361      2290      2286      2287      2293      2360      2358      2376      2380      2329      2330      2419      2428 
dram[3]:      2434      2429      2354      2352      2293      2287      2290      2288      2356      2355      2372      2379      2336      2333      2425      2429 
dram[4]:      2433      2425      2348      2358      2295      2291      2287      2295      2362      2359      2373      2378      2333      2329      2429      2427 
dram[5]:      2428      2431      2353      2353      2288      2287      2288      2291      2353      2360      2379      2379      2335      2331      2428      2424 
dram[6]:      2423      2434      2362      2356      2283      2291      2281      2289      2363      2362      2379      2379      2331      2332      2430      2430 
dram[7]:      2435      2433      2355      2361      2283      2286      2290      2285      2358      2358      2374      2377      2329      2331      2427      2423 
dram[8]:      2435      2434      2355      2352      2284      2294      2286      2286      2357      2360      2375      2374      2340      2338      2427      2426 
dram[9]:      2437      2432      2355      2357      2287      2287      2290      2282      2370      2369      2378      2382      2338      2343      2431      2426 
dram[10]:      2429      2433      2355      2352      2289      2289      2288      2288      2363      2368      2377      2381      2340      2340      2424      2425 
total reads: 415026
bank skew: 2437/2281 = 1.07
chip skew: 37764/37705 = 1.00
average mf latency per bank:
dram[0]:        894       904       631       642      1091      1101       963       978       667       676       898       903       841       849       665       677
dram[1]:        906       916       635       642      1092      1093       968       976       667       666       916       916       837       843       670       679
dram[2]:        904       913       630       638      1069      1077      1010      1015       662       668       900       906       898       908       668       675
dram[3]:        905       912       631       647      1063      1069      1012       994       667       674       902       912       894       902       668       676
dram[4]:        908       913       638       640      1125      1129       991       996       668       671       906       906       875       814       682       683
dram[5]:        903       911       631       641      1122      1127       988       994       665       672       859       863       807       813       679       687
dram[6]:        903       911       633       640      1129      1134       990       994       666       670       856       864       805       813       678       684
dram[7]:        918       922       632       638      1130      1136      1043      1048       666       667       862       857       805       815       680       679
dram[8]:        910       871       649       654      1125      1129      1028      1037       660       664       844       847       829       834       660       663
dram[9]:        868       876       647       658      1127      1135       993       956       673       681       847       851       832       836       671       677
dram[10]:        869       875       648       634      1095      1104       948       954       672       677       897       903       828       837       667       677
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793380 n_act=12774 n_pre=12758 n_req=91281 n_rd=214092 n_write=109645 bw_util=0.206
n_activity=809072 dram_eff=0.8003
bk0: 13816a 2961580i bk1: 13816a 2955558i bk2: 13516a 2961442i bk3: 13512a 2954972i bk4: 13260a 2962782i bk5: 13264a 2958410i bk6: 13256a 2973870i bk7: 13276a 2964992i bk8: 13264a 2971456i bk9: 13264a 2964670i bk10: 13192a 2957674i bk11: 13216a 2952599i bk12: 13060a 2962296i bk13: 13036a 2956823i bk14: 13668a 2960339i bk15: 13676a 2952736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19407
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793740 n_act=12641 n_pre=12625 n_req=91262 n_rd=214056 n_write=109587 bw_util=0.206
n_activity=808024 dram_eff=0.8011
bk0: 13812a 2960729i bk1: 13832a 2953477i bk2: 13528a 2957214i bk3: 13524a 2955131i bk4: 13268a 2964138i bk5: 13268a 2957662i bk6: 13264a 2970948i bk7: 13264a 2964093i bk8: 13256a 2974596i bk9: 13260a 2967369i bk10: 13176a 2956713i bk11: 13172a 2954737i bk12: 13032a 2963565i bk13: 13040a 2958134i bk14: 13680a 2955929i bk15: 13680a 2950618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793588 n_act=12728 n_pre=12712 n_req=91232 n_rd=214048 n_write=109573 bw_util=0.206
n_activity=809799 dram_eff=0.7993
bk0: 13832a 2957459i bk1: 13820a 2955458i bk2: 13512a 2960384i bk3: 13512a 2957530i bk4: 13260a 2966469i bk5: 13260a 2957323i bk6: 13256a 2975986i bk7: 13280a 2966387i bk8: 13260a 2969389i bk9: 13260a 2965833i bk10: 13192a 2958968i bk11: 13188a 2956002i bk12: 13028a 2964842i bk13: 13032a 2957728i bk14: 13676a 2960395i bk15: 13680a 2953581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793295 n_act=12912 n_pre=12896 n_req=91218 n_rd=214024 n_write=109522 bw_util=0.2059
n_activity=809813 dram_eff=0.7991
bk0: 13816a 2960368i bk1: 13828a 2956122i bk2: 13484a 2960875i bk3: 13484a 2953694i bk4: 13264a 2962958i bk5: 13276a 2957077i bk6: 13260a 2971685i bk7: 13268a 2966956i bk8: 13248a 2972080i bk9: 13252a 2967130i bk10: 13172a 2959749i bk11: 13188a 2953710i bk12: 13060a 2963321i bk13: 13056a 2957642i bk14: 13672a 2959110i bk15: 13696a 2951833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17727
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793486 n_act=12767 n_pre=12751 n_req=91247 n_rd=214100 n_write=109545 bw_util=0.206
n_activity=809771 dram_eff=0.7993
bk0: 13836a 2957788i bk1: 13832a 2954599i bk2: 13484a 2961692i bk3: 13496a 2951342i bk4: 13268a 2963678i bk5: 13260a 2957472i bk6: 13268a 2970831i bk7: 13264a 2964486i bk8: 13256a 2972285i bk9: 13264a 2966544i bk10: 13172a 2959147i bk11: 13180a 2953787i bk12: 13048a 2962437i bk13: 13040a 2956561i bk14: 13708a 2958528i bk15: 13724a 2951483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19466
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793298 n_act=12883 n_pre=12867 n_req=91231 n_rd=214092 n_write=109509 bw_util=0.2059
n_activity=811529 dram_eff=0.7975
bk0: 13812a 2961214i bk1: 13824a 2955589i bk2: 13484a 2960304i bk3: 13484a 2956161i bk4: 13260a 2964613i bk5: 13276a 2956650i bk6: 13264a 2972019i bk7: 13276a 2966371i bk8: 13248a 2975420i bk9: 13256a 2966767i bk10: 13200a 2956866i bk11: 13188a 2954831i bk12: 13040a 2964777i bk13: 13032a 2958634i bk14: 13736a 2954790i bk15: 13712a 2954729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14982
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793104 n_act=12907 n_pre=12891 n_req=91260 n_rd=214140 n_write=109607 bw_util=0.206
n_activity=810657 dram_eff=0.7987
bk0: 13832a 2957524i bk1: 13820a 2951867i bk2: 13500a 2956242i bk3: 13484a 2952084i bk4: 13260a 2966669i bk5: 13272a 2956540i bk6: 13260a 2972119i bk7: 13256a 2968067i bk8: 13268a 2968119i bk9: 13268a 2961691i bk10: 13188a 2956742i bk11: 13180a 2951507i bk12: 13036a 2964084i bk13: 13044a 2956237i bk14: 13752a 2956365i bk15: 13720a 2953117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17691
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793494 n_act=12797 n_pre=12781 n_req=91218 n_rd=214052 n_write=109525 bw_util=0.2059
n_activity=808465 dram_eff=0.8005
bk0: 13828a 2958997i bk1: 13820a 2956407i bk2: 13488a 2961301i bk3: 13496a 2951421i bk4: 13260a 2965108i bk5: 13260a 2956493i bk6: 13264a 2969812i bk7: 13268a 2968312i bk8: 13268a 2970874i bk9: 13256a 2966668i bk10: 13172a 2958699i bk11: 13164a 2954275i bk12: 13044a 2963189i bk13: 13032a 2957677i bk14: 13724a 2958560i bk15: 13708a 2953757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793202 n_act=12858 n_pre=12842 n_req=91257 n_rd=214136 n_write=109611 bw_util=0.206
n_activity=809059 dram_eff=0.8003
bk0: 13824a 2956111i bk1: 13824a 2955872i bk2: 13476a 2962740i bk3: 13488a 2954740i bk4: 13260a 2965142i bk5: 13280a 2955994i bk6: 13260a 2971780i bk7: 13260a 2966699i bk8: 13292a 2968874i bk9: 13264a 2967273i bk10: 13180a 2957606i bk11: 13180a 2953445i bk12: 13064a 2964403i bk13: 13068a 2959590i bk14: 13704a 2958684i bk15: 13712a 2952835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15608
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0x800ff280, atomic=0 1 entries : 0x7f3aa2fe87a0 :  mf: uid=20283805, sid25:w21, part=9, addr=0x800ff280, load , size=32, unknown  status = IN_PARTITION_DRAM (5267842), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793199 n_act=12855 n_pre=12839 n_req=91295 n_rd=214120 n_write=109636 bw_util=0.206
n_activity=809268 dram_eff=0.8001
bk0: 13816a 2959468i bk1: 13812a 2954731i bk2: 13492a 2960126i bk3: 13488a 2955077i bk4: 13256a 2966418i bk5: 13260a 2958793i bk6: 13268a 2973104i bk7: 13252a 2966794i bk8: 13256a 2968341i bk9: 13264a 2965416i bk10: 13180a 2954775i bk11: 13180a 2952821i bk12: 13068a 2964346i bk13: 13088a 2955869i bk14: 13716a 2958805i bk15: 13724a 2951801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17042
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3142649 n_nop=2793488 n_act=12756 n_pre=12740 n_req=91267 n_rd=214104 n_write=109561 bw_util=0.206
n_activity=808194 dram_eff=0.801
bk0: 13832a 2960340i bk1: 13820a 2955774i bk2: 13484a 2960676i bk3: 13476a 2955954i bk4: 13256a 2967859i bk5: 13256a 2960243i bk6: 13264a 2969857i bk7: 13256a 2965676i bk8: 13264a 2969728i bk9: 13280a 2964732i bk10: 13180a 2959280i bk11: 13184a 2953833i bk12: 13064a 2963208i bk13: 13068a 2957527i bk14: 13708a 2961406i bk15: 13712a 2954223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92499, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43906, Reservation_fails = 136
L2_cache_bank[1]: Access = 92518, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43881, Reservation_fails = 214
L2_cache_bank[2]: Access = 92413, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43801, Reservation_fails = 190
L2_cache_bank[3]: Access = 92441, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43869, Reservation_fails = 196
L2_cache_bank[4]: Access = 92406, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43842, Reservation_fails = 164
L2_cache_bank[5]: Access = 92434, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43814, Reservation_fails = 181
L2_cache_bank[6]: Access = 92387, Miss = 26744, Miss_rate = 0.289, Pending_hits = 43844, Reservation_fails = 190
L2_cache_bank[7]: Access = 92419, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43864, Reservation_fails = 156
L2_cache_bank[8]: Access = 92442, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43834, Reservation_fails = 211
L2_cache_bank[9]: Access = 92465, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43851, Reservation_fails = 134
L2_cache_bank[10]: Access = 92448, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43832, Reservation_fails = 176
L2_cache_bank[11]: Access = 92456, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43872, Reservation_fails = 173
L2_cache_bank[12]: Access = 92446, Miss = 26774, Miss_rate = 0.290, Pending_hits = 43800, Reservation_fails = 189
L2_cache_bank[13]: Access = 92468, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43851, Reservation_fails = 194
L2_cache_bank[14]: Access = 92432, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43849, Reservation_fails = 227
L2_cache_bank[15]: Access = 92433, Miss = 26751, Miss_rate = 0.289, Pending_hits = 43845, Reservation_fails = 166
L2_cache_bank[16]: Access = 92475, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43867, Reservation_fails = 153
L2_cache_bank[17]: Access = 92483, Miss = 26769, Miss_rate = 0.289, Pending_hits = 43863, Reservation_fails = 136
L2_cache_bank[18]: Access = 92487, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43913, Reservation_fails = 144
L2_cache_bank[19]: Access = 92507, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43894, Reservation_fails = 150
L2_cache_bank[20]: Access = 92486, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43875, Reservation_fails = 160
L2_cache_bank[21]: Access = 92484, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43936, Reservation_fails = 137
L2_total_cache_accesses = 2034029
L2_total_cache_misses = 588742
L2_total_cache_miss_rate = 0.2894
L2_total_cache_pending_hits = 964903
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 843591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1377780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=4330261
icnt_total_pkts_simt_to_mem=3280105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7284
	minimum = 6
	maximum = 64
Network latency average = 9.95061
	minimum = 6
	maximum = 57
Slowest packet = 3679167
Flit latency average = 9.0793
	minimum = 6
	maximum = 55
Slowest flit = 7171215
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.094155
	minimum = 0.0838535 (at node 10)
	maximum = 0.10705 (at node 29)
Accepted packet rate average = 0.094155
	minimum = 0.0838535 (at node 10)
	maximum = 0.10705 (at node 29)
Injected flit rate average = 0.188249
	minimum = 0.139764 (at node 10)
	maximum = 0.249528 (at node 29)
Accepted flit rate average= 0.188249
	minimum = 0.178229 (at node 35)
	maximum = 0.196571 (at node 17)
Injected packet length average = 1.99935
Accepted packet length average = 1.99935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.149 (15 samples)
	minimum = 6 (15 samples)
	maximum = 109.6 (15 samples)
Network latency average = 10.1813 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.2 (15 samples)
Flit latency average = 10.0498 (15 samples)
	minimum = 6 (15 samples)
	maximum = 100.133 (15 samples)
Fragmentation average = 0.035035 (15 samples)
	minimum = 0 (15 samples)
	maximum = 40.7333 (15 samples)
Injected packet rate average = 0.0605636 (15 samples)
	minimum = 0.0538517 (15 samples)
	maximum = 0.0689373 (15 samples)
Accepted packet rate average = 0.0605636 (15 samples)
	minimum = 0.0538517 (15 samples)
	maximum = 0.0689373 (15 samples)
Injected flit rate average = 0.112855 (15 samples)
	minimum = 0.0799158 (15 samples)
	maximum = 0.154648 (15 samples)
Accepted flit rate average = 0.112855 (15 samples)
	minimum = 0.101906 (15 samples)
	maximum = 0.122015 (15 samples)
Injected packet size average = 1.86341 (15 samples)
Accepted packet size average = 1.86341 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 56 sec (3056 sec)
gpgpu_simulation_rate = 109801 (inst/sec)
gpgpu_simulation_rate = 1723 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 125514
gpu_sim_insn = 20978048
gpu_ipc =     167.1371
gpu_tot_sim_cycle = 5615507
gpu_tot_sim_insn = 356530116
gpu_tot_ipc =      63.4903
gpu_tot_issued_cta = 1048576
max_total_param_size = 0
gpu_stall_dramfull = 343567
gpu_stall_icnt2sh    = 101372
partiton_reqs_in_parallel = 2761308
partiton_reqs_in_parallel_total    = 36890795
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0612
partiton_reqs_in_parallel_util = 2761308
partiton_reqs_in_parallel_util_total    = 36890795
gpu_sim_cycle_parition_util = 125514
gpu_tot_sim_cycle_parition_util    = 1691752
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8196
partiton_replys_in_parallel = 67201
partiton_replys_in_parallel_total    = 2034029
L2_BW  =      50.7480 GB/Sec
L2_BW_total  =      35.4666 GB/Sec
gpu_total_sim_rate=110586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12787428
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6356992
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6355200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12781129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6356992
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12787428
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
30918, 30446, 30642, 30281, 30707, 30219, 30594, 30215, 30449, 30048, 30509, 29841, 30366, 29709, 30084, 29351, 30063, 29198, 29803, 29096, 29690, 28842, 29493, 28583, 29243, 28576, 29006, 28373, 28947, 28264, 28973, 27950, 
gpgpu_n_tot_thrd_icount = 749197440
gpgpu_n_tot_w_icount = 23412420
gpgpu_n_stall_shd_mem = 435156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1444852
gpgpu_n_mem_write_global = 656126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23071732
gpgpu_n_store_insn = 10486523
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 101711872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1898796	W0_Idle:66408736	W0_Scoreboard:12863567	W1:16068	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:23396343	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11554736 {8:1444342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45119408 {40:66302,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87133808 {40:526838,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5249008 {8:656126,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 408 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5611099 
mrq_lat_table:298649 	17127 	25592 	48267 	94834 	139682 	199356 	113179 	72390 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1221786 	725988 	134913 	11716 	785 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	48 	1735602 	191807 	14779 	4968 	87582 	42242 	16620 	850 	136 	778 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	971831 	449435 	23586 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1092 	181 	240 	47 	21 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.920213  7.957276  6.555806  6.741599  6.568130  6.969363  8.409763  8.197407  6.688734  6.768779  6.139659  6.460247  7.195680  7.793103  6.301706  6.353384 
dram[1]:  7.850924  8.181070  6.506145  6.934446  6.780952  7.055762  7.895833  8.240580  6.459641  6.922984  6.397993  6.532423  7.709414  7.991513  6.126163  6.361588 
dram[2]:  7.663239  8.238227  6.572881  6.753775  6.917275  7.038414  8.156384  7.842975  6.498871  6.843044  6.262527  6.544938  7.517976  7.908964  6.105372  6.293305 
dram[3]:  7.962567  8.236514  6.382838  6.554802  6.486332  6.756532  7.854972  8.032486  6.623272  6.835910  6.520454  6.561003  7.087609  7.486773  6.097938  6.125000 
dram[4]:  7.864116  8.429178  6.335519  6.399780  6.433898  7.014797  7.710027  8.238785  6.749121  6.951691  6.500566  6.712617  7.374185  7.904895  6.173777  6.344385 
dram[5]:  7.832895  8.212414  6.211991  6.636156  6.731361  6.928136  7.715061  8.153296  6.700466  6.774117  6.196121  6.506787  7.280566  7.689796  5.974824  6.363050 
dram[6]:  7.756193  7.821522  6.034232  6.408389  6.801198  6.813174  8.028289  8.600605  6.500564  6.735672  6.179377  6.539249  7.536000  7.415465  6.185224  6.443478 
dram[7]:  7.704134  8.213499  6.211991  6.327887  6.756532  6.982822  7.864454  8.242029  6.476940  6.787736  6.397550  6.475761  7.531291  7.997171  6.069601  6.365880 
dram[8]:  7.437656  8.243430  6.311208  6.578887  6.887273  7.042027  7.872576  8.374080  6.311062  6.687572  6.289156  6.510204  7.464474  7.497355  6.194561  6.321961 
dram[9]:  7.936085  8.237898  6.162248  6.507847  7.139447  7.143216  8.009859  8.239477  6.349119  6.651672  6.266085  6.325275  7.285347  7.430628  6.279365  6.333333 
dram[10]:  7.861477  8.394366  6.258900  6.625143  6.851807  7.082192  7.752044  8.341642  6.337363  6.563140  6.509626  6.640878  7.418848  7.629879  6.168574  6.515952 
average row locality = 1017111/146068 = 6.963271
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3505      3506      3428      3428      3367      3368      3364      3368      3369      3370      3348      3354      3310      3301      3468      3469 
dram[1]:      3503      3511      3433      3430      3368      3368      3367      3367      3371      3363      3339      3341      3300      3301      3474      3473 
dram[2]:      3508      3506      3429      3428      3365      3364      3366      3370      3366      3365      3347      3348      3300      3298      3470      3472 
dram[3]:      3504      3507      3423      3424      3371      3371      3365      3368      3361      3363      3341      3347      3306      3306      3469      3477 
dram[4]:      3511      3508      3422      3426      3369      3367      3371      3367      3364      3365      3342      3343      3303      3304      3479      3483 
dram[5]:      3505      3505      3424      3422      3368      3369      3366      3368      3364      3366      3346      3347      3303      3301      3485      3480 
dram[6]:      3506      3507      3430      3424      3365      3367      3364      3364      3372      3365      3347      3344      3302      3306      3492      3479 
dram[7]:      3507      3510      3424      3423      3374      3372      3365      3368      3368      3366      3343      3342      3304      3302      3483      3483 
dram[8]:      3510      3507      3420      3421      3366      3372      3368      3368      3373      3366      3342      3343      3311      3310      3475      3481 
dram[9]:      3505      3505      3430      3424      3364      3366      3367      3364      3364      3366      3343      3345      3311      3315      3482      3481 
dram[10]:      3508      3507      3422      3419      3366      3366      3370      3368      3372      3370      3345      3345      3310      3310      3480      3477 
total reads: 597548
bank skew: 3511/3298 = 1.06
chip skew: 54335/54302 = 1.00
number of total write accesses:
dram[0]:      2451      2454      2387      2390      2321      2319      2321      2321      2390      2397      2411      2415      2353      2349      2443      2446 
dram[1]:      2448      2453      2390      2388      2328      2326      2318      2319      2391      2390      2400      2401      2351      2349      2450      2456 
dram[2]:      2454      2442      2388      2387      2321      2316      2319      2324      2392      2390      2402      2405      2346      2349      2440      2450 
dram[3]:      2452      2448      2379      2377      2324      2318      2322      2319      2388      2386      2397      2407      2357      2354      2446      2452 
dram[4]:      2450      2443      2375      2385      2325      2322      2319      2326      2393      2391      2398      2403      2353      2348      2454      2449 
dram[5]:      2448      2449      2378      2378      2320      2319      2320      2323      2385      2392      2404      2405      2354      2351      2448      2444 
dram[6]:      2443      2453      2387      2382      2314      2322      2312      2321      2394      2394      2406      2404      2350      2352      2452      2449 
dram[7]:      2456      2453      2378      2386      2315      2319      2321      2319      2390      2390      2402      2402      2352      2352      2447      2450 
dram[8]:      2455      2453      2380      2375      2316      2325      2316      2318      2389      2392      2400      2399      2362      2358      2447      2449 
dram[9]:      2455      2451      2381      2381      2319      2320      2320      2313      2401      2401      2403      2411      2357      2362      2452      2447 
dram[10]:      2451      2453      2380      2378      2321      2321      2320      2321      2395      2399      2403      2406      2358      2359      2448      2446 
total reads: 419563
bank skew: 2456/2312 = 1.06
chip skew: 38174/38118 = 1.00
average mf latency per bank:
dram[0]:        899       908       639       650      1092      1101       965       980       673       682       902       908       846       853       673       684
dram[1]:        910       921       642       649      1092      1093       969       979       675       673       919       920       841       848       678       686
dram[2]:        909       918       638       646      1069      1078      1011      1016       670       674       904       911       901       911       675       683
dram[3]:        911       917       639       654      1064      1069      1012       996       674       681       906       916       898       905       676       684
dram[4]:        913       918       645       648      1125      1129       992       999       675       677       910       910       878       820       689       691
dram[5]:        908       916       639       648      1121      1127       989       996       672       678       863       868       811       817       687       695
dram[6]:        908       916       641       648      1128      1134       991       996       672       677       860       868       809       817       686       691
dram[7]:        922       926       640       645      1130      1136      1044      1048       673       674       865       861       809       819       688       686
dram[8]:        915       876       657       662      1125      1128      1030      1039       666       670       848       852       833       839       667       670
dram[9]:        873       880       655       666      1126      1134       995       959       679       687       851       855       837       842       678       685
dram[10]:        873       880       655       642      1095      1104       950       956       679       683       901       907       833       841       674       684
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020690 n_act=13229 n_pre=13213 n_req=92491 n_rd=217292 n_write=111285 bw_util=0.1947
n_activity=833384 dram_eff=0.7885
bk0: 14020a 3193310i bk1: 14024a 3187089i bk2: 13712a 3193014i bk3: 13712a 3186399i bk4: 13468a 3193946i bk5: 13472a 3189310i bk6: 13456a 3205530i bk7: 13472a 3196557i bk8: 13476a 3202527i bk9: 13480a 3195668i bk10: 13392a 3188926i bk11: 13416a 3183881i bk12: 13240a 3193865i bk13: 13204a 3188484i bk14: 13872a 3191815i bk15: 13876a 3184200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3021030 n_act=13116 n_pre=13100 n_req=92467 n_rd=217236 n_write=111227 bw_util=0.1946
n_activity=832993 dram_eff=0.7886
bk0: 14012a 3192351i bk1: 14044a 3185150i bk2: 13732a 3188578i bk3: 13720a 3186515i bk4: 13472a 3195317i bk5: 13472a 3188641i bk6: 13468a 3202484i bk7: 13468a 3195612i bk8: 13484a 3205486i bk9: 13452a 3198443i bk10: 13356a 3188220i bk11: 13364a 3185942i bk12: 13200a 3195322i bk13: 13204a 3189935i bk14: 13896a 3187252i bk15: 13892a 3181714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91532
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020932 n_act=13196 n_pre=13180 n_req=92427 n_rd=217208 n_write=111193 bw_util=0.1946
n_activity=834635 dram_eff=0.7869
bk0: 14032a 3189199i bk1: 14024a 3187198i bk2: 13716a 3191898i bk3: 13712a 3188870i bk4: 13460a 3197571i bk5: 13456a 3188507i bk6: 13464a 3207498i bk7: 13480a 3197605i bk8: 13464a 3200553i bk9: 13460a 3196892i bk10: 13388a 3190122i bk11: 13392a 3187170i bk12: 13200a 3196611i bk13: 13192a 3189640i bk14: 13880a 3191797i bk15: 13888a 3184915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020583 n_act=13376 n_pre=13360 n_req=92429 n_rd=217212 n_write=111178 bw_util=0.1946
n_activity=834368 dram_eff=0.7872
bk0: 14016a 3192234i bk1: 14028a 3187973i bk2: 13692a 3192246i bk3: 13696a 3185010i bk4: 13484a 3193978i bk5: 13484a 3187799i bk6: 13460a 3203198i bk7: 13472a 3198387i bk8: 13444a 3203216i bk9: 13452a 3198096i bk10: 13364a 3191209i bk11: 13388a 3184887i bk12: 13224a 3195029i bk13: 13224a 3189336i bk14: 13876a 3190633i bk15: 13908a 3183164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89082
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020816 n_act=13210 n_pre=13194 n_req=92458 n_rd=217296 n_write=111193 bw_util=0.1946
n_activity=834074 dram_eff=0.7877
bk0: 14044a 3189483i bk1: 14032a 3186224i bk2: 13688a 3193107i bk3: 13704a 3182707i bk4: 13476a 3194759i bk5: 13468a 3188607i bk6: 13484a 3202135i bk7: 13468a 3195759i bk8: 13456a 3203655i bk9: 13460a 3197642i bk10: 13368a 3190538i bk11: 13372a 3185173i bk12: 13212a 3194309i bk13: 13216a 3188174i bk14: 13916a 3189998i bk15: 13932a 3182863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90663
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020600 n_act=13350 n_pre=13334 n_req=92437 n_rd=217276 n_write=111149 bw_util=0.1946
n_activity=836318 dram_eff=0.7854
bk0: 14020a 3192915i bk1: 14020a 3187380i bk2: 13696a 3191657i bk3: 13688a 3187325i bk4: 13472a 3195714i bk5: 13476a 3187670i bk6: 13464a 3203624i bk7: 13472a 3197853i bk8: 13456a 3206509i bk9: 13464a 3197799i bk10: 13384a 3188388i bk11: 13388a 3186195i bk12: 13212a 3196411i bk13: 13204a 3190246i bk14: 13940a 3186190i bk15: 13920a 3186027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.86495
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020376 n_act=13383 n_pre=13367 n_req=92469 n_rd=217336 n_write=111247 bw_util=0.1947
n_activity=836366 dram_eff=0.7857
bk0: 14024a 3189418i bk1: 14028a 3183359i bk2: 13720a 3187580i bk3: 13696a 3183366i bk4: 13460a 3197941i bk5: 13468a 3187607i bk6: 13456a 3203777i bk7: 13456a 3199517i bk8: 13488a 3199171i bk9: 13460a 3192913i bk10: 13388a 3187868i bk11: 13376a 3182612i bk12: 13208a 3195818i bk13: 13224a 3187848i bk14: 13968a 3187788i bk15: 13916a 3184646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89014
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020534 n_act=13311 n_pre=13295 n_req=92466 n_rd=217336 n_write=111233 bw_util=0.1947
n_activity=834888 dram_eff=0.7871
bk0: 14028a 3190714i bk1: 14040a 3187920i bk2: 13696a 3192555i bk3: 13692a 3182897i bk4: 13496a 3195910i bk5: 13488a 3187180i bk6: 13460a 3201519i bk7: 13472a 3199704i bk8: 13472a 3201842i bk9: 13464a 3197853i bk10: 13372a 3189965i bk11: 13368a 3185441i bk12: 13216a 3194942i bk13: 13208a 3189376i bk14: 13932a 3189989i bk15: 13932a 3184749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87813
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020460 n_act=13339 n_pre=13323 n_req=92467 n_rd=217332 n_write=111255 bw_util=0.1947
n_activity=833985 dram_eff=0.788
bk0: 14040a 3187652i bk1: 14028a 3187492i bk2: 13680a 3194203i bk3: 13684a 3186215i bk4: 13464a 3196143i bk5: 13488a 3186958i bk6: 13472a 3203292i bk7: 13472a 3197957i bk8: 13492a 3200007i bk9: 13464a 3198208i bk10: 13368a 3189061i bk11: 13372a 3184704i bk12: 13244a 3196040i bk13: 13240a 3191304i bk14: 13900a 3190218i bk15: 13924a 3184080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87091
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020471 n_act=13325 n_pre=13309 n_req=92506 n_rd=217328 n_write=111276 bw_util=0.1947
n_activity=834489 dram_eff=0.7876
bk0: 14020a 3191370i bk1: 14020a 3186472i bk2: 13720a 3191305i bk3: 13696a 3186512i bk4: 13456a 3197684i bk5: 13464a 3189748i bk6: 13468a 3204704i bk7: 13456a 3198097i bk8: 13456a 3199476i bk9: 13464a 3196553i bk10: 13372a 3186079i bk11: 13380a 3183761i bk12: 13244a 3196066i bk13: 13260a 3187568i bk14: 13928a 3190111i bk15: 13924a 3183215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88426
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3375709 n_nop=3020684 n_act=13234 n_pre=13218 n_req=92494 n_rd=217340 n_write=111233 bw_util=0.1947
n_activity=833758 dram_eff=0.7882
bk0: 14032a 3192062i bk1: 14028a 3187298i bk2: 13688a 3191884i bk3: 13676a 3187180i bk4: 13464a 3199109i bk5: 13464a 3191311i bk6: 13480a 3201325i bk7: 13472a 3196981i bk8: 13488a 3200765i bk9: 13480a 3195841i bk10: 13380a 3190648i bk11: 13380a 3185042i bk12: 13240a 3194994i bk13: 13240a 3189219i bk14: 13920a 3192774i bk15: 13908a 3185612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88607

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95551, Miss = 27159, Miss_rate = 0.284, Pending_hits = 46499, Reservation_fails = 136
L2_cache_bank[1]: Access = 95578, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46467, Reservation_fails = 214
L2_cache_bank[2]: Access = 95466, Miss = 27155, Miss_rate = 0.284, Pending_hits = 46385, Reservation_fails = 190
L2_cache_bank[3]: Access = 95484, Miss = 27154, Miss_rate = 0.284, Pending_hits = 46443, Reservation_fails = 196
L2_cache_bank[4]: Access = 95456, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46416, Reservation_fails = 164
L2_cache_bank[5]: Access = 95473, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46376, Reservation_fails = 181
L2_cache_bank[6]: Access = 95419, Miss = 27140, Miss_rate = 0.284, Pending_hits = 46431, Reservation_fails = 190
L2_cache_bank[7]: Access = 95464, Miss = 27163, Miss_rate = 0.285, Pending_hits = 46461, Reservation_fails = 156
L2_cache_bank[8]: Access = 95506, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46407, Reservation_fails = 211
L2_cache_bank[9]: Access = 95515, Miss = 27163, Miss_rate = 0.284, Pending_hits = 46435, Reservation_fails = 134
L2_cache_bank[10]: Access = 95495, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46418, Reservation_fails = 176
L2_cache_bank[11]: Access = 95498, Miss = 27158, Miss_rate = 0.284, Pending_hits = 46448, Reservation_fails = 173
L2_cache_bank[12]: Access = 95505, Miss = 27178, Miss_rate = 0.285, Pending_hits = 46358, Reservation_fails = 189
L2_cache_bank[13]: Access = 95519, Miss = 27156, Miss_rate = 0.284, Pending_hits = 46407, Reservation_fails = 194
L2_cache_bank[14]: Access = 95502, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46389, Reservation_fails = 227
L2_cache_bank[15]: Access = 95510, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46430, Reservation_fails = 166
L2_cache_bank[16]: Access = 95537, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46438, Reservation_fails = 153
L2_cache_bank[17]: Access = 95535, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46448, Reservation_fails = 136
L2_cache_bank[18]: Access = 95554, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46484, Reservation_fails = 144
L2_cache_bank[19]: Access = 95561, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46485, Reservation_fails = 150
L2_cache_bank[20]: Access = 95559, Miss = 27173, Miss_rate = 0.284, Pending_hits = 46458, Reservation_fails = 160
L2_cache_bank[21]: Access = 95543, Miss = 27162, Miss_rate = 0.284, Pending_hits = 46529, Reservation_fails = 137
L2_total_cache_accesses = 2101230
L2_total_cache_misses = 597548
L2_total_cache_miss_rate = 0.2844
L2_total_cache_pending_hits = 1021612
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 900300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1444852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 656126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=4464538
icnt_total_pkts_simt_to_mem=3347690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0397
	minimum = 6
	maximum = 41
Network latency average = 9.7734
	minimum = 6
	maximum = 36
Slowest packet = 4068303
Flit latency average = 9.60301
	minimum = 6
	maximum = 35
Slowest flit = 7736051
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0107082
	minimum = 0.00938947 (at node 0)
	maximum = 0.0122577 (at node 43)
Accepted packet rate average = 0.0107082
	minimum = 0.00938947 (at node 0)
	maximum = 0.0122577 (at node 43)
Injected flit rate average = 0.016083
	minimum = 0.00940142 (at node 0)
	maximum = 0.0245114 (at node 43)
Accepted flit rate average= 0.016083
	minimum = 0.0121462 (at node 34)
	maximum = 0.0194203 (at node 25)
Injected packet length average = 1.50193
Accepted packet length average = 1.50193
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0796 (16 samples)
	minimum = 6 (16 samples)
	maximum = 105.312 (16 samples)
Network latency average = 10.1558 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97.125 (16 samples)
Flit latency average = 10.0218 (16 samples)
	minimum = 6 (16 samples)
	maximum = 96.0625 (16 samples)
Fragmentation average = 0.0328454 (16 samples)
	minimum = 0 (16 samples)
	maximum = 38.1875 (16 samples)
Injected packet rate average = 0.0574477 (16 samples)
	minimum = 0.0510728 (16 samples)
	maximum = 0.0653948 (16 samples)
Accepted packet rate average = 0.0574477 (16 samples)
	minimum = 0.0510728 (16 samples)
	maximum = 0.0653948 (16 samples)
Injected flit rate average = 0.106807 (16 samples)
	minimum = 0.0755087 (16 samples)
	maximum = 0.146514 (16 samples)
Accepted flit rate average = 0.106807 (16 samples)
	minimum = 0.0962957 (16 samples)
	maximum = 0.115603 (16 samples)
Injected packet size average = 1.8592 (16 samples)
Accepted packet size average = 1.8592 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 44 sec (3224 sec)
gpgpu_simulation_rate = 110586 (inst/sec)
gpgpu_simulation_rate = 1741 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 41837
gpu_sim_insn = 23069952
gpu_ipc =     551.4246
gpu_tot_sim_cycle = 5879494
gpu_tot_sim_insn = 379600068
gpu_tot_ipc =      64.5634
gpu_tot_issued_cta = 1114112
max_total_param_size = 0
gpu_stall_dramfull = 343641
gpu_stall_icnt2sh    = 118078
partiton_reqs_in_parallel = 920340
partiton_reqs_in_parallel_total    = 39652103
partiton_level_parallism =      21.9982
partiton_level_parallism_total  =       6.9007
partiton_reqs_in_parallel_util = 920340
partiton_reqs_in_parallel_util_total    = 39652103
gpu_sim_cycle_parition_util = 41837
gpu_tot_sim_cycle_parition_util    = 1817266
partiton_level_parallism_util =      21.9982
partiton_level_parallism_util_total  =      21.8237
partiton_replys_in_parallel = 197120
partiton_replys_in_parallel_total    = 2101230
L2_BW  =     446.5861 GB/Sec
L2_BW_total  =      37.0520 GB/Sec
gpu_total_sim_rate=110188

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13574628
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6619136
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6617344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13568329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6619136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13574628
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32916, 32417, 32613, 32279, 32705, 32169, 32592, 32159, 32420, 32046, 32507, 31839, 32364, 31686, 32094, 31322, 32034, 31169, 31801, 31073, 31661, 30786, 31464, 30527, 31226, 30520, 30956, 30317, 30918, 30235, 30971, 29894, 
gpgpu_n_tot_thrd_icount = 797481088
gpgpu_n_tot_w_icount = 24921284
gpgpu_n_stall_shd_mem = 435173
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1575924
gpgpu_n_mem_write_global = 722174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25168884
gpgpu_n_store_insn = 11535611
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 105906176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1949013	W0_Idle:66417629	W0_Scoreboard:13899832	W1:17604	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:24903671	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12603312 {8:1575414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49858480 {40:66814,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96570992 {40:526838,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5777392 {8:722174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 393 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5879493 
mrq_lat_table:324040 	19038 	28794 	54189 	105635 	157979 	223150 	117944 	72881 	7951 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1322975 	821480 	135352 	11716 	785 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1909471 	214278 	15554 	4972 	87582 	42242 	16620 	850 	136 	778 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1053653 	495358 	26913 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197728 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1169 	187 	240 	47 	21 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.636577  7.681979  6.481633  6.569215  6.490586  6.876940  7.976864  7.844501  6.493802  6.635021  6.030652  6.252726  6.979753  7.513350  6.164919  6.234104 
dram[1]:  7.477612  7.868516  6.365000  6.747614  6.566596  6.770153  7.405018  7.677380  6.364372  6.810195  6.281281  6.382114  7.319149  7.492140  5.914234  6.214012 
dram[2]:  7.330337  7.904126  6.275420  6.577640  6.755991  6.812088  7.553528  7.506039  6.361336  6.734979  5.977208  6.360970  7.221704  7.580172  5.862194  6.217099 
dram[3]:  7.775656  7.913730  6.251479  6.422493  6.257805  6.504712  7.447779  7.724782  6.603158  6.683706  6.322256  6.417347  6.774017  7.111111  5.952118  6.028837 
dram[4]:  7.449772  8.098259  6.223206  6.138164  6.198405  6.774017  7.477108  7.600245  6.521784  6.793513  6.294885  6.364372  6.885683  7.415072  6.090141  6.134215 
dram[5]:  7.580908  7.767581  5.991493  6.457230  6.550159  6.844371  7.384524  7.819899  6.525988  6.584293  5.963033  6.371834  7.006780  7.507879  5.839029  6.331378 
dram[6]:  7.374858  7.450913  5.908837  6.228880  6.712893  6.575212  7.720698  8.246011  6.345766  6.594963  6.028736  6.256716  7.271127  7.005650  6.106203  6.367387 
dram[7]:  7.387316  7.838943  6.022792  6.114644  6.575212  6.784699  7.546229  7.956354  6.377665  6.698294  6.220792  6.242545  7.132336  7.581395  5.965041  6.277832 
dram[8]:  7.158991  7.876812  6.099039  6.505652  6.671690  6.904444  7.556638  8.105883  6.163565  6.593914  6.087209  6.441026  7.120275  7.280188  6.063671  6.248795 
dram[9]:  7.638173  7.924666  6.152279  6.345000  6.825082  6.983108  7.704348  7.846642  6.253479  6.566215  6.180924  6.144390  6.965247  7.218097  6.170314  6.140152 
dram[10]:  7.491954  8.009828  6.123672  6.471910  6.570370  6.889012  7.453782  7.962773  6.254220  6.506198  6.335348  6.489164  7.072810  7.341608  6.031657  6.343781 
average row locality = 1111686/164731 = 6.748493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3890      3890      3804      3805      3735      3736      3734      3737      3737      3735      3715      3722      3678      3668      3848      3848 
dram[1]:      3888      3894      3809      3808      3736      3738      3735      3735      3739      3732      3707      3710      3668      3671      3855      3851 
dram[2]:      3892      3891      3806      3806      3732      3732      3736      3739      3734      3732      3719      3716      3666      3668      3850      3850 
dram[3]:      3888      3891      3797      3799      3739      3740      3733      3736      3729      3732      3711      3715      3674      3677      3846      3856 
dram[4]:      3897      3892      3796      3805      3738      3735      3739      3737      3734      3734      3709      3713      3673      3672      3859      3866 
dram[5]:      3889      3889      3799      3799      3735      3736      3735      3736      3733      3737      3716      3715      3671      3668      3866      3860 
dram[6]:      3892      3892      3804      3799      3734      3736      3732      3732      3741      3734      3717      3713      3670      3673      3872      3858 
dram[7]:      3892      3893      3798      3800      3743      3741      3733      3735      3735      3736      3713      3709      3673      3669      3862      3864 
dram[8]:      3897      3891      3797      3796      3734      3739      3739      3736      3743      3735      3710      3711      3679      3677      3855      3860 
dram[9]:      3890      3890      3804      3801      3734      3735      3735      3730      3732      3736      3711      3715      3679      3684      3861      3862 
dram[10]:      3893      3891      3796      3795      3735      3736      3740      3736      3741      3739      3715      3712      3679      3678      3860      3858 
total reads: 663170
bank skew: 3897/3666 = 1.06
chip skew: 60304/60263 = 1.00
number of total write accesses:
dram[0]:      2624      2632      2548      2554      2470      2467      2472      2468      2549      2555      2581      2587      2527      2523      2619      2623 
dram[1]:      2625      2629      2556      2555      2476      2477      2463      2476      2549      2547      2568      2570      2524      2525      2627      2624 
dram[2]:      2632      2622      2551      2548      2470      2467      2473      2476      2551      2545      2575      2575      2523      2525      2616      2622 
dram[3]:      2628      2622      2542      2540      2475      2472      2471      2467      2544      2544      2567      2574      2531      2531      2618      2625 
dram[4]:      2629      2619      2533      2548      2479      2470      2467      2480      2553      2550      2567      2575      2531      2527      2627      2624 
dram[5]:      2623      2628      2540      2542      2468      2465      2468      2473      2545      2551      2575      2574      2530      2526      2627      2617 
dram[6]:      2620      2635      2548      2542      2462      2471      2460      2469      2554      2551      2577      2575      2525      2527      2625      2624 
dram[7]:      2631      2629      2544      2547      2464      2467      2470      2463      2547      2547      2570      2571      2525      2525      2622      2621 
dram[8]:      2632      2631      2546      2534      2464      2475      2465      2465      2550      2549      2572      2569      2537      2533      2621      2620 
dram[9]:      2633      2632      2539      2544      2470      2466      2467      2461      2559      2561      2575      2583      2534      2538      2624      2622 
dram[10]:      2625      2629      2542      2541      2474      2471      2469      2467      2557      2559      2576      2576      2538      2533      2618      2619 
total reads: 448516
bank skew: 2635/2460 = 1.07
chip skew: 40808/40743 = 1.00
average mf latency per bank:
dram[0]:        864       874       627       638      1043      1051       926       940       657       667       867       873       815       822       658       669
dram[1]:        874       886       630       636      1043      1044       931       939       660       658       883       884       811       816       663       671
dram[2]:        874       882       626       634      1022      1031       969       975       655       661       869       876       865       874       661       668
dram[3]:        875       882       627       641      1017      1022       970       955       659       666       871       881       863       869       661       669
dram[4]:        877       882       632       636      1072      1078       951       958       659       663       874       875       844       791       673       675
dram[5]:        873       879       627       636      1070      1077       948       955       658       663       832       837       783       790       670       678
dram[6]:        872       880       629       636      1076      1083       950       954       657       662       829       837       781       789       670       675
dram[7]:        885       890       627       633      1077      1083       999      1004       658       659       834       830       782       791       672       670
dram[8]:        879       844       643       649      1073      1077       985       995       651       657       818       822       803       809       652       656
dram[9]:        841       849       641       652      1074      1083       954       922       664       672       820       825       807       811       663       669
dram[10]:        842       848       642       631      1045      1054       912       919       663       667       866       873       803       811       659       669
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fe980, atomic=0 1 entries : 0x7f3aa574b9e0 :  mf: uid=22945263, sid10:w31, part=0, addr=0x800fe9c0, load , size=32, unknown  status = IN_PARTITION_DRAM (5879492), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060817 n_act=14847 n_pre=14831 n_req=101081 n_rd=241128 n_write=121770 bw_util=0.2102
n_activity=909794 dram_eff=0.7978
bk0: 15560a 3252411i bk1: 15560a 3245100i bk2: 15216a 3253009i bk3: 15220a 3243312i bk4: 14940a 3254541i bk5: 14944a 3248677i bk6: 14936a 3264883i bk7: 14948a 3256853i bk8: 14948a 3262962i bk9: 14940a 3255717i bk10: 14860a 3248068i bk11: 14888a 3241552i bk12: 14712a 3253612i bk13: 14672a 3247325i bk14: 15392a 3250076i bk15: 15392a 3242342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7f3aa5341f80 :  mf: uid=22945261, sid00:w14, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (5879491), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060889 n_act=14857 n_pre=14841 n_req=101067 n_rd=241104 n_write=121702 bw_util=0.2101
n_activity=909294 dram_eff=0.798
bk0: 15552a 3249932i bk1: 15576a 3242368i bk2: 15236a 3247219i bk3: 15232a 3244071i bk4: 14944a 3255780i bk5: 14952a 3246345i bk6: 14940a 3261855i bk7: 14940a 3252749i bk8: 14956a 3264412i bk9: 14928a 3258501i bk10: 14828a 3248099i bk11: 14840a 3244736i bk12: 14672a 3254364i bk13: 14684a 3247094i bk14: 15420a 3244938i bk15: 15404a 3239103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02779
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060711 n_act=14951 n_pre=14935 n_req=101040 n_rd=241076 n_write=121720 bw_util=0.2101
n_activity=910938 dram_eff=0.7965
bk0: 15568a 3246601i bk1: 15564a 3245170i bk2: 15224a 3250354i bk3: 15224a 3246300i bk4: 14928a 3257064i bk5: 14928a 3246586i bk6: 14944a 3264114i bk7: 14956a 3256214i bk8: 14936a 3260574i bk9: 14928a 3257155i bk10: 14876a 3247251i bk11: 14864a 3244491i bk12: 14664a 3255368i bk13: 14672a 3246799i bk14: 15400a 3247753i bk15: 15400a 3242393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060608 n_act=15058 n_pre=15042 n_req=101014 n_rd=241052 n_write=121633 bw_util=0.21
n_activity=910577 dram_eff=0.7966
bk0: 15552a 3251797i bk1: 15564a 3245192i bk2: 15188a 3250898i bk3: 15196a 3243175i bk4: 14956a 3253066i bk5: 14960a 3245864i bk6: 14932a 3263073i bk7: 14944a 3258185i bk8: 14916a 3264799i bk9: 14928a 3257741i bk10: 14844a 3249585i bk11: 14860a 3242997i bk12: 14696a 3252682i bk13: 14708a 3245550i bk14: 15384a 3249522i bk15: 15424a 3241268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0151
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060455 n_act=15033 n_pre=15017 n_req=101078 n_rd=241196 n_write=121692 bw_util=0.2102
n_activity=910350 dram_eff=0.7972
bk0: 15588a 3247162i bk1: 15568a 3244251i bk2: 15184a 3251867i bk3: 15220a 3238496i bk4: 14952a 3252469i bk5: 14940a 3247727i bk6: 14956a 3262471i bk7: 14948a 3252915i bk8: 14936a 3263400i bk9: 14936a 3257889i bk10: 14836a 3249828i bk11: 14852a 3241626i bk12: 14692a 3251284i bk13: 14688a 3245519i bk14: 15436a 3247440i bk15: 15464a 3239649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02093
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060584 n_act=15029 n_pre=15013 n_req=101036 n_rd=241136 n_write=121631 bw_util=0.2101
n_activity=912629 dram_eff=0.795
bk0: 15556a 3251055i bk1: 15556a 3244766i bk2: 15196a 3248695i bk3: 15196a 3243365i bk4: 14940a 3255348i bk5: 14944a 3246800i bk6: 14940a 3263724i bk7: 14944a 3257141i bk8: 14932a 3266400i bk9: 14948a 3257077i bk10: 14864a 3245944i bk11: 14860a 3243963i bk12: 14684a 3254576i bk13: 14672a 3248410i bk14: 15464a 3243928i bk15: 15440a 3245211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98564
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060325 n_act=15086 n_pre=15070 n_req=101064 n_rd=241196 n_write=121716 bw_util=0.2102
n_activity=912766 dram_eff=0.7952
bk0: 15568a 3247259i bk1: 15568a 3240137i bk2: 15216a 3246023i bk3: 15196a 3240833i bk4: 14936a 3257593i bk5: 14944a 3245465i bk6: 14928a 3263872i bk7: 14928a 3259357i bk8: 14964a 3259283i bk9: 14936a 3252162i bk10: 14868a 3246006i bk11: 14852a 3239209i bk12: 14680a 3254534i bk13: 14692a 3244438i bk14: 15488a 3245854i bk15: 15432a 3242734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00483
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060577 n_act=15011 n_pre=14995 n_req=101039 n_rd=241184 n_write=121626 bw_util=0.2101
n_activity=911175 dram_eff=0.7964
bk0: 15568a 3249389i bk1: 15572a 3244885i bk2: 15192a 3250686i bk3: 15200a 3239594i bk4: 14972a 3255331i bk5: 14964a 3245424i bk6: 14932a 3262246i bk7: 14940a 3259207i bk8: 14940a 3262782i bk9: 14944a 3257310i bk10: 14852a 3249009i bk11: 14836a 3242883i bk12: 14692a 3253771i bk13: 14676a 3247132i bk14: 15448a 3248609i bk15: 15456a 3242319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99005
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060530 n_act=14980 n_pre=14964 n_req=101062 n_rd=241196 n_write=121723 bw_util=0.2102
n_activity=910283 dram_eff=0.7974
bk0: 15588a 3244898i bk1: 15564a 3245095i bk2: 15188a 3250445i bk3: 15184a 3244420i bk4: 14936a 3255607i bk5: 14956a 3245600i bk6: 14956a 3262607i bk7: 14944a 3257268i bk8: 14972a 3259886i bk9: 14940a 3258264i bk10: 14840a 3246711i bk11: 14844a 3243460i bk12: 14716a 3253791i bk13: 14708a 3249379i bk14: 15420a 3248985i bk15: 15440a 3242693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99511
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060521 n_act=14967 n_pre=14951 n_req=101107 n_rd=241196 n_write=121758 bw_util=0.2102
n_activity=910769 dram_eff=0.797
bk0: 15560a 3249106i bk1: 15560a 3243397i bk2: 15216a 3250466i bk3: 15204a 3242082i bk4: 14936a 3256106i bk5: 14940a 3248526i bk6: 14940a 3264590i bk7: 14920a 3257470i bk8: 14928a 3259251i bk9: 14944a 3255496i bk10: 14844a 3244865i bk11: 14860a 3240189i bk12: 14716a 3254502i bk13: 14736a 3244868i bk14: 15444a 3249081i bk15: 15448a 3240551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00796
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3453393 n_nop=3060651 n_act=14913 n_pre=14897 n_req=101098 n_rd=241216 n_write=121716 bw_util=0.2102
n_activity=910014 dram_eff=0.7976
bk0: 15572a 3249943i bk1: 15564a 3244747i bk2: 15184a 3249205i bk3: 15180a 3244113i bk4: 14940a 3257801i bk5: 14944a 3250053i bk6: 14960a 3261182i bk7: 14944a 3256001i bk8: 14964a 3261100i bk9: 14956a 3256666i bk10: 14860a 3248454i bk11: 14848a 3243534i bk12: 14716a 3252062i bk13: 14712a 3247656i bk14: 15440a 3251877i bk15: 15432a 3243336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00643

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104511, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49473, Reservation_fails = 136
L2_cache_bank[1]: Access = 104538, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49439, Reservation_fails = 214
L2_cache_bank[2]: Access = 104426, Miss = 30137, Miss_rate = 0.289, Pending_hits = 49359, Reservation_fails = 190
L2_cache_bank[3]: Access = 104450, Miss = 30139, Miss_rate = 0.289, Pending_hits = 49419, Reservation_fails = 196
L2_cache_bank[4]: Access = 104428, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49388, Reservation_fails = 164
L2_cache_bank[5]: Access = 104440, Miss = 30134, Miss_rate = 0.289, Pending_hits = 49352, Reservation_fails = 181
L2_cache_bank[6]: Access = 104371, Miss = 30117, Miss_rate = 0.289, Pending_hits = 49402, Reservation_fails = 190
L2_cache_bank[7]: Access = 104421, Miss = 30146, Miss_rate = 0.289, Pending_hits = 49435, Reservation_fails = 156
L2_cache_bank[8]: Access = 104463, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49380, Reservation_fails = 211
L2_cache_bank[9]: Access = 104479, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49410, Reservation_fails = 134
L2_cache_bank[10]: Access = 104456, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49392, Reservation_fails = 176
L2_cache_bank[11]: Access = 104457, Miss = 30140, Miss_rate = 0.289, Pending_hits = 49421, Reservation_fails = 173
L2_cache_bank[12]: Access = 104458, Miss = 30162, Miss_rate = 0.289, Pending_hits = 49333, Reservation_fails = 189
L2_cache_bank[13]: Access = 104479, Miss = 30137, Miss_rate = 0.288, Pending_hits = 49380, Reservation_fails = 194
L2_cache_bank[14]: Access = 104456, Miss = 30149, Miss_rate = 0.289, Pending_hits = 49362, Reservation_fails = 227
L2_cache_bank[15]: Access = 104460, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49402, Reservation_fails = 166
L2_cache_bank[16]: Access = 104504, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49414, Reservation_fails = 153
L2_cache_bank[17]: Access = 104486, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49422, Reservation_fails = 136
L2_cache_bank[18]: Access = 104509, Miss = 30146, Miss_rate = 0.288, Pending_hits = 49460, Reservation_fails = 144
L2_cache_bank[19]: Access = 104525, Miss = 30153, Miss_rate = 0.288, Pending_hits = 49462, Reservation_fails = 150
L2_cache_bank[20]: Access = 104534, Miss = 30159, Miss_rate = 0.289, Pending_hits = 49433, Reservation_fails = 160
L2_cache_bank[21]: Access = 104499, Miss = 30145, Miss_rate = 0.288, Pending_hits = 49504, Reservation_fails = 137
L2_total_cache_accesses = 2298350
L2_total_cache_misses = 663170
L2_total_cache_miss_rate = 0.2885
L2_total_cache_pending_hits = 1087042
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 965727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1575924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=4923802
icnt_total_pkts_simt_to_mem=3676394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.745
	minimum = 6
	maximum = 66
Network latency average = 9.94843
	minimum = 6
	maximum = 66
Slowest packet = 4207522
Flit latency average = 9.08116
	minimum = 6
	maximum = 66
Slowest flit = 8500141
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0942346
	minimum = 0.0838393 (at node 11)
	maximum = 0.107264 (at node 48)
Accepted packet rate average = 0.0942346
	minimum = 0.0838393 (at node 11)
	maximum = 0.107264 (at node 48)
Injected flit rate average = 0.188347
	minimum = 0.139796 (at node 11)
	maximum = 0.249677 (at node 48)
Accepted flit rate average= 0.188347
	minimum = 0.178315 (at node 43)
	maximum = 0.196709 (at node 8)
Injected packet length average = 1.9987
Accepted packet length average = 1.9987
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0599 (17 samples)
	minimum = 6 (17 samples)
	maximum = 103 (17 samples)
Network latency average = 10.1436 (17 samples)
	minimum = 6 (17 samples)
	maximum = 95.2941 (17 samples)
Flit latency average = 9.96651 (17 samples)
	minimum = 6 (17 samples)
	maximum = 94.2941 (17 samples)
Fragmentation average = 0.0309133 (17 samples)
	minimum = 0 (17 samples)
	maximum = 35.9412 (17 samples)
Injected packet rate average = 0.0596116 (17 samples)
	minimum = 0.0530003 (17 samples)
	maximum = 0.0678577 (17 samples)
Accepted packet rate average = 0.0596116 (17 samples)
	minimum = 0.0530003 (17 samples)
	maximum = 0.0678577 (17 samples)
Injected flit rate average = 0.111603 (17 samples)
	minimum = 0.0792903 (17 samples)
	maximum = 0.152583 (17 samples)
Accepted flit rate average = 0.111603 (17 samples)
	minimum = 0.10112 (17 samples)
	maximum = 0.120374 (17 samples)
Injected packet size average = 1.87217 (17 samples)
Accepted packet size average = 1.87217 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 25 sec (3445 sec)
gpgpu_simulation_rate = 110188 (inst/sec)
gpgpu_simulation_rate = 1706 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 230974
gpu_sim_insn = 20984576
gpu_ipc =      90.8525
gpu_tot_sim_cycle = 6332618
gpu_tot_sim_insn = 400584644
gpu_tot_ipc =      63.2574
gpu_tot_issued_cta = 1179648
max_total_param_size = 0
gpu_stall_dramfull = 343641
gpu_stall_icnt2sh    = 118606
partiton_reqs_in_parallel = 5081428
partiton_reqs_in_parallel_total    = 40572443
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2093
partiton_reqs_in_parallel_util = 5081428
partiton_reqs_in_parallel_util_total    = 40572443
gpu_sim_cycle_parition_util = 230974
gpu_tot_sim_cycle_parition_util    = 1859103
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8432
partiton_replys_in_parallel = 68864
partiton_replys_in_parallel_total    = 2298350
L2_BW  =      28.2595 GB/Sec
L2_BW_total  =      35.4315 GB/Sec
gpu_total_sim_rate=108441

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14368228
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7143424
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7141632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14361929
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7143424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14368228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
35055, 34395, 34660, 34277, 34729, 34167, 34590, 34091, 34398, 33978, 34485, 33629, 34339, 33411, 34043, 33044, 33874, 32756, 33572, 32609, 33337, 32324, 33022, 31953, 32698, 31900, 32313, 31651, 32229, 31477, 32259, 31067, 
gpgpu_n_tot_thrd_icount = 841988224
gpgpu_n_tot_w_icount = 26312132
gpgpu_n_stall_shd_mem = 435173
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1644532
gpgpu_n_mem_write_global = 722430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26220532
gpgpu_n_store_insn = 11535867
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114294784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2140149	W0_Idle:75811872	W0_Scoreboard:15913578	W1:32196	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:26279927	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13148080 {8:1643510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49868720 {40:67070,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99294832 {40:594934,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5779440 {8:722430,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 389 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6327935 
mrq_lat_table:335452 	19798 	29128 	54603 	107033 	157995 	223150 	117944 	72881 	7951 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1377431 	834866 	135653 	12257 	965 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1969439 	222137 	15565 	4972 	87582 	42242 	16732 	1173 	618 	883 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1102684 	514819 	27029 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1266 	265 	355 	171 	69 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.544101  7.490352  6.327756  6.362290  6.267928  6.646935  7.752463  7.682539  6.304951  6.453994  5.921933  6.082778  6.872946  7.386068  6.022978  6.075139 
dram[1]:  7.331480  7.751173  6.230174  6.570846  6.398374  6.583072  7.324009  7.516706  6.185257  6.557158  6.130309  6.191821  7.185993  7.374558  5.765378  6.056325 
dram[2]:  7.133909  7.712281  6.107211  6.360672  6.521244  6.642027  7.383353  7.309386  6.142582  6.520492  5.841430  6.199416  7.015677  7.374558  5.702350  6.023875 
dram[3]:  7.560780  7.788416  6.064211  6.266342  6.146484  6.330653  7.316279  7.599034  6.388554  6.451318  6.177843  6.224829  6.601053  6.928256  5.813499  5.865058 
dram[4]:  7.239035  7.963724  6.070956  6.004669  6.012416  6.561001  7.343057  7.470937  6.407444  6.578512  6.131274  6.237255  6.819369  7.226067  5.935018  6.041399 
dram[5]:  7.401124  7.580460  5.835604  6.233981  6.384771  6.588482  7.265896  7.710784  6.339642  6.374000  5.843119  6.230920  6.884742  7.328655  5.703640  6.177191 
dram[6]:  7.272928  7.270627  5.766816  6.072848  6.524403  6.360606  7.587666  8.021656  6.169246  6.417925  5.888170  6.123077  7.119318  6.869517  5.976385  6.243577 
dram[7]:  7.149351  7.579793  5.873059  5.972119  6.368421  6.605456  7.382629  7.853750  6.132692  6.570692  6.007547  6.084210  6.972191  7.352113  5.820195  6.131776 
dram[8]:  6.953733  7.643518  5.934442  6.368787  6.450256  6.698194  7.478003  7.842893  6.009425  6.372000  5.935634  6.286845  6.909890  7.125850  5.941016  6.124183 
dram[9]:  7.457110  7.718129  6.016854  6.184971  6.656085  6.754028  7.592995  7.704295  6.132692  6.385386  5.998117  5.957049  6.804112  7.076490  6.010979  6.012821 
dram[10]:  7.286976  7.788666  6.001871  6.238095  6.359233  6.656085  7.319767  7.848939  6.050189  6.359562  6.157488  6.295455  6.805406  7.192440  5.873769  6.224122 
average row locality = 1126020/171136 = 6.579679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3941      3945      3856      3865      3791      3788      3791      3791      3788      3795      3765      3776      3725      3713      3906      3902 
dram[1]:      3943      3949      3862      3867      3788      3792      3788      3791      3796      3789      3756      3759      3714      3714      3911      3907 
dram[2]:      3949      3948      3860      3860      3791      3791      3793      3798      3793      3787      3770      3770      3715      3713      3908      3910 
dram[3]:      3943      3947      3854      3857      3788      3797      3788      3790      3787      3785      3762      3764      3721      3724      3902      3913 
dram[4]:      3952      3947      3858      3858      3787      3790      3794      3789      3786      3787      3758      3761      3715      3717      3917      3919 
dram[5]:      3942      3945      3855      3851      3789      3793      3786      3788      3789      3791      3769      3768      3719      3716      3926      3913 
dram[6]:      3942      3950      3857      3851      3789      3794      3784      3791      3794      3790      3767      3765      3717      3716      3930      3913 
dram[7]:      3950      3952      3857      3853      3797      3794      3788      3788      3797      3788      3770      3761      3722      3719      3921      3917 
dram[8]:      3955      3949      3854      3848      3792      3796      3791      3793      3796      3790      3761      3761      3728      3726      3906      3913 
dram[9]:      3950      3945      3859      3851      3789      3791      3788      3785      3786      3788      3768      3769      3729      3730      3920      3917 
dram[10]:      3954      3948      3848      3852      3795      3789      3794      3789      3799      3793      3769      3766      3729      3724      3916      3911 
total reads: 672641
bank skew: 3955/3713 = 1.07
chip skew: 61176/61122 = 1.00
number of total write accesses:
dram[0]:      2645      2654      2573      2580      2502      2500      2504      2501      2580      2588      2607      2617      2550      2543      2647      2647 
dram[1]:      2648      2655      2580      2579      2508      2508      2496      2508      2581      2578      2595      2600      2545      2547      2650      2652 
dram[2]:      2657      2646      2577      2577      2502      2499      2505      2510      2583      2577      2603      2603      2550      2548      2644      2650 
dram[3]:      2650      2642      2568      2566      2506      2502      2504      2502      2576      2576      2595      2604      2550      2553      2644      2650 
dram[4]:      2650      2639      2559      2573      2508      2502      2499      2509      2583      2581      2594      2601      2552      2548      2659      2648 
dram[5]:      2645      2650      2570      2570      2500      2499      2499      2504      2576      2583      2600      2600      2553      2550      2656      2641 
dram[6]:      2640      2659      2573      2568      2494      2503      2491      2506      2585      2583      2604      2603      2548      2549      2650      2649 
dram[7]:      2656      2650      2574      2573      2495      2501      2502      2495      2581      2579      2598      2597      2546      2545      2650      2644 
dram[8]:      2658      2655      2573      2559      2497      2507      2498      2497      2580      2582      2602      2595      2560      2559      2641      2646 
dram[9]:      2657      2654      2567      2569      2501      2497      2499      2494      2592      2591      2602      2611      2558      2561      2650      2649 
dram[10]:      2648      2649      2568      2567      2507      2501      2501      2498      2590      2592      2604      2605      2566      2555      2645      2643 
total reads: 453379
bank skew: 2659/2491 = 1.07
chip skew: 41252/41186 = 1.00
average mf latency per bank:
dram[0]:        869       878       634       646      1044      1052       929       943       664       673       871       876       819       826       665       675
dram[1]:        878       890       636       644      1044      1046       933       942       667       665       886       887       817       820       669       678
dram[2]:        878       888       633       642      1023      1033       972       976       662       667       873       879       869       878       667       675
dram[3]:        879       887       635       649      1018      1024       972       956       666       673       874       884       867       873       668       678
dram[4]:        881       886       640       643      1073      1078       953       960       665       669       877       879       848       795       679       682
dram[5]:        877       883       635       643      1071      1078       951       957       664       671       836       841       788       793       677       684
dram[6]:        877       884       636       642      1076      1084       952       957       664       668       833       842       785       794       677       682
dram[7]:        890       895       634       641      1078      1084      1000      1006       667       665       839       835       788       795       679       678
dram[8]:        883       848       650       655      1075      1079       987       997       657       664       822       827       808       815       659       662
dram[9]:        846       854       647       659      1075      1084       956       924       670       678       824       829       812       815       669       676
dram[10]:        847       855       650       639      1046      1056       915       922       669       675       870       875       806       816       667       676
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3483381 n_act=15417 n_pre=15401 n_req=102376 n_rd=244552 n_write=123526 bw_util=0.1896
n_activity=938957 dram_eff=0.784
bk0: 15764a 3679915i bk1: 15780a 3672310i bk2: 15424a 3680264i bk3: 15460a 3670139i bk4: 15164a 3681162i bk5: 15152a 3675286i bk6: 15164a 3691748i bk7: 15164a 3683716i bk8: 15152a 3689907i bk9: 15180a 3682362i bk10: 15060a 3675348i bk11: 15104a 3668408i bk12: 14900a 3681004i bk13: 14852a 3674814i bk14: 15624a 3676942i bk15: 15608a 3669340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57997
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3483513 n_act=15409 n_pre=15393 n_req=102356 n_rd=244504 n_write=123458 bw_util=0.1896
n_activity=937404 dram_eff=0.7851
bk0: 15772a 3677355i bk1: 15796a 3669529i bk2: 15448a 3674387i bk3: 15468a 3670977i bk4: 15152a 3682600i bk5: 15168a 3673212i bk6: 15152a 3688967i bk7: 15164a 3679577i bk8: 15184a 3691130i bk9: 15156a 3685248i bk10: 15024a 3675181i bk11: 15036a 3671531i bk12: 14856a 3681875i bk13: 14856a 3674576i bk14: 15644a 3671949i bk15: 15628a 3665965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58431
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3482933 n_act=15588 n_pre=15572 n_req=102387 n_rd=244624 n_write=123560 bw_util=0.1897
n_activity=941787 dram_eff=0.7819
bk0: 15796a 3673747i bk1: 15792a 3672375i bk2: 15440a 3677338i bk3: 15440a 3673006i bk4: 15164a 3683664i bk5: 15164a 3673352i bk6: 15172a 3691223i bk7: 15192a 3683091i bk8: 15172a 3687113i bk9: 15148a 3683871i bk10: 15080a 3674454i bk11: 15080a 3671382i bk12: 14860a 3682459i bk13: 14852a 3674084i bk14: 15632a 3674595i bk15: 15640a 3669010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55847
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3483136 n_act=15644 n_pre=15628 n_req=102310 n_rd=244488 n_write=123381 bw_util=0.1895
n_activity=939542 dram_eff=0.7831
bk0: 15772a 3679016i bk1: 15788a 3672583i bk2: 15416a 3677850i bk3: 15428a 3670132i bk4: 15152a 3680169i bk5: 15188a 3672506i bk6: 15152a 3690206i bk7: 15160a 3685074i bk8: 15148a 3691557i bk9: 15140a 3684430i bk10: 15048a 3676639i bk11: 15056a 3669865i bk12: 14884a 3679956i bk13: 14896a 3672900i bk14: 15608a 3676423i bk15: 15652a 3668095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57295
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3483213 n_act=15572 n_pre=15556 n_req=102340 n_rd=244540 n_write=123396 bw_util=0.1895
n_activity=938470 dram_eff=0.7841
bk0: 15808a 3674354i bk1: 15788a 3671730i bk2: 15432a 3678879i bk3: 15432a 3665490i bk4: 15148a 3679384i bk5: 15160a 3674364i bk6: 15176a 3689378i bk7: 15156a 3679794i bk8: 15144a 3690601i bk9: 15148a 3684784i bk10: 15032a 3676896i bk11: 15044a 3668911i bk12: 14860a 3678941i bk13: 14868a 3672889i bk14: 15668a 3674288i bk15: 15676a 3666936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57818
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3483108 n_act=15609 n_pre=15593 n_req=102336 n_rd=244560 n_write=123407 bw_util=0.1896
n_activity=941866 dram_eff=0.7814
bk0: 15768a 3678435i bk1: 15780a 3671985i bk2: 15420a 3675458i bk3: 15404a 3670215i bk4: 15156a 3682131i bk5: 15172a 3673299i bk6: 15144a 3691098i bk7: 15152a 3684216i bk8: 15156a 3693229i bk9: 15164a 3683785i bk10: 15076a 3673124i bk11: 15072a 3671007i bk12: 14876a 3681974i bk13: 14864a 3675608i bk14: 15704a 3670718i bk15: 15652a 3672165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54675
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3482929 n_act=15644 n_pre=15628 n_req=102355 n_rd=244600 n_write=123476 bw_util=0.1896
n_activity=941006 dram_eff=0.7823
bk0: 15768a 3674804i bk1: 15800a 3667197i bk2: 15428a 3673092i bk3: 15404a 3667881i bk4: 15156a 3684465i bk5: 15176a 3672017i bk6: 15136a 3691064i bk7: 15164a 3686172i bk8: 15176a 3686098i bk9: 15160a 3678883i bk10: 15068a 3673113i bk11: 15060a 3666125i bk12: 14868a 3681851i bk13: 14864a 3671771i bk14: 15720a 3672879i bk15: 15652a 3669786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56388
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3482953 n_act=15623 n_pre=15607 n_req=102360 n_rd=244696 n_write=123398 bw_util=0.1896
n_activity=941578 dram_eff=0.7819
bk0: 15800a 3676360i bk1: 15808a 3671812i bk2: 15428a 3677497i bk3: 15412a 3666586i bk4: 15188a 3682177i bk5: 15176a 3672158i bk6: 15152a 3689267i bk7: 15152a 3686279i bk8: 15188a 3689400i bk9: 15152a 3684410i bk10: 15080a 3675773i bk11: 15044a 3669820i bk12: 14888a 3681053i bk13: 14876a 3674392i bk14: 15684a 3675413i bk15: 15668a 3669439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55084
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3483006 n_act=15572 n_pre=15556 n_req=102368 n_rd=244636 n_write=123507 bw_util=0.1897
n_activity=939731 dram_eff=0.7835
bk0: 15820a 3671949i bk1: 15796a 3672147i bk2: 15416a 3677323i bk3: 15392a 3671541i bk4: 15168a 3682296i bk5: 15184a 3672271i bk6: 15164a 3689797i bk7: 15172a 3684065i bk8: 15184a 3686844i bk9: 15160a 3684972i bk10: 15044a 3673590i bk11: 15044a 3670510i bk12: 14912a 3680945i bk13: 14904a 3676610i bk14: 15624a 3676205i bk15: 15652a 3669740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55521
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3483027 n_act=15536 n_pre=15520 n_req=102417 n_rd=244660 n_write=123534 bw_util=0.1897
n_activity=939897 dram_eff=0.7835
bk0: 15800a 3676344i bk1: 15780a 3670436i bk2: 15436a 3677514i bk3: 15404a 3669106i bk4: 15156a 3683034i bk5: 15164a 3675142i bk6: 15152a 3691868i bk7: 15140a 3684393i bk8: 15144a 3686285i bk9: 15152a 3682334i bk10: 15072a 3671800i bk11: 15076a 3666985i bk12: 14916a 3681727i bk13: 14920a 3672144i bk14: 15680a 3675907i bk15: 15668a 3667484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3882277 n_nop=3483047 n_act=15523 n_pre=15507 n_req=102415 n_rd=244704 n_write=123496 bw_util=0.1897
n_activity=940233 dram_eff=0.7832
bk0: 15816a 3677056i bk1: 15792a 3671946i bk2: 15392a 3676414i bk3: 15408a 3670831i bk4: 15180a 3684421i bk5: 15156a 3676860i bk6: 15176a 3688343i bk7: 15156a 3683091i bk8: 15196a 3687786i bk9: 15172a 3683586i bk10: 15076a 3675327i bk11: 15064a 3670536i bk12: 14916a 3678954i bk13: 14896a 3675004i bk14: 15664a 3678722i bk15: 15644a 3670464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56527

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107618, Miss = 30563, Miss_rate = 0.284, Pending_hits = 52033, Reservation_fails = 136
L2_cache_bank[1]: Access = 107674, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52019, Reservation_fails = 214
L2_cache_bank[2]: Access = 107535, Miss = 30558, Miss_rate = 0.284, Pending_hits = 51938, Reservation_fails = 190
L2_cache_bank[3]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51993, Reservation_fails = 196
L2_cache_bank[4]: Access = 107593, Miss = 30579, Miss_rate = 0.284, Pending_hits = 51945, Reservation_fails = 164
L2_cache_bank[5]: Access = 107590, Miss = 30577, Miss_rate = 0.284, Pending_hits = 51932, Reservation_fails = 181
L2_cache_bank[6]: Access = 107489, Miss = 30545, Miss_rate = 0.284, Pending_hits = 51970, Reservation_fails = 190
L2_cache_bank[7]: Access = 107554, Miss = 30577, Miss_rate = 0.284, Pending_hits = 51994, Reservation_fails = 156
L2_cache_bank[8]: Access = 107576, Miss = 30567, Miss_rate = 0.284, Pending_hits = 51941, Reservation_fails = 211
L2_cache_bank[9]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51953, Reservation_fails = 134
L2_cache_bank[10]: Access = 107588, Miss = 30575, Miss_rate = 0.284, Pending_hits = 51952, Reservation_fails = 176
L2_cache_bank[11]: Access = 107584, Miss = 30565, Miss_rate = 0.284, Pending_hits = 51963, Reservation_fails = 173
L2_cache_bank[12]: Access = 107553, Miss = 30580, Miss_rate = 0.284, Pending_hits = 51888, Reservation_fails = 189
L2_cache_bank[13]: Access = 107609, Miss = 30570, Miss_rate = 0.284, Pending_hits = 51940, Reservation_fails = 194
L2_cache_bank[14]: Access = 107637, Miss = 30602, Miss_rate = 0.284, Pending_hits = 51924, Reservation_fails = 227
L2_cache_bank[15]: Access = 107571, Miss = 30572, Miss_rate = 0.284, Pending_hits = 51946, Reservation_fails = 166
L2_cache_bank[16]: Access = 107643, Miss = 30583, Miss_rate = 0.284, Pending_hits = 51959, Reservation_fails = 153
L2_cache_bank[17]: Access = 107608, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52016, Reservation_fails = 136
L2_cache_bank[18]: Access = 107649, Miss = 30589, Miss_rate = 0.284, Pending_hits = 52032, Reservation_fails = 144
L2_cache_bank[19]: Access = 107648, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52018, Reservation_fails = 150
L2_cache_bank[20]: Access = 107700, Miss = 30604, Miss_rate = 0.284, Pending_hits = 52009, Reservation_fails = 160
L2_cache_bank[21]: Access = 107623, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52067, Reservation_fails = 137
L2_total_cache_accesses = 2367214
L2_total_cache_misses = 672641
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1143432
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1022117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 598511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 527217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722430
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.058

icnt_total_pkts_mem_to_simt=5061274
icnt_total_pkts_simt_to_mem=3746026
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.94638
	minimum = 6
	maximum = 39
Network latency average = 9.67082
	minimum = 6
	maximum = 34
Slowest packet = 4596868
Flit latency average = 9.50946
	minimum = 6
	maximum = 34
Slowest flit = 8600364
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00596295
	minimum = 0.00519108 (at node 16)
	maximum = 0.00688609 (at node 42)
Accepted packet rate average = 0.00596295
	minimum = 0.00519108 (at node 16)
	maximum = 0.00688609 (at node 42)
Injected flit rate average = 0.00896659
	minimum = 0.00521706 (at node 16)
	maximum = 0.0137527 (at node 42)
Accepted flit rate average= 0.00896659
	minimum = 0.00675837 (at node 40)
	maximum = 0.0110078 (at node 14)
Injected packet length average = 1.50372
Accepted packet length average = 1.50372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9981 (18 samples)
	minimum = 6 (18 samples)
	maximum = 99.4444 (18 samples)
Network latency average = 10.1174 (18 samples)
	minimum = 6 (18 samples)
	maximum = 91.8889 (18 samples)
Flit latency average = 9.94112 (18 samples)
	minimum = 6 (18 samples)
	maximum = 90.9444 (18 samples)
Fragmentation average = 0.0291959 (18 samples)
	minimum = 0 (18 samples)
	maximum = 33.9444 (18 samples)
Injected packet rate average = 0.0566311 (18 samples)
	minimum = 0.0503442 (18 samples)
	maximum = 0.0644704 (18 samples)
Accepted packet rate average = 0.0566311 (18 samples)
	minimum = 0.0503442 (18 samples)
	maximum = 0.0644704 (18 samples)
Injected flit rate average = 0.105901 (18 samples)
	minimum = 0.0751751 (18 samples)
	maximum = 0.14487 (18 samples)
Accepted flit rate average = 0.105901 (18 samples)
	minimum = 0.095878 (18 samples)
	maximum = 0.114298 (18 samples)
Injected packet size average = 1.87002 (18 samples)
Accepted packet size average = 1.87002 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 34 sec (3694 sec)
gpgpu_simulation_rate = 108441 (inst/sec)
gpgpu_simulation_rate = 1714 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 42180
gpu_sim_insn = 23071232
gpu_ipc =     546.9709
gpu_tot_sim_cycle = 6596948
gpu_tot_sim_insn = 423655876
gpu_tot_ipc =      64.2200
gpu_tot_issued_cta = 1245184
max_total_param_size = 0
gpu_stall_dramfull = 343791
gpu_stall_icnt2sh    = 134124
partiton_reqs_in_parallel = 927810
partiton_reqs_in_parallel_total    = 45653871
partiton_level_parallism =      21.9964
partiton_level_parallism_total  =       7.0611
partiton_reqs_in_parallel_util = 927810
partiton_reqs_in_parallel_util_total    = 45653871
gpu_sim_cycle_parition_util = 42180
gpu_tot_sim_cycle_parition_util    = 2090077
partiton_level_parallism_util =      21.9964
partiton_level_parallism_util_total  =      21.8462
partiton_replys_in_parallel = 197632
partiton_replys_in_parallel_total    = 2367214
L2_BW  =     444.1051 GB/Sec
L2_BW_total  =      36.8513 GB/Sec
gpu_total_sim_rate=108020

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15156196
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7405568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7403776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15149897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7405568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15156196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
37080, 36405, 36637, 36248, 36727, 36171, 36588, 36089, 36375, 35976, 36456, 35606, 36343, 35382, 35987, 35033, 35851, 34727, 35516, 34580, 35341, 34274, 34999, 33936, 34675, 33850, 34338, 33622, 34206, 33427, 34236, 33038, 
gpgpu_n_tot_thrd_icount = 890321024
gpgpu_n_tot_w_icount = 27822532
gpgpu_n_stall_shd_mem = 435521
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1775604
gpgpu_n_mem_write_global = 788990
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28317684
gpgpu_n_store_insn = 12585467
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118489088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2190298	W0_Idle:75820596	W0_Scoreboard:16962030	W1:35268	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:27787255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14196656 {8:1774582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54628272 {40:68094,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108732016 {40:594934,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6311920 {8:788990,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 378 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6596947 
mrq_lat_table:359084 	21976 	32476 	60730 	118649 	177441 	246165 	123208 	73407 	7959 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1475906 	933322 	136354 	12257 	965 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	2145460 	243027 	16246 	5009 	87582 	42242 	16732 	1173 	618 	883 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1184513 	561035 	30056 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	264544 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1345 	271 	355 	171 	69 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.350823  7.180361  6.117544  6.165785  6.108520  6.375117  7.332616  7.277778  6.235986  6.274047  5.775271  5.911263  6.520076  6.904665  5.841413  5.872006 
dram[1]:  6.907336  7.388029  5.959932  6.317360  6.210574  6.386704  6.927772  7.219048  6.003478  6.338843  5.943965  6.040245  6.831326  7.054922  5.554170  5.902985 
dram[2]:  6.700934  7.285860  5.893671  6.164166  6.313889  6.323748  6.961264  7.027778  5.880102  6.352074  5.640587  5.994801  6.715696  6.921669  5.479568  5.888981 
dram[3]:  7.187940  7.470220  5.887479  6.086538  6.059608  6.119283  6.996920  7.314715  6.175470  6.278688  5.933792  6.045534  6.384831  6.499048  5.682946  5.721865 
dram[4]:  6.878236  7.754614  5.884095  5.829716  5.829915  6.334884  7.008222  7.095634  6.182632  6.517013  5.921888  6.047286  6.475783  6.875883  5.777958  5.882741 
dram[5]:  7.204637  7.214501  5.672372  6.098159  6.174071  6.404135  7.084375  7.300107  6.258856  6.188172  5.658756  6.045494  6.490476  6.986653  5.617323  5.953937 
dram[6]:  6.949416  6.979572  5.624194  5.909168  6.316620  6.216044  7.217622  7.502203  5.974935  6.255435  5.661211  5.996525  6.730237  6.648438  5.765562  6.046690 
dram[7]:  6.877159  7.317671  5.723911  5.751650  6.112903  6.437618  7.096976  7.495039  5.980952  6.336088  5.832911  5.825316  6.548511  6.952041  5.670382  5.925957 
dram[8]:  6.696545  7.264706  5.769677  6.145004  6.231685  6.513359  7.083160  7.575083  5.812448  6.173524  5.731950  6.117125  6.546935  6.891919  5.744543  6.045918 
dram[9]:  7.046169  7.390093  5.941930  6.049522  6.430189  6.568533  7.085239  7.241489  5.954350  6.236462  5.901024  5.866102  6.535885  6.833000  5.802932  5.802117 
dram[10]:  6.862069  7.388660  5.838926  5.943686  6.167421  6.446547  6.867203  7.523757  5.800000  6.196237  5.987002  6.006082  6.498576  6.927919  5.628458  6.067406 
average row locality = 1221180/192461 = 6.345078
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4325      4333      4233      4243      4158      4159      4157      4159      4157      4163      4135      4143      4094      4084      4286      4285 
dram[1]:      4328      4333      4239      4242      4156      4160      4160      4160      4164      4158      4127      4131      4083      4084      4293      4291 
dram[2]:      4336      4334      4239      4238      4161      4164      4165      4169      4163      4156      4142      4141      4082      4080      4288      4287 
dram[3]:      4327      4331      4229      4233      4156      4168      4158      4158      4158      4154      4131      4133      4090      4092      4283      4293 
dram[4]:      4336      4327      4231      4237      4156      4157      4163      4160      4157      4155      4132      4131      4086      4086      4299      4301 
dram[5]:      4327      4331      4231      4225      4159      4163      4153      4154      4156      4161      4137      4137      4086      4082      4305      4294 
dram[6]:      4326      4337      4234      4226      4156      4164      4155      4158      4165      4160      4138      4133      4086      4084      4309      4296 
dram[7]:      4335      4337      4232      4232      4167      4162      4155      4156      4167      4158      4141      4131      4092      4087      4300      4301 
dram[8]:      4338      4332      4226      4224      4160      4165      4162      4162      4166      4160      4133      4129      4097      4095      4286      4294 
dram[9]:      4335      4330      4232      4229      4159      4158      4159      4156      4157      4156      4138      4137      4098      4098      4302      4300 
dram[10]:      4338      4337      4226      4230      4159      4160      4165      4159      4171      4162      4136      4136      4102      4095      4300      4292 
total reads: 738398
bank skew: 4338/4080 = 1.06
chip skew: 67168/67094 = 1.00
number of total write accesses:
dram[0]:      2820      2833      2741      2749      2653      2656      2655      2653      2740      2751      2778      2785      2726      2724      2823      2826 
dram[1]:      2828      2826      2752      2745      2657      2661      2650      2662      2740      2745      2768      2773      2721      2724      2833      2828 
dram[2]:      2834      2828      2745      2746      2658      2653      2664      2662      2752      2736      2779      2777      2721      2724      2819      2821 
dram[3]:      2825      2818      2730      2730      2655      2655      2657      2652      2740      2740      2770      2771      2729      2732      2815      2825 
dram[4]:      2838      2815      2724      2747      2665      2653      2656      2666      2749      2740      2767      2775      2733      2728      2831      2823 
dram[5]:      2820      2833      2729      2733      2651      2651      2648      2657      2735      2745      2778      2773      2729      2723      2829      2815 
dram[6]:      2818      2838      2740      2735      2647      2655      2644      2654      2748      2746      2780      2769      2725      2724      2823      2827 
dram[7]:      2831      2827      2734      2739      2655      2649      2651      2642      2741      2742      2771      2772      2725      2726      2822      2822 
dram[8]:      2834      2831      2738      2726      2645      2661      2652      2648      2745      2742      2774      2765      2738      2728      2820      2816 
dram[9]:      2838      2831      2726      2734      2657      2647      2657      2651      2756      2754      2778      2785      2732      2735      2824      2825 
dram[10]:      2826      2830      2734      2736      2656      2654      2661      2650      2760      2753      2773      2777      2741      2729      2820      2819 
total reads: 482782
bank skew: 2838/2642 = 1.07
chip skew: 43930/43844 = 1.00
average mf latency per bank:
dram[0]:        841       850       624       635      1003      1010       896       910       650       661       842       848       793       799       652       661
dram[1]:        848       861       626       634      1003      1006       900       908       654       652       856       857       791       795       655       664
dram[2]:        848       859       623       631       983       993       936       941       650       655       843       849       840       849       654       662
dram[3]:        849       857       624       638       979       984       936       922       653       660       845       854       836       844       655       664
dram[4]:        850       857       629       631      1029      1035       919       925       652       657       847       849       819       772       666       668
dram[5]:        847       854       624       631      1028      1033       916       923       651       657       809       814       764       770       662       670
dram[6]:        847       855       625       632      1032      1040       917       924       651       655       806       815       762       770       664       669
dram[7]:        860       865       623       629      1033      1041       962       969       654       652       812       808       764       772       665       664
dram[8]:        854       822       638       642      1032      1036       949       959       645       652       796       801       783       790       647       649
dram[9]:        819       827       636       647      1030      1040       919       892       657       665       798       804       787       791       655       662
dram[10]:        820       827       638       628      1005      1014       883       891       656       662       841       847       782       791       654       662
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3523381 n_act=17331 n_pre=17315 n_req=111027 n_rd=268456 n_write=134115 bw_util=0.2033
n_activity=1015663 dram_eff=0.7927
bk0: 17300a 3738485i bk1: 17332a 3726451i bk2: 16932a 3738298i bk3: 16972a 3725792i bk4: 16632a 3740656i bk5: 16636a 3732302i bk6: 16628a 3749861i bk7: 16636a 3740796i bk8: 16628a 3750531i bk9: 16652a 3739559i bk10: 16540a 3733688i bk11: 16572a 3725185i bk12: 16376a 3738267i bk13: 16336a 3729753i bk14: 17144a 3731583i bk15: 17140a 3723723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7f3aa7561c00 :  mf: uid=25614025, sid09:w23, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (6596947), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3523374 n_act=17369 n_pre=17353 n_req=111022 n_rd=268432 n_write=134070 bw_util=0.2033
n_activity=1014253 dram_eff=0.7937
bk0: 17312a 3733150i bk1: 17332a 3725858i bk2: 16956a 3729328i bk3: 16968a 3728224i bk4: 16624a 3742559i bk5: 16640a 3732214i bk6: 16640a 3746425i bk7: 16640a 3737460i bk8: 16656a 3750032i bk9: 16632a 3741877i bk10: 16508a 3731050i bk11: 16520a 3727924i bk12: 16332a 3739794i bk13: 16336a 3731249i bk14: 17172a 3726939i bk15: 17164a 3721726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3522624 n_act=17624 n_pre=17608 n_req=111064 n_rd=268580 n_write=134162 bw_util=0.2034
n_activity=1018575 dram_eff=0.7908
bk0: 17344a 3728963i bk1: 17336a 3726448i bk2: 16956a 3732056i bk3: 16952a 3728096i bk4: 16644a 3741645i bk5: 16656a 3729767i bk6: 16660a 3746927i bk7: 16676a 3738856i bk8: 16652a 3743573i bk9: 16624a 3741663i bk10: 16568a 3730800i bk11: 16564a 3728223i bk12: 16328a 3740053i bk13: 16320a 3730122i bk14: 17152a 3729450i bk15: 17148a 3724669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68502
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3523226 n_act=17553 n_pre=17537 n_req=110938 n_rd=268376 n_write=133906 bw_util=0.2031
n_activity=1016239 dram_eff=0.7917
bk0: 17308a 3736410i bk1: 17324a 3730636i bk2: 16916a 3734592i bk3: 16932a 3727024i bk4: 16624a 3740287i bk5: 16672a 3730355i bk6: 16632a 3748267i bk7: 16632a 3744809i bk8: 16632a 3749770i bk9: 16616a 3742911i bk10: 16524a 3733517i bk11: 16532a 3727976i bk12: 16360a 3738567i bk13: 16368a 3728918i bk14: 17132a 3734596i bk15: 17172a 3725888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.678
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3523063 n_act=17495 n_pre=17479 n_req=111024 n_rd=268456 n_write=134105 bw_util=0.2033
n_activity=1015254 dram_eff=0.793
bk0: 17344a 3729231i bk1: 17308a 3729383i bk2: 16924a 3734873i bk3: 16948a 3721369i bk4: 16624a 3737790i bk5: 16628a 3732468i bk6: 16652a 3746292i bk7: 16640a 3736356i bk8: 16628a 3747839i bk9: 16620a 3744795i bk10: 16528a 3734056i bk11: 16524a 3727044i bk12: 16344a 3735875i bk13: 16344a 3730005i bk14: 17196a 3730698i bk15: 17204a 3722922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69946
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3523294 n_act=17483 n_pre=17467 n_req=110950 n_rd=268404 n_write=133950 bw_util=0.2032
n_activity=1018601 dram_eff=0.79
bk0: 17308a 3736487i bk1: 17324a 3727363i bk2: 16924a 3734864i bk3: 16900a 3728527i bk4: 16636a 3741988i bk5: 16652a 3731968i bk6: 16612a 3751078i bk7: 16616a 3742391i bk8: 16624a 3752552i bk9: 16644a 3742393i bk10: 16548a 3731631i bk11: 16548a 3729007i bk12: 16344a 3739591i bk13: 16328a 3733055i bk14: 17220a 3729636i bk15: 17176a 3729202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64244
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3522900 n_act=17583 n_pre=17567 n_req=111000 n_rd=268508 n_write=134040 bw_util=0.2033
n_activity=1017776 dram_eff=0.791
bk0: 17304a 3732499i bk1: 17348a 3723161i bk2: 16936a 3730121i bk3: 16904a 3725054i bk4: 16624a 3743071i bk5: 16656a 3730218i bk6: 16620a 3749035i bk7: 16632a 3744415i bk8: 16660a 3744616i bk9: 16640a 3736964i bk10: 16552a 3729056i bk11: 16532a 3725356i bk12: 16344a 3739348i bk13: 16336a 3730008i bk14: 17236a 3729657i bk15: 17184a 3725761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67657
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3522897 n_act=17583 n_pre=17567 n_req=111002 n_rd=268612 n_write=133939 bw_util=0.2033
n_activity=1018377 dram_eff=0.7906
bk0: 17340a 3732114i bk1: 17348a 3728868i bk2: 16928a 3735562i bk3: 16928a 3721647i bk4: 16668a 3739395i bk5: 16648a 3731182i bk6: 16620a 3747762i bk7: 16624a 3744574i bk8: 16668a 3747074i bk9: 16632a 3743276i bk10: 16564a 3733276i bk11: 16524a 3725626i bk12: 16368a 3737931i bk13: 16348a 3730763i bk14: 17200a 3732801i bk15: 17204a 3725940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66801
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3523092 n_act=17482 n_pre=17466 n_req=110992 n_rd=268516 n_write=134042 bw_util=0.2033
n_activity=1016564 dram_eff=0.792
bk0: 17352a 3730466i bk1: 17328a 3729321i bk2: 16904a 3736112i bk3: 16896a 3729455i bk4: 16640a 3740747i bk5: 16660a 3731392i bk6: 16648a 3748482i bk7: 16648a 3743210i bk8: 16664a 3745028i bk9: 16640a 3743414i bk10: 16532a 3731388i bk11: 16516a 3729168i bk12: 16388a 3737964i bk13: 16380a 3735542i bk14: 17144a 3733982i bk15: 17176a 3728251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65808
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3523042 n_act=17429 n_pre=17413 n_req=111074 n_rd=268576 n_write=134138 bw_util=0.2034
n_activity=1016783 dram_eff=0.7921
bk0: 17340a 3732281i bk1: 17320a 3726081i bk2: 16928a 3735946i bk3: 16916a 3725468i bk4: 16636a 3743192i bk5: 16632a 3734907i bk6: 16636a 3749043i bk7: 16624a 3741326i bk8: 16628a 3744301i bk9: 16624a 3740375i bk10: 16552a 3728725i bk11: 16548a 3723478i bk12: 16392a 3739845i bk13: 16392a 3730415i bk14: 17208a 3732209i bk15: 17200a 3722739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67785
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3960598 n_nop=3522822 n_act=17530 n_pre=17514 n_req=111087 n_rd=268672 n_write=134060 bw_util=0.2034
n_activity=1017093 dram_eff=0.7919
bk0: 17352a 3731949i bk1: 17348a 3726634i bk2: 16904a 3732739i bk3: 16920a 3726245i bk4: 16636a 3742906i bk5: 16640a 3733603i bk6: 16660a 3744970i bk7: 16636a 3741537i bk8: 16684a 3743489i bk9: 16648a 3741422i bk10: 16544a 3732651i bk11: 16544a 3726503i bk12: 16408a 3735619i bk13: 16380a 3732436i bk14: 17200a 3734324i bk15: 17168a 3727527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69017

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116600, Miss = 33545, Miss_rate = 0.288, Pending_hits = 55002, Reservation_fails = 136
L2_cache_bank[1]: Access = 116673, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54991, Reservation_fails = 215
L2_cache_bank[2]: Access = 116516, Miss = 33550, Miss_rate = 0.288, Pending_hits = 54914, Reservation_fails = 190
L2_cache_bank[3]: Access = 116570, Miss = 33559, Miss_rate = 0.288, Pending_hits = 54966, Reservation_fails = 196
L2_cache_bank[4]: Access = 116596, Miss = 33576, Miss_rate = 0.288, Pending_hits = 54916, Reservation_fails = 164
L2_cache_bank[5]: Access = 116582, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54902, Reservation_fails = 181
L2_cache_bank[6]: Access = 116466, Miss = 33532, Miss_rate = 0.288, Pending_hits = 54941, Reservation_fails = 190
L2_cache_bank[7]: Access = 116529, Miss = 33562, Miss_rate = 0.288, Pending_hits = 54966, Reservation_fails = 156
L2_cache_bank[8]: Access = 116571, Miss = 33560, Miss_rate = 0.288, Pending_hits = 54913, Reservation_fails = 211
L2_cache_bank[9]: Access = 116561, Miss = 33554, Miss_rate = 0.288, Pending_hits = 54923, Reservation_fails = 134
L2_cache_bank[10]: Access = 116554, Miss = 33554, Miss_rate = 0.288, Pending_hits = 54924, Reservation_fails = 176
L2_cache_bank[11]: Access = 116560, Miss = 33547, Miss_rate = 0.288, Pending_hits = 54929, Reservation_fails = 173
L2_cache_bank[12]: Access = 116529, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54859, Reservation_fails = 189
L2_cache_bank[13]: Access = 116585, Miss = 33558, Miss_rate = 0.288, Pending_hits = 54913, Reservation_fails = 194
L2_cache_bank[14]: Access = 116625, Miss = 33589, Miss_rate = 0.288, Pending_hits = 54893, Reservation_fails = 227
L2_cache_bank[15]: Access = 116552, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54919, Reservation_fails = 166
L2_cache_bank[16]: Access = 116625, Miss = 33568, Miss_rate = 0.288, Pending_hits = 54929, Reservation_fails = 153
L2_cache_bank[17]: Access = 116577, Miss = 33561, Miss_rate = 0.288, Pending_hits = 54989, Reservation_fails = 136
L2_cache_bank[18]: Access = 116631, Miss = 33580, Miss_rate = 0.288, Pending_hits = 55003, Reservation_fails = 144
L2_cache_bank[19]: Access = 116633, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54990, Reservation_fails = 150
L2_cache_bank[20]: Access = 116696, Miss = 33597, Miss_rate = 0.288, Pending_hits = 54976, Reservation_fails = 160
L2_cache_bank[21]: Access = 116615, Miss = 33571, Miss_rate = 0.288, Pending_hits = 55042, Reservation_fails = 137
L2_total_cache_accesses = 2564846
L2_total_cache_misses = 738398
L2_total_cache_miss_rate = 0.2879
L2_total_cache_pending_hits = 1208800
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1087475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1775604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 788990
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=5521050
icnt_total_pkts_simt_to_mem=4075754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6465
	minimum = 6
	maximum = 84
Network latency average = 9.86804
	minimum = 6
	maximum = 76
Slowest packet = 4739546
Flit latency average = 9.0211
	minimum = 6
	maximum = 74
Slowest flit = 8817125
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937111
	minimum = 0.0833827 (at node 23)
	maximum = 0.106724 (at node 32)
Accepted packet rate average = 0.0937111
	minimum = 0.0833827 (at node 23)
	maximum = 0.106724 (at node 32)
Injected flit rate average = 0.187179
	minimum = 0.13905 (at node 23)
	maximum = 0.247979 (at node 32)
Accepted flit rate average= 0.187179
	minimum = 0.177245 (at node 38)
	maximum = 0.195358 (at node 13)
Injected packet length average = 1.99741
Accepted packet length average = 1.99741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9796 (19 samples)
	minimum = 6 (19 samples)
	maximum = 98.6316 (19 samples)
Network latency average = 10.1042 (19 samples)
	minimum = 6 (19 samples)
	maximum = 91.0526 (19 samples)
Flit latency average = 9.8927 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90.0526 (19 samples)
Fragmentation average = 0.0276592 (19 samples)
	minimum = 0 (19 samples)
	maximum = 32.1579 (19 samples)
Injected packet rate average = 0.0585827 (19 samples)
	minimum = 0.0520831 (19 samples)
	maximum = 0.0666943 (19 samples)
Accepted packet rate average = 0.0585827 (19 samples)
	minimum = 0.0520831 (19 samples)
	maximum = 0.0666943 (19 samples)
Injected flit rate average = 0.110179 (19 samples)
	minimum = 0.0785369 (19 samples)
	maximum = 0.150297 (19 samples)
Accepted flit rate average = 0.110179 (19 samples)
	minimum = 0.10016 (19 samples)
	maximum = 0.118565 (19 samples)
Injected packet size average = 1.88074 (19 samples)
Accepted packet size average = 1.88074 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 22 sec (3922 sec)
gpgpu_simulation_rate = 108020 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 827614
gpu_sim_insn = 20997632
gpu_ipc =      25.3713
gpu_tot_sim_cycle = 7646712
gpu_tot_sim_insn = 444653508
gpu_tot_ipc =      58.1496
gpu_tot_issued_cta = 1310720
max_total_param_size = 0
gpu_stall_dramfull = 343791
gpu_stall_icnt2sh    = 134640
partiton_reqs_in_parallel = 18207508
partiton_reqs_in_parallel_total    = 46581681
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4728
partiton_reqs_in_parallel_util = 18207508
partiton_reqs_in_parallel_util_total    = 46581681
gpu_sim_cycle_parition_util = 827614
gpu_tot_sim_cycle_parition_util    = 2132257
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8892
partiton_replys_in_parallel = 72192
partiton_replys_in_parallel_total    = 2564846
L2_BW  =       8.2679 GB/Sec
L2_BW_total  =      32.6871 GB/Sec
gpu_total_sim_rate=95011

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15956964
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7929856
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7928064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15950665
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7929856
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15956964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
39219, 38472, 38773, 38513, 38820, 38210, 38658, 38087, 38376, 37885, 38411, 37423, 38252, 37038, 37824, 36574, 37619, 36291, 37261, 36141, 36948, 35677, 36560, 35316, 36078, 35273, 35695, 34979, 35606, 34826, 35656, 34372, 
gpgpu_n_tot_thrd_icount = 935295104
gpgpu_n_tot_w_icount = 29227972
gpgpu_n_stall_shd_mem = 435521
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1847284
gpgpu_n_mem_write_global = 789502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29372404
gpgpu_n_store_insn = 12585979
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126877696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2379378	W0_Idle:112826913	W0_Scoreboard:24700124	W1:64452	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:29163511	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14761904 {8:1845238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54648752 {40:68606,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111558256 {40:665590,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6316016 {8:789502,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 378 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 7643810 
mrq_lat_table:372166 	22855 	32833 	61140 	120206 	177476 	246165 	123208 	73407 	7959 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1532460 	947440 	136527 	12683 	1599 	120 	1822 	1834 	905 	1171 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	2209397 	249241 	16253 	5009 	88096 	42242 	16830 	1313 	1082 	1442 	92 	1825 	1831 	905 	1171 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1236508 	580589 	30187 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	265056 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1470 	372 	532 	315 	150 	10 	33 	11 	12 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    264964    250851    249288    296832    249254    297038    250971    251281    285599    251110 
dram[1]:    250893    310217    250914    310628    251216    365860    250982    251095    249274    249303    249328    249306    250951    250927    251129    251736 
dram[2]:    250928    251120    251065    264127    251091    251163    259063    251002    249086    249224    256642    249320    249392    250889    314984    251162 
dram[3]:    250997    251090    326094    250980    251061    251131    250955    250998    306084    249250    265850    272302    250396    249348    322502    251160 
dram[4]:    251014    250920    250930    250839    366425    250937    288892    250984    249240    249241    249235    254364    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    292628    250948    250945    250996    260215    249242    249261    249328    249355    249731    271797    251172    251139 
dram[6]:    281146    251083    250941    330573    251135    268425    250879    250920    249273    249265    249216    261690    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    260668    250841    251178    251005    250915    249205    248392    249320    249343    271704    251235    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    262702    251055    250941    249234    249291    249377    265502    270953    258777    251115    251148 
dram[9]:    251112    250827    302472    250729    251150    250913    254934    250884    249200    249214    249369    249256    249400    249699    253100    250973 
dram[10]:    250946    250991    276788    261412    269785    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  7.131164  6.927481  5.897415  5.979730  5.928755  6.088909  7.117405  7.089323  6.035406  6.093913  5.580414  5.729796  6.314730  6.723633  5.667453  5.734662 
dram[1]:  6.645605  7.201789  5.757920  6.172926  5.947595  6.230839  6.732944  6.995955  5.768724  6.124235  5.771264  5.858459  6.618636  6.866401  5.379002  5.740653 
dram[2]:  6.425795  7.020329  5.669600  5.960438  6.149466  6.146797  6.776908  6.879722  5.696429  6.150528  5.448758  5.778236  6.452247  6.723633  5.349442  5.756800 
dram[3]:  7.020369  7.256770  5.732303  5.901255  5.870008  5.962899  6.800197  7.057143  6.007732  6.123576  5.770438  5.831666  6.231256  6.263826  5.503058  5.584365 
dram[4]:  6.620564  7.440329  5.724026  5.685439  5.690535  6.048994  6.859127  6.898305  5.959219  6.340291  5.720949  5.868289  6.306216  6.615532  5.652310  5.759584 
dram[5]:  7.032070  6.843691  5.507416  5.906957  5.968885  6.142222  6.789370  7.165109  6.052860  6.024957  5.463396  5.835834  6.259293  6.725586  5.474640  5.791633 
dram[6]:  6.798683  6.778711  5.480620  5.747145  6.091792  6.051664  6.976721  7.206465  5.780528  6.129711  5.442546  5.886364  6.475117  6.407992  5.641686  5.835351 
dram[7]:  6.640439  7.049562  5.544384  5.571766  5.859679  6.256573  6.865805  7.289640  5.817276  6.097561  5.663430  5.642742  6.390176  6.759568  5.546503  5.802738 
dram[8]:  6.551444  6.945507  5.568164  5.998296  6.052586  6.277425  6.910911  7.321315  5.600639  5.930567  5.542359  5.957338  6.306011  6.667633  5.583269  5.907377 
dram[9]:  6.795135  7.163043  5.790296  5.828926  6.202873  6.314443  6.945674  6.985830  5.789256  6.052722  5.724448  5.709283  6.352022  6.644573  5.672698  5.661177 
dram[10]:  6.612580  7.247000  5.624701  5.768791  5.971478  6.264732  6.675337  7.199792  5.619009  5.996578  5.858459  5.834167  6.304189  6.691861  5.441265  5.893791 
average row locality = 1237500/201178 = 6.151269
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4385      4397      4297      4303      4223      4228      4221      4220      4215      4224      4199      4201      4146      4134      4353      4342 
dram[1]:      4401      4393      4305      4296      4227      4218      4224      4222      4228      4221      4189      4191      4139      4136      4361      4358 
dram[2]:      4409      4397      4305      4303      4219      4226      4226      4226      4227      4217      4207      4200      4143      4132      4349      4348 
dram[3]:      4387      4392      4287      4291      4221      4223      4218      4226      4220      4214      4188      4196      4141      4151      4350      4358 
dram[4]:      4407      4393      4295      4291      4217      4224      4225      4221      4226      4212      4192      4192      4139      4142      4358      4359 
dram[5]:      4387      4404      4294      4284      4220      4226      4212      4210      4219      4220      4202      4200      4146      4135      4373      4356 
dram[6]:      4383      4398      4300      4285      4222      4223      4216      4224      4228      4214      4197      4194      4141      4141      4373      4367 
dram[7]:      4401      4400      4293      4295      4241      4220      4220      4219      4227      4221      4198      4192      4140      4136      4364      4357 
dram[8]:      4398      4403      4295      4287      4223      4228      4219      4221      4233      4224      4194      4186      4158      4147      4355      4360 
dram[9]:      4399      4391      4288      4290      4219      4225      4217      4218      4216      4217      4192      4195      4153      4153      4360      4362 
dram[10]:      4400      4395      4294      4293      4218      4222      4228      4227      4239      4223      4190      4194      4155      4150      4373      4361 
total reads: 749193
bank skew: 4409/4132 = 1.07
chip skew: 68162/68063 = 1.00
number of total write accesses:
dram[0]:      2846      2863      2774      2777      2684      2689      2690      2685      2774      2784      2810      2818      2756      2751      2856      2855 
dram[1]:      2856      2852      2783      2772      2696      2692      2684      2697      2781      2779      2800      2804      2751      2751      2863      2858 
dram[2]:      2865      2855      2782      2778      2693      2683      2700      2695      2791      2770      2811      2809      2748      2753      2846      2848 
dram[3]:      2851      2843      2758      2761      2688      2688      2691      2690      2773      2773      2800      2802      2757      2758      2848      2857 
dram[4]:      2869      2839      2757      2776      2697      2690      2689      2698      2788      2775      2799      2803      2760      2758      2860      2852 
dram[5]:      2849      2864      2761      2763      2686      2684      2686      2690      2766      2781      2813      2803      2758      2752      2859      2843 
dram[6]:      2844      2862      2770      2761      2680      2688      2677      2687      2778      2780      2813      2799      2755      2754      2854      2863 
dram[7]:      2857      2854      2765      2770      2691      2681      2687      2677      2777      2779      2802      2805      2755      2752      2852      2850 
dram[8]:      2861      2862      2771      2755      2683      2696      2685      2683      2779      2780      2806      2796      2766      2754      2853      2847 
dram[9]:      2865      2858      2753      2763      2691      2683      2687      2684      2789      2786      2809      2816      2758      2764      2850      2856 
dram[10]:      2854      2852      2765      2768      2691      2688      2701      2692      2796      2787      2805      2807      2767      2756      2853      2853 
total reads: 488307
bank skew: 2869/2677 = 1.07
chip skew: 44435/44338 = 1.00
average mf latency per bank:
dram[0]:        845       855       630       671      1008      1015       900       914       658       667       846       851       798       803       658       669
dram[1]:        854       866       639       639      1016      1008       903       910       695       664       860       861       795       799       699       672
dram[2]:        853       864       630       638       984      1000       939       956       658       661       849       853       844       854       661       669
dram[3]:        881       865       632       646       982       986       952       926       662       666       853       858       840       854       661       672
dram[4]:        856       862       659       638      1031      1037       928       932       731       662       851       860       824       777       672       674
dram[5]:        875       966       631       640      1036      1035       945       926       660       699       820       818       776       775       686       682
dram[6]:        855       862       637       638      1034      1042       923       928       665       660       811       820       766       777       671       679
dram[7]:        872       922       656       636      1046      1042       966       979       660       662       816       815       768       776       688       670
dram[8]:        858       924       645       662      1036      1036       977       963       688       659       800       806       789       795       662       703
dram[9]:        824       832       649       657      1032      1042       923       921       668       671       801       808       808       795       666       668
dram[10]:        825       868       650       659      1010      1018       885       893       667       668       845       850       786       796       669       743
maximum mf latency per bank:
dram[0]:     127177    127184     63711     87210    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    124329     22042    124031    123994    127103    127120    128180     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     87313     63721    247683    247711    247602    247612    124281     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    128120     63704     63689    247698    247671    247600    247592     22081    124310    123996    123955    127140    127157    119088     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    128108     87239     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158    118887     36897
dram[8]:     127214    128115     63731     63761    247671    247695    247610    247660    124314     22049    123990    123952    127144    127151     36894    128221
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    128133     63724     87183    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926    128177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5052658 n_act=18125 n_pre=18109 n_req=112500 n_rd=272352 n_write=136111 bw_util=0.1486
n_activity=1052404 dram_eff=0.7762
bk0: 17540a 5273263i bk1: 17588a 5260905i bk2: 17188a 5272430i bk3: 17212a 5260381i bk4: 16892a 5275041i bk5: 16912a 5266153i bk6: 16884a 5284371i bk7: 16880a 5275374i bk8: 16860a 5284870i bk9: 16896a 5274012i bk10: 16796a 5267940i bk11: 16804a 5259623i bk12: 16584a 5273033i bk13: 16536a 5264774i bk14: 17412a 5265797i bk15: 17368a 5258271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5052503 n_act=18169 n_pre=18153 n_req=112528 n_rd=272436 n_write=136094 bw_util=0.1486
n_activity=1052046 dram_eff=0.7766
bk0: 17604a 5267521i bk1: 17572a 5260711i bk2: 17220a 5263698i bk3: 17184a 5263087i bk4: 16908a 5276506i bk5: 16872a 5266846i bk6: 16896a 5281025i bk7: 16888a 5271996i bk8: 16912a 5283972i bk9: 16884a 5276268i bk10: 16756a 5265366i bk11: 16764a 5262372i bk12: 16556a 5274523i bk13: 16544a 5266107i bk14: 17444a 5261166i bk15: 17432a 5256029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5051771 n_act=18435 n_pre=18419 n_req=112561 n_rd=272536 n_write=136194 bw_util=0.1487
n_activity=1056170 dram_eff=0.774
bk0: 17636a 5263220i bk1: 17588a 5260858i bk2: 17220a 5266204i bk3: 17212a 5262384i bk4: 16876a 5276105i bk5: 16904a 5264294i bk6: 16904a 5281546i bk7: 16904a 5273518i bk8: 16908a 5277860i bk9: 16868a 5275982i bk10: 16828a 5265154i bk11: 16800a 5262524i bk12: 16572a 5274446i bk13: 16528a 5264774i bk14: 17396a 5264029i bk15: 17392a 5259241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65616
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5052617 n_act=18310 n_pre=18294 n_req=112401 n_rd=272252 n_write=135882 bw_util=0.1485
n_activity=1052050 dram_eff=0.7759
bk0: 17548a 5271343i bk1: 17568a 5265392i bk2: 17148a 5269236i bk3: 17164a 5261474i bk4: 16884a 5274650i bk5: 16892a 5264786i bk6: 16872a 5282795i bk7: 16904a 5278925i bk8: 16880a 5284284i bk9: 16856a 5277488i bk10: 16752a 5268123i bk11: 16784a 5262338i bk12: 16564a 5273429i bk13: 16604a 5263454i bk14: 17400a 5268750i bk15: 17432a 5260319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6509
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5052346 n_act=18274 n_pre=18258 n_req=112503 n_rd=272372 n_write=136105 bw_util=0.1486
n_activity=1052566 dram_eff=0.7762
bk0: 17628a 5263451i bk1: 17572a 5263804i bk2: 17180a 5269319i bk3: 17164a 5256051i bk4: 16868a 5272374i bk5: 16896a 5266261i bk6: 16900a 5280986i bk7: 16884a 5270970i bk8: 16904a 5281930i bk9: 16848a 5279268i bk10: 16768a 5268473i bk11: 16768a 5261597i bk12: 16556a 5270689i bk13: 16568a 5264578i bk14: 17432a 5265448i bk15: 17436a 5257586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66638
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5052399 n_act=18317 n_pre=18301 n_req=112446 n_rd=272352 n_write=135986 bw_util=0.1486
n_activity=1056537 dram_eff=0.773
bk0: 17548a 5271267i bk1: 17616a 5261406i bk2: 17176a 5269276i bk3: 17136a 5263044i bk4: 16880a 5276241i bk5: 16904a 5265959i bk6: 16848a 5285364i bk7: 16840a 5277255i bk8: 16876a 5286937i bk9: 16880a 5276912i bk10: 16808a 5265696i bk11: 16800a 5263370i bk12: 16584a 5274088i bk13: 16540a 5267594i bk14: 17492a 5263984i bk15: 17424a 5263603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62542
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5052215 n_act=18362 n_pre=18346 n_req=112471 n_rd=272424 n_write=136008 bw_util=0.1486
n_activity=1054430 dram_eff=0.7747
bk0: 17532a 5267455i bk1: 17592a 5258002i bk2: 17200a 5264801i bk3: 17140a 5259686i bk4: 16888a 5277364i bk5: 16892a 5264741i bk6: 16864a 5283624i bk7: 16896a 5278620i bk8: 16912a 5279019i bk9: 16856a 5271649i bk10: 16788a 5263307i bk11: 16776a 5259986i bk12: 16564a 5273850i bk13: 16564a 5264526i bk14: 17492a 5264204i bk15: 17468a 5259729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64994
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5052176 n_act=18370 n_pre=18354 n_req=112478 n_rd=272496 n_write=135959 bw_util=0.1486
n_activity=1055655 dram_eff=0.7738
bk0: 17604a 5266621i bk1: 17600a 5263492i bk2: 17172a 5270013i bk3: 17180a 5255922i bk4: 16964a 5273263i bk5: 16880a 5265681i bk6: 16880a 5282219i bk7: 16876a 5279077i bk8: 16908a 5281648i bk9: 16884a 5277394i bk10: 16792a 5267850i bk11: 16768a 5259983i bk12: 16560a 5272940i bk13: 16544a 5265774i bk14: 17456a 5267397i bk15: 17428a 5260683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6436
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5052159 n_act=18295 n_pre=18279 n_req=112508 n_rd=272524 n_write=136098 bw_util=0.1487
n_activity=1054632 dram_eff=0.7749
bk0: 17592a 5265335i bk1: 17612a 5263522i bk2: 17180a 5270282i bk3: 17148a 5264094i bk4: 16892a 5275174i bk5: 16912a 5265650i bk6: 16876a 5283219i bk7: 16884a 5277687i bk8: 16932a 5279270i bk9: 16896a 5277357i bk10: 16776a 5265702i bk11: 16744a 5263675i bk12: 16632a 5272515i bk13: 16588a 5270249i bk14: 17420a 5268184i bk15: 17440a 5262679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63664
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5052545 n_act=18190 n_pre=18174 n_req=112507 n_rd=272380 n_write=136066 bw_util=0.1486
n_activity=1052771 dram_eff=0.7759
bk0: 17596a 5266914i bk1: 17564a 5260711i bk2: 17152a 5270698i bk3: 17160a 5259774i bk4: 16876a 5277491i bk5: 16900a 5268937i bk6: 16868a 5283977i bk7: 16872a 5275830i bk8: 16864a 5278705i bk9: 16868a 5274880i bk10: 16768a 5263336i bk11: 16780a 5258043i bk12: 16612a 5274715i bk13: 16612a 5265184i bk14: 17440a 5266995i bk15: 17448a 5257104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6508
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5497355 n_nop=5051935 n_act=18332 n_pre=18316 n_req=112597 n_rd=272648 n_write=136124 bw_util=0.1487
n_activity=1054742 dram_eff=0.7751
bk0: 17600a 5266530i bk1: 17580a 5261677i bk2: 17176a 5266952i bk3: 17172a 5260688i bk4: 16872a 5277317i bk5: 16888a 5268048i bk6: 16912a 5279452i bk7: 16908a 5275546i bk8: 16956a 5277643i bk9: 16892a 5275770i bk10: 16760a 5267324i bk11: 16776a 5260961i bk12: 16620a 5270271i bk13: 16600a 5267021i bk14: 17492a 5268368i bk15: 17444a 5261725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65974

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119887, Miss = 34039, Miss_rate = 0.284, Pending_hits = 57598, Reservation_fails = 136
L2_cache_bank[1]: Access = 119945, Miss = 34049, Miss_rate = 0.284, Pending_hits = 57570, Reservation_fails = 215
L2_cache_bank[2]: Access = 119867, Miss = 34074, Miss_rate = 0.284, Pending_hits = 57512, Reservation_fails = 190
L2_cache_bank[3]: Access = 119822, Miss = 34035, Miss_rate = 0.284, Pending_hits = 57533, Reservation_fails = 196
L2_cache_bank[4]: Access = 119928, Miss = 34085, Miss_rate = 0.284, Pending_hits = 57470, Reservation_fails = 164
L2_cache_bank[5]: Access = 119841, Miss = 34049, Miss_rate = 0.284, Pending_hits = 57471, Reservation_fails = 181
L2_cache_bank[6]: Access = 119718, Miss = 34012, Miss_rate = 0.284, Pending_hits = 57514, Reservation_fails = 190
L2_cache_bank[7]: Access = 119796, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57534, Reservation_fails = 156
L2_cache_bank[8]: Access = 119859, Miss = 34059, Miss_rate = 0.284, Pending_hits = 57472, Reservation_fails = 211
L2_cache_bank[9]: Access = 119800, Miss = 34034, Miss_rate = 0.284, Pending_hits = 57473, Reservation_fails = 134
L2_cache_bank[10]: Access = 119841, Miss = 34053, Miss_rate = 0.284, Pending_hits = 57508, Reservation_fails = 176
L2_cache_bank[11]: Access = 119839, Miss = 34035, Miss_rate = 0.284, Pending_hits = 57491, Reservation_fails = 173
L2_cache_bank[12]: Access = 119806, Miss = 34060, Miss_rate = 0.284, Pending_hits = 57412, Reservation_fails = 189
L2_cache_bank[13]: Access = 119865, Miss = 34046, Miss_rate = 0.284, Pending_hits = 57488, Reservation_fails = 194
L2_cache_bank[14]: Access = 119923, Miss = 34084, Miss_rate = 0.284, Pending_hits = 57440, Reservation_fails = 227
L2_cache_bank[15]: Access = 119801, Miss = 34040, Miss_rate = 0.284, Pending_hits = 57511, Reservation_fails = 166
L2_cache_bank[16]: Access = 119938, Miss = 34075, Miss_rate = 0.284, Pending_hits = 57519, Reservation_fails = 153
L2_cache_bank[17]: Access = 119845, Miss = 34056, Miss_rate = 0.284, Pending_hits = 57578, Reservation_fails = 136
L2_cache_bank[18]: Access = 119875, Miss = 34044, Miss_rate = 0.284, Pending_hits = 57510, Reservation_fails = 144
L2_cache_bank[19]: Access = 119918, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57562, Reservation_fails = 150
L2_cache_bank[20]: Access = 120000, Miss = 34097, Miss_rate = 0.284, Pending_hits = 57539, Reservation_fails = 160
L2_cache_bank[21]: Access = 119924, Miss = 34065, Miss_rate = 0.284, Pending_hits = 57637, Reservation_fails = 137
L2_total_cache_accesses = 2637038
L2_total_cache_misses = 749193
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1265342
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1144017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1847284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 789502
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=5664922
icnt_total_pkts_simt_to_mem=4149482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.63015
	minimum = 6
	maximum = 36
Network latency average = 9.3716
	minimum = 6
	maximum = 36
Slowest packet = 5129942
Flit latency average = 9.24161
	minimum = 6
	maximum = 36
Slowest flit = 9718766
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00174458
	minimum = 0.00150372 (at node 13)
	maximum = 0.0020245 (at node 30)
Accepted packet rate average = 0.00174458
	minimum = 0.00150372 (at node 13)
	maximum = 0.0020245 (at node 30)
Injected flit rate average = 0.00262925
	minimum = 0.00152366 (at node 13)
	maximum = 0.00403268 (at node 30)
Accepted flit rate average= 0.00262925
	minimum = 0.00199187 (at node 37)
	maximum = 0.00322917 (at node 9)
Injected packet length average = 1.50709
Accepted packet length average = 1.50709
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9121 (20 samples)
	minimum = 6 (20 samples)
	maximum = 95.5 (20 samples)
Network latency average = 10.0676 (20 samples)
	minimum = 6 (20 samples)
	maximum = 88.3 (20 samples)
Flit latency average = 9.86014 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.35 (20 samples)
Fragmentation average = 0.0262763 (20 samples)
	minimum = 0 (20 samples)
	maximum = 30.55 (20 samples)
Injected packet rate average = 0.0557408 (20 samples)
	minimum = 0.0495541 (20 samples)
	maximum = 0.0634608 (20 samples)
Accepted packet rate average = 0.0557408 (20 samples)
	minimum = 0.0495541 (20 samples)
	maximum = 0.0634608 (20 samples)
Injected flit rate average = 0.104802 (20 samples)
	minimum = 0.0746863 (20 samples)
	maximum = 0.142983 (20 samples)
Accepted flit rate average = 0.104802 (20 samples)
	minimum = 0.0952521 (20 samples)
	maximum = 0.112798 (20 samples)
Injected packet size average = 1.88016 (20 samples)
Accepted packet size average = 1.88016 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 0 sec (4680 sec)
gpgpu_simulation_rate = 95011 (inst/sec)
gpgpu_simulation_rate = 1633 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 42410
gpu_sim_insn = 23073772
gpu_ipc =     544.0644
gpu_tot_sim_cycle = 7911272
gpu_tot_sim_insn = 467727280
gpu_tot_ipc =      59.1216
gpu_tot_issued_cta = 1376256
max_total_param_size = 0
gpu_stall_dramfull = 343854
gpu_stall_icnt2sh    = 151818
partiton_reqs_in_parallel = 932957
partiton_reqs_in_parallel_total    = 64789189
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =       8.3074
partiton_reqs_in_parallel_util = 932957
partiton_reqs_in_parallel_util_total    = 64789189
gpu_sim_cycle_parition_util = 42410
gpu_tot_sim_cycle_parition_util    = 2959871
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.8907
partiton_replys_in_parallel = 198640
partiton_replys_in_parallel_total    = 2637038
L2_BW  =     443.9494 GB/Sec
L2_BW_total  =      33.9739 GB/Sec
gpu_total_sim_rate=95415

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16746444
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8190208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16740145
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16746444
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41181, 40416, 40789, 40518, 40830, 40160, 40656, 40070, 40374, 39868, 40409, 39379, 40208, 39021, 39795, 38551, 39623, 38262, 39259, 38118, 38946, 37654, 38537, 37320, 38055, 37271, 37666, 36983, 37577, 36830, 37633, 36349, 
gpgpu_n_tot_thrd_icount = 983724672
gpgpu_n_tot_w_icount = 30741396
gpgpu_n_stall_shd_mem = 435525
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1978356
gpgpu_n_mem_write_global = 857070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 31469556
gpgpu_n_store_insn = 13636595
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198547
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2429418	W0_Idle:112836342	W0_Scoreboard:25757804	W1:70524	W2:24	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:30670839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15810480 {8:1976310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59448720 {40:70635,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120995440 {40:665590,72:1310720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6856560 {8:857070,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 368 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 7911271 
mrq_lat_table:394312 	25051 	36296 	67694 	132121 	197509 	269261 	129276 	74018 	7966 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1628236 	1049434 	137397 	12683 	1599 	120 	1822 	1834 	905 	1171 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	59 	2387508 	269221 	16799 	5009 	88096 	42242 	16830 	1313 	1082 	1442 	92 	1825 	1831 	905 	1171 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1318240 	626720 	33396 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332624 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1543 	384 	532 	315 	150 	10 	33 	11 	12 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    264964    250851    249288    296832    249254    297038    250971    251281    285599    251110 
dram[1]:    250893    310217    250914    310628    251216    365860    250982    251095    249274    249303    249328    249306    250951    250927    251129    251736 
dram[2]:    250928    251120    251065    264127    251091    251163    259063    251002    249086    249224    256642    249320    249392    250889    314984    251162 
dram[3]:    250997    251090    326094    250980    251061    251131    250955    250998    306084    249250    265850    272302    250396    249348    322502    251160 
dram[4]:    251014    250920    250930    250839    366425    250937    288892    250984    249240    249241    249235    254364    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    292628    250948    250945    250996    260215    249242    249261    249328    249355    249731    271797    251172    251139 
dram[6]:    281146    251083    250941    330573    251135    268425    250879    250920    249273    249265    249216    261690    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    260668    250841    251178    251005    250915    249205    248392    249320    249343    271704    251235    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    262702    251055    250941    249234    249291    249377    265502    270953    258777    251115    251148 
dram[9]:    251112    250827    302472    250729    251150    250913    254934    250884    249200    249214    249369    249256    249400    249699    253100    250973 
dram[10]:    250946    250991    276788    261412    269785    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  6.705933  6.537948  5.703593  5.797266  5.761425  5.848390  6.759782  6.712094  5.770115  5.840681  5.401715  5.570692  6.126749  6.367294  5.435664  5.537803 
dram[1]:  6.308871  6.958110  5.525326  5.994493  5.676314  5.946486  6.493450  6.617778  5.580621  5.987291  5.545254  5.655664  6.153146  6.363559  5.295640  5.546752 
dram[2]:  6.054012  6.656170  5.442307  5.754902  5.918854  5.879937  6.386130  6.578483  5.488744  5.897416  5.263048  5.620998  6.136138  6.316058  5.150731  5.557307 
dram[3]:  6.665812  6.867194  5.545654  5.682872  5.650456  5.816550  6.454467  6.656529  5.774713  5.999203  5.580000  5.637519  5.925955  6.075041  5.325326  5.413649 
dram[4]:  6.299839  7.133577  5.498192  5.587803  5.521158  5.833203  6.522349  6.532866  5.717638  6.149510  5.516435  5.720789  5.971910  6.313560  5.473277  5.600144 
dram[5]:  6.614928  6.452224  5.374381  5.764795  5.686305  5.938597  6.540565  6.779197  5.840186  5.844307  5.335452  5.675188  5.928344  6.469512  5.345679  5.592513 
dram[6]:  6.447934  6.493786  5.261740  5.564516  5.855678  5.860520  6.646374  6.883333  5.582100  5.954114  5.203716  5.696604  6.138614  6.168325  5.485553  5.648296 
dram[7]:  6.356911  6.717354  5.359155  5.438484  5.628485  6.012126  6.571555  6.864141  5.636771  5.921445  5.407010  5.528246  5.989542  6.314673  5.376210  5.607942 
dram[8]:  6.223548  6.620135  5.360817  5.872291  5.826155  6.122533  6.486063  6.944860  5.467053  5.796767  5.347733  5.756881  5.937997  6.373288  5.405293  5.684480 
dram[9]:  6.512073  6.772295  5.583517  5.691617  6.012945  6.044679  6.703336  6.626560  5.647191  5.872274  5.483660  5.560707  6.079870  6.294515  5.529161  5.466620 
dram[10]:  6.351747  6.838145  5.433571  5.560584  5.779938  5.958367  6.326825  6.835780  5.477946  5.753425  5.650936  5.622768  6.027442  6.367208  5.204545  5.698238 
average row locality = 1333589/225570 = 5.912085
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4772      4786      4676      4684      4594      4595      4590      4590      4587      4597      4569      4572      4516      4505      4735      4726 
dram[1]:      4785      4779      4683      4674      4598      4591      4594      4589      4599      4592      4560      4559      4508      4506      4739      4735 
dram[2]:      4796      4784      4688      4682      4587      4597      4597      4599      4602      4588      4575      4570      4510      4504      4731      4731 
dram[3]:      4772      4779      4666      4668      4590      4595      4589      4595      4589      4589      4556      4566      4510      4518      4731      4740 
dram[4]:      4792      4779      4676      4664      4586      4597      4594      4593      4600      4585      4568      4561      4505      4513      4742      4742 
dram[5]:      4774      4788      4669      4662      4588      4598      4580      4582      4591      4594      4571      4569      4515      4501      4755      4741 
dram[6]:      4773      4787      4678      4659      4587      4592      4586      4594      4599      4582      4572      4570      4512      4511      4755      4747 
dram[7]:      4786      4785      4673      4667      4611      4591      4592      4592      4599      4591      4573      4562      4512      4507      4743      4739 
dram[8]:      4782      4788      4668      4664      4595      4595      4591      4595      4603      4590      4566      4556      4527      4513      4739      4742 
dram[9]:      4781      4780      4665      4668      4585      4598      4586      4589      4587      4586      4562      4568      4522      4522      4742      4742 
dram[10]:      4784      4780      4668      4675      4588      4591      4597      4601      4608      4600      4566      4565      4523      4519      4753      4740 
total reads: 815136
bank skew: 4796/4501 = 1.07
chip skew: 74158/74053 = 1.00
number of total write accesses:
dram[0]:      3027      3053      2944      2951      2844      2850      2839      2847      2943      2955      2988      2993      2928      2932      3038      3038 
dram[1]:      3038      3028      2953      2945      2855      2854      2841      2856      2946      2946      2976      2980      2925      2933      3035      3036 
dram[2]:      3050      3037      2953      2949      2853      2847      2862      2861      2956      2943      2988      2979      2927      2930      3026      3027 
dram[3]:      3027      3029      2926      2930      2846      2856      2853      2847      2947      2940      2977      2977      2933      2930      3028      3034 
dram[4]:      3045      3018      2928      2941      2851      2852      2848      2861      2953      2942      2984      2979      2936      2937      3041      3031 
dram[5]:      3025      3045      2925      2936      2844      2849      2837      2848      2937      2951      2984      2979      2931      2926      3039      3027 
dram[6]:      3029      3051      2941      2931      2838      2845      2838      2840      2948      2944      2989      2978      2928      2928      3029      3042 
dram[7]:      3033      3034      2937      2936      2858      2846      2847      2835      2943      2947      2986      2973      2933      2938      3031      3028 
dram[8]:      3041      3037      2939      2923      2845      2850      2855      2836      2947      2940      2985      2974      2943      2931      3023      3023 
dram[9]:      3040      3042      2923      2936      2847      2843      2848      2846      2952      2954      2989      2989      2938      2937      3032      3037 
dram[10]:      3035      3036      2939      2943      2845      2851      2856      2850      2968      2960      2978      2992      2945      2937      3033      3021 
total reads: 518453
bank skew: 3053/2835 = 1.08
chip skew: 47189/47080 = 1.00
average mf latency per bank:
dram[0]:        821       830       621       660       972       979       873       885       646       655       821       827       776       781       646       656
dram[1]:        828       840       629       629       979       971       874       881       682       653       834       835       774       776       684       660
dram[2]:        828       838       620       629       949       964       908       924       648       650       825       829       819       829       650       657
dram[3]:        854       839       622       636       948       951       919       897       650       655       828       834       815       829       650       661
dram[4]:        832       837       648       628       994       999       898       902       714       651       825       835       800       757       659       662
dram[5]:        848       933       622       630       998       996       914       896       647       685       797       795       756       756       673       669
dram[6]:        829       837       627       629       997      1005       893       899       654       649       788       796       747       757       659       667
dram[7]:        846       893       645       627      1006      1004       933       946       649       652       792       793       748       755       675       658
dram[8]:        832       894       635       651       997       998       942       931       674       648       778       784       768       773       650       689
dram[9]:        801       808       637       646       995      1003       892       891       656       660       778       786       784       775       654       656
dram[10]:        802       842       639       648       974       981       859       866       654       655       820       825       765       775       657       727
maximum mf latency per bank:
dram[0]:     127177    127184     63711     87210    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    124329     22042    124031    123994    127103    127120    128180     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     87313     63721    247683    247711    247602    247612    124281     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    128120     63704     63689    247698    247671    247600    247592     22081    124310    123996    123955    127140    127157    119088     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    128108     87239     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158    118887     36897
dram[8]:     127214    128115     63731     63761    247671    247695    247610    247660    124314     22049    123990    123952    127144    127151     36894    128221
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    128133     63724     87183    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926    128177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5092135 n_act=20357 n_pre=20341 n_req=121264 n_rd=296376 n_write=146894 bw_util=0.159
n_activity=1129865 dram_eff=0.7846
bk0: 19088a 5327909i bk1: 19144a 5313673i bk2: 18704a 5327041i bk3: 18736a 5314852i bk4: 18376a 5331612i bk5: 18380a 5322513i bk6: 18360a 5341588i bk7: 18360a 5331029i bk8: 18348a 5341180i bk9: 18388a 5329013i bk10: 18276a 5324420i bk11: 18288a 5314675i bk12: 18064a 5330033i bk13: 18020a 5320431i bk14: 18940a 5320126i bk15: 18904a 5312940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77632
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5092149 n_act=20399 n_pre=20383 n_req=121238 n_rd=296364 n_write=146808 bw_util=0.159
n_activity=1129486 dram_eff=0.7847
bk0: 19140a 5324334i bk1: 19116a 5317602i bk2: 18732a 5319718i bk3: 18696a 5319257i bk4: 18392a 5332724i bk5: 18364a 5323525i bk6: 18376a 5338987i bk7: 18356a 5328123i bk8: 18396a 5340916i bk9: 18368a 5332837i bk10: 18240a 5321553i bk11: 18236a 5318824i bk12: 18032a 5330189i bk13: 18024a 5321912i bk14: 18956a 5319075i bk15: 18940a 5311053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75678
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5091070 n_act=20751 n_pre=20735 n_req=121329 n_rd=296564 n_write=146983 bw_util=0.1591
n_activity=1133606 dram_eff=0.7825
bk0: 19184a 5315804i bk1: 19136a 5314839i bk2: 18752a 5321082i bk3: 18728a 5318082i bk4: 18348a 5333413i bk5: 18388a 5319877i bk6: 18388a 5338111i bk7: 18396a 5328672i bk8: 18408a 5333832i bk9: 18352a 5330644i bk10: 18300a 5319931i bk11: 18280a 5318814i bk12: 18040a 5329767i bk13: 18016a 5319269i bk14: 18924a 5318865i bk15: 18924a 5313625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5092259 n_act=20504 n_pre=20488 n_req=121133 n_rd=296212 n_write=146640 bw_util=0.1588
n_activity=1129464 dram_eff=0.7842
bk0: 19088a 5328160i bk1: 19116a 5319966i bk2: 18664a 5325507i bk3: 18672a 5317423i bk4: 18360a 5332242i bk5: 18380a 5320363i bk6: 18356a 5339268i bk7: 18380a 5335243i bk8: 18356a 5340394i bk9: 18356a 5334035i bk10: 18224a 5323328i bk11: 18264a 5318240i bk12: 18040a 5329283i bk13: 18072a 5320491i bk14: 18924a 5322566i bk15: 18960a 5314773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74988
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5092002 n_act=20455 n_pre=20439 n_req=121244 n_rd=296388 n_write=146819 bw_util=0.159
n_activity=1129955 dram_eff=0.7845
bk0: 19168a 5318799i bk1: 19116a 5319916i bk2: 18704a 5324026i bk3: 18656a 5313645i bk4: 18344a 5330371i bk5: 18388a 5321284i bk6: 18376a 5337750i bk7: 18372a 5327333i bk8: 18400a 5337939i bk9: 18340a 5335865i bk10: 18272a 5322943i bk11: 18244a 5317557i bk12: 18020a 5327470i bk13: 18052a 5319908i bk14: 18968a 5321265i bk15: 18968a 5312988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5092153 n_act=20492 n_pre=20476 n_req=121161 n_rd=296312 n_write=146670 bw_util=0.1589
n_activity=1133943 dram_eff=0.7813
bk0: 19096a 5324913i bk1: 19152a 5316510i bk2: 18676a 5326727i bk3: 18648a 5318425i bk4: 18352a 5332049i bk5: 18392a 5321330i bk6: 18320a 5342183i bk7: 18328a 5333284i bk8: 18364a 5342773i bk9: 18376a 5332370i bk10: 18284a 5322471i bk11: 18276a 5319291i bk12: 18060a 5330493i bk13: 18004a 5324118i bk14: 19020a 5319212i bk15: 18964a 5317769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72488
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5091829 n_act=20573 n_pre=20557 n_req=121203 n_rd=296416 n_write=146728 bw_util=0.1589
n_activity=1131794 dram_eff=0.7831
bk0: 19092a 5321346i bk1: 19148a 5312051i bk2: 18712a 5319167i bk3: 18636a 5315241i bk4: 18348a 5333589i bk5: 18368a 5321462i bk6: 18344a 5340352i bk7: 18376a 5336602i bk8: 18396a 5335549i bk9: 18328a 5328529i bk10: 18288a 5317554i bk11: 18280a 5315902i bk12: 18048a 5329029i bk13: 18044a 5320526i bk14: 19020a 5319901i bk15: 18988a 5315372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75411
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0x800ffb80, atomic=0 1 entries : 0x7f3a9b58c780 :  mf: uid=28297208, sid04:w24, part=7, addr=0x800ffb80, load , size=32, unknown  status = IN_PARTITION_DRAM (7911271), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5091660 n_act=20615 n_pre=20599 n_req=121228 n_rd=296488 n_write=146741 bw_util=0.159
n_activity=1133156 dram_eff=0.7823
bk0: 19144a 5322707i bk1: 19140a 5318776i bk2: 18692a 5324103i bk3: 18668a 5312694i bk4: 18444a 5328888i bk5: 18364a 5321864i bk6: 18368a 5338850i bk7: 18368a 5335055i bk8: 18396a 5339646i bk9: 18364a 5334874i bk10: 18292a 5321295i bk11: 18244a 5317782i bk12: 18048a 5328080i bk13: 18028a 5321692i bk14: 18972a 5321722i bk15: 18956a 5316002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74672
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5091925 n_act=20489 n_pre=20473 n_req=121206 n_rd=296456 n_write=146760 bw_util=0.159
n_activity=1132190 dram_eff=0.7829
bk0: 19128a 5321618i bk1: 19152a 5319305i bk2: 18672a 5326109i bk3: 18656a 5320837i bk4: 18380a 5331987i bk5: 18380a 5324437i bk6: 18364a 5339256i bk7: 18380a 5333977i bk8: 18412a 5336729i bk9: 18360a 5334935i bk10: 18264a 5321024i bk11: 18224a 5319931i bk12: 18108a 5328939i bk13: 18052a 5327985i bk14: 18956a 5323911i bk15: 18968a 5318908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72714
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5092247 n_act=20345 n_pre=20329 n_req=121236 n_rd=296332 n_write=146850 bw_util=0.159
n_activity=1130166 dram_eff=0.7843
bk0: 19124a 5323576i bk1: 19120a 5314027i bk2: 18660a 5327950i bk3: 18672a 5314972i bk4: 18340a 5335485i bk5: 18392a 5324437i bk6: 18344a 5342171i bk7: 18356a 5331849i bk8: 18348a 5336247i bk9: 18344a 5330366i bk10: 18248a 5319303i bk11: 18272a 5313424i bk12: 18088a 5332186i bk13: 18088a 5321330i bk14: 18968a 5323236i bk15: 18968a 5312126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74278
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5576103 n_nop=5091405 n_act=20591 n_pre=20575 n_req=121347 n_rd=296632 n_write=146900 bw_util=0.1591
n_activity=1132189 dram_eff=0.7835
bk0: 19136a 5321515i bk1: 19120a 5316736i bk2: 18672a 5322541i bk3: 18700a 5314664i bk4: 18352a 5336089i bk5: 18364a 5324013i bk6: 18388a 5335965i bk7: 18404a 5332267i bk8: 18432a 5335578i bk9: 18400a 5331250i bk10: 18264a 5322567i bk11: 18260a 5316140i bk12: 18092a 5328464i bk13: 18076a 5323157i bk14: 19012a 5323450i bk15: 18960a 5318837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75964

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128918, Miss = 37039, Miss_rate = 0.287, Pending_hits = 60571, Reservation_fails = 136
L2_cache_bank[1]: Access = 128989, Miss = 37055, Miss_rate = 0.287, Pending_hits = 60536, Reservation_fails = 215
L2_cache_bank[2]: Access = 128896, Miss = 37066, Miss_rate = 0.288, Pending_hits = 60471, Reservation_fails = 190
L2_cache_bank[3]: Access = 128849, Miss = 37025, Miss_rate = 0.287, Pending_hits = 60496, Reservation_fails = 196
L2_cache_bank[4]: Access = 128966, Miss = 37086, Miss_rate = 0.288, Pending_hits = 60435, Reservation_fails = 164
L2_cache_bank[5]: Access = 128875, Miss = 37055, Miss_rate = 0.288, Pending_hits = 60436, Reservation_fails = 182
L2_cache_bank[6]: Access = 128749, Miss = 37003, Miss_rate = 0.287, Pending_hits = 60473, Reservation_fails = 190
L2_cache_bank[7]: Access = 128820, Miss = 37050, Miss_rate = 0.288, Pending_hits = 60499, Reservation_fails = 156
L2_cache_bank[8]: Access = 128886, Miss = 37063, Miss_rate = 0.288, Pending_hits = 60438, Reservation_fails = 211
L2_cache_bank[9]: Access = 128826, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60439, Reservation_fails = 134
L2_cache_bank[10]: Access = 128865, Miss = 37043, Miss_rate = 0.287, Pending_hits = 60463, Reservation_fails = 176
L2_cache_bank[11]: Access = 128875, Miss = 37035, Miss_rate = 0.287, Pending_hits = 60454, Reservation_fails = 173
L2_cache_bank[12]: Access = 128840, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60383, Reservation_fails = 189
L2_cache_bank[13]: Access = 128890, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60451, Reservation_fails = 194
L2_cache_bank[14]: Access = 128968, Miss = 37089, Miss_rate = 0.288, Pending_hits = 60406, Reservation_fails = 227
L2_cache_bank[15]: Access = 128825, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60476, Reservation_fails = 166
L2_cache_bank[16]: Access = 128968, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60484, Reservation_fails = 153
L2_cache_bank[17]: Access = 128859, Miss = 37043, Miss_rate = 0.287, Pending_hits = 60538, Reservation_fails = 136
L2_cache_bank[18]: Access = 128887, Miss = 37030, Miss_rate = 0.287, Pending_hits = 60473, Reservation_fails = 144
L2_cache_bank[19]: Access = 128948, Miss = 37053, Miss_rate = 0.287, Pending_hits = 60531, Reservation_fails = 150
L2_cache_bank[20]: Access = 129024, Miss = 37087, Miss_rate = 0.287, Pending_hits = 60500, Reservation_fails = 160
L2_cache_bank[21]: Access = 128955, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60600, Reservation_fails = 137
L2_total_cache_accesses = 2835678
L2_total_cache_misses = 815136
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 1330553
L2_total_cache_reservation_fails = 3779
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1209191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 739839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3779
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1978356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 857070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=6125706
icnt_total_pkts_simt_to_mem=4481229
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5771
	minimum = 6
	maximum = 60
Network latency average = 9.79709
	minimum = 6
	maximum = 54
Slowest packet = 5274318
Flit latency average = 8.96627
	minimum = 6
	maximum = 54
Slowest flit = 10385933
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936782
	minimum = 0.0831663 (at node 11)
	maximum = 0.10664 (at node 42)
Accepted packet rate average = 0.0936782
	minimum = 0.0831663 (at node 11)
	maximum = 0.10664 (at node 42)
Injected flit rate average = 0.186878
	minimum = 0.138768 (at node 11)
	maximum = 0.247129 (at node 42)
Accepted flit rate average= 0.186878
	minimum = 0.177403 (at node 46)
	maximum = 0.194723 (at node 22)
Injected packet length average = 1.99489
Accepted packet length average = 1.99489
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8962 (21 samples)
	minimum = 6 (21 samples)
	maximum = 93.8095 (21 samples)
Network latency average = 10.0547 (21 samples)
	minimum = 6 (21 samples)
	maximum = 86.6667 (21 samples)
Flit latency average = 9.81758 (21 samples)
	minimum = 6 (21 samples)
	maximum = 85.7619 (21 samples)
Fragmentation average = 0.025025 (21 samples)
	minimum = 0 (21 samples)
	maximum = 29.0952 (21 samples)
Injected packet rate average = 0.0575473 (21 samples)
	minimum = 0.0511547 (21 samples)
	maximum = 0.0655169 (21 samples)
Accepted packet rate average = 0.0575473 (21 samples)
	minimum = 0.0511547 (21 samples)
	maximum = 0.0655169 (21 samples)
Injected flit rate average = 0.10871 (21 samples)
	minimum = 0.0777378 (21 samples)
	maximum = 0.147943 (21 samples)
Accepted flit rate average = 0.10871 (21 samples)
	minimum = 0.099164 (21 samples)
	maximum = 0.116699 (21 samples)
Injected packet size average = 1.88905 (21 samples)
Accepted packet size average = 1.88905 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 42 sec (4902 sec)
gpgpu_simulation_rate = 95415 (inst/sec)
gpgpu_simulation_rate = 1613 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 1247090
gpu_sim_insn = 21023540
gpu_ipc =      16.8581
gpu_tot_sim_cycle = 9502073
gpu_tot_sim_insn = 488750820
gpu_tot_ipc =      51.4362
gpu_tot_issued_cta = 1441792
max_total_param_size = 0
gpu_stall_dramfull = 343854
gpu_stall_icnt2sh    = 152200
partiton_reqs_in_parallel = 27435980
partiton_reqs_in_parallel_total    = 65722146
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.8040
partiton_reqs_in_parallel_util = 27435980
partiton_reqs_in_parallel_util_total    = 65722146
gpu_sim_cycle_parition_util = 1247090
gpu_tot_sim_cycle_parition_util    = 3002281
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9228
partiton_replys_in_parallel = 78760
partiton_replys_in_parallel_total    = 2835678
L2_BW  =       5.9861 GB/Sec
L2_BW_total  =      29.0718 GB/Sec
gpu_total_sim_rate=81512

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17561324
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8716288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8714496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17555025
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8716288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17561324
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
43314, 42526, 42948, 42674, 43049, 42273, 42852, 42176, 42441, 41883, 42410, 41323, 42229, 40723, 41721, 40223, 41345, 39909, 40981, 39652, 40481, 39166, 39963, 38765, 39458, 38674, 39069, 38452, 38980, 38365, 39145, 37838, 
gpgpu_n_tot_thrd_icount = 1029618048
gpgpu_n_tot_w_icount = 32175564
gpgpu_n_stall_shd_mem = 435541
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056100
gpgpu_n_mem_write_global = 858086
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 32530372
gpgpu_n_store_insn = 13637615
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139460608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198563
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2608577	W0_Idle:163396017	W0_Scoreboard:43464916	W1:128208	W2:252	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:32047095	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416112 {8:2052014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59489360 {40:71651,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124025296 {40:741265,72:1310737,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6864688 {8:858086,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 371 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 9499768 
mrq_lat_table:410779 	26045 	36649 	68049 	134163 	197537 	269261 	129276 	74018 	7966 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1689493 	1064983 	137470 	12837 	1933 	1198 	1889 	1945 	1026 	1180 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	59 	2458723 	272830 	16803 	5009 	90074 	42242 	16878 	1371 	1237 	1782 	1135 	1888 	1941 	1026 	1180 	260 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1376537 	645994 	33569 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	795 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1768 	465 	787 	537 	266 	34 	54 	35 	27 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    257766    250842    251215    264964    262171    249288    296832    252274    297038    267338    251281    285599    251110 
dram[1]:    251879    310217    250914    310628    251216    365860    250982    251095    260777    249303    249328    249306    250951    250927    269524    251736 
dram[2]:    270095    251120    251065    264127    256232    251163    259063    251002    268237    249224    258010    249320    256234    250889    314984    302410 
dram[3]:    285257    251090    326094    254394    251061    281437    250955    311443    306084    256996    265850    272302    269024    249348    322502    251160 
dram[4]:    275280    250920    250930    251353    366425    259579    288892    250984    249240    249241    258033    254364    249337    250919    251171    251140 
dram[5]:    258600    250944    257555    292628    250948    268224    250996    260215    249242    249261    249328    249355    249731    271797    251172    251139 
dram[6]:    281146    277353    250941    330573    251135    268425    268587    250920    249273    279919    249216    261690    250506    291564    272025    251180 
dram[7]:    271673    286698    251038    260668    250841    251178    251005    252127    250057    252057    258036    257838    271704    251235    299781    251163 
dram[8]:    250933    251031    257385    251035    250977    262702    251055    274812    259344    275610    257949    265502    270953    258777    251115    251148 
dram[9]:    251112    250827    302472    257502    251150    250913    254934    273625    249200    249214    257570    249256    249400    249699    253100    250973 
dram[10]:    250946    250991    276788    261412    269785    252233    250980    250943    249260    249304    258082    249323    250841    257632    275605    251079 
average row accesses per activate:
dram[0]:  6.479081  6.249018  5.497512  5.543571  5.536996  5.608599  6.438193  6.467866  5.516222  5.659276  5.221088  5.347493  5.850503  6.059438  5.233267  5.350068 
dram[1]:  6.087423  6.609492  5.344138  5.746280  5.490211  5.716881  6.188062  6.280265  5.365102  5.725373  5.321056  5.456103  5.902897  6.101942  5.138021  5.314055 
dram[2]:  5.837363  6.394037  5.251185  5.491501  5.689006  5.703172  6.143552  6.316931  5.315353  5.641385  5.062005  5.461483  5.902897  6.071659  5.024920  5.396019 
dram[3]:  6.417208  6.520988  5.321379  5.442484  5.468841  5.613670  6.154597  6.387997  5.550399  5.775510  5.351748  5.418967  5.702641  5.854037  5.131510  5.230769 
dram[4]:  6.105304  6.831460  5.261580  5.371091  5.315049  5.651458  6.233937  6.292602  5.505376  5.916990  5.274415  5.454804  5.774713  6.094507  5.281417  5.390028 
dram[5]:  6.354735  6.183801  5.176629  5.531518  5.482584  5.743726  6.255390  6.505172  5.627856  5.665185  5.152554  5.462580  5.716667  6.196546  5.193316  5.411805 
dram[6]:  6.209576  6.277690  5.078844  5.365599  5.647940  5.655922  6.384420  6.508169  5.359888  5.742105  5.020288  5.479256  5.890625  5.928459  5.330634  5.439477 
dram[7]:  6.051067  6.437500  5.158211  5.220946  5.405849  5.778118  6.296667  6.579407  5.420085  5.697398  5.216327  5.317107  5.773354  6.007943  5.160026  5.459778 
dram[8]:  5.949813  6.347722  5.131387  5.590711  5.604599  5.846213  6.209188  6.743291  5.251542  5.535069  5.177583  5.492098  5.729955  6.098546  5.259853  5.494085 
dram[9]:  6.270932  6.490597  5.360028  5.521117  5.677177  5.814758  6.435635  6.364785  5.430900  5.610095  5.267857  5.362683  5.771516  6.036712  5.367347  5.288204 
dram[10]:  6.072686  6.542079  5.250850  5.386173  5.536264  5.691265  6.019841  6.518518  5.251705  5.523022  5.428369  5.427459  5.811060  6.107518  5.039490  5.504895 
average row locality = 1353828/238150 = 5.684770
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4840      4868      4751      4772      4672      4675      4668      4662      4666      4664      4650      4643      4588      4578      4818      4808 
dram[1]:      4867      4867      4758      4745      4678      4662      4681      4673      4669      4679      4640      4630      4576      4572      4817      4823 
dram[2]:      4879      4860      4766      4766      4662      4667      4673      4674      4685      4675      4648      4641      4576      4575      4803      4802 
dram[3]:      4844      4861      4750      4744      4661      4663      4667      4668      4669      4659      4632      4641      4587      4580      4815      4819 
dram[4]:      4864      4854      4759      4745      4668      4668      4676      4668      4682      4650      4642      4644      4566      4576      4821      4822 
dram[5]:      4857      4861      4745      4746      4668      4665      4662      4655      4661      4662      4645      4644      4580      4578      4844      4820 
dram[6]:      4852      4854      4750      4738      4663      4662      4659      4682      4678      4655      4646      4641      4579      4580      4835      4827 
dram[7]:      4870      4861      4753      4751      4686      4665      4666      4665      4676      4676      4642      4632      4573      4587      4829      4811 
dram[8]:      4867      4868      4752      4745      4671      4673      4672      4663      4673      4673      4644      4630      4596      4585      4814      4830 
dram[9]:      4862      4859      4737      4741      4670      4682      4661      4667      4666      4669      4642      4644      4602      4590      4821      4816 
dram[10]:      4865      4859      4750      4737      4669      4667      4682      4677      4688      4675      4637      4641      4587      4586      4837      4813 
total reads: 828569
bank skew: 4879/4566 = 1.07
chip skew: 75370/75260 = 1.00
number of total write accesses:
dram[0]:      3058      3087      2984      2989      2886      2891      2884      2886      2985      2993      3025      3036      2965      2966      3079      3078 
dram[1]:      3071      3071      2991      2978      2893      2890      2887      2901      2987      2993      3017      3014      2962      2970      3075      3079 
dram[2]:      3089      3075      2990      2988      2893      2884      2902      2900      3001      2986      3026      3016      2962      2966      3061      3060 
dram[3]:      3062      3062      2966      2968      2886      2893      2897      2889      2985      2982      3021      3016      2969      2960      3067      3069 
dram[4]:      3079      3050      2965      2984      2890      2888      2892      2902      2998      2977      3027      3020      2970      2969      3080      3069 
dram[5]:      3061      3079      2963      2976      2887      2888      2882      2891      2976      2986      3022      3020      2966      2957      3081      3065 
dram[6]:      3059      3081      2980      2967      2877      2883      2881      2887      2992      2982      3025      3019      2961      2961      3065      3082 
dram[7]:      3069      3070      2974      2976      2893      2887      2890      2875      2988      2987      3026      3014      2967      2977      3071      3062 
dram[8]:      3076      3073      2981      2959      2884      2892      2897      2876      2989      2982      3024      3015      2979      2965      3060      3065 
dram[9]:      3077      3079      2960      2972      2892      2883      2888      2888      2997      3000      3028      3030      2976      2974      3069      3074 
dram[10]:      3072      3070      2974      2976      2888      2891      2903      2891      3011      3002      3017      3028      2979      2969      3075      3059 
total reads: 525259
bank skew: 3089/2875 = 1.07
chip skew: 47805/47692 = 1.00
average mf latency per bank:
dram[0]:        844       851       628       692       995      1000       876       905       671       681       853       849       783       795       664       667
dram[1]:        850       860       650       650      1006       993       901       916       695       665       844       844       788       784       691       676
dram[2]:        846       855       636       650       959       976       929       928       659       664       844       837       838       838       663       668
dram[3]:        860       851       653       652       954       962       949       901       670       664       837       850       829       842       666       668
dram[4]:        839       844       674       642      1018      1002       902       927       738       665       843       841       807       767       681       677
dram[5]:        877       947       638       641      1014      1008       935       900       656       694       805       808       763       766       688       685
dram[6]:        850       846       646       641      1010      1009       899       910       660       657       799       812       760       772       666       679
dram[7]:        859       903       665       649      1015      1024       936       958       674       670       805       803       762       765       695       664
dram[8]:        857       910       653       661      1041      1011       961       935       681       663       818       792       777       781       677       713
dram[9]:        818       818       654       662      1023      1023       923       893       684       668       808       794       800       781       679       670
dram[10]:        819       860       665       657      1008      1002       886       881       679       672       825       857       770       784       670       739
maximum mf latency per bank:
dram[0]:     127177    127184     63711     87210    247678    247651    247680    247633     62351     62369    124032    124017    127110    127111     39918     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    124329     22042    124031    123994    127103    127120    128180     62670
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     62359    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     62363     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     87313     63721    247683    247711    247602    247612    124281     56673    123999    123980    127151    127166     36924     62646
dram[5]:     127192    128120     63704     63689    247698    247671    247600    247592     22081    124310    123996    123955    127140    127157    119088     39865
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    128108     87239     63692    247652    247702    247625    247587    122639     22059    123978    123968    127122    127158    118887     36897
dram[8]:     127214    128115     63731     63761    247671    247695    247610    247660    124314     22049    123990    123952    127144    127151     62647    128221
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656    122627     22063    124002    124003    127123    127149     62674     36926
dram[10]:     127188    128133     63724     87183    247676    247632    247636    247628    122641     62361    124004    124031    127133    127116     39823    128177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7398069 n_act=21519 n_pre=21503 n_req=123115 n_rd=301292 n_write=149382 bw_util=0.1142
n_activity=1181011 dram_eff=0.7632
bk0: 19360a 7641153i bk1: 19472a 7626289i bk2: 19004a 7639730i bk3: 19088a 7627102i bk4: 18688a 7644152i bk5: 18700a 7634888i bk6: 18672a 7654023i bk7: 18648a 7643839i bk8: 18664a 7653398i bk9: 18656a 7641928i bk10: 18600a 7637022i bk11: 18572a 7627103i bk12: 18352a 7642657i bk13: 18312a 7633120i bk14: 19272a 7632527i bk15: 19232a 7625196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7397955 n_act=21571 n_pre=21555 n_req=123116 n_rd=301348 n_write=149336 bw_util=0.1142
n_activity=1181047 dram_eff=0.7632
bk0: 19468a 7637246i bk1: 19468a 7629839i bk2: 19032a 7632372i bk3: 18980a 7631987i bk4: 18712a 7645537i bk5: 18648a 7636249i bk6: 18724a 7651090i bk7: 18692a 7640107i bk8: 18676a 7653410i bk9: 18716a 7644966i bk10: 18560a 7633804i bk11: 18520a 7631667i bk12: 18304a 7642885i bk13: 18288a 7634641i bk14: 19268a 7631812i bk15: 19292a 7623137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7397262 n_act=21842 n_pre=21826 n_req=123151 n_rd=301408 n_write=149427 bw_util=0.1143
n_activity=1183195 dram_eff=0.7621
bk0: 19516a 7628361i bk1: 19440a 7627499i bk2: 19064a 7633764i bk3: 19064a 7630317i bk4: 18648a 7645930i bk5: 18668a 7632795i bk6: 18692a 7650762i bk7: 18696a 7641494i bk8: 18740a 7646399i bk9: 18700a 7642899i bk10: 18592a 7632552i bk11: 18564a 7631810i bk12: 18304a 7642741i bk13: 18300a 7632012i bk14: 19212a 7631777i bk15: 19208a 7626523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7398345 n_act=21654 n_pre=21638 n_req=122952 n_rd=301040 n_write=149088 bw_util=0.1141
n_activity=1180659 dram_eff=0.7625
bk0: 19376a 7641255i bk1: 19444a 7632539i bk2: 19000a 7637916i bk3: 18976a 7629889i bk4: 18644a 7645082i bk5: 18652a 7633171i bk6: 18668a 7651740i bk7: 18672a 7647918i bk8: 18676a 7652999i bk9: 18636a 7646735i bk10: 18528a 7635750i bk11: 18564a 7630850i bk12: 18348a 7641942i bk13: 18320a 7633531i bk14: 19260a 7634979i bk15: 19276a 7627494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94394
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7398116 n_act=21587 n_pre=21571 n_req=123065 n_rd=301220 n_write=149271 bw_util=0.1142
n_activity=1179626 dram_eff=0.7638
bk0: 19456a 7631889i bk1: 19416a 7632820i bk2: 19036a 7636389i bk3: 18980a 7625925i bk4: 18672a 7642848i bk5: 18672a 7634055i bk6: 18704a 7650230i bk7: 18672a 7640013i bk8: 18728a 7650344i bk9: 18600a 7648866i bk10: 18568a 7635178i bk11: 18576a 7629713i bk12: 18264a 7640561i bk13: 18304a 7633058i bk14: 19284a 7633744i bk15: 19288a 7625421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95701
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7398289 n_act=21591 n_pre=21575 n_req=122993 n_rd=301172 n_write=149138 bw_util=0.1141
n_activity=1184007 dram_eff=0.7607
bk0: 19428a 7637641i bk1: 19444a 7629191i bk2: 18980a 7639428i bk3: 18984a 7630832i bk4: 18672a 7644614i bk5: 18660a 7634320i bk6: 18648a 7654502i bk7: 18620a 7645845i bk8: 18644a 7655615i bk9: 18648a 7645371i bk10: 18580a 7635212i bk11: 18576a 7631837i bk12: 18320a 7643516i bk13: 18312a 7636847i bk14: 19376a 7631703i bk15: 19280a 7630337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92617
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7398069 n_act=21684 n_pre=21668 n_req=123003 n_rd=301204 n_write=149140 bw_util=0.1141
n_activity=1180600 dram_eff=0.7629
bk0: 19408a 7634330i bk1: 19416a 7625293i bk2: 19000a 7631997i bk3: 18952a 7627991i bk4: 18652a 7646225i bk5: 18648a 7634248i bk6: 18636a 7652995i bk7: 18728a 7648450i bk8: 18712a 7647948i bk9: 18620a 7641227i bk10: 18584a 7630258i bk11: 18564a 7628565i bk12: 18316a 7641888i bk13: 18320a 7633459i bk14: 19340a 7632718i bk15: 19308a 7627892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94687
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7397620 n_act=21782 n_pre=21766 n_req=123069 n_rd=301372 n_write=149225 bw_util=0.1142
n_activity=1184339 dram_eff=0.7609
bk0: 19480a 7635210i bk1: 19444a 7631370i bk2: 19012a 7636654i bk3: 19004a 7625039i bk4: 18744a 7641455i bk5: 18660a 7634377i bk6: 18664a 7651514i bk7: 18660a 7647783i bk8: 18704a 7652040i bk9: 18704a 7647345i bk10: 18568a 7633938i bk11: 18528a 7630444i bk12: 18292a 7641065i bk13: 18348a 7634125i bk14: 19316a 7633888i bk15: 19244a 7628946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94165
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7397779 n_act=21659 n_pre=21643 n_req=123073 n_rd=301424 n_write=149260 bw_util=0.1142
n_activity=1183665 dram_eff=0.7615
bk0: 19468a 7634115i bk1: 19472a 7631952i bk2: 19008a 7638087i bk3: 18980a 7633088i bk4: 18684a 7644486i bk5: 18692a 7636827i bk6: 18688a 7651883i bk7: 18652a 7647174i bk8: 18692a 7649344i bk9: 18692a 7647177i bk10: 18576a 7633819i bk11: 18520a 7632295i bk12: 18384a 7641887i bk13: 18340a 7640778i bk14: 19256a 7636810i bk15: 19320a 7631256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92794
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7398063 n_act=21508 n_pre=21492 n_req=123116 n_rd=301316 n_write=149386 bw_util=0.1142
n_activity=1180982 dram_eff=0.7633
bk0: 19448a 7636407i bk1: 19436a 7626605i bk2: 18948a 7640561i bk3: 18964a 7627984i bk4: 18680a 7647344i bk5: 18728a 7636861i bk6: 18644a 7654976i bk7: 18668a 7644541i bk8: 18664a 7648777i bk9: 18676a 7642281i bk10: 18568a 7631644i bk11: 18576a 7626047i bk12: 18408a 7644405i bk13: 18360a 7634102i bk14: 19284a 7636080i bk15: 19264a 7624732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93896
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7891765 n_nop=7397429 n_act=21754 n_pre=21738 n_req=123175 n_rd=301480 n_write=149364 bw_util=0.1143
n_activity=1182155 dram_eff=0.7627
bk0: 19460a 7634041i bk1: 19436a 7629439i bk2: 19000a 7635387i bk3: 18948a 7627693i bk4: 18676a 7648480i bk5: 18668a 7636440i bk6: 18728a 7648172i bk7: 18708a 7644807i bk8: 18752a 7647816i bk9: 18700a 7643575i bk10: 18548a 7635239i bk11: 18564a 7628843i bk12: 18348a 7641321i bk13: 18344a 7636003i bk14: 19348a 7635902i bk15: 19252a 7631486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95086

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132490, Miss = 37653, Miss_rate = 0.284, Pending_hits = 63198, Reservation_fails = 136
L2_cache_bank[1]: Access = 132589, Miss = 37670, Miss_rate = 0.284, Pending_hits = 63083, Reservation_fails = 215
L2_cache_bank[2]: Access = 132477, Miss = 37686, Miss_rate = 0.284, Pending_hits = 63075, Reservation_fails = 190
L2_cache_bank[3]: Access = 132449, Miss = 37651, Miss_rate = 0.284, Pending_hits = 63061, Reservation_fails = 196
L2_cache_bank[4]: Access = 132531, Miss = 37692, Miss_rate = 0.284, Pending_hits = 63023, Reservation_fails = 164
L2_cache_bank[5]: Access = 132464, Miss = 37660, Miss_rate = 0.284, Pending_hits = 63009, Reservation_fails = 182
L2_cache_bank[6]: Access = 132355, Miss = 37625, Miss_rate = 0.284, Pending_hits = 63077, Reservation_fails = 190
L2_cache_bank[7]: Access = 132340, Miss = 37635, Miss_rate = 0.284, Pending_hits = 63104, Reservation_fails = 156
L2_cache_bank[8]: Access = 132482, Miss = 37678, Miss_rate = 0.284, Pending_hits = 62993, Reservation_fails = 211
L2_cache_bank[9]: Access = 132379, Miss = 37627, Miss_rate = 0.284, Pending_hits = 63013, Reservation_fails = 134
L2_cache_bank[10]: Access = 132447, Miss = 37662, Miss_rate = 0.284, Pending_hits = 63035, Reservation_fails = 176
L2_cache_bank[11]: Access = 132445, Miss = 37631, Miss_rate = 0.284, Pending_hits = 63002, Reservation_fails = 173
L2_cache_bank[12]: Access = 132414, Miss = 37662, Miss_rate = 0.284, Pending_hits = 62974, Reservation_fails = 189
L2_cache_bank[13]: Access = 132429, Miss = 37639, Miss_rate = 0.284, Pending_hits = 63045, Reservation_fails = 194
L2_cache_bank[14]: Access = 132570, Miss = 37695, Miss_rate = 0.284, Pending_hits = 62950, Reservation_fails = 227
L2_cache_bank[15]: Access = 132402, Miss = 37648, Miss_rate = 0.284, Pending_hits = 63029, Reservation_fails = 166
L2_cache_bank[16]: Access = 132562, Miss = 37689, Miss_rate = 0.284, Pending_hits = 63041, Reservation_fails = 153
L2_cache_bank[17]: Access = 132479, Miss = 37667, Miss_rate = 0.284, Pending_hits = 63120, Reservation_fails = 136
L2_cache_bank[18]: Access = 132490, Miss = 37661, Miss_rate = 0.284, Pending_hits = 63055, Reservation_fails = 144
L2_cache_bank[19]: Access = 132507, Miss = 37668, Miss_rate = 0.284, Pending_hits = 63139, Reservation_fails = 150
L2_cache_bank[20]: Access = 132659, Miss = 37715, Miss_rate = 0.284, Pending_hits = 63095, Reservation_fails = 160
L2_cache_bank[21]: Access = 132478, Miss = 37655, Miss_rate = 0.284, Pending_hits = 63145, Reservation_fails = 137
L2_total_cache_accesses = 2914438
L2_total_cache_misses = 828569
L2_total_cache_miss_rate = 0.2843
L2_total_cache_pending_hits = 1387266
L2_total_cache_reservation_fails = 3779
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1265904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 753272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 661659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3779
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056100
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 858086
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=6282263
icnt_total_pkts_simt_to_mem=4563045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.11645
	minimum = 6
	maximum = 42
Network latency average = 8.89604
	minimum = 6
	maximum = 36
Slowest packet = 5671385
Flit latency average = 8.80283
	minimum = 6
	maximum = 36
Slowest flit = 10751112
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0012631
	minimum = 0.00107651 (at node 3)
	maximum = 0.00145739 (at node 48)
Accepted packet rate average = 0.0012631
	minimum = 0.00107651 (at node 3)
	maximum = 0.00145739 (at node 48)
Injected flit rate average = 0.00191144
	minimum = 0.00110658 (at node 3)
	maximum = 0.00289835 (at node 48)
Accepted flit rate average= 0.00191144
	minimum = 0.00146381 (at node 35)
	maximum = 0.0023631 (at node 0)
Injected packet length average = 1.51329
Accepted packet length average = 1.51329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8153 (22 samples)
	minimum = 6 (22 samples)
	maximum = 91.4545 (22 samples)
Network latency average = 10.0021 (22 samples)
	minimum = 6 (22 samples)
	maximum = 84.3636 (22 samples)
Flit latency average = 9.77145 (22 samples)
	minimum = 6 (22 samples)
	maximum = 83.5 (22 samples)
Fragmentation average = 0.0238875 (22 samples)
	minimum = 0 (22 samples)
	maximum = 27.7727 (22 samples)
Injected packet rate average = 0.054989 (22 samples)
	minimum = 0.0488784 (22 samples)
	maximum = 0.0626051 (22 samples)
Accepted packet rate average = 0.054989 (22 samples)
	minimum = 0.0488784 (22 samples)
	maximum = 0.0626051 (22 samples)
Injected flit rate average = 0.103855 (22 samples)
	minimum = 0.0742545 (22 samples)
	maximum = 0.14135 (22 samples)
Accepted flit rate average = 0.103855 (22 samples)
	minimum = 0.0947231 (22 samples)
	maximum = 0.111502 (22 samples)
Injected packet size average = 1.88866 (22 samples)
Accepted packet size average = 1.88866 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 39 min, 56 sec (5996 sec)
gpgpu_simulation_rate = 81512 (inst/sec)
gpgpu_simulation_rate = 1584 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 43077
gpu_sim_insn = 23078842
gpu_ipc =     535.7579
gpu_tot_sim_cycle = 9767300
gpu_tot_sim_insn = 511829662
gpu_tot_ipc =      52.4024
gpu_tot_issued_cta = 1507328
max_total_param_size = 0
gpu_stall_dramfull = 343945
gpu_stall_icnt2sh    = 166336
partiton_reqs_in_parallel = 947603
partiton_reqs_in_parallel_total    = 93158126
partiton_level_parallism =      21.9979
partiton_level_parallism_total  =       9.6348
partiton_reqs_in_parallel_util = 947603
partiton_reqs_in_parallel_util_total    = 93158126
gpu_sim_cycle_parition_util = 43077
gpu_tot_sim_cycle_parition_util    = 4249371
partiton_level_parallism_util =      21.9979
partiton_level_parallism_util_total  =      21.9236
partiton_replys_in_parallel = 200614
partiton_replys_in_parallel_total    = 2914438
L2_BW  =     441.4188 GB/Sec
L2_BW_total  =      30.2291 GB/Sec
gpu_total_sim_rate=82221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18353765
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8978432
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8976640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18347466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8978432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18353765
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
45345, 44503, 44943, 44648, 45026, 44304, 44829, 44180, 44451, 43878, 44441, 43327, 44227, 42725, 43683, 42218, 43376, 41913, 43003, 41650, 42491, 41116, 41973, 40749, 41420, 40654, 41073, 40435, 40957, 40375, 41120, 39821, 
gpgpu_n_tot_thrd_icount = 1078237120
gpgpu_n_tot_w_icount = 33694910
gpgpu_n_stall_shd_mem = 435544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2187172
gpgpu_n_mem_write_global = 927628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 34627524
gpgpu_n_store_insn = 14690259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143654912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198566
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2658704	W0_Idle:163405531	W0_Scoreboard:44554390	W1:140040	W2:438	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:33554423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17464688 {8:2183086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64368736 {40:75640,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133462480 {40:741265,72:1441809,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7421024 {8:927628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 363 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 9767299 
mrq_lat_table:432080 	28223 	40347 	74539 	146629 	217818 	291721 	137366 	75182 	8023 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1784113 	1169495 	138939 	12850 	1933 	1198 	1889 	1945 	1026 	1180 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	2638329 	293305 	17333 	5009 	90074 	42242 	16878 	1371 	1237 	1782 	1135 	1888 	1941 	1026 	1180 	260 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1460770 	690398 	36004 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	70337 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1824 	496 	787 	537 	266 	34 	54 	35 	27 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    257766    250842    251215    264964    262171    249288    296832    252274    297038    267338    251281    285599    251110 
dram[1]:    251879    310217    250914    310628    251216    365860    250982    251095    260777    249303    249328    249306    250951    250927    269524    251736 
dram[2]:    270095    251120    251065    264127    256232    251163    259063    251002    268237    249224    258010    249320    256234    250889    314984    302410 
dram[3]:    285257    251090    326094    254394    251061    281437    250955    311443    306084    256996    265850    272302    269024    249348    322502    251160 
dram[4]:    275280    250920    250930    251353    366425    259579    288892    250984    249240    249241    258033    254364    249337    250919    251171    251140 
dram[5]:    258600    250944    257555    292628    250948    268224    250996    260215    249242    249261    249328    249355    249731    271797    251172    251139 
dram[6]:    281146    277353    250941    330573    251135    268425    268587    250920    249273    279919    249216    261690    250506    291564    272025    251180 
dram[7]:    271673    286698    251038    260668    250841    251178    251005    252127    250057    252057    258036    257838    271704    251235    299781    251163 
dram[8]:    250933    251031    257385    251035    250977    262702    251055    274812    259344    275610    257949    265502    270953    258777    251115    251148 
dram[9]:    251112    250827    302472    257502    251150    250913    254934    273625    249200    249214    257570    249256    249400    249699    253100    250973 
dram[10]:    250946    250991    276788    261412    269785    252233    250980    250943    249260    249304    258082    249323    250841    257632    275605    251079 
average row accesses per activate:
dram[0]:  6.093458  5.939457  5.277707  5.319285  5.322602  5.438255  6.073463  6.151216  5.314971  5.489632  5.025672  5.213426  5.574278  5.753201  5.044670  5.211372 
dram[1]:  5.716779  6.262887  5.128237  5.530708  5.257124  5.500679  5.907434  5.958914  5.205584  5.537736  5.094854  5.228025  5.575361  5.734795  5.026754  5.157831 
dram[2]:  5.557868  6.115828  5.077534  5.236627  5.493568  5.444594  5.850864  6.037946  5.092707  5.433775  4.905784  5.302130  5.668999  5.781428  4.866782  5.224288 
dram[3]:  6.070200  6.166667  5.082209  5.271046  5.214929  5.340580  5.856214  6.089609  5.294839  5.588155  5.158920  5.271034  5.417112  5.520791  4.943827  5.080529 
dram[4]:  5.776646  6.431715  5.015719  5.182957  5.154238  5.465320  5.877625  6.007407  5.270166  5.700069  5.039780  5.251436  5.538672  5.770270  5.088943  5.207512 
dram[5]:  6.002825  5.875776  5.047153  5.309616  5.273616  5.503059  5.908029  6.216258  5.376802  5.436339  5.015863  5.286174  5.444892  5.782857  4.995297  5.210721 
dram[6]:  5.809850  5.856358  4.976548  5.194724  5.465494  5.500340  5.991105  6.199237  5.131711  5.498994  4.850236  5.274069  5.586896  5.671339  5.101807  5.231196 
dram[7]:  5.759810  6.051209  4.967665  5.053081  5.215661  5.515997  6.005185  6.240927  5.216508  5.485333  5.012158  5.151382  5.533151  5.738516  4.958992  5.279201 
dram[8]:  5.706434  6.006356  4.965207  5.349936  5.373174  5.538251  5.924088  6.358209  5.109521  5.332250  4.992112  5.307244  5.511187  5.802575  5.081780  5.251861 
dram[9]:  5.841455  6.167391  5.110905  5.322186  5.441157  5.538934  6.140364  6.156250  5.228862  5.359191  5.037377  5.198483  5.408245  5.771693  5.152769  5.161074 
dram[10]:  5.734859  6.149059  5.008459  5.156814  5.354263  5.519427  5.826992  6.219587  5.073276  5.308880  5.145272  5.219759  5.573095  5.824713  4.880184  5.283479 
average row locality = 1452015/266512 = 5.448216
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5227      5253      5127      5149      5045      5051      5044      5038      5040      5037      5019      5017      4959      4945      5204      5179 
dram[1]:      5258      5255      5143      5129      5051      5037      5051      5048      5043      5052      5015      5005      4950      4945      5199      5204 
dram[2]:      5269      5246      5148      5147      5040      5041      5048      5044      5060      5044      5019      5015      4950      4944      5188      5186 
dram[3]:      5233      5251      5134      5118      5037      5035      5040      5040      5043      5038      5010      5014      4958      4951      5195      5199 
dram[4]:      5251      5240      5142      5120      5035      5047      5054      5042      5057      5031      5021      5019      4942      4948      5207      5204 
dram[5]:      5245      5246      5119      5127      5038      5037      5038      5036      5045      5034      5015      5017      4949      4948      5225      5206 
dram[6]:      5238      5244      5127      5119      5036      5041      5033      5060      5053      5032      5017      5016      4950      4952      5215      5216 
dram[7]:      5257      5248      5136      5127      5054      5036      5045      5039      5050      5055      5022      5009      4947      4957      5207      5196 
dram[8]:      5254      5253      5132      5127      5042      5048      5047      5038      5048      5046      5019      5003      4968      4958      5200      5211 
dram[9]:      5251      5246      5118      5121      5041      5055      5036      5032      5046      5043      5013      5018      4971      4962      5209      5201 
dram[10]:      5257      5243      5130      5119      5044      5040      5054      5055      5059      5058      5011      5021      4959      4957      5216      5201 
total reads: 895004
bank skew: 5269/4942 = 1.07
chip skew: 81424/81296 = 1.00
number of total write accesses:
dram[0]:      3249      3282      3159      3181      3056      3052      3058      3057      3161      3170      3203      3215      3146      3144      3266      3253 
dram[1]:      3260      3250      3175      3156      3066      3060      3054      3074      3161      3166      3203      3203      3151      3164      3256      3260 
dram[2]:      3279      3255      3169      3174      3074      3066      3073      3071      3180      3161      3208      3198      3151      3150      3251      3246 
dram[3]:      3241      3259      3150      3147      3067      3072      3065      3047      3164      3171      3203      3193      3146      3148      3254      3255 
dram[4]:      3258      3237      3154      3152      3052      3069      3063      3068      3175      3160      3214      3210      3150      3165      3261      3253 
dram[5]:      3255      3268      3123      3156      3057      3058      3056      3070      3160      3164      3206      3203      3153      3148      3272      3251 
dram[6]:      3256      3277      3149      3151      3042      3061      3049      3061      3168      3167      3209      3201      3151      3141      3254      3269 
dram[7]:      3256      3260      3160      3155      3072      3067      3062      3043      3166      3173      3223      3192      3148      3163      3258      3256 
dram[8]:      3260      3252      3145      3144      3050      3060      3069      3056      3163      3155      3208      3202      3161      3154      3251      3255 
dram[9]:      3260      3265      3131      3155      3050      3054      3057      3045      3179      3178      3208      3206      3163      3153      3257      3258 
dram[10]:      3265      3255      3159      3168      3057      3057      3063      3074      3180      3192      3206      3221      3161      3151      3256      3242 
total reads: 557011
bank skew: 3282/3042 = 1.08
chip skew: 50707/50582 = 1.00
average mf latency per bank:
dram[0]:        821       828       619       679       962       967       850       878       660       669       831       827       764       775       652       657
dram[1]:        827       837       639       640       971       960       874       890       683       654       820       821       768       764       678       665
dram[2]:        824       833       627       639       927       943       900       900       649       653       820       815       815       816       651       657
dram[3]:        836       828       642       642       922       930       919       875       658       653       814       828       807       819       655       657
dram[4]:        817       820       661       633       984       967       875       899       721       654       819       817       786       748       668       666
dram[5]:        851       917       630       631       980       974       905       873       645       680       785       788       744       747       675       672
dram[6]:        826       823       636       631       976       974       872       883       650       647       779       791       742       754       654       668
dram[7]:        835       877       654       640       980       989       906       929       662       659       783       783       744       747       682       654
dram[8]:        834       884       643       650      1005       977       931       905       669       652       796       774       758       763       664       699
dram[9]:        796       797       643       651       990       988       894       868       670       656       787       775       779       763       667       659
dram[10]:        798       836       653       645       974       970       861       855       667       660       802       831       752       765       659       724
maximum mf latency per bank:
dram[0]:     127177    127184     63711     87210    247678    247651    247680    247633     62351     62369    124032    124017    127110    127111     39918     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    124329     22042    124031    123994    127103    127120    128180     62670
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     62359    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     62363     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     87313     63721    247683    247711    247602    247612    124281     56673    123999    123980    127151    127166     36924     62646
dram[5]:     127192    128120     63704     63689    247698    247671    247600    247592     22081    124310    123996    123955    127140    127157    119088     39865
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    128108     87239     63692    247652    247702    247625    247587    122639     22059    123978    123968    127122    127158    118887     36897
dram[8]:     127214    128115     63731     63761    247671    247695    247610    247660    124314     22049    123990    123952    127144    127151     62647    128221
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656    122627     22063    124002    124003    127123    127149     62674     36926
dram[10]:     127188    128133     63724     87183    247676    247632    247636    247628    122641     62361    124004    124031    127133    127116     39823    128177
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7437967 n_act=24037 n_pre=24021 n_req=131986 n_rd=325336 n_write=160390 bw_util=0.1219
n_activity=1259824 dram_eff=0.7711
bk0: 20908a 7695170i bk1: 21012a 7680579i bk2: 20508a 7694730i bk3: 20596a 7679726i bk4: 20180a 7700522i bk5: 20204a 7692744i bk6: 20176a 7709470i bk7: 20152a 7699746i bk8: 20160a 7709517i bk9: 20148a 7698704i bk10: 20076a 7693728i bk11: 20068a 7681700i bk12: 19836a 7698639i bk13: 19780a 7689567i bk14: 20816a 7686777i bk15: 20716a 7681227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04586
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7437544 n_act=24152 n_pre=24136 n_req=132044 n_rd=325540 n_write=160379 bw_util=0.1219
n_activity=1259817 dram_eff=0.7714
bk0: 21032a 7689346i bk1: 21020a 7684006i bk2: 20572a 7685119i bk3: 20516a 7685526i bk4: 20204a 7700272i bk5: 20148a 7689967i bk6: 20204a 7708517i bk7: 20192a 7693323i bk8: 20172a 7707850i bk9: 20208a 7699876i bk10: 20060a 7689000i bk11: 20020a 7684722i bk12: 19800a 7697177i bk13: 19780a 7687653i bk14: 20796a 7687287i bk15: 20816a 7677055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7436823 n_act=24384 n_pre=24368 n_req=132095 n_rd=325556 n_write=160620 bw_util=0.122
n_activity=1262013 dram_eff=0.7705
bk0: 21076a 7680573i bk1: 20984a 7681186i bk2: 20592a 7687820i bk3: 20588a 7683401i bk4: 20160a 7700050i bk5: 20164a 7686359i bk6: 20192a 7706445i bk7: 20176a 7697575i bk8: 20240a 7699520i bk9: 20176a 7697448i bk10: 20076a 7688298i bk11: 20060a 7687458i bk12: 19800a 7699360i bk13: 19776a 7686532i bk14: 20752a 7684253i bk15: 20744a 7682193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04834
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7437861 n_act=24262 n_pre=24246 n_req=131878 n_rd=325184 n_write=160198 bw_util=0.1218
n_activity=1259515 dram_eff=0.7707
bk0: 20932a 7695305i bk1: 21004a 7684768i bk2: 20536a 7691338i bk3: 20472a 7686869i bk4: 20148a 7698512i bk5: 20140a 7687152i bk6: 20160a 7708002i bk7: 20160a 7705551i bk8: 20172a 7708512i bk9: 20152a 7700250i bk10: 20040a 7690136i bk11: 20056a 7686882i bk12: 19832a 7696787i bk13: 19804a 7688892i bk14: 20780a 7689014i bk15: 20796a 7682838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7437632 n_act=24181 n_pre=24165 n_req=132001 n_rd=325440 n_write=160333 bw_util=0.1219
n_activity=1258340 dram_eff=0.7721
bk0: 21004a 7686745i bk1: 20960a 7687112i bk2: 20568a 7688445i bk3: 20480a 7681675i bk4: 20140a 7701272i bk5: 20188a 7687019i bk6: 20216a 7705347i bk7: 20168a 7696065i bk8: 20228a 7705873i bk9: 20124a 7703575i bk10: 20084a 7686647i bk11: 20076a 7684805i bk12: 19768a 7698049i bk13: 19792a 7687665i bk14: 20828a 7688272i bk15: 20816a 7681006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04061
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7437844 n_act=24178 n_pre=24162 n_req=131925 n_rd=325300 n_write=160267 bw_util=0.1218
n_activity=1262697 dram_eff=0.7691
bk0: 20980a 7689966i bk1: 20984a 7682160i bk2: 20476a 7696413i bk3: 20508a 7686710i bk4: 20152a 7700601i bk5: 20148a 7689797i bk6: 20152a 7709300i bk7: 20144a 7700190i bk8: 20180a 7708255i bk9: 20136a 7701007i bk10: 20060a 7690182i bk11: 20068a 7687013i bk12: 19796a 7698582i bk13: 19792a 7691129i bk14: 20900a 7685323i bk15: 20824a 7684301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01161
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x800ffa80, atomic=0 1 entries : 0x7f3a9010b3d0 :  mf: uid=31008893, sid03:w12, part=6, addr=0x800ffae0, load , size=32, unknown  status = IN_PARTITION_DRAM (9767299), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7437491 n_act=24288 n_pre=24272 n_req=131955 n_rd=325394 n_write=160306 bw_util=0.1219
n_activity=1259381 dram_eff=0.7713
bk0: 20952a 7685779i bk1: 20976a 7676825i bk2: 20508a 7687479i bk3: 20476a 7681108i bk4: 20144a 7703660i bk5: 20164a 7688452i bk6: 20132a 7707775i bk7: 20240a 7701733i bk8: 20212a 7701090i bk9: 20128a 7695817i bk10: 20068a 7684715i bk11: 20062a 7683828i bk12: 19800a 7698073i bk13: 19808a 7687914i bk14: 20860a 7686753i bk15: 20864a 7680835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03796
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7437086 n_act=24363 n_pre=24347 n_req=132039 n_rd=325540 n_write=160415 bw_util=0.1219
n_activity=1263106 dram_eff=0.7695
bk0: 21028a 7688595i bk1: 20992a 7683482i bk2: 20544a 7689721i bk3: 20508a 7679812i bk4: 20216a 7696490i bk5: 20144a 7687278i bk6: 20180a 7705173i bk7: 20156a 7703060i bk8: 20200a 7706079i bk9: 20220a 7701681i bk10: 20088a 7684220i bk11: 20036a 7684289i bk12: 19788a 7696630i bk13: 19828a 7688177i bk14: 20828a 7687151i bk15: 20784a 7683187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04046
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7437464 n_act=24221 n_pre=24205 n_req=131979 n_rd=325576 n_write=160285 bw_util=0.1219
n_activity=1262417 dram_eff=0.7697
bk0: 21016a 7689279i bk1: 21012a 7687353i bk2: 20528a 7692928i bk3: 20508a 7685755i bk4: 20168a 7700928i bk5: 20192a 7691992i bk6: 20188a 7706069i bk7: 20152a 7700661i bk8: 20192a 7704397i bk9: 20184a 7701585i bk10: 20076a 7688891i bk11: 20012a 7685385i bk12: 19872a 7697467i bk13: 19832a 7695023i bk14: 20800a 7692059i bk15: 20844a 7683286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01864
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7437818 n_act=24100 n_pre=24084 n_req=131982 n_rd=325452 n_write=160297 bw_util=0.1219
n_activity=1259650 dram_eff=0.7712
bk0: 21004a 7691332i bk1: 20984a 7681297i bk2: 20472a 7696520i bk3: 20484a 7681896i bk4: 20164a 7703711i bk5: 20220a 7692495i bk6: 20144a 7710925i bk7: 20128a 7701985i bk8: 20184a 7704804i bk9: 20172a 7698752i bk10: 20052a 7686004i bk11: 20072a 7680933i bk12: 19884a 7699144i bk13: 19848a 7690732i bk14: 20836a 7688890i bk15: 20804a 7679469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01756
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7971751 n_nop=7436918 n_act=24347 n_pre=24331 n_req=132131 n_rd=325696 n_write=160459 bw_util=0.122
n_activity=1260929 dram_eff=0.7711
bk0: 21028a 7687933i bk1: 20972a 7683369i bk2: 20520a 7689094i bk3: 20476a 7680675i bk4: 20176a 7703074i bk5: 20160a 7692217i bk6: 20216a 7705710i bk7: 20220a 7699690i bk8: 20236a 7705162i bk9: 20232a 7696325i bk10: 20044a 7687521i bk11: 20084a 7681640i bk12: 19836a 7696739i bk13: 19828a 7691464i bk14: 20864a 7691203i bk15: 20804a 7686401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141614, Miss = 40665, Miss_rate = 0.287, Pending_hits = 66146, Reservation_fails = 136
L2_cache_bank[1]: Access = 141704, Miss = 40669, Miss_rate = 0.287, Pending_hits = 66028, Reservation_fails = 215
L2_cache_bank[2]: Access = 141601, Miss = 40710, Miss_rate = 0.287, Pending_hits = 66034, Reservation_fails = 190
L2_cache_bank[3]: Access = 141571, Miss = 40675, Miss_rate = 0.287, Pending_hits = 66017, Reservation_fails = 196
L2_cache_bank[4]: Access = 141665, Miss = 40722, Miss_rate = 0.287, Pending_hits = 65979, Reservation_fails = 164
L2_cache_bank[5]: Access = 141581, Miss = 40667, Miss_rate = 0.287, Pending_hits = 65967, Reservation_fails = 182
L2_cache_bank[6]: Access = 141463, Miss = 40650, Miss_rate = 0.287, Pending_hits = 66044, Reservation_fails = 190
L2_cache_bank[7]: Access = 141469, Miss = 40646, Miss_rate = 0.287, Pending_hits = 66059, Reservation_fails = 156
L2_cache_bank[8]: Access = 141601, Miss = 40709, Miss_rate = 0.287, Pending_hits = 65949, Reservation_fails = 211
L2_cache_bank[9]: Access = 141486, Miss = 40651, Miss_rate = 0.287, Pending_hits = 65974, Reservation_fails = 135
L2_cache_bank[10]: Access = 141589, Miss = 40674, Miss_rate = 0.287, Pending_hits = 65986, Reservation_fails = 176
L2_cache_bank[11]: Access = 141548, Miss = 40651, Miss_rate = 0.287, Pending_hits = 65960, Reservation_fails = 173
L2_cache_bank[12]: Access = 141503, Miss = 40669, Miss_rate = 0.287, Pending_hits = 65932, Reservation_fails = 190
L2_cache_bank[13]: Access = 141557, Miss = 40680, Miss_rate = 0.287, Pending_hits = 66013, Reservation_fails = 195
L2_cache_bank[14]: Access = 141702, Miss = 40718, Miss_rate = 0.287, Pending_hits = 65902, Reservation_fails = 227
L2_cache_bank[15]: Access = 141541, Miss = 40667, Miss_rate = 0.287, Pending_hits = 65979, Reservation_fails = 166
L2_cache_bank[16]: Access = 141657, Miss = 40710, Miss_rate = 0.287, Pending_hits = 66004, Reservation_fails = 153
L2_cache_bank[17]: Access = 141604, Miss = 40684, Miss_rate = 0.287, Pending_hits = 66070, Reservation_fails = 136
L2_cache_bank[18]: Access = 141606, Miss = 40685, Miss_rate = 0.287, Pending_hits = 66013, Reservation_fails = 144
L2_cache_bank[19]: Access = 141604, Miss = 40678, Miss_rate = 0.287, Pending_hits = 66102, Reservation_fails = 150
L2_cache_bank[20]: Access = 141770, Miss = 40730, Miss_rate = 0.287, Pending_hits = 66047, Reservation_fails = 160
L2_cache_bank[21]: Access = 141616, Miss = 40694, Miss_rate = 0.287, Pending_hits = 66112, Reservation_fails = 137
L2_total_cache_accesses = 3115052
L2_total_cache_misses = 895004
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 1452317
L2_total_cache_reservation_fails = 3782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1330801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 818169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 729509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2187172
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 927628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=6745021
icnt_total_pkts_simt_to_mem=4898754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3837
	minimum = 6
	maximum = 58
Network latency average = 9.68883
	minimum = 6
	maximum = 58
Slowest packet = 6121785
Flit latency average = 8.86267
	minimum = 6
	maximum = 56
Slowest flit = 11427559
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0931442
	minimum = 0.082633 (at node 20)
	maximum = 0.106115 (at node 38)
Accepted packet rate average = 0.0931442
	minimum = 0.082633 (at node 20)
	maximum = 0.106115 (at node 38)
Injected flit rate average = 0.185362
	minimum = 0.138116 (at node 20)
	maximum = 0.244428 (at node 38)
Accepted flit rate average= 0.185362
	minimum = 0.176409 (at node 40)
	maximum = 0.192485 (at node 0)
Injected packet length average = 1.99006
Accepted packet length average = 1.99006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7965 (23 samples)
	minimum = 6 (23 samples)
	maximum = 90 (23 samples)
Network latency average = 9.98843 (23 samples)
	minimum = 6 (23 samples)
	maximum = 83.2174 (23 samples)
Flit latency average = 9.73194 (23 samples)
	minimum = 6 (23 samples)
	maximum = 82.3043 (23 samples)
Fragmentation average = 0.0228489 (23 samples)
	minimum = 0 (23 samples)
	maximum = 26.5652 (23 samples)
Injected packet rate average = 0.0566479 (23 samples)
	minimum = 0.050346 (23 samples)
	maximum = 0.0644969 (23 samples)
Accepted packet rate average = 0.0566479 (23 samples)
	minimum = 0.050346 (23 samples)
	maximum = 0.0644969 (23 samples)
Injected flit rate average = 0.107399 (23 samples)
	minimum = 0.0770311 (23 samples)
	maximum = 0.145831 (23 samples)
Accepted flit rate average = 0.107399 (23 samples)
	minimum = 0.0982747 (23 samples)
	maximum = 0.115023 (23 samples)
Injected packet size average = 1.89591 (23 samples)
Accepted packet size average = 1.89591 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 45 sec (6225 sec)
gpgpu_simulation_rate = 82221 (inst/sec)
gpgpu_simulation_rate = 1569 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 1365405
gpu_sim_insn = 21075254
gpu_ipc =      15.4352
gpu_tot_sim_cycle = 11354855
gpu_tot_sim_insn = 532904916
gpu_tot_ipc =      46.9319
gpu_tot_issued_cta = 1572864
max_total_param_size = 0
gpu_stall_dramfull = 343945
gpu_stall_icnt2sh    = 166558
partiton_reqs_in_parallel = 30038910
partiton_reqs_in_parallel_total    = 94105729
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9332
partiton_reqs_in_parallel_util = 30038910
partiton_reqs_in_parallel_util_total    = 94105729
gpu_sim_cycle_parition_util = 1365405
gpu_tot_sim_cycle_parition_util    = 4292448
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9420
partiton_replys_in_parallel = 91703
partiton_replys_in_parallel_total    = 3115052
L2_BW  =       6.3659 GB/Sec
L2_BW_total  =      26.7682 GB/Sec
gpu_total_sim_rate=72170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19196281
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9502720
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9500928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19189982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9502720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19196281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
47055, 46452, 47004, 46401, 46857, 46267, 46706, 46131, 46348, 45750, 46413, 45324, 46127, 44667, 45681, 43888, 45354, 43586, 44788, 43322, 44210, 42897, 43781, 42516, 43329, 42440, 42982, 42268, 42601, 42046, 42983, 41492, 
gpgpu_n_tot_thrd_icount = 1125930784
gpgpu_n_tot_w_icount = 35185337
gpgpu_n_stall_shd_mem = 435672
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2276872
gpgpu_n_mem_write_global = 929631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 35700508
gpgpu_n_store_insn = 14692293
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152043520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198694
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2804935	W0_Idle:203201382	W0_Scoreboard:79707680	W1:252444	W2:2205	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:34930679	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18149744 {8:2268718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64448856 {40:77643,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136897744 {40:826725,72:1441911,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7437048 {8:929631,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 374 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11352546 
mrq_lat_table:454084 	29158 	40938 	75508 	150119 	218327 	291744 	137366 	75182 	8023 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1853205 	1191304 	138950 	12868 	1961 	1206 	1949 	2074 	1330 	1276 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	2721671 	294076 	17334 	5009 	96861 	42242 	16882 	1380 	1253 	1814 	1139 	1948 	2112 	1288 	1276 	408 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1529710 	711091 	36071 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	72340 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2028 	510 	788 	546 	274 	38 	65 	52 	37 	20 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    378938    260941    396817    406940    397506    397446    264964    262171    380233    316829    315919    378926    267338    251281    300082    396587 
dram[1]:    316438    379010    408915    403618    259032    365860    397532    260091    260777    298710    378911    408368    299677    250927    299979    379038 
dram[2]:    270095    260097    251065    264127    397493    410287    380314    380423    298925    319188    258010    249320    298441    260964    314984    302410 
dram[3]:    285257    407848    409456    379316    388900    281437    409477    410526    408244    318311    408246    378954    317077    397212    322502    260320 
dram[4]:    275280    316690    407362    300951    366425    397696    318947    318117    380644    318883    378922    378920    318024    397607    251171    259632 
dram[5]:    379093    250944    355463    297669    408225    397684    259839    300032    380524    409466    378920    428479    295111    397613    251172    251139 
dram[6]:    379068    379041    408404    330573    406340    324072    409558    259376    409623    409297    249216    316433    317246    397325    408536    300595 
dram[7]:    379061    407715    407457    260668    408374    397459    297154    409435    408802    259321    407336    378924    409161    251235    301443    318683 
dram[8]:    259497    380875    299607    406939    409447    414470    317566    274812    259403    275610    378926    378707    408806    397353    251115    251148 
dram[9]:    379040    403274    302472    257502    408093    385298    406021    356632    409115    259119    294808    408305    397204    249699    318914    373729 
dram[10]:    380232    316641    405518    407738    409915    397680    409893    318561    316728    259630    258082    249323    355432    257632    409047    251079 
average row accesses per activate:
dram[0]:  5.799194  5.617818  5.038806  5.017668  4.989150  5.182559  5.742877  5.790063  5.062992  5.192689  4.820956  4.975711  5.211321  5.474385  4.854566  4.968804 
dram[1]:  5.375772  5.843098  4.891518  5.235732  4.985542  5.203657  5.534091  5.644656  4.925382  5.258632  4.895260  4.980357  5.320207  5.422295  4.742857  4.923560 
dram[2]:  5.294833  5.770820  4.828214  4.950495  5.165006  5.151402  5.522318  5.776536  4.832663  5.166564  4.678193  4.984570  5.303846  5.429041  4.661788  5.037559 
dram[3]:  5.747172  5.786142  4.878402  4.991124  4.969880  5.038953  5.508655  5.817797  5.033113  5.347826  4.920000  4.989869  5.187028  5.199371  4.741047  4.829692 
dram[4]:  5.506989  6.026499  4.715637  4.972271  4.885139  5.198238  5.527685  5.644611  5.001191  5.420506  4.800457  4.969231  5.245860  5.380767  4.805000  4.881222 
dram[5]:  5.612548  5.551151  4.783523  5.041816  4.950957  5.218079  5.553836  5.841102  5.053076  5.169554  4.763068  5.017375  5.123296  5.419842  4.771098  4.956322 
dram[6]:  5.452201  5.588653  4.764573  4.945423  5.189155  5.224542  5.675862  5.885409  4.894399  5.219375  4.646504  5.030066  5.273482  5.401182  4.870130  5.028555 
dram[7]:  5.406347  5.710145  4.736695  4.802617  4.993976  5.141527  5.657769  5.908895  4.960900  5.180358  4.780432  4.919764  5.277031  5.376623  4.725780  5.020360 
dram[8]:  5.343789  5.696452  4.741011  5.105454  5.111180  5.236859  5.584345  6.011662  4.856399  5.022182  4.756236  5.054985  5.231499  5.462706  4.847410  4.953635 
dram[9]:  5.505711  5.766268  4.829800  5.045427  5.121513  5.217666  5.796765  5.859787  5.000000  5.030557  4.833718  4.925513  5.108441  5.431669  4.903299  4.948851 
dram[10]:  5.433396  5.839515  4.781108  4.892423  5.143392  5.258763  5.509987  5.914408  4.801596  5.040694  4.858715  4.951736  5.275972  5.526104  4.671537  5.045748 
average row locality = 1480536/286555 = 5.166673
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5337      5365      5229      5280      5166      5157      5161      5157      5143      5150      5120      5127      5079      5036      5297      5289 
dram[1]:      5381      5370      5252      5231      5155      5137      5165      5165      5163      5155      5113      5113      5044      5053      5318      5316 
dram[2]:      5374      5355      5265      5270      5165      5148      5161      5145      5170      5154      5126      5140      5064      5055      5297      5286 
dram[3]:      5345      5371      5230      5235      5135      5154      5154      5139      5142      5142      5108      5119      5048      5060      5295      5311 
dram[4]:      5355      5354      5262      5224      5147      5144      5168      5153      5169      5139      5124      5132      5039      5063      5326      5319 
dram[5]:      5368      5361      5236      5232      5163      5145      5144      5151      5154      5135      5122      5120      5057      5049      5328      5316 
dram[6]:      5361      5342      5222      5227      5137      5151      5133      5163      5163      5136      5115      5112      5053      5035      5320      5312 
dram[7]:      5377      5352      5240      5237      5167      5161      5152      5137      5153      5162      5125      5098      5049      5062      5322      5320 
dram[8]:      5370      5367      5239      5233      5134      5155      5158      5139      5168      5161      5126      5109      5063      5065      5308      5341 
dram[9]:      5369      5363      5244      5230      5155      5161      5138      5137      5142      5159      5108      5132      5075      5062      5315      5302 
dram[10]:      5364      5349      5241      5236      5142      5145      5159      5166      5185      5175      5128      5131      5064      5057      5323      5306 
total reads: 914081
bank skew: 5381/5035 = 1.07
chip skew: 83175/82982 = 1.00
number of total write accesses:
dram[0]:      3298      3337      3211      3240      3111      3104      3103      3117      3216      3231      3254      3272      3207      3192      3315      3312 
dram[1]:      3317      3307      3225      3209      3121      3116      3114      3127      3220      3222      3253      3254      3197      3216      3314      3315 
dram[2]:      3336      3307      3223      3230      3130      3120      3128      3127      3234      3221      3262      3259      3210      3208      3304      3298 
dram[3]:      3293      3314      3195      3200      3115      3125      3120      3099      3218      3222      3256      3254      3189      3207      3310      3310 
dram[4]:      3313      3288      3212      3204      3104      3116      3118      3122      3228      3214      3272      3266      3197      3218      3323      3311 
dram[5]:      3309      3321      3183      3208      3115      3110      3109      3120      3224      3219      3261      3254      3212      3200      3322      3308 
dram[6]:      3308      3326      3197      3200      3093      3109      3097      3106      3226      3215      3258      3253      3200      3191      3305      3317 
dram[7]:      3311      3316      3215      3206      3123      3122      3114      3100      3221      3225      3279      3241      3199      3218      3312      3310 
dram[8]:      3319      3303      3200      3191      3095      3114      3118      3109      3219      3216      3264      3257      3208      3211      3301      3313 
dram[9]:      3308      3321      3184      3211      3106      3109      3105      3096      3233      3237      3264      3266      3216      3205      3305      3309 
dram[10]:      3324      3311      3212      3223      3108      3106      3117      3126      3237      3248      3263      3282      3214      3199      3310      3297 
total reads: 566455
bank skew: 3337/3093 = 1.08
chip skew: 51597/51401 = 1.00
average mf latency per bank:
dram[0]:        829       861       659       692       977      1050       908       905       669       722       846       854       821       803       691       668
dram[1]:        846       876       665       666       996       980       902       957       766       683       868       828       828       808       704       688
dram[2]:        844       855       655       688       990       978       909       924       681       670       845       845       825       909       680       718
dram[3]:        872       916       681       682       921       954       935       886       673       719       842       845       876       866       693       717
dram[4]:        817       842       720       663       989       990       900       939       766       739       838       851       827       819       740       709
dram[5]:        857       927       646       663       988      1010       937       889       667       714       823       823       743       769       738       714
dram[6]:        844       840       661       663      1007       980       895       920       670       654       799       816       766       754       682       711
dram[7]:        853       894       701       714       995      1029       917       978       681       709       812       812       756       802       712       692
dram[8]:        867       930       647       682      1041      1000       945       930       706       698       851       784       766       791       711       778
dram[9]:        804       819       715       678      1043       991       925       876       676       716       795       785       817       825       729       661
dram[10]:        850       838       663       655       979       984       895       867       734       757       874       841       775       816       723       775
maximum mf latency per bank:
dram[0]:     127177    150516    150537     87210    247678    247651    247680    247633     62351    189769    124032    148112    193921    197003    210895     43265
dram[1]:     150517    158307    100885    100945    247658    247650    247618    247591    195352    158323    158332    123994    199790    190106    213982    101294
dram[2]:     127171    150503    100914    101023    247672    247652    247626    247677    192569     62359    123970    158302    127174    193922    150499    210900
dram[3]:     150506    158307    158307    150495    247681    247680    247587    247607     62363    189766    123984    124021    193905    150500    210892    207804
dram[4]:     127164    150526    158332    158304    247683    247711    247602    247612    158331    198157    123999    123980    199803    150508    213981    210904
dram[5]:     127192    128120     63704    158314    247698    247671    247600    247592     71269    124310    158297    200770    127140    127157    202607    150517
dram[6]:     158307    127220    100914    150515    247686    247674    247577    247600     38431     32421    124005    150717    127155    127132    150517    207817
dram[7]:     127188    150536    158317    158316    247652    247702    247625    247587    122639    198170    158315    158315    127122    199798    205212    210900
dram[8]:     150509    128115     63731    100920    247671    247695    247610    247660    186683    158306    158314    123952    127144    150523    213986    199807
dram[9]:     127192    127179    158306    100898    247678    247689    247650    247656    122627    195370    124002    124003    127123    197008    213982     36926
dram[10]:     150512    128133     63724     87183    247676    247632    247636    247628    195370    198161    158308    124031    199804    193918    150525    207808
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9959247 n_act=25821 n_pre=25805 n_req=134613 n_rd=332372 n_write=163862 bw_util=0.09446
n_activity=1312401 dram_eff=0.7562
bk0: 21348a 10225823i bk1: 21460a 10210680i bk2: 20916a 10225259i bk3: 21120a 10208828i bk4: 20664a 10229887i bk5: 20628a 10223039i bk6: 20644a 10239711i bk7: 20628a 10229893i bk8: 20572a 10239969i bk9: 20600a 10228367i bk10: 20480a 10224428i bk11: 20508a 10211851i bk12: 20316a 10228008i bk13: 20144a 10220353i bk14: 21188a 10217489i bk15: 21156a 10211293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9958768 n_act=25990 n_pre=25974 n_req=134658 n_rd=332524 n_write=163851 bw_util=0.09448
n_activity=1313690 dram_eff=0.7557
bk0: 21524a 10218999i bk1: 21480a 10213463i bk2: 21008a 10215265i bk3: 20924a 10215649i bk4: 20620a 10230436i bk5: 20548a 10220046i bk6: 20660a 10238204i bk7: 20660a 10223585i bk8: 20652a 10237720i bk9: 20620a 10229948i bk10: 20452a 10219628i bk11: 20452a 10215036i bk12: 20176a 10228180i bk13: 20212a 10217541i bk14: 21272a 10216800i bk15: 21264a 10206946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55033
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9957771 n_act=26234 n_pre=26218 n_req=134772 n_rd=332700 n_write=164184 bw_util=0.09458
n_activity=1316653 dram_eff=0.7548
bk0: 21496a 10211043i bk1: 21420a 10211350i bk2: 21060a 10217779i bk3: 21080a 10213018i bk4: 20660a 10229371i bk5: 20592a 10216128i bk6: 20644a 10236507i bk7: 20580a 10228132i bk8: 20680a 10229506i bk9: 20616a 10227772i bk10: 20504a 10218474i bk11: 20560a 10217084i bk12: 20256a 10228939i bk13: 20220a 10216308i bk14: 21188a 10214642i bk15: 21144a 10212704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55578
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9959547 n_act=26023 n_pre=26007 n_req=134415 n_rd=331952 n_write=163578 bw_util=0.09432
n_activity=1310582 dram_eff=0.7562
bk0: 21380a 10225629i bk1: 21484a 10214496i bk2: 20920a 10222161i bk3: 20940a 10216796i bk4: 20540a 10228962i bk5: 20616a 10216964i bk6: 20616a 10237953i bk7: 20556a 10236403i bk8: 20568a 10238862i bk9: 20568a 10230897i bk10: 20432a 10220440i bk11: 20476a 10216850i bk12: 20192a 10227950i bk13: 20240a 10218776i bk14: 21180a 10219322i bk15: 21244a 10212706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9958700 n_act=26079 n_pre=26063 n_req=134624 n_rd=332472 n_write=163793 bw_util=0.09446
n_activity=1311475 dram_eff=0.7568
bk0: 21420a 10217463i bk1: 21416a 10217196i bk2: 21048a 10217712i bk3: 20896a 10212188i bk4: 20588a 10231172i bk5: 20576a 10217631i bk6: 20672a 10235438i bk7: 20612a 10226128i bk8: 20676a 10235563i bk9: 20556a 10233740i bk10: 20496a 10216758i bk11: 20528a 10214597i bk12: 20156a 10228282i bk13: 20252a 10217286i bk14: 21304a 10217506i bk15: 21276a 10210143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9958848 n_act=26092 n_pre=26076 n_req=134556 n_rd=332324 n_write=163767 bw_util=0.09443
n_activity=1316965 dram_eff=0.7534
bk0: 21472a 10219793i bk1: 21444a 10212335i bk2: 20944a 10226261i bk3: 20928a 10217030i bk4: 20652a 10229794i bk5: 20580a 10220084i bk6: 20576a 10239661i bk7: 20604a 10230469i bk8: 20616a 10237899i bk9: 20540a 10231320i bk10: 20488a 10220394i bk11: 20480a 10217181i bk12: 20228a 10228487i bk13: 20196a 10221056i bk14: 21312a 10215825i bk15: 21264a 10214569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52784
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9959733 n_act=25988 n_pre=25972 n_req=134383 n_rd=331928 n_write=163486 bw_util=0.0943
n_activity=1311475 dram_eff=0.7555
bk0: 21444a 10215663i bk1: 21368a 10207471i bk2: 20888a 10218381i bk3: 20908a 10211779i bk4: 20548a 10234254i bk5: 20604a 10218903i bk6: 20532a 10238628i bk7: 20652a 10232861i bk8: 20652a 10231487i bk9: 20544a 10226455i bk10: 20460a 10215663i bk11: 20448a 10214491i bk12: 20212a 10228458i bk13: 20140a 10218752i bk14: 21280a 10217180i bk15: 21248a 10211765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5477
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9958414 n_act=26203 n_pre=26187 n_req=134626 n_rd=332456 n_write=163847 bw_util=0.09447
n_activity=1316020 dram_eff=0.7542
bk0: 21508a 10218579i bk1: 21408a 10213603i bk2: 20960a 10219820i bk3: 20948a 10209899i bk4: 20668a 10226939i bk5: 20644a 10216207i bk6: 20608a 10235488i bk7: 20548a 10233609i bk8: 20612a 10236354i bk9: 20648a 10231907i bk10: 20500a 10214319i bk11: 20392a 10214904i bk12: 20196a 10227345i bk13: 20248a 10217926i bk14: 21288a 10217269i bk15: 21280a 10213123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54978
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9958774 n_act=26054 n_pre=26038 n_req=134574 n_rd=332544 n_write=163697 bw_util=0.09446
n_activity=1315365 dram_eff=0.7545
bk0: 21480a 10218828i bk1: 21468a 10217589i bk2: 20956a 10223072i bk3: 20932a 10216360i bk4: 20536a 10231620i bk5: 20620a 10222295i bk6: 20632a 10236571i bk7: 20556a 10231378i bk8: 20672a 10234257i bk9: 20644a 10231052i bk10: 20504a 10219220i bk11: 20436a 10215901i bk12: 20252a 10228262i bk13: 20260a 10225075i bk14: 21232a 10222267i bk15: 21364a 10212494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53317
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9959136 n_act=25949 n_pre=25933 n_req=134567 n_rd=332368 n_write=163721 bw_util=0.09443
n_activity=1313159 dram_eff=0.7556
bk0: 21476a 10221406i bk1: 21452a 10210865i bk2: 20976a 10225705i bk3: 20920a 10211891i bk4: 20620a 10233524i bk5: 20644a 10222149i bk6: 20552a 10241490i bk7: 20548a 10232700i bk8: 20568a 10235622i bk9: 20636a 10228355i bk10: 20432a 10216729i bk11: 20528a 10210743i bk12: 20300a 10229229i bk13: 20248a 10221107i bk14: 21260a 10219243i bk15: 21208a 10209929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53245
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10507107 n_nop=9958254 n_act=26123 n_pre=26107 n_req=134748 n_rd=332684 n_write=163939 bw_util=0.09453
n_activity=1313914 dram_eff=0.7559
bk0: 21456a 10218094i bk1: 21396a 10213808i bk2: 20964a 10219386i bk3: 20944a 10210509i bk4: 20568a 10234029i bk5: 20580a 10222775i bk6: 20636a 10236119i bk7: 20664a 10230290i bk8: 20740a 10234877i bk9: 20700a 10226167i bk10: 20512a 10217342i bk11: 20524a 10211432i bk12: 20256a 10227022i bk13: 20228a 10222094i bk14: 21292a 10221303i bk15: 21224a 10216641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54729

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145802, Miss = 41532, Miss_rate = 0.285, Pending_hits = 68796, Reservation_fails = 136
L2_cache_bank[1]: Access = 145900, Miss = 41561, Miss_rate = 0.285, Pending_hits = 68676, Reservation_fails = 215
L2_cache_bank[2]: Access = 145799, Miss = 41591, Miss_rate = 0.285, Pending_hits = 68648, Reservation_fails = 190
L2_cache_bank[3]: Access = 145747, Miss = 41540, Miss_rate = 0.285, Pending_hits = 68648, Reservation_fails = 196
L2_cache_bank[4]: Access = 145915, Miss = 41622, Miss_rate = 0.285, Pending_hits = 68640, Reservation_fails = 164
L2_cache_bank[5]: Access = 145762, Miss = 41553, Miss_rate = 0.285, Pending_hits = 68628, Reservation_fails = 182
L2_cache_bank[6]: Access = 145487, Miss = 41457, Miss_rate = 0.285, Pending_hits = 68653, Reservation_fails = 190
L2_cache_bank[7]: Access = 145675, Miss = 41531, Miss_rate = 0.285, Pending_hits = 68694, Reservation_fails = 156
L2_cache_bank[8]: Access = 145806, Miss = 41590, Miss_rate = 0.285, Pending_hits = 68588, Reservation_fails = 211
L2_cache_bank[9]: Access = 145669, Miss = 41528, Miss_rate = 0.285, Pending_hits = 68628, Reservation_fails = 135
L2_cache_bank[10]: Access = 145832, Miss = 41572, Miss_rate = 0.285, Pending_hits = 68617, Reservation_fails = 176
L2_cache_bank[11]: Access = 145690, Miss = 41509, Miss_rate = 0.285, Pending_hits = 68599, Reservation_fails = 173
L2_cache_bank[12]: Access = 145593, Miss = 41504, Miss_rate = 0.285, Pending_hits = 68589, Reservation_fails = 190
L2_cache_bank[13]: Access = 145616, Miss = 41478, Miss_rate = 0.285, Pending_hits = 68596, Reservation_fails = 195
L2_cache_bank[14]: Access = 145882, Miss = 41585, Miss_rate = 0.285, Pending_hits = 68523, Reservation_fails = 227
L2_cache_bank[15]: Access = 145703, Miss = 41529, Miss_rate = 0.285, Pending_hits = 68618, Reservation_fails = 166
L2_cache_bank[16]: Access = 145805, Miss = 41566, Miss_rate = 0.285, Pending_hits = 68656, Reservation_fails = 153
L2_cache_bank[17]: Access = 145781, Miss = 41570, Miss_rate = 0.285, Pending_hits = 68747, Reservation_fails = 136
L2_cache_bank[18]: Access = 145782, Miss = 41546, Miss_rate = 0.285, Pending_hits = 68667, Reservation_fails = 144
L2_cache_bank[19]: Access = 145742, Miss = 41546, Miss_rate = 0.285, Pending_hits = 68760, Reservation_fails = 150
L2_cache_bank[20]: Access = 145926, Miss = 41606, Miss_rate = 0.285, Pending_hits = 68711, Reservation_fails = 160
L2_cache_bank[21]: Access = 145841, Miss = 41565, Miss_rate = 0.285, Pending_hits = 68755, Reservation_fails = 137
L2_total_cache_accesses = 3206755
L2_total_cache_misses = 914081
L2_total_cache_miss_rate = 0.2850
L2_total_cache_pending_hits = 1510437
L2_total_cache_reservation_fails = 3782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1388921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 837246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 731512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2276872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 929631
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=6926736
icnt_total_pkts_simt_to_mem=4996528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58493
	minimum = 6
	maximum = 38
Network latency average = 8.41564
	minimum = 6
	maximum = 34
Slowest packet = 6230257
Flit latency average = 8.35256
	minimum = 6
	maximum = 34
Slowest flit = 11643928
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00134324
	minimum = 0.00115094 (at node 16)
	maximum = 0.00155632 (at node 32)
Accepted packet rate average = 0.00134324
	minimum = 0.00115094 (at node 16)
	maximum = 0.00155632 (at node 32)
Injected flit rate average = 0.00204693
	minimum = 0.00121356 (at node 16)
	maximum = 0.0030859 (at node 32)
Accepted flit rate average= 0.00204693
	minimum = 0.00156547 (at node 34)
	maximum = 0.00246154 (at node 27)
Injected packet length average = 1.52388
Accepted packet length average = 1.52388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7043 (24 samples)
	minimum = 6 (24 samples)
	maximum = 87.8333 (24 samples)
Network latency average = 9.9229 (24 samples)
	minimum = 6 (24 samples)
	maximum = 81.1667 (24 samples)
Flit latency average = 9.67447 (24 samples)
	minimum = 6 (24 samples)
	maximum = 80.2917 (24 samples)
Fragmentation average = 0.0218969 (24 samples)
	minimum = 0 (24 samples)
	maximum = 25.4583 (24 samples)
Injected packet rate average = 0.0543435 (24 samples)
	minimum = 0.0482962 (24 samples)
	maximum = 0.0618743 (24 samples)
Accepted packet rate average = 0.0543435 (24 samples)
	minimum = 0.0482962 (24 samples)
	maximum = 0.0618743 (24 samples)
Injected flit rate average = 0.10301 (24 samples)
	minimum = 0.0738721 (24 samples)
	maximum = 0.139884 (24 samples)
Accepted flit rate average = 0.10301 (24 samples)
	minimum = 0.0942451 (24 samples)
	maximum = 0.110333 (24 samples)
Injected packet size average = 1.89553 (24 samples)
Accepted packet size average = 1.89553 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 4 sec (7384 sec)
gpgpu_simulation_rate = 72170 (inst/sec)
gpgpu_simulation_rate = 1537 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 25: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 25 
gpu_sim_cycle = 44369
gpu_sim_insn = 23088912
gpu_ipc =     520.3839
gpu_tot_sim_cycle = 11621374
gpu_tot_sim_insn = 555993828
gpu_tot_ipc =      47.8424
gpu_tot_issued_cta = 1638400
max_total_param_size = 0
gpu_stall_dramfull = 343989
gpu_stall_icnt2sh    = 178931
partiton_reqs_in_parallel = 976074
partiton_reqs_in_parallel_total    = 124144639
partiton_level_parallism =      21.9990
partiton_level_parallism_total  =      10.7664
partiton_reqs_in_parallel_util = 976074
partiton_reqs_in_parallel_util_total    = 124144639
gpu_sim_cycle_parition_util = 44369
gpu_tot_sim_cycle_parition_util    = 5657853
partiton_level_parallism_util =      21.9990
partiton_level_parallism_util_total  =      21.9424
partiton_replys_in_parallel = 204472
partiton_replys_in_parallel_total    = 3206755
L2_BW  =     436.8066 GB/Sec
L2_BW_total  =      27.8220 GB/Sec
gpu_total_sim_rate=72850

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19994509
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9764864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9763072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19988210
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9764864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19994509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
49089, 48447, 49014, 48417, 48846, 48274, 48755, 48153, 48331, 47719, 48366, 47367, 48035, 46641, 47676, 45883, 47343, 45575, 46759, 45303, 46169, 44865, 45737, 44527, 45288, 44447, 45025, 44224, 44596, 44026, 44978, 43547, 
gpgpu_n_tot_thrd_icount = 1174920224
gpgpu_n_tot_w_icount = 36716257
gpgpu_n_stall_shd_mem = 435672
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2407944
gpgpu_n_mem_write_global = 1003031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 37797660
gpgpu_n_store_insn = 15748965
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 156237824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198694
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2854631	W0_Idle:203211913	W0_Scoreboard:80856981	W1:275346	W2:2889	W3:6	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:36438007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19198320 {8:2399790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69484056 {40:85443,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146334928 {40:826725,72:1572983,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024248 {8:1003031,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 367 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11621373 
mrq_lat_table:477414 	31440 	44585 	82062 	162272 	237317 	313851 	148059 	77460 	8302 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1950348 	1295996 	141512 	12943 	1961 	1206 	1949 	2074 	1330 	1276 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	63 	2905687 	313957 	17908 	5009 	96861 	42242 	16882 	1380 	1253 	1814 	1139 	1948 	2112 	1288 	1276 	408 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1615571 	754124 	38249 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	145740 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2064 	563 	788 	546 	274 	38 	65 	52 	37 	20 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    378938    260941    396817    406940    397506    397446    264964    262171    380233    316829    315919    378926    267338    251281    300082    396587 
dram[1]:    316438    379010    408915    403618    259032    365860    397532    260091    260777    298710    378911    408368    299677    250927    299979    379038 
dram[2]:    270095    260097    251065    264127    397493    410287    380314    380423    298925    319188    258010    249320    298441    260964    314984    302410 
dram[3]:    285257    407848    409456    379316    388900    281437    409477    410526    408244    318311    408246    378954    317077    397212    322502    260320 
dram[4]:    275280    316690    407362    300951    366425    397696    318947    318117    380644    318883    378922    378920    318024    397607    251171    259632 
dram[5]:    379093    250944    355463    297669    408225    397684    259839    300032    380524    409466    378920    428479    295111    397613    251172    251139 
dram[6]:    379068    379041    408404    330573    406340    324072    409558    259376    409623    409297    249216    316433    317246    397325    408536    300595 
dram[7]:    379061    407715    407457    260668    408374    397459    297154    409435    408802    259321    407336    378924    409161    251235    301443    318683 
dram[8]:    259497    380875    299607    406939    409447    414470    317566    274812    259403    275610    378926    378707    408806    397353    251115    251148 
dram[9]:    379040    403274    302472    257502    408093    385298    406021    356632    409115    259119    294808    408305    397204    249699    318914    373729 
dram[10]:    380232    316641    405518    407738    409915    397680    409893    318561    316728    259630    258082    249323    355432    257632    409047    251079 
average row accesses per activate:
dram[0]:  5.466864  5.392361  4.845494  4.853255  4.840437  5.017065  5.447320  5.534956  4.873638  5.028011  4.629132  4.815113  4.996052  5.275015  4.709380  4.839135 
dram[1]:  5.145545  5.625834  4.741632  5.049776  4.822888  5.019318  5.345224  5.454490  4.782817  5.141217  4.735201  4.806763  5.079008  5.205778  4.587183  4.765407 
dram[2]:  5.062602  5.541642  4.687629  4.775210  4.980337  5.025014  5.298203  5.576389  4.675873  5.010073  4.531045  4.836833  5.109185  5.241830  4.520393  4.873209 
dram[3]:  5.495238  5.528291  4.799467  4.815171  4.837719  4.883618  5.248223  5.589320  4.883606  5.147465  4.783494  4.840995  4.989235  5.034778  4.587531  4.697295 
dram[4]:  5.272520  5.762321  4.579081  4.821734  4.742750  5.025554  5.268843  5.472739  4.815649  5.206173  4.655458  4.845032  5.027366  5.247184  4.690162  4.747683 
dram[5]:  5.331993  5.319405  4.640391  4.866703  4.786566  5.031375  5.229722  5.595073  4.872479  5.018560  4.607510  4.892662  4.923077  5.163050  4.601792  4.799479 
dram[6]:  5.219031  5.348931  4.626159  4.762156  5.032590  5.002263  5.421635  5.582965  4.746427  5.060727  4.564220  4.860869  5.078781  5.201656  4.717135  4.865364 
dram[7]:  5.172702  5.446796  4.579747  4.704688  4.839607  5.026107  5.330723  5.654242  4.806867  4.992762  4.632990  4.779207  5.062680  5.185597  4.614079  4.861214 
dram[8]:  5.142303  5.472846  4.672351  4.916667  4.934307  5.074053  5.354079  5.795798  4.700837  4.875749  4.663726  4.925069  5.055460  5.266826  4.694190  4.816146 
dram[9]:  5.229555  5.441521  4.646059  4.870081  4.942297  5.047348  5.495950  5.603306  4.788883  4.885496  4.702631  4.782215  4.931476  5.237389  4.725269  4.805643 
dram[10]:  5.173162  5.614824  4.641500  4.724713  4.984181  5.089389  5.324714  5.682896  4.619414  4.907558  4.670141  4.787653  5.083333  5.303904  4.572989  4.870625 
average row locality = 1582908/317392 = 4.987234
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5730      5766      5615      5664      5548      5535      5541      5544      5529      5539      5503      5513      5456      5411      5683      5676 
dram[1]:      5777      5768      5641      5617      5537      5520      5545      5554      5545      5539      5496      5492      5417      5420      5711      5696 
dram[2]:      5768      5746      5659      5664      5546      5530      5537      5525      5547      5534      5508      5521      5437      5426      5690      5679 
dram[3]:      5736      5763      5619      5620      5519      5536      5537      5519      5523      5522      5481      5499      5417      5434      5688      5700 
dram[4]:      5748      5748      5649      5612      5529      5530      5557      5530      5554      5519      5511      5510      5417      5437      5723      5706 
dram[5]:      5764      5759      5630      5613      5542      5524      5523      5536      5531      5515      5501      5492      5431      5417      5712      5706 
dram[6]:      5756      5738      5599      5611      5522      5532      5524      5546      5547      5508      5496      5493      5433      5409      5712      5699 
dram[7]:      5772      5748      5628      5624      5548      5543      5535      5516      5538      5540      5506      5474      5420      5441      5714      5705 
dram[8]:      5766      5766      5632      5622      5511      5540      5543      5525      5558      5542      5511      5488      5441      5439      5702      5730 
dram[9]:      5763      5768      5632      5622      5535      5546      5521      5524      5527      5531      5488      5513      5447      5432      5700      5689 
dram[10]:      5763      5741      5633      5629      5522      5528      5546      5551      5563      5559      5502      5511      5435      5430      5711      5692 
total reads: 981681
bank skew: 5777/5409 = 1.07
chip skew: 89317/89113 = 1.00
number of total write accesses:
dram[0]:      3509      3552      3417      3431      3310      3285      3300      3323      3419      3436      3459      3472      3402      3393      3505      3499 
dram[1]:      3521      3509      3425      3412      3313      3314      3296      3315      3418      3417      3463      3463      3390      3409      3523      3506 
dram[2]:      3532      3503      3435      3428      3319      3309      3311      3308      3426      3419      3468      3461      3407      3396      3509      3507 
dram[3]:      3496      3519      3380      3394      3305      3318      3322      3273      3414      3414      3445      3452      3389      3397      3510      3502 
dram[4]:      3500      3489      3413      3395      3302      3320      3321      3303      3432      3420      3488      3463      3401      3415      3526      3514 
dram[5]:      3519      3534      3377      3405      3294      3296      3310      3321      3410      3408      3456      3442      3401      3386      3533      3509 
dram[6]:      3513      3521      3385      3399      3280      3312      3297      3303      3419      3409      3459      3451      3399      3387      3510      3516 
dram[7]:      3513      3517      3417      3409      3323      3313      3314      3282      3422      3427      3482      3444      3384      3416      3528      3507 
dram[8]:      3521      3505      3409      3405      3277      3299      3318      3302      3430      3405      3476      3451      3401      3404      3508      3517 
dram[9]:      3509      3537      3386      3412      3287      3302      3300      3290      3433      3429      3447      3468      3405      3393      3519      3509 
dram[10]:      3528      3501      3404      3433      3300      3297      3309      3320      3431      3466      3460      3485      3410      3401      3499      3494 
total reads: 601227
bank skew: 3552/3273 = 1.09
chip skew: 54738/54530 = 1.00
average mf latency per bank:
dram[0]:        808       839       647       680       944      1015       881       877       657       707       823       831       800       785       679       658
dram[1]:        823       852       655       655       962       947       877       927       749       672       843       806       807       789       689       676
dram[2]:        822       833       644       676       957       947       882       897       670       659       821       823       804       884       667       703
dram[3]:        848       890       671       670       893       925       906       861       661       705       821       822       852       843       681       704
dram[4]:        798       822       705       653       955       956       872       912       748       723       814       829       807       800       725       696
dram[5]:        834       899       636       653       957       977       907       862       656       700       801       802       727       753       722       700
dram[6]:        822       819       650       652       972       947       868       892       658       645       780       795       748       738       669       699
dram[7]:        830       870       688       701       961       996       888       948       669       695       791       791       740       782       698       680
dram[8]:        843       902       639       669      1006       969       915       903       691       686       827       766       750       773       697       760
dram[9]:        784       796       700       665      1007       958       895       852       664       702       776       765       797       805       713       650
dram[10]:        827       818       651       645       948       952       869       847       718       740       849       818       758       796       709       758
maximum mf latency per bank:
dram[0]:     127177    150516    150537     87210    247678    247651    247680    247633     62351    189769    124032    148112    193921    197003    210895     43265
dram[1]:     150517    158307    100885    100945    247658    247650    247618    247591    195352    158323    158332    123994    199790    190106    213982    101294
dram[2]:     127171    150503    100914    101023    247672    247652    247626    247677    192569     62359    123970    158302    127174    193922    150499    210900
dram[3]:     150506    158307    158307    150495    247681    247680    247587    247607     62363    189766    123984    124021    193905    150500    210892    207804
dram[4]:     127164    150526    158332    158304    247683    247711    247602    247612    158331    198157    123999    123980    199803    150508    213981    210904
dram[5]:     127192    128120     63704    158314    247698    247671    247600    247592     71269    124310    158297    200770    127140    127157    202607    150517
dram[6]:     158307    127220    100914    150515    247686    247674    247577    247600     38431     32421    124005    150717    127155    127132    150517    207817
dram[7]:     127188    150536    158317    158316    247652    247702    247625    247587    122639    198170    158315    158315    127122    199798    205212    210900
dram[8]:     150509    128115     63731    100920    247671    247695    247610    247660    186683    158306    158314    123952    127144    150523    213986    199807
dram[9]:     127192    127179    158306    100898    247678    247689    247650    247656    122627    195370    124002    124003    127123    197008    213982     36926
dram[10]:     150512    128133     63724     87183    247676    247632    247636    247628    195370    198161    158308    124031    199804    193918    150525    207808
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7f3a9587cc70 :  mf: uid=33776460, sid26:w02, part=0, addr=0x800fff80, load , size=32, unknown  status = IN_PARTITION_DRAM (11621373), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=9999595 n_act=28682 n_pre=28666 n_req=143965 n_rd=357008 n_write=175541 bw_util=0.1006
n_activity=1393697 dram_eff=0.7642
bk0: 22920a 10277373i bk1: 23064a 10261557i bk2: 22460a 10277871i bk3: 22656a 10262213i bk4: 22192a 10282641i bk5: 22140a 10277666i bk6: 22164a 10293663i bk7: 22176a 10282605i bk8: 22116a 10291859i bk9: 22156a 10279008i bk10: 22012a 10276907i bk11: 22048a 10265238i bk12: 21824a 10282576i bk13: 21644a 10274095i bk14: 22732a 10270637i bk15: 22704a 10264903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64014
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=9999399 n_act=28776 n_pre=28760 n_req=143969 n_rd=357100 n_write=175457 bw_util=0.1006
n_activity=1395158 dram_eff=0.7634
bk0: 23108a 10273164i bk1: 23072a 10267434i bk2: 22564a 10267080i bk3: 22468a 10268654i bk4: 22148a 10283881i bk5: 22080a 10272007i bk6: 22180a 10294435i bk7: 22216a 10278009i bk8: 22180a 10290559i bk9: 22156a 10284424i bk10: 21984a 10271775i bk11: 21968a 10267763i bk12: 21668a 10283437i bk13: 21680a 10272731i bk14: 22844a 10269619i bk15: 22784a 10261857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63111
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=9998467 n_act=29021 n_pre=29005 n_req=144055 n_rd=357268 n_write=175731 bw_util=0.1007
n_activity=1397960 dram_eff=0.7625
bk0: 23072a 10265442i bk1: 22984a 10265944i bk2: 22636a 10269173i bk3: 22656a 10265428i bk4: 22184a 10282811i bk5: 22120a 10269036i bk6: 22148a 10293342i bk7: 22100a 10282385i bk8: 22188a 10283288i bk9: 22136a 10280644i bk10: 22032a 10270447i bk11: 22084a 10270359i bk12: 21748a 10283168i bk13: 21704a 10271965i bk14: 22760a 10267477i bk15: 22716a 10264389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63903
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=10000502 n_act=28768 n_pre=28752 n_req=143643 n_rd=356452 n_write=175018 bw_util=0.1004
n_activity=1391543 dram_eff=0.7639
bk0: 22944a 10278476i bk1: 23052a 10266591i bk2: 22476a 10277281i bk3: 22480a 10270558i bk4: 22076a 10281445i bk5: 22144a 10270332i bk6: 22148a 10290325i bk7: 22076a 10290730i bk8: 22092a 10293292i bk9: 22088a 10285277i bk10: 21924a 10275223i bk11: 21996a 10270915i bk12: 21668a 10283366i bk13: 21736a 10273696i bk14: 22752a 10270967i bk15: 22800a 10265870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62782
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=9999172 n_act=28849 n_pre=28833 n_req=143982 n_rd=357120 n_write=175518 bw_util=0.1006
n_activity=1392800 dram_eff=0.7648
bk0: 22992a 10271881i bk1: 22992a 10268906i bk2: 22596a 10270194i bk3: 22448a 10265627i bk4: 22116a 10284296i bk5: 22120a 10268073i bk6: 22228a 10286122i bk7: 22120a 10280742i bk8: 22216a 10288709i bk9: 22076a 10286934i bk10: 22044a 10269552i bk11: 22040a 10268598i bk12: 21668a 10282226i bk13: 21748a 10271596i bk14: 22892a 10266874i bk15: 22824a 10261468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64152
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=9999443 n_act=28964 n_pre=28948 n_req=143797 n_rd=356784 n_write=175353 bw_util=0.1005
n_activity=1398181 dram_eff=0.7612
bk0: 23056a 10273144i bk1: 23036a 10265155i bk2: 22520a 10280368i bk3: 22452a 10270472i bk4: 22168a 10284658i bk5: 22096a 10274818i bk6: 22092a 10293260i bk7: 22144a 10284330i bk8: 22124a 10293966i bk9: 22060a 10283969i bk10: 22004a 10276069i bk11: 21968a 10273589i bk12: 21724a 10284397i bk13: 21668a 10277556i bk14: 22848a 10269221i bk15: 22824a 10268091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60393
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=10000203 n_act=28802 n_pre=28786 n_req=143685 n_rd=356500 n_write=175201 bw_util=0.1004
n_activity=1392632 dram_eff=0.7636
bk0: 23024a 10267433i bk1: 22952a 10260707i bk2: 22396a 10273304i bk3: 22444a 10265215i bk4: 22088a 10290332i bk5: 22128a 10269697i bk6: 22096a 10290237i bk7: 22184a 10286696i bk8: 22188a 10285765i bk9: 22032a 10282907i bk10: 21984a 10270710i bk11: 21972a 10269458i bk12: 21732a 10283952i bk13: 21636a 10272956i bk14: 22848a 10266208i bk15: 22796a 10263043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63034
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=9998837 n_act=29013 n_pre=28997 n_req=143950 n_rd=357008 n_write=175637 bw_util=0.1006
n_activity=1397276 dram_eff=0.7624
bk0: 23088a 10271587i bk1: 22992a 10265437i bk2: 22512a 10271020i bk3: 22496a 10262011i bk4: 22192a 10280304i bk5: 22172a 10268446i bk6: 22140a 10287888i bk7: 22064a 10288084i bk8: 22152a 10288678i bk9: 22160a 10283868i bk10: 22024a 10266415i bk11: 21896a 10269490i bk12: 21680a 10283215i bk13: 21764a 10272266i bk14: 22856a 10267602i bk15: 22820a 10267693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64262
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=9999358 n_act=28771 n_pre=28755 n_req=143944 n_rd=357264 n_write=175344 bw_util=0.1006
n_activity=1396526 dram_eff=0.7628
bk0: 23064a 10271150i bk1: 23064a 10270167i bk2: 22528a 10274470i bk3: 22488a 10267190i bk4: 22044a 10284377i bk5: 22160a 10274776i bk6: 22172a 10287421i bk7: 22100a 10284026i bk8: 22232a 10284589i bk9: 22168a 10284564i bk10: 22044a 10270818i bk11: 21952a 10266218i bk12: 21764a 10282066i bk13: 21756a 10279036i bk14: 22808a 10273114i bk15: 22920a 10263039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62939
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=9999554 n_act=28823 n_pre=28807 n_req=143864 n_rd=356952 n_write=175356 bw_util=0.1005
n_activity=1394379 dram_eff=0.7635
bk0: 23052a 10276361i bk1: 23072a 10262754i bk2: 22528a 10279613i bk3: 22488a 10265008i bk4: 22140a 10288885i bk5: 22184a 10273465i bk6: 22084a 10295350i bk7: 22096a 10286425i bk8: 22108a 10288409i bk9: 22124a 10282632i bk10: 21952a 10271875i bk11: 22052a 10265191i bk12: 21788a 10286193i bk13: 21728a 10276931i bk14: 22800a 10273252i bk15: 22756a 10263106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60578
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10589492 n_nop=9998797 n_act=28924 n_pre=28908 n_req=144054 n_rd=357264 n_write=175599 bw_util=0.1006
n_activity=1395195 dram_eff=0.7639
bk0: 23052a 10271457i bk1: 22964a 10267205i bk2: 22532a 10272725i bk3: 22516a 10260860i bk4: 22088a 10286097i bk5: 22112a 10275660i bk6: 22184a 10289566i bk7: 22204a 10284706i bk8: 22252a 10290022i bk9: 22236a 10277285i bk10: 22008a 10272146i bk11: 22044a 10263809i bk12: 21740a 10281481i bk13: 21720a 10275919i bk14: 22844a 10275422i bk15: 22768a 10269381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63662

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155123, Miss = 44605, Miss_rate = 0.288, Pending_hits = 71770, Reservation_fails = 137
L2_cache_bank[1]: Access = 155224, Miss = 44648, Miss_rate = 0.288, Pending_hits = 71655, Reservation_fails = 216
L2_cache_bank[2]: Access = 155097, Miss = 44669, Miss_rate = 0.288, Pending_hits = 71609, Reservation_fails = 190
L2_cache_bank[3]: Access = 155038, Miss = 44606, Miss_rate = 0.288, Pending_hits = 71611, Reservation_fails = 196
L2_cache_bank[4]: Access = 155206, Miss = 44692, Miss_rate = 0.288, Pending_hits = 71598, Reservation_fails = 164
L2_cache_bank[5]: Access = 155048, Miss = 44625, Miss_rate = 0.288, Pending_hits = 71595, Reservation_fails = 182
L2_cache_bank[6]: Access = 154780, Miss = 44520, Miss_rate = 0.288, Pending_hits = 71617, Reservation_fails = 190
L2_cache_bank[7]: Access = 154932, Miss = 44593, Miss_rate = 0.288, Pending_hits = 71653, Reservation_fails = 157
L2_cache_bank[8]: Access = 155116, Miss = 44688, Miss_rate = 0.288, Pending_hits = 71582, Reservation_fails = 211
L2_cache_bank[9]: Access = 154978, Miss = 44592, Miss_rate = 0.288, Pending_hits = 71571, Reservation_fails = 135
L2_cache_bank[10]: Access = 155089, Miss = 44634, Miss_rate = 0.288, Pending_hits = 71579, Reservation_fails = 176
L2_cache_bank[11]: Access = 154985, Miss = 44562, Miss_rate = 0.288, Pending_hits = 71562, Reservation_fails = 175
L2_cache_bank[12]: Access = 154892, Miss = 44589, Miss_rate = 0.288, Pending_hits = 71560, Reservation_fails = 190
L2_cache_bank[13]: Access = 154891, Miss = 44536, Miss_rate = 0.288, Pending_hits = 71551, Reservation_fails = 196
L2_cache_bank[14]: Access = 155177, Miss = 44661, Miss_rate = 0.288, Pending_hits = 71495, Reservation_fails = 228
L2_cache_bank[15]: Access = 154987, Miss = 44591, Miss_rate = 0.288, Pending_hits = 71572, Reservation_fails = 167
L2_cache_bank[16]: Access = 155135, Miss = 44664, Miss_rate = 0.288, Pending_hits = 71637, Reservation_fails = 154
L2_cache_bank[17]: Access = 155086, Miss = 44652, Miss_rate = 0.288, Pending_hits = 71703, Reservation_fails = 136
L2_cache_bank[18]: Access = 155038, Miss = 44613, Miss_rate = 0.288, Pending_hits = 71629, Reservation_fails = 144
L2_cache_bank[19]: Access = 155047, Miss = 44625, Miss_rate = 0.288, Pending_hits = 71723, Reservation_fails = 151
L2_cache_bank[20]: Access = 155219, Miss = 44675, Miss_rate = 0.288, Pending_hits = 71671, Reservation_fails = 160
L2_cache_bank[21]: Access = 155139, Miss = 44641, Miss_rate = 0.288, Pending_hits = 71720, Reservation_fails = 137
L2_total_cache_accesses = 3411227
L2_total_cache_misses = 981681
L2_total_cache_miss_rate = 0.2878
L2_total_cache_pending_hits = 1575663
L2_total_cache_reservation_fails = 3792
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1453491
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 801226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3790
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2407944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1003031
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=7393352
icnt_total_pkts_simt_to_mem=5340000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2436
	minimum = 6
	maximum = 59
Network latency average = 9.59447
	minimum = 6
	maximum = 59
Slowest packet = 6694623
Flit latency average = 8.782
	minimum = 6
	maximum = 57
Slowest flit = 12479439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0921709
	minimum = 0.0818721 (at node 0)
	maximum = 0.105143 (at node 44)
Accepted packet rate average = 0.0921709
	minimum = 0.0818721 (at node 0)
	maximum = 0.105143 (at node 44)
Injected flit rate average = 0.182584
	minimum = 0.137486 (at node 0)
	maximum = 0.239429 (at node 44)
Accepted flit rate average= 0.182584
	minimum = 0.175081 (at node 46)
	maximum = 0.189145 (at node 11)
Injected packet length average = 1.98093
Accepted packet length average = 1.98093
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6859 (25 samples)
	minimum = 6 (25 samples)
	maximum = 86.68 (25 samples)
Network latency average = 9.90976 (25 samples)
	minimum = 6 (25 samples)
	maximum = 80.28 (25 samples)
Flit latency average = 9.63877 (25 samples)
	minimum = 6 (25 samples)
	maximum = 79.36 (25 samples)
Fragmentation average = 0.021021 (25 samples)
	minimum = 0 (25 samples)
	maximum = 24.44 (25 samples)
Injected packet rate average = 0.0558566 (25 samples)
	minimum = 0.0496392 (25 samples)
	maximum = 0.0636051 (25 samples)
Accepted packet rate average = 0.0558566 (25 samples)
	minimum = 0.0496392 (25 samples)
	maximum = 0.0636051 (25 samples)
Injected flit rate average = 0.106193 (25 samples)
	minimum = 0.0764167 (25 samples)
	maximum = 0.143866 (25 samples)
Accepted flit rate average = 0.106193 (25 samples)
	minimum = 0.0974786 (25 samples)
	maximum = 0.113485 (25 samples)
Injected packet size average = 1.90116 (25 samples)
Accepted packet size average = 1.90116 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 7 min, 12 sec (7632 sec)
gpgpu_simulation_rate = 72850 (inst/sec)
gpgpu_simulation_rate = 1522 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39820
gpu_sim_insn = 21177968
gpu_ipc =     531.8425
gpu_tot_sim_cycle = 11883344
gpu_tot_sim_insn = 577171796
gpu_tot_ipc =      48.5698
gpu_tot_issued_cta = 1703936
max_total_param_size = 0
gpu_stall_dramfull = 343994
gpu_stall_icnt2sh    = 179048
partiton_reqs_in_parallel = 876035
partiton_reqs_in_parallel_total    = 125120713
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      10.6028
partiton_reqs_in_parallel_util = 876035
partiton_reqs_in_parallel_util_total    = 125120713
gpu_sim_cycle_parition_util = 39820
gpu_tot_sim_cycle_parition_util    = 5702222
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9428
partiton_replys_in_parallel = 117127
partiton_replys_in_parallel_total    = 3411227
L2_BW  =     278.7987 GB/Sec
L2_BW_total  =      28.1429 GB/Sec
gpu_total_sim_rate=74158

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20891037
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10289152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10287360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20884738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10289152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20891037
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
50839, 50315, 50974, 50307, 50573, 50285, 50744, 50110, 50366, 49729, 50326, 49328, 49857, 48629, 49498, 47933, 49165, 47634, 48653, 47385, 48371, 46562, 47677, 46755, 47225, 46454, 47014, 46205, 46585, 45990, 46990, 45459, 
gpgpu_n_tot_thrd_icount = 1226132384
gpgpu_n_tot_w_icount = 38316637
gpgpu_n_stall_shd_mem = 436147
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2521139
gpgpu_n_mem_write_global = 1006963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 38894812
gpgpu_n_store_insn = 15753013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164626432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199169
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2980125	W0_Idle:203234190	W0_Scoreboard:81486151	W1:492915	W2:9387	W3:63	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:37814263	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20039112 {8:2504889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69641336 {40:89375,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150575528 {40:931203,72:1573342,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8055704 {8:1006963,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1817 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 362 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11881017 
mrq_lat_table:508329 	32534 	45840 	84189 	168342 	239441 	314171 	148060 	77460 	8302 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2025077 	1338394 	141512 	12943 	1961 	1206 	1949 	2074 	1330 	1276 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	63 	3008454 	314203 	17908 	5009 	110975 	42242 	16882 	1380 	1253 	1814 	1139 	1948 	2112 	1288 	1276 	408 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1702938 	779908 	38293 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	149672 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2143 	564 	788 	546 	274 	38 	65 	52 	37 	20 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    378938    260941    396817    406940    397506    397446    264964    262171    380233    316829    315919    378926    267338    251281    300082    396587 
dram[1]:    316438    379010    408915    403618    259032    365860    397532    260091    260777    298710    378911    408368    299677    250927    299979    379038 
dram[2]:    270095    260097    251065    264127    397493    410287    380314    380423    298925    319188    258010    249320    298441    260964    314984    302410 
dram[3]:    285257    407848    409456    379316    388900    281437    409477    410526    408244    318311    408246    378954    317077    397212    322502    260320 
dram[4]:    275280    316690    407362    300951    366425    397696    318947    318117    380644    318883    378922    378920    318024    397607    251171    259632 
dram[5]:    379093    250944    355463    297669    408225    397684    259839    300032    380524    409466    378920    428479    295111    397613    251172    251139 
dram[6]:    379068    379041    408404    330573    406340    324072    409558    259376    409623    409297    249216    316433    317246    397325    408536    300595 
dram[7]:    379061    407715    407457    260668    408374    397459    297154    409435    408802    259321    407336    378924    409161    251235    301443    318683 
dram[8]:    259497    380875    299607    406939    409447    414470    317566    274812    259403    275610    378926    378707    408806    397353    251115    251148 
dram[9]:    379040    403274    302472    257502    408093    385298    406021    356632    409115    259119    294808    408305    397204    249699    318914    373729 
dram[10]:    380232    316641    405518    407738    409915    397680    409893    318561    316728    259630    258082    249323    355432    257632    409047    251079 
average row accesses per activate:
dram[0]:  5.035050  4.932064  4.504849  4.508687  4.497778  4.691749  5.034903  5.081337  4.532807  4.675114  4.306760  4.479379  4.634097  4.906522  4.376160  4.507891 
dram[1]:  4.746892  5.127146  4.430000  4.679435  4.480315  4.676289  5.002758  5.036464  4.447127  4.738818  4.475634  4.461538  4.715553  4.850938  4.280433  4.418648 
dram[2]:  4.670410  5.139069  4.400850  4.451859  4.571500  4.679197  4.915676  5.092697  4.356941  4.691875  4.258541  4.488824  4.705062  4.811871  4.241580  4.549493 
dram[3]:  5.032326  5.046487  4.489786  4.498539  4.537613  4.554386  4.868844  5.141150  4.537778  4.725641  4.474378  4.512267  4.591899  4.696058  4.242275  4.400000 
dram[4]:  4.922078  5.194975  4.286175  4.472895  4.444608  4.615579  4.874933  5.053452  4.412381  4.793427  4.377904  4.529238  4.656716  4.825557  4.349954  4.385397 
dram[5]:  4.893095  4.887353  4.360075  4.514856  4.450980  4.661523  4.827312  5.151841  4.556604  4.668537  4.330979  4.547301  4.617228  4.757369  4.282628  4.448664 
dram[6]:  4.800704  4.947944  4.301395  4.371940  4.687597  4.689762  5.033352  5.151275  4.395238  4.701539  4.220393  4.516446  4.706065  4.803619  4.408201  4.472196 
dram[7]:  4.774888  4.979112  4.252858  4.363807  4.503707  4.668891  4.913653  5.159726  4.436058  4.670385  4.368247  4.452161  4.674239  4.774751  4.294756  4.522467 
dram[8]:  4.720356  5.029070  4.314352  4.542074  4.539850  4.736677  4.957586  5.228735  4.402666  4.492690  4.359943  4.604418  4.657962  4.851041  4.347866  4.431427 
dram[9]:  4.826572  5.018908  4.323708  4.464269  4.600305  4.714953  5.161530  5.106982  4.494123  4.531434  4.392054  4.452921  4.582871  4.914177  4.419114  4.438144 
dram[10]:  4.760199  5.226821  4.304771  4.412631  4.629535  4.711987  4.926327  5.243523  4.300511  4.571921  4.387882  4.492457  4.728928  4.905354  4.266125  4.567554 
average row locality = 1626814/351601 = 4.626875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5892      5943      5792      5838      5722      5690      5713      5723      5691      5710      5692      5678      5618      5558      5851      5842 
dram[1]:      5940      5959      5804      5794      5717      5692      5707      5724      5718      5715      5653      5679      5567      5568      5889      5881 
dram[2]:      5951      5916      5812      5835      5737      5707      5710      5685      5721      5693      5681      5700      5617      5605      5855      5844 
dram[3]:      5917      5950      5776      5773      5666      5698      5705      5683      5699      5716      5645      5674      5602      5581      5869      5880 
dram[4]:      5903      5937      5811      5770      5689      5725      5728      5702      5744      5690      5672      5681      5568      5601      5899      5891 
dram[5]:      5962      5932      5787      5786      5716      5695      5701      5699      5690      5670      5668      5662      5589      5570      5904      5893 
dram[6]:      5935      5907      5782      5797      5680      5693      5688      5715      5733      5684      5678      5667      5601      5561      5873      5883 
dram[7]:      5952      5934      5802      5822      5716      5701      5721      5693      5725      5705      5662      5644      5590      5619      5889      5875 
dram[8]:      5940      5920      5829      5800      5703      5700      5729      5716      5740      5736      5676      5645      5603      5609      5878      5924 
dram[9]:      5929      5933      5818      5812      5700      5709      5679      5699      5677      5721      5651      5672      5615      5584      5880      5872 
dram[10]:      5953      5891      5804      5789      5692      5705      5717      5720      5747      5741      5663      5674      5595      5593      5877      5858 
total reads: 1011843
bank skew: 5962/5558 = 1.07
chip skew: 92148/91834 = 1.00
number of total write accesses:
dram[0]:      3589      3640      3497      3504      3386      3351      3375      3398      3497      3514      3546      3554      3488      3470      3584      3584 
dram[1]:      3606      3598      3499      3490      3387      3380      3363      3392      3492      3502      3531      3543      3468      3479      3605      3597 
dram[2]:      3614      3581      3509      3505      3406      3380      3384      3380      3507      3489      3543      3538      3492      3475      3591      3578 
dram[3]:      3579      3603      3455      3467      3382      3388      3390      3350      3490      3499      3523      3522      3467      3473      3604      3580 
dram[4]:      3572      3575      3490      3471      3378      3400      3393      3374      3522      3499      3561      3536      3480      3500      3610      3599 
dram[5]:      3604      3613      3452      3483      3364      3367      3384      3394      3487      3485      3531      3519      3470      3469      3612      3596 
dram[6]:      3604      3598      3466      3489      3353      3377      3367      3377      3497      3484      3552      3533      3477      3465      3587      3607 
dram[7]:      3593      3601      3499      3486      3395      3394      3384      3352      3502      3505      3555      3523      3464      3496      3611      3586 
dram[8]:      3614      3595      3490      3484      3354      3366      3388      3382      3510      3483      3554      3527      3494      3477      3596      3608 
dram[9]:      3589      3623      3465      3496      3358      3372      3364      3371      3500      3505      3524      3550      3482      3463      3599      3599 
dram[10]:      3615      3580      3490      3504      3368      3375      3377      3388      3512      3540      3534      3558      3494      3477      3581      3574 
total reads: 614971
bank skew: 3640/3350 = 1.09
chip skew: 55977/55772 = 1.00
average mf latency per bank:
dram[0]:        803       832       647       680       936      1007       874       870       657       705       816       826       794       780       677       657
dram[1]:        818       844       655       654       953       940       871       920       746       671       839       800       801       785       687       674
dram[2]:        816       828       645       675       947       939       876       891       668       659       816       817       797       876       666       702
dram[3]:        842       882       671       670       887       918       899       855       661       702       815       818       844       837       678       702
dram[4]:        795       816       704       653       947       946       866       905       744       720       810       823       801       793       722       695
dram[5]:        827       892       636       653       949       968       900       856       656       698       796       797       724       748       719       697
dram[6]:        816       815       650       651       964       941       863       886       657       645       774       790       744       734       669       696
dram[7]:        824       862       686       699       953       987       881       940       668       694       788       787       736       776       696       679
dram[8]:        836       895       639       669       995       962       907       895       690       684       822       763       744       769       694       755
dram[9]:        780       791       698       664       998       951       889       845       664       700       772       762       792       801       711       649
dram[10]:        820       814       651       645       941       943       863       842       716       737       844       814       753       791       707       755
maximum mf latency per bank:
dram[0]:     127177    150516    150537     87210    247678    247651    247680    247633     62351    189769    124032    148112    193921    197003    210895     43265
dram[1]:     150517    158307    100885    100945    247658    247650    247618    247591    195352    158323    158332    123994    199790    190106    213982    101294
dram[2]:     127171    150503    100914    101023    247672    247652    247626    247677    192569     62359    123970    158302    127174    193922    150499    210900
dram[3]:     150506    158307    158307    150495    247681    247680    247587    247607     62363    189766    123984    124021    193905    150500    210892    207804
dram[4]:     127164    150526    158332    158304    247683    247711    247602    247612    158331    198157    123999    123980    199803    150508    213981    210904
dram[5]:     127192    128120     63704    158314    247698    247671    247600    247592     71269    124310    158297    200770    127140    127157    202607    150517
dram[6]:     158307    127220    100914    150515    247686    247674    247577    247600     38431     32421    124005    150717    127155    127132    150517    207817
dram[7]:     127188    150536    158317    158316    247652    247702    247625    247587    122639    198170    158315    158315    127122    199798    205212    210900
dram[8]:     150509    128115     63731    100920    247671    247695    247610    247660    186683    158306    158314    123952    127144    150523    213986    199807
dram[9]:     127192    127179    158306    100898    247678    247689    247650    247656    122627    195370    124002    124003    127123    197008    213982     36926
dram[10]:     150512    128133     63724     87183    247676    247632    247636    247628    195370    198161    158308    124031    199804    193918    150525    207808
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10051492 n_act=31771 n_pre=31755 n_req=147930 n_rd=367812 n_write=180601 bw_util=0.1029
n_activity=1458506 dram_eff=0.752
bk0: 23568a 10342141i bk1: 23772a 10325384i bk2: 23168a 10342047i bk3: 23352a 10326509i bk4: 22888a 10347083i bk5: 22760a 10343395i bk6: 22852a 10358258i bk7: 22892a 10346948i bk8: 22764a 10356647i bk9: 22840a 10344121i bk10: 22768a 10340473i bk11: 22712a 10329567i bk12: 22472a 10346981i bk13: 22232a 10339910i bk14: 23404a 10334707i bk15: 23368a 10329312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10051344 n_act=31833 n_pre=31817 n_req=147939 n_rd=368028 n_write=180409 bw_util=0.1029
n_activity=1460227 dram_eff=0.7512
bk0: 23760a 10337103i bk1: 23836a 10330760i bk2: 23216a 10332134i bk3: 23176a 10332587i bk4: 22868a 10347702i bk5: 22768a 10337450i bk6: 22828a 10360380i bk7: 22896a 10342430i bk8: 22872a 10355280i bk9: 22860a 10348515i bk10: 22612a 10337465i bk11: 22716a 10331816i bk12: 22268a 10348295i bk13: 22272a 10338630i bk14: 23556a 10333420i bk15: 23524a 10325089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10050296 n_act=32104 n_pre=32088 n_req=148041 n_rd=368276 n_write=180667 bw_util=0.103
n_activity=1463225 dram_eff=0.7503
bk0: 23804a 10329051i bk1: 23664a 10330603i bk2: 23248a 10334543i bk3: 23340a 10329932i bk4: 22948a 10345621i bk5: 22828a 10333263i bk6: 22840a 10358410i bk7: 22740a 10347193i bk8: 22884a 10347966i bk9: 22772a 10346333i bk10: 22724a 10335288i bk11: 22800a 10334683i bk12: 22468a 10347668i bk13: 22420a 10336457i bk14: 23420a 10332070i bk15: 23376a 10329396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63207
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10052421 n_act=31852 n_pre=31836 n_req=147606 n_rd=367336 n_write=179986 bw_util=0.1027
n_activity=1456087 dram_eff=0.7518
bk0: 23668a 10342380i bk1: 23800a 10329840i bk2: 23104a 10342137i bk3: 23092a 10335647i bk4: 22664a 10346915i bk5: 22792a 10335595i bk6: 22820a 10355639i bk7: 22732a 10355631i bk8: 22796a 10357720i bk9: 22864a 10348855i bk10: 22580a 10340277i bk11: 22696a 10335477i bk12: 22408a 10347363i bk13: 22324a 10338897i bk14: 23476a 10333925i bk15: 23520a 10329892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10050821 n_act=32016 n_pre=32000 n_req=147971 n_rd=368044 n_write=180550 bw_util=0.1029
n_activity=1457991 dram_eff=0.7525
bk0: 23612a 10337390i bk1: 23748a 10332162i bk2: 23244a 10334539i bk3: 23080a 10329772i bk4: 22756a 10349261i bk5: 22900a 10331561i bk6: 22912a 10350601i bk7: 22808a 10345924i bk8: 22976a 10351731i bk9: 22760a 10351170i bk10: 22688a 10334929i bk11: 22724a 10333444i bk12: 22272a 10347129i bk13: 22404a 10336095i bk14: 23596a 10330604i bk15: 23564a 10324594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63438
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10051390 n_act=32046 n_pre=32030 n_req=147754 n_rd=367696 n_write=180269 bw_util=0.1028
n_activity=1462107 dram_eff=0.7496
bk0: 23848a 10336540i bk1: 23728a 10329126i bk2: 23148a 10345512i bk3: 23144a 10334646i bk4: 22864a 10349227i bk5: 22780a 10339397i bk6: 22804a 10358213i bk7: 22796a 10349390i bk8: 22760a 10359201i bk9: 22680a 10349091i bk10: 22672a 10340954i bk11: 22648a 10337604i bk12: 22356a 10350168i bk13: 22280a 10342590i bk14: 23616a 10332831i bk15: 23572a 10331734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59695
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10051732 n_act=31957 n_pre=31941 n_req=147710 n_rd=367508 n_write=180293 bw_util=0.1027
n_activity=1457897 dram_eff=0.7515
bk0: 23740a 10330849i bk1: 23628a 10325363i bk2: 23128a 10337426i bk3: 23188a 10327788i bk4: 22720a 10355560i bk5: 22772a 10335204i bk6: 22752a 10355929i bk7: 22860a 10351819i bk8: 22932a 10350014i bk9: 22736a 10347315i bk10: 22712a 10334094i bk11: 22668a 10333869i bk12: 22404a 10348454i bk13: 22244a 10337924i bk14: 23492a 10331210i bk15: 23532a 10326239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62348
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10050254 n_act=32182 n_pre=32166 n_req=147996 n_rd=368200 n_write=180629 bw_util=0.1029
n_activity=1462108 dram_eff=0.7507
bk0: 23808a 10335112i bk1: 23736a 10328864i bk2: 23208a 10334128i bk3: 23288a 10325705i bk4: 22864a 10344740i bk5: 22804a 10332903i bk6: 22884a 10352311i bk7: 22772a 10352604i bk8: 22900a 10352421i bk9: 22820a 10348602i bk10: 22648a 10331858i bk11: 22576a 10333382i bk12: 22360a 10347300i bk13: 22476a 10336191i bk14: 23556a 10331622i bk15: 23500a 10331586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63583
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10050283 n_act=32026 n_pre=32010 n_req=148070 n_rd=368592 n_write=180520 bw_util=0.103
n_activity=1463181 dram_eff=0.7506
bk0: 23760a 10334296i bk1: 23680a 10334260i bk2: 23316a 10337465i bk3: 23200a 10330832i bk4: 22812a 10347848i bk5: 22800a 10340095i bk6: 22916a 10352493i bk7: 22864a 10347859i bk8: 22960a 10349186i bk9: 22944a 10348346i bk10: 22704a 10335204i bk11: 22580a 10331165i bk12: 22412a 10346017i bk13: 22436a 10343914i bk14: 23512a 10336560i bk15: 23696a 10325791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62293
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10051603 n_act=31874 n_pre=31858 n_req=147811 n_rd=367804 n_write=180292 bw_util=0.1028
n_activity=1458599 dram_eff=0.7515
bk0: 23716a 10340681i bk1: 23732a 10326828i bk2: 23272a 10343461i bk3: 23248a 10328119i bk4: 22800a 10354034i bk5: 22836a 10338799i bk6: 22716a 10361698i bk7: 22796a 10350949i bk8: 22708a 10354005i bk9: 22884a 10346796i bk10: 22604a 10336892i bk11: 22688a 10329551i bk12: 22460a 10351188i bk13: 22336a 10343424i bk14: 23520a 10337568i bk15: 23488a 10326588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59844
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10663431 n_nop=10050974 n_act=31941 n_pre=31925 n_req=147986 n_rd=368076 n_write=180515 bw_util=0.1029
n_activity=1459493 dram_eff=0.7518
bk0: 23812a 10334957i bk1: 23564a 10332524i bk2: 23216a 10336721i bk3: 23156a 10325485i bk4: 22768a 10350788i bk5: 22820a 10339635i bk6: 22868a 10354796i bk7: 22880a 10350278i bk8: 22988a 10354103i bk9: 22964a 10342296i bk10: 22652a 10337309i bk11: 22696a 10329042i bk12: 22380a 10346394i bk13: 22372a 10341200i bk14: 23508a 10339510i bk15: 23432a 10334027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6296

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160468, Miss = 45971, Miss_rate = 0.286, Pending_hits = 74562, Reservation_fails = 137
L2_cache_bank[1]: Access = 160487, Miss = 45982, Miss_rate = 0.287, Pending_hits = 74421, Reservation_fails = 216
L2_cache_bank[2]: Access = 160351, Miss = 45995, Miss_rate = 0.287, Pending_hits = 74394, Reservation_fails = 190
L2_cache_bank[3]: Access = 160422, Miss = 46012, Miss_rate = 0.287, Pending_hits = 74414, Reservation_fails = 196
L2_cache_bank[4]: Access = 160565, Miss = 46084, Miss_rate = 0.287, Pending_hits = 74371, Reservation_fails = 164
L2_cache_bank[5]: Access = 160355, Miss = 45985, Miss_rate = 0.287, Pending_hits = 74390, Reservation_fails = 182
L2_cache_bank[6]: Access = 160090, Miss = 45879, Miss_rate = 0.287, Pending_hits = 74409, Reservation_fails = 190
L2_cache_bank[7]: Access = 160213, Miss = 45955, Miss_rate = 0.287, Pending_hits = 74441, Reservation_fails = 157
L2_cache_bank[8]: Access = 160401, Miss = 46014, Miss_rate = 0.287, Pending_hits = 74371, Reservation_fails = 211
L2_cache_bank[9]: Access = 160372, Miss = 45997, Miss_rate = 0.287, Pending_hits = 74351, Reservation_fails = 135
L2_cache_bank[10]: Access = 160417, Miss = 46017, Miss_rate = 0.287, Pending_hits = 74378, Reservation_fails = 176
L2_cache_bank[11]: Access = 160224, Miss = 45907, Miss_rate = 0.287, Pending_hits = 74342, Reservation_fails = 175
L2_cache_bank[12]: Access = 160224, Miss = 45970, Miss_rate = 0.287, Pending_hits = 74327, Reservation_fails = 190
L2_cache_bank[13]: Access = 160175, Miss = 45907, Miss_rate = 0.287, Pending_hits = 74339, Reservation_fails = 196
L2_cache_bank[14]: Access = 160538, Miss = 46057, Miss_rate = 0.287, Pending_hits = 74307, Reservation_fails = 228
L2_cache_bank[15]: Access = 160347, Miss = 45993, Miss_rate = 0.287, Pending_hits = 74358, Reservation_fails = 167
L2_cache_bank[16]: Access = 160602, Miss = 46098, Miss_rate = 0.287, Pending_hits = 74456, Reservation_fails = 154
L2_cache_bank[17]: Access = 160529, Miss = 46050, Miss_rate = 0.287, Pending_hits = 74491, Reservation_fails = 136
L2_cache_bank[18]: Access = 160260, Miss = 45949, Miss_rate = 0.287, Pending_hits = 74396, Reservation_fails = 144
L2_cache_bank[19]: Access = 160392, Miss = 46002, Miss_rate = 0.287, Pending_hits = 74505, Reservation_fails = 151
L2_cache_bank[20]: Access = 160526, Miss = 46048, Miss_rate = 0.287, Pending_hits = 74466, Reservation_fails = 160
L2_cache_bank[21]: Access = 160396, Miss = 45971, Miss_rate = 0.287, Pending_hits = 74495, Reservation_fails = 137
L2_total_cache_accesses = 3528354
L2_total_cache_misses = 1011843
L2_total_cache_miss_rate = 0.2868
L2_total_cache_pending_hits = 1636984
L2_total_cache_reservation_fails = 3792
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1514812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 931978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3790
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2521139
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1006963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=7624819
icnt_total_pkts_simt_to_mem=5469155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46127
	minimum = 6
	maximum = 38
Network latency average = 8.2697
	minimum = 6
	maximum = 30
Slowest packet = 6822763
Flit latency average = 8.14303
	minimum = 6
	maximum = 29
Slowest flit = 13071514
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0588297
	minimum = 0.0506291 (at node 20)
	maximum = 0.0686481 (at node 44)
Accepted packet rate average = 0.0588297
	minimum = 0.0506291 (at node 20)
	maximum = 0.0686481 (at node 44)
Injected flit rate average = 0.0905653
	minimum = 0.0550868 (at node 20)
	maximum = 0.135488 (at node 44)
Accepted flit rate average= 0.0905653
	minimum = 0.0719631 (at node 46)
	maximum = 0.107034 (at node 8)
Injected packet length average = 1.53945
Accepted packet length average = 1.53945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6004 (26 samples)
	minimum = 6 (26 samples)
	maximum = 84.8077 (26 samples)
Network latency average = 9.84668 (26 samples)
	minimum = 6 (26 samples)
	maximum = 78.3462 (26 samples)
Flit latency average = 9.58124 (26 samples)
	minimum = 6 (26 samples)
	maximum = 77.4231 (26 samples)
Fragmentation average = 0.0202125 (26 samples)
	minimum = 0 (26 samples)
	maximum = 23.5 (26 samples)
Injected packet rate average = 0.055971 (26 samples)
	minimum = 0.0496773 (26 samples)
	maximum = 0.0637991 (26 samples)
Accepted packet rate average = 0.055971 (26 samples)
	minimum = 0.0496773 (26 samples)
	maximum = 0.0637991 (26 samples)
Injected flit rate average = 0.105591 (26 samples)
	minimum = 0.0755963 (26 samples)
	maximum = 0.143543 (26 samples)
Accepted flit rate average = 0.105591 (26 samples)
	minimum = 0.0964972 (26 samples)
	maximum = 0.113237 (26 samples)
Injected packet size average = 1.88654 (26 samples)
Accepted packet size average = 1.88654 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 43 sec (7783 sec)
gpgpu_simulation_rate = 74158 (inst/sec)
gpgpu_simulation_rate = 1526 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 27: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 27 
gpu_sim_cycle = 47103
gpu_sim_insn = 23108742
gpu_ipc =     490.6002
gpu_tot_sim_cycle = 12152597
gpu_tot_sim_insn = 600280538
gpu_tot_ipc =      49.3952
gpu_tot_issued_cta = 1769472
max_total_param_size = 0
gpu_stall_dramfull = 344255
gpu_stall_icnt2sh    = 189470
partiton_reqs_in_parallel = 1036005
partiton_reqs_in_parallel_total    = 125996748
partiton_level_parallism =      21.9945
partiton_level_parallism_total  =      10.4531
partiton_reqs_in_parallel_util = 1036005
partiton_reqs_in_parallel_util_total    = 125996748
gpu_sim_cycle_parition_util = 47103
gpu_tot_sim_cycle_parition_util    = 5742042
partiton_level_parallism_util =      21.9945
partiton_level_parallism_util_total  =      21.9433
partiton_replys_in_parallel = 211724
partiton_replys_in_parallel_total    = 3528354
L2_BW  =     426.0461 GB/Sec
L2_BW_total  =      29.1707 GB/Sec
gpu_total_sim_rate=74485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700143
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10551296
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10549504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21693844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10551296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700143
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
52861, 52310, 52990, 52365, 52688, 52280, 52757, 52062, 52478, 51796, 52393, 51362, 51877, 50675, 51490, 49958, 51037, 49728, 50774, 49368, 50390, 48531, 49717, 48781, 49187, 48480, 49075, 48251, 48545, 48039, 49027, 47532, 
gpgpu_n_tot_thrd_icount = 1275818016
gpgpu_n_tot_w_icount = 39869313
gpgpu_n_stall_shd_mem = 436206
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2652211
gpgpu_n_mem_write_global = 1087615
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 40991964
gpgpu_n_store_insn = 16817617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168820736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199228
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3029550	W0_Idle:203245754	W0_Scoreboard:82767594	W1:535611	W2:11955	W3:147	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:39321591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21087688 {8:2635961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74972056 {40:104257,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 160012712 {40:931203,72:1704414,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8700920 {8:1087615,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2207 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 356 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 12152596 
mrq_lat_table:535872 	34735 	49438 	90690 	179982 	257442 	335598 	161217 	82746 	9913 	359 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2127361 	1441539 	147502 	13240 	1969 	1206 	1949 	2074 	1330 	1276 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	68 	3198727 	334533 	18950 	5074 	110984 	42242 	16882 	1380 	1253 	1814 	1139 	1948 	2112 	1288 	1276 	408 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1792880 	819322 	40009 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	230324 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2181 	621 	788 	546 	274 	38 	65 	52 	37 	20 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    378938    260941    396817    406940    397506    397446    264964    262171    380233    316829    315919    378926    267338    251281    300082    396587 
dram[1]:    316438    379010    408915    403618    259032    365860    397532    260091    260777    298710    378911    408368    299677    250927    299979    379038 
dram[2]:    270095    260097    251065    264127    397493    410287    380314    380423    298925    319188    258010    249320    298441    260964    314984    302410 
dram[3]:    285257    407848    409456    379316    388900    281437    409477    410526    408244    318311    408246    378954    317077    397212    322502    260320 
dram[4]:    275280    316690    407362    300951    366425    397696    318947    318117    380644    318883    378922    378920    318024    397607    251171    259632 
dram[5]:    379093    250944    355463    297669    408225    397684    259839    300032    380524    409466    378920    428479    295111    397613    251172    251139 
dram[6]:    379068    379041    408404    330573    406340    324072    409558    259376    409623    409297    249216    316433    317246    397325    408536    300595 
dram[7]:    379061    407715    407457    260668    408374    397459    297154    409435    408802    259321    407336    378924    409161    251235    301443    318683 
dram[8]:    259497    380875    299607    406939    409447    414470    317566    274812    259403    275610    378926    378707    408806    397353    251115    251148 
dram[9]:    379040    403274    302472    257502    408093    385298    406021    356632    409115    259119    294808    408305    397204    249699    318914    373729 
dram[10]:    380232    316641    405518    407738    409915    397680    409893    318561    316728    259630    258082    249323    355432    257632    409047    251079 
average row accesses per activate:
dram[0]:  4.882948  4.816941  4.431189  4.443602  4.418900  4.659605  4.899698  4.960285  4.440924  4.569972  4.213675  4.408218  4.557485  4.804478  4.326601  4.428446 
dram[1]:  4.620362  4.952890  4.353893  4.588997  4.374214  4.569614  4.894604  4.937215  4.369681  4.632768  4.366993  4.383690  4.615716  4.728431  4.208454  4.371651 
dram[2]:  4.552139  4.973994  4.304104  4.368375  4.507621  4.579122  4.783014  4.965676  4.310013  4.571029  4.199489  4.412002  4.660920  4.671002  4.172656  4.454384 
dram[3]:  4.979922  4.925676  4.388246  4.484821  4.488404  4.544351  4.750122  5.007254  4.480146  4.658007  4.393546  4.498172  4.479630  4.644231  4.172357  4.327756 
dram[4]:  4.783144  5.035644  4.251071  4.391169  4.376412  4.538928  4.701737  4.948065  4.311111  4.689112  4.297344  4.436429  4.539690  4.718583  4.235491  4.304718 
dram[5]:  4.764102  4.721167  4.305350  4.400000  4.353915  4.554143  4.684693  4.999485  4.430957  4.527559  4.260303  4.420434  4.474537  4.667472  4.198676  4.332050 
dram[6]:  4.698018  4.809659  4.246776  4.347502  4.576504  4.565976  4.954499  5.039358  4.285528  4.546889  4.173085  4.460073  4.594121  4.689453  4.326618  4.426888 
dram[7]:  4.640383  4.867591  4.192990  4.320000  4.450801  4.649165  4.797537  4.977892  4.350707  4.611137  4.338475  4.417231  4.611270  4.733236  4.230929  4.433143 
dram[8]:  4.645264  4.879021  4.271245  4.417298  4.441839  4.679227  4.836553  5.069719  4.314871  4.401431  4.265139  4.472819  4.539073  4.712828  4.275454  4.347454 
dram[9]:  4.741604  4.925604  4.251179  4.369670  4.514939  4.660903  4.995866  5.017072  4.402417  4.474091  4.304176  4.373836  4.481995  4.834918  4.346948  4.388455 
dram[10]:  4.666058  5.097782  4.274333  4.344269  4.559887  4.648494  4.830432  5.095089  4.225075  4.477006  4.322168  4.437556  4.625060  4.790307  4.205235  4.495761 
average row locality = 1737995/383093 = 4.536744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6305      6352      6194      6239      6109      6086      6105      6115      6077      6103      6079      6072      6007      5951      6254      6239 
dram[1]:      6353      6367      6207      6196      6108      6091      6104      6120      6113      6101      6045      6062      5953      5951      6299      6288 
dram[2]:      6361      6320      6214      6236      6127      6094      6108      6075      6116      6086      6067      6082      6010      5986      6263      6248 
dram[3]:      6337      6358      6166      6182      6062      6100      6093      6076      6092      6113      6037      6068      5984      5962      6280      6277 
dram[4]:      6308      6344      6206      6165      6082      6113      6115      6102      6130      6083      6062      6069      5958      5991      6299      6291 
dram[5]:      6370      6339      6192      6185      6110      6080      6090      6090      6087      6059      6056      6045      5968      5956      6301      6298 
dram[6]:      6349      6318      6183      6202      6073      6087      6086      6112      6120      6077      6068      6061      5981      5935      6277      6291 
dram[7]:      6362      6340      6201      6216      6108      6097      6116      6086      6114      6099      6057      6034      5974      6013      6294      6282 
dram[8]:      6346      6328      6228      6194      6088      6094      6129      6109      6139      6121      6066      6032      5984      5993      6280      6324 
dram[9]:      6339      6340      6217      6206      6091      6104      6071      6089      6075      6113      6040      6066      5998      5972      6284      6271 
dram[10]:      6361      6303      6200      6190      6090      6103      6108      6115      6134      6140      6047      6069      5981      5982      6288      6267 
total reads: 1081491
bank skew: 6370/5935 = 1.07
chip skew: 98455/98187 = 1.00
number of total write accesses:
dram[0]:      3832      3884      3723      3728      3617      3592      3616      3627      3733      3759      3781      3798      3705      3706      3814      3818 
dram[1]:      3858      3831      3746      3730      3629      3624      3602      3631      3745      3739      3772      3775      3680      3695      3856      3828 
dram[2]:      3854      3817      3750      3737      3632      3600      3635      3618      3741      3728      3785      3770      3722      3711      3839      3810 
dram[3]:      3832      3848      3690      3716      3615      3634      3621      3588      3724      3748      3765      3774      3692      3698      3863      3811 
dram[4]:      3794      3828      3716      3680      3603      3623      3627      3616      3764      3736      3809      3771      3707      3734      3845      3838 
dram[5]:      3849      3854      3706      3715      3621      3593      3612      3624      3732      3716      3764      3733      3697      3701      3843      3826 
dram[6]:      3841      3840      3695      3719      3588      3602      3605      3619      3741      3717      3793      3769      3708      3669      3817      3851 
dram[7]:      3819      3843      3728      3720      3617      3643      3623      3596      3736      3755      3787      3759      3682      3728      3856      3830 
dram[8]:      3855      3835      3724      3714      3573      3592      3636      3635      3755      3725      3795      3759      3716      3706      3840      3836 
dram[9]:      3827      3856      3701      3735      3580      3600      3596      3609      3760      3730      3752      3797      3710      3693      3827      3840 
dram[10]:      3853      3811      3725      3741      3618      3617      3606      3637      3740      3790      3760      3809      3727      3704      3834      3808 
total reads: 656504
bank skew: 3884/3573 = 1.09
chip skew: 59780/59574 = 1.00
average mf latency per bank:
dram[0]:        782       811       638       668       906       973       847       845       645       691       795       803       777       764       664       647
dram[1]:        796       822       645       645       924       911       848       894       728       660       814       781       783       768       674       662
dram[2]:        794       807       633       663       916       911       850       865       657       648       794       795       780       851       654       688
dram[3]:        818       858       660       660       861       892       874       834       650       690       794       797       823       817       665       690
dram[4]:        775       793       691       644       916       917       841       877       727       705       787       803       782       777       706       681
dram[5]:        805       867       625       642       916       938       873       833       643       684       775       778       709       734       704       683
dram[6]:        794       794       638       643       932       912       841       859       645       634       753       771       728       721       656       682
dram[7]:        802       840       674       685       922       953       855       911       655       679       767       768       723       761       682       667
dram[8]:        814       870       629       657       962       932       880       869       675       671       800       745       728       752       679       739
dram[9]:        761       772       684       652       965       920       862       823       651       687       753       744       773       782       696       638
dram[10]:        799       793       640       634       909       914       839       820       701       720       821       793       737       773       692       737
maximum mf latency per bank:
dram[0]:     127177    150516    150537     87210    247678    247651    247680    247633     62351    189769    124032    148112    193921    197003    210895     43265
dram[1]:     150517    158307    100885    100945    247658    247650    247618    247591    195352    158323    158332    123994    199790    190106    213982    101294
dram[2]:     127171    150503    100914    101023    247672    247652    247626    247677    192569     62359    123970    158302    127174    193922    150499    210900
dram[3]:     150506    158307    158307    150495    247681    247680    247587    247607     62363    189766    123984    124021    193905    150500    210892    207804
dram[4]:     127164    150526    158332    158304    247683    247711    247602    247612    158331    198157    123999    123980    199803    150508    213981    210904
dram[5]:     127192    128120     63704    158314    247698    247671    247600    247592     71269    124310    158297    200770    127140    127157    202607    150517
dram[6]:     158307    127220    100914    150515    247686    247674    247577    247600     38431     32421    124005    150717    127155    127132    150517    207817
dram[7]:     127188    150536    158317    158316    247652    247702    247625    247587    122639    198170    158315    158315    127122    199798    205212    210900
dram[8]:     150509    128115     63731    100920    247671    247695    247610    247660    186683    158306    158314    123952    127144    150523    213986    199807
dram[9]:     127192    127179    158306    100898    247678    247689    247650    247656    122627    195370    124002    124003    127123    197008    213982     36926
dram[10]:     150512    128133     63724     87183    247676    247632    247636    247628    195370    198161    158308    124031    199804    193918    150525    207808
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10094961 n_act=34594 n_pre=34578 n_req=158020 n_rd=393148 n_write=193612 bw_util=0.1092
n_activity=1544872 dram_eff=0.7596
bk0: 25220a 10395263i bk1: 25408a 10376928i bk2: 24776a 10396021i bk3: 24956a 10380133i bk4: 24436a 10400485i bk5: 24344a 10395508i bk6: 24420a 10412034i bk7: 24460a 10401265i bk8: 24308a 10409247i bk9: 24412a 10397010i bk10: 24316a 10394102i bk11: 24288a 10381269i bk12: 24028a 10402917i bk13: 23804a 10393654i bk14: 25016a 10388564i bk15: 24956a 10381487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10094358 n_act=34754 n_pre=34738 n_req=158099 n_rd=393432 n_write=193611 bw_util=0.1092
n_activity=1546640 dram_eff=0.7591
bk0: 25412a 10388339i bk1: 25468a 10382687i bk2: 24828a 10383078i bk3: 24784a 10385454i bk4: 24432a 10400040i bk5: 24364a 10386184i bk6: 24416a 10411573i bk7: 24480a 10394042i bk8: 24452a 10406853i bk9: 24404a 10401306i bk10: 24180a 10391326i bk11: 24248a 10386000i bk12: 23812a 10404418i bk13: 23804a 10393274i bk14: 25196a 10383646i bk15: 25152a 10377431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76228
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10093492 n_act=35007 n_pre=34991 n_req=158142 n_rd=393572 n_write=193831 bw_util=0.1093
n_activity=1549754 dram_eff=0.7581
bk0: 25444a 10380959i bk1: 25280a 10382473i bk2: 24856a 10388254i bk3: 24944a 10383464i bk4: 24508a 10399600i bk5: 24376a 10386023i bk6: 24432a 10409345i bk7: 24300a 10400068i bk8: 24464a 10399227i bk9: 24344a 10396837i bk10: 24268a 10387664i bk11: 24328a 10389907i bk12: 24040a 10402366i bk13: 23944a 10391363i bk14: 25052a 10381047i bk15: 24992a 10378144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10095761 n_act=34569 n_pre=34553 n_req=157806 n_rd=392748 n_write=193262 bw_util=0.109
n_activity=1542669 dram_eff=0.7597
bk0: 25348a 10393604i bk1: 25432a 10379440i bk2: 24664a 10394778i bk3: 24728a 10384930i bk4: 24248a 10396781i bk5: 24400a 10385028i bk6: 24372a 10406944i bk7: 24304a 10407193i bk8: 24368a 10408989i bk9: 24452a 10398916i bk10: 24148a 10392040i bk11: 24272a 10387109i bk12: 23936a 10401637i bk13: 23848a 10392824i bk14: 25120a 10380996i bk15: 25108a 10378573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10094261 n_act=34944 n_pre=34928 n_req=158009 n_rd=393272 n_write=193488 bw_util=0.1092
n_activity=1544478 dram_eff=0.7598
bk0: 25232a 10392680i bk1: 25376a 10385048i bk2: 24824a 10389410i bk3: 24660a 10385912i bk4: 24328a 10404323i bk5: 24452a 10386202i bk6: 24460a 10404184i bk7: 24408a 10398860i bk8: 24520a 10404068i bk9: 24332a 10402967i bk10: 24248a 10389406i bk11: 24276a 10387867i bk12: 23832a 10403147i bk13: 23964a 10391604i bk14: 25196a 10382380i bk15: 25164a 10376061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10094468 n_act=35100 n_pre=35084 n_req=157812 n_rd=392904 n_write=193337 bw_util=0.1091
n_activity=1548494 dram_eff=0.7572
bk0: 25480a 10391246i bk1: 25356a 10381484i bk2: 24768a 10396920i bk3: 24740a 10388227i bk4: 24440a 10401469i bk5: 24320a 10392973i bk6: 24360a 10412718i bk7: 24360a 10403376i bk8: 24348a 10411765i bk9: 24236a 10402544i bk10: 24224a 10397150i bk11: 24180a 10393860i bk12: 23872a 10407331i bk13: 23824a 10399344i bk14: 25204a 10387060i bk15: 25192a 10384211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10095167 n_act=34812 n_pre=34796 n_req=157794 n_rd=392880 n_write=193238 bw_util=0.109
n_activity=1544344 dram_eff=0.7591
bk0: 25396a 10382326i bk1: 25272a 10378095i bk2: 24732a 10393565i bk3: 24808a 10381036i bk4: 24292a 10405363i bk5: 24348a 10386038i bk6: 24344a 10410471i bk7: 24448a 10404155i bk8: 24480a 10401911i bk9: 24308a 10400410i bk10: 24272a 10388538i bk11: 24244a 10388427i bk12: 23924a 10403743i bk13: 23740a 10394049i bk14: 25108a 10384065i bk15: 25164a 10375976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74242
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10093857 n_act=34928 n_pre=34912 n_req=158115 n_rd=393572 n_write=193624 bw_util=0.1092
n_activity=1548517 dram_eff=0.7584
bk0: 25448a 10389171i bk1: 25360a 10381554i bk2: 24804a 10389102i bk3: 24864a 10378777i bk4: 24432a 10397419i bk5: 24388a 10384314i bk6: 24464a 10404931i bk7: 24344a 10403231i bk8: 24456a 10406122i bk9: 24396a 10400331i bk10: 24228a 10387226i bk11: 24136a 10386654i bk12: 23896a 10403366i bk13: 24052a 10390174i bk14: 25176a 10382139i bk15: 25128a 10382062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76201
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10093409 n_act=34968 n_pre=34952 n_req=158151 n_rd=393820 n_write=193744 bw_util=0.1093
n_activity=1549626 dram_eff=0.7583
bk0: 25384a 10386293i bk1: 25312a 10385296i bk2: 24912a 10391684i bk3: 24776a 10384315i bk4: 24352a 10403856i bk5: 24376a 10392374i bk6: 24516a 10403857i bk7: 24436a 10400490i bk8: 24556a 10399465i bk9: 24484a 10401110i bk10: 24264a 10390138i bk11: 24128a 10383865i bk12: 23936a 10403228i bk13: 23972a 10398335i bk14: 25120a 10388925i bk15: 25296a 10377683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73863
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10095213 n_act=34673 n_pre=34657 n_req=157889 n_rd=393104 n_write=193246 bw_util=0.1091
n_activity=1544975 dram_eff=0.759
bk0: 25356a 10394513i bk1: 25360a 10379912i bk2: 24868a 10397485i bk3: 24824a 10381194i bk4: 24364a 10407676i bk5: 24416a 10390545i bk6: 24284a 10415654i bk7: 24356a 10405561i bk8: 24300a 10403851i bk9: 24452a 10400078i bk10: 24160a 10391546i bk11: 24264a 10382279i bk12: 23992a 10407890i bk13: 23888a 10398100i bk14: 25136a 10390085i bk15: 25084a 10378765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71068
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10750893 n_nop=10094279 n_act=34745 n_pre=34729 n_req=158158 n_rd=393512 n_write=193628 bw_util=0.1092
n_activity=1546030 dram_eff=0.7595
bk0: 25444a 10387427i bk1: 25212a 10385581i bk2: 24800a 10391494i bk3: 24760a 10377789i bk4: 24360a 10403212i bk5: 24412a 10388740i bk6: 24432a 10409921i bk7: 24460a 10402937i bk8: 24536a 10407230i bk9: 24560a 10392467i bk10: 24188a 10393294i bk11: 24276a 10381783i bk12: 23924a 10399777i bk13: 23928a 10395378i bk14: 25152a 10387719i bk15: 25068a 10383878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75471

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170110, Miss = 49130, Miss_rate = 0.289, Pending_hits = 77576, Reservation_fails = 139
L2_cache_bank[1]: Access = 170104, Miss = 49157, Miss_rate = 0.289, Pending_hits = 77460, Reservation_fails = 218
L2_cache_bank[2]: Access = 169993, Miss = 49182, Miss_rate = 0.289, Pending_hits = 77460, Reservation_fails = 195
L2_cache_bank[3]: Access = 170014, Miss = 49176, Miss_rate = 0.289, Pending_hits = 77451, Reservation_fails = 196
L2_cache_bank[4]: Access = 170194, Miss = 49266, Miss_rate = 0.289, Pending_hits = 77402, Reservation_fails = 167
L2_cache_bank[5]: Access = 169957, Miss = 49127, Miss_rate = 0.289, Pending_hits = 77413, Reservation_fails = 182
L2_cache_bank[6]: Access = 169739, Miss = 49051, Miss_rate = 0.289, Pending_hits = 77434, Reservation_fails = 191
L2_cache_bank[7]: Access = 169897, Miss = 49136, Miss_rate = 0.289, Pending_hits = 77487, Reservation_fails = 158
L2_cache_bank[8]: Access = 169982, Miss = 49160, Miss_rate = 0.289, Pending_hits = 77387, Reservation_fails = 212
L2_cache_bank[9]: Access = 169982, Miss = 49158, Miss_rate = 0.289, Pending_hits = 77396, Reservation_fails = 138
L2_cache_bank[10]: Access = 170027, Miss = 49174, Miss_rate = 0.289, Pending_hits = 77423, Reservation_fails = 178
L2_cache_bank[11]: Access = 169798, Miss = 49052, Miss_rate = 0.289, Pending_hits = 77383, Reservation_fails = 176
L2_cache_bank[12]: Access = 169853, Miss = 49137, Miss_rate = 0.289, Pending_hits = 77352, Reservation_fails = 194
L2_cache_bank[13]: Access = 169775, Miss = 49083, Miss_rate = 0.289, Pending_hits = 77374, Reservation_fails = 196
L2_cache_bank[14]: Access = 170139, Miss = 49226, Miss_rate = 0.289, Pending_hits = 77336, Reservation_fails = 230
L2_cache_bank[15]: Access = 170008, Miss = 49167, Miss_rate = 0.289, Pending_hits = 77409, Reservation_fails = 173
L2_cache_bank[16]: Access = 170229, Miss = 49260, Miss_rate = 0.289, Pending_hits = 77489, Reservation_fails = 156
L2_cache_bank[17]: Access = 170135, Miss = 49195, Miss_rate = 0.289, Pending_hits = 77521, Reservation_fails = 138
L2_cache_bank[18]: Access = 169899, Miss = 49115, Miss_rate = 0.289, Pending_hits = 77434, Reservation_fails = 144
L2_cache_bank[19]: Access = 170021, Miss = 49161, Miss_rate = 0.289, Pending_hits = 77558, Reservation_fails = 156
L2_cache_bank[20]: Access = 170174, Miss = 49209, Miss_rate = 0.289, Pending_hits = 77505, Reservation_fails = 161
L2_cache_bank[21]: Access = 170048, Miss = 49169, Miss_rate = 0.289, Pending_hits = 77562, Reservation_fails = 139
L2_total_cache_accesses = 3740078
L2_total_cache_misses = 1081491
L2_total_cache_miss_rate = 0.2892
L2_total_cache_pending_hits = 1703812
L2_total_cache_reservation_fails = 3837
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1579343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 996509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3830
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2652211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1087615
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=8098687
icnt_total_pkts_simt_to_mem=5827301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0321
	minimum = 6
	maximum = 120
Network latency average = 9.45158
	minimum = 6
	maximum = 120
Slowest packet = 7344735
Flit latency average = 8.63969
	minimum = 6
	maximum = 120
Slowest flit = 13659397
Fragmentation average = 0.000170033
	minimum = 0
	maximum = 41
Injected packet rate average = 0.0899002
	minimum = 0.0798692 (at node 15)
	maximum = 0.102798 (at node 35)
Accepted packet rate average = 0.0899002
	minimum = 0.0798692 (at node 15)
	maximum = 0.102798 (at node 35)
Injected flit rate average = 0.176641
	minimum = 0.135111 (at node 15)
	maximum = 0.229247 (at node 35)
Accepted flit rate average= 0.176641
	minimum = 0.171766 (at node 39)
	maximum = 0.180884 (at node 20)
Injected packet length average = 1.96486
Accepted packet length average = 1.96486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5793 (27 samples)
	minimum = 6 (27 samples)
	maximum = 86.1111 (27 samples)
Network latency average = 9.83205 (27 samples)
	minimum = 6 (27 samples)
	maximum = 79.8889 (27 samples)
Flit latency average = 9.54637 (27 samples)
	minimum = 6 (27 samples)
	maximum = 79 (27 samples)
Fragmentation average = 0.0194702 (27 samples)
	minimum = 0 (27 samples)
	maximum = 24.1481 (27 samples)
Injected packet rate average = 0.0572276 (27 samples)
	minimum = 0.0507955 (27 samples)
	maximum = 0.0652435 (27 samples)
Accepted packet rate average = 0.0572276 (27 samples)
	minimum = 0.0507955 (27 samples)
	maximum = 0.0652435 (27 samples)
Injected flit rate average = 0.108223 (27 samples)
	minimum = 0.0778005 (27 samples)
	maximum = 0.146718 (27 samples)
Accepted flit rate average = 0.108223 (27 samples)
	minimum = 0.0992849 (27 samples)
	maximum = 0.115743 (27 samples)
Injected packet size average = 1.8911 (27 samples)
Accepted packet size average = 1.8911 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 19 sec (8059 sec)
gpgpu_simulation_rate = 74485 (inst/sec)
gpgpu_simulation_rate = 1507 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 49749
gpu_sim_insn = 21380248
gpu_ipc =     429.7624
gpu_tot_sim_cycle = 12424496
gpu_tot_sim_insn = 621660786
gpu_tot_ipc =      50.0351
gpu_tot_issued_cta = 1835008
max_total_param_size = 0
gpu_stall_dramfull = 344255
gpu_stall_icnt2sh    = 189961
partiton_reqs_in_parallel = 1094478
partiton_reqs_in_parallel_total    = 127032753
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.3125
partiton_reqs_in_parallel_util = 1094478
partiton_reqs_in_parallel_util_total    = 127032753
gpu_sim_cycle_parition_util = 49749
gpu_tot_sim_cycle_parition_util    = 5789145
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9438
partiton_replys_in_parallel = 165645
partiton_replys_in_parallel_total    = 3740078
L2_BW  =     315.5942 GB/Sec
L2_BW_total  =      29.7960 GB/Sec
gpu_total_sim_rate=75070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22698208
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11075584
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11073792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22691909
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11075584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22698208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
55088, 54480, 55358, 54424, 55056, 54222, 55243, 54423, 55016, 53850, 54692, 53447, 54340, 53131, 53714, 52326, 53218, 51994, 52883, 51546, 52784, 50732, 52088, 50890, 51532, 50610, 51230, 50424, 50988, 50144, 51375, 49658, 
gpgpu_n_tot_thrd_icount = 1333644448
gpgpu_n_tot_w_icount = 41676389
gpgpu_n_stall_shd_mem = 438059
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2810298
gpgpu_n_mem_write_global = 1095173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 42136710
gpgpu_n_store_insn = 16825631
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177209344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201081
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3144190	W0_Idle:203262439	W0_Scoreboard:83801016	W1:941237	W2:36351	W3:945	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:40697847	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22224144 {8:2778018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75274376 {40:111815,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165833136 {40:1070885,72:1705818,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8761384 {8:1095173,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2207 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 351 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 12422227 
mrq_lat_table:580260 	36229 	51694 	94985 	190805 	263986 	338005 	161441 	82746 	9913 	359 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2217210 	1517294 	147543 	13240 	1969 	1206 	1949 	2074 	1330 	1276 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	70 	3339510 	335018 	18950 	5074 	135359 	42242 	16882 	1380 	1253 	1814 	1139 	1948 	2112 	1288 	1276 	408 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1917651 	852384 	40263 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	237882 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2279 	623 	788 	546 	274 	38 	65 	52 	37 	20 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    378938    260941    396817    406940    397506    397446    264964    262171    380233    316829    315919    378926    267338    251281    300082    396587 
dram[1]:    316438    379010    408915    403618    259032    365860    397532    260091    260777    298710    378911    408368    299677    250927    299979    379038 
dram[2]:    270095    260097    251065    264127    397493    410287    380314    380423    298925    319188    258010    249320    298441    260964    314984    302410 
dram[3]:    285257    407848    409456    379316    388900    281437    409477    410526    408244    318311    408246    378954    317077    397212    322502    260320 
dram[4]:    275280    316690    407362    300951    366425    397696    318947    318117    380644    318883    378922    378920    318024    397607    251171    259632 
dram[5]:    379093    250944    355463    297669    408225    397684    259839    300032    380524    409466    378920    428479    295111    397613    251172    251139 
dram[6]:    379068    379041    408404    330573    406340    324072    409558    259376    409623    409297    249216    316433    317246    397325    408536    300595 
dram[7]:    379061    407715    407457    260668    408374    397459    297154    409435    408802    259321    407336    378924    409161    251235    301443    318683 
dram[8]:    259497    380875    299607    406939    409447    414470    317566    274812    259403    275610    378926    378707    408806    397353    251115    251148 
dram[9]:    379040    403274    302472    257502    408093    385298    406021    356632    409115    259119    294808    408305    397204    249699    318914    373729 
dram[10]:    380232    316641    405518    407738    409915    397680    409893    318561    316728    259630    258082    249323    355432    257632    409047    251079 
average row accesses per activate:
dram[0]:  4.361535  4.342020  4.003486  4.022101  3.981162  4.227922  4.371872  4.449759  4.005473  4.140145  3.795963  3.994570  4.106607  4.381286  3.958002  3.987092 
dram[1]:  4.187328  4.423863  3.950782  4.160210  3.957505  4.137592  4.405406  4.443276  3.941762  4.191803  3.970463  3.970908  4.155694  4.277920  3.828695  3.932216 
dram[2]:  4.130587  4.454584  3.932197  3.956555  4.042528  4.114961  4.305932  4.465044  3.950346  4.142626  3.876707  4.000779  4.186238  4.203326  3.798056  4.052672 
dram[3]:  4.412058  4.401158  3.943721  4.082409  4.070650  4.109533  4.267872  4.527740  4.083167  4.182003  3.967429  4.094000  4.036270  4.177713  3.787966  3.944799 
dram[4]:  4.309963  4.492575  3.897203  3.967492  3.978312  4.116930  4.243209  4.448944  3.936690  4.183524  3.951408  4.013323  4.076364  4.231250  3.888192  3.905026 
dram[5]:  4.243050  4.234755  3.902153  4.001555  3.979544  4.148576  4.246950  4.596075  4.061581  4.077969  3.887960  3.985553  4.048634  4.210460  3.845229  3.959053 
dram[6]:  4.263688  4.300203  3.880106  3.946825  4.120295  4.114694  4.383650  4.517626  3.928325  4.099157  3.836887  4.044664  4.115807  4.235893  3.909192  4.035222 
dram[7]:  4.178628  4.286002  3.821943  3.952181  4.031860  4.189905  4.348218  4.429701  3.931879  4.128462  3.913655  3.996479  4.189065  4.246970  3.867496  3.968809 
dram[8]:  4.187771  4.376446  3.871413  4.024600  3.998413  4.198835  4.328238  4.509760  3.923574  3.989101  3.865312  4.054625  4.121941  4.235343  3.903846  3.926694 
dram[9]:  4.258233  4.387789  3.853949  3.993806  4.053729  4.219155  4.529067  4.468819  4.044304  4.053444  3.924971  4.025590  4.078692  4.358041  3.942034  3.968750 
dram[10]:  4.245396  4.530954  3.878378  3.922932  4.116762  4.223289  4.300085  4.568981  3.891635  4.056974  3.968056  3.979191  4.195688  4.319349  3.832003  4.090519 
average row locality = 1810426/441203 = 4.103385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6596      6648      6481      6515      6402      6358      6393      6396      6392      6378      6413      6379      6289      6197      6515      6546 
dram[1]:      6647      6639      6483      6465      6402      6369      6390      6399      6412      6378      6325      6340      6233      6225      6590      6581 
dram[2]:      6641      6600      6514      6513      6418      6369      6413      6362      6403      6383      6325      6376      6299      6274      6572      6519 
dram[3]:      6630      6656      6481      6468      6352      6379      6401      6346      6369      6402      6338      6341      6292      6259      6579      6564 
dram[4]:      6582      6629      6482      6448      6372      6406      6418      6379      6429      6398      6332      6347      6242      6283      6567      6596 
dram[5]:      6684      6634      6493      6453      6383      6353      6378      6347      6381      6352      6350      6343      6252      6236      6588      6587 
dram[6]:      6630      6609      6448      6483      6368      6360      6392      6395      6393      6368      6344      6341      6280      6199      6584      6564 
dram[7]:      6648      6658      6491      6490      6381      6373      6395      6370      6415      6397      6358      6323      6234      6300      6577      6588 
dram[8]:      6630      6624      6535      6475      6384      6376      6425      6408      6440      6409      6349      6295      6270      6277      6585      6623 
dram[9]:      6634      6643      6506      6465      6397      6372      6341      6377      6349      6381      6324      6326      6277      6244      6582      6577 
dram[10]:      6633      6592      6476      6506      6382      6388      6406      6387      6390      6416      6314      6385      6266      6261      6587      6546 
total reads: 1131929
bank skew: 6684/6197 = 1.08
chip skew: 103105/102758 = 1.00
number of total write accesses:
dram[0]:      3972      4016      3856      3858      3742      3696      3741      3745      3854      3873      3931      3919      3842      3823      3946      3956 
dram[1]:      3993      3965      3872      3844      3749      3735      3716      3745      3876      3850      3891      3897      3803      3811      4004      3977 
dram[2]:      3987      3944      3867      3869      3753      3725      3749      3729      3860      3841      3894      3898      3861      3835      3979      3945 
dram[3]:      3981      3986      3820      3836      3731      3751      3748      3692      3843      3869      3894      3894      3835      3826      3997      3941 
dram[4]:      3930      3960      3830      3804      3717      3734      3736      3729      3893      3860      3914      3895      3847      3872      3970      3971 
dram[5]:      4000      3991      3836      3839      3733      3699      3717      3723      3842      3847      3887      3864      3821      3827      3971      3952 
dram[6]:      3961      3991      3811      3834      3702      3721      3743      3729      3856      3843      3912      3892      3849      3785      3963      3976 
dram[7]:      3949      3997      3855      3841      3743      3754      3732      3712      3859      3887      3931      3892      3803      3863      3989      3973 
dram[8]:      3986      3967      3852      3832      3692      3718      3768      3757      3879      3839      3925      3874      3837      3837      3971      3983 
dram[9]:      3969      3993      3838      3851      3713      3716      3709      3727      3875      3858      3877      3899      3830      3810      3959      3964 
dram[10]:      3972      3947      3856      3878      3737      3731      3725      3747      3845      3909      3872      3941      3854      3829      3974      3938 
total reads: 678497
bank skew: 4016/3692 = 1.09
chip skew: 61780/61549 = 1.00
average mf latency per bank:
dram[0]:        772       800       634       663       891       958       835       835       641       687       780       793       765       756       660       642
dram[1]:        785       811       642       643       909       898       837       882       720       656       803       771       772       758       667       655
dram[2]:        784       797       630       658       901       896       838       852       653       645       786       784       768       838       649       683
dram[3]:        806       844       654       657       849       879       859       824       646       685       783       787       808       804       660       684
dram[4]:        765       783       686       641       901       903       830       865       719       698       779       793       769       766       701       675
dram[5]:        792       853       622       639       903       924       861       824       640       679       765       768       701       725       698       678
dram[6]:        785       782       636       641       918       897       826       847       641       630       745       762       718       713       650       677
dram[7]:        792       825       669       680       907       939       844       896       651       673       756       757       715       750       676       661
dram[8]:        803       857       626       654       945       916       865       855       670       667       789       738       719       742       673       730
dram[9]:        751       763       677       650       946       907       850       812       647       682       744       738       763       773       690       634
dram[10]:        790       783       637       630       895       900       827       811       697       714       811       781       728       762       686       730
maximum mf latency per bank:
dram[0]:     127177    150516    150537     87210    247678    247651    247680    247633     62351    189769    124032    148112    193921    197003    210895     43265
dram[1]:     150517    158307    100885    100945    247658    247650    247618    247591    195352    158323    158332    123994    199790    190106    213982    101294
dram[2]:     127171    150503    100914    101023    247672    247652    247626    247677    192569     62359    123970    158302    127174    193922    150499    210900
dram[3]:     150506    158307    158307    150495    247681    247680    247587    247607     62363    189766    123984    124021    193905    150500    210892    207804
dram[4]:     127164    150526    158332    158304    247683    247711    247602    247612    158331    198157    123999    123980    199803    150508    213981    210904
dram[5]:     127192    128120     63704    158314    247698    247671    247600    247592     71269    124310    158297    200770    127140    127157    202607    150517
dram[6]:     158307    127220    100914    150515    247686    247674    247577    247600     38431     32421    124005    150717    127155    127132    150517    207817
dram[7]:     127188    150536    158317    158316    247652    247702    247625    247587    122639    198170    158315    158315    127122    199798    205212    210900
dram[8]:     150509    128115     63731    100920    247671    247695    247610    247660    186683    158306    158314    123952    127144    150523    213986    199807
dram[9]:     127192    127179    158306    100898    247678    247689    247650    247656    122627    195370    124002    124003    127123    197008    213982     36926
dram[10]:     150512    128133     63724     87183    247676    247632    247636    247628    195370    198161    158308    124031    199804    193918    150525    207808
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10150068 n_act=39932 n_pre=39916 n_req=164668 n_rd=411592 n_write=201760 bw_util=0.1131
n_activity=1632154 dram_eff=0.7516
bk0: 26384a 10467239i bk1: 26592a 10449509i bk2: 25924a 10469905i bk3: 26060a 10453903i bk4: 25608a 10473937i bk5: 25432a 10471459i bk6: 25572a 10485321i bk7: 25584a 10475003i bk8: 25568a 10481255i bk9: 25512a 10471971i bk10: 25652a 10465088i bk11: 25516a 10454757i bk12: 25156a 10476179i bk13: 24788a 10469377i bk14: 26060a 10463359i bk15: 26184a 10453857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10150143 n_act=40035 n_pre=40019 n_req=164606 n_rd=411512 n_write=201559 bw_util=0.1131
n_activity=1634047 dram_eff=0.7504
bk0: 26588a 10460944i bk1: 26556a 10456163i bk2: 25932a 10456917i bk3: 25860a 10460499i bk4: 25608a 10473713i bk5: 25476a 10461406i bk6: 25560a 10486079i bk7: 25596a 10468416i bk8: 25648a 10479717i bk9: 25512a 10476412i bk10: 25300a 10465779i bk11: 25360a 10460291i bk12: 24932a 10478904i bk13: 24900a 10469410i bk14: 26360a 10456454i bk15: 26324a 10449513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76014
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10149071 n_act=40255 n_pre=40239 n_req=164717 n_rd=411924 n_write=201779 bw_util=0.1132
n_activity=1636896 dram_eff=0.7498
bk0: 26564a 10454689i bk1: 26400a 10456365i bk2: 26056a 10462183i bk3: 26052a 10456886i bk4: 25672a 10473371i bk5: 25476a 10459401i bk6: 25652a 10482922i bk7: 25448a 10474717i bk8: 25612a 10473630i bk9: 25532a 10470929i bk10: 25300a 10463570i bk11: 25504a 10464206i bk12: 25196a 10475815i bk13: 25096a 10464496i bk14: 26288a 10453514i bk15: 26076a 10452589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10150674 n_act=39910 n_pre=39894 n_req=164501 n_rd=411428 n_write=201362 bw_util=0.113
n_activity=1630386 dram_eff=0.7517
bk0: 26520a 10465154i bk1: 26624a 10451403i bk2: 25924a 10466381i bk3: 25872a 10459477i bk4: 25408a 10470067i bk5: 25516a 10459081i bk6: 25604a 10480146i bk7: 25384a 10482794i bk8: 25476a 10483615i bk9: 25608a 10471716i bk10: 25352a 10465361i bk11: 25364a 10461364i bk12: 25168a 10474205i bk13: 25036a 10465053i bk14: 26316a 10452453i bk15: 26256a 10451165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10149872 n_act=40200 n_pre=40184 n_req=164572 n_rd=411640 n_write=201372 bw_util=0.1131
n_activity=1631902 dram_eff=0.7513
bk0: 26328a 10466449i bk1: 26516a 10458519i bk2: 25928a 10464653i bk3: 25792a 10459404i bk4: 25488a 10479101i bk5: 25624a 10460589i bk6: 25672a 10478343i bk7: 25516a 10474188i bk8: 25716a 10477529i bk9: 25592a 10475347i bk10: 25328a 10464868i bk11: 25388a 10461676i bk12: 24968a 10476569i bk13: 25132a 10464444i bk14: 26268a 10456699i bk15: 26384a 10448625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74138
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10150285 n_act=40277 n_pre=40261 n_req=164363 n_rd=411256 n_write=201189 bw_util=0.113
n_activity=1635458 dram_eff=0.749
bk0: 26736a 10461963i bk1: 26536a 10453175i bk2: 25972a 10469929i bk3: 25812a 10461866i bk4: 25532a 10476666i bk5: 25412a 10468977i bk6: 25512a 10488263i bk7: 25388a 10481155i bk8: 25524a 10487235i bk9: 25408a 10476199i bk10: 25400a 10470516i bk11: 25372a 10466737i bk12: 25008a 10481107i bk13: 24944a 10473705i bk14: 26352a 10460914i bk15: 26348a 10458259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69861
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10150868 n_act=40085 n_pre=40069 n_req=164326 n_rd=411032 n_write=201214 bw_util=0.1129
n_activity=1631650 dram_eff=0.7505
bk0: 26520a 10456530i bk1: 26436a 10449723i bk2: 25792a 10468826i bk3: 25932a 10455082i bk4: 25472a 10479796i bk5: 25440a 10460514i bk6: 25568a 10484240i bk7: 25580a 10479276i bk8: 25572a 10477114i bk9: 25472a 10474401i bk10: 25376a 10464063i bk11: 25364a 10463635i bk12: 25120a 10476313i bk13: 24796a 10469839i bk14: 26336a 10456146i bk15: 26256a 10450265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7393
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10148742 n_act=40347 n_pre=40331 n_req=164778 n_rd=411992 n_write=201856 bw_util=0.1132
n_activity=1636407 dram_eff=0.7502
bk0: 26592a 10461737i bk1: 26632a 10452280i bk2: 25964a 10462175i bk3: 25960a 10453258i bk4: 25524a 10471706i bk5: 25492a 10459158i bk6: 25580a 10480690i bk7: 25480a 10477920i bk8: 25660a 10479759i bk9: 25588a 10473277i bk10: 25432a 10459208i bk11: 25292a 10460068i bk12: 24936a 10479246i bk13: 25200a 10463829i bk14: 26308a 10455395i bk15: 26352a 10453137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75913
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10148352 n_act=40342 n_pre=40326 n_req=164822 n_rd=412420 n_write=201828 bw_util=0.1133
n_activity=1637755 dram_eff=0.7501
bk0: 26520a 10459827i bk1: 26496a 10458037i bk2: 26140a 10464007i bk3: 25900a 10458750i bk4: 25536a 10477655i bk5: 25504a 10466001i bk6: 25700a 10476974i bk7: 25632a 10473613i bk8: 25760a 10472725i bk9: 25636a 10474251i bk10: 25396a 10463571i bk11: 25180a 10458307i bk12: 25080a 10478029i bk13: 25108a 10471355i bk14: 26340a 10462590i bk15: 26492a 10449377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73673
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10151250 n_act=39854 n_pre=39838 n_req=164383 n_rd=411180 n_write=201146 bw_util=0.1129
n_activity=1631582 dram_eff=0.7506
bk0: 26536a 10467420i bk1: 26572a 10451906i bk2: 26024a 10470820i bk3: 25860a 10456475i bk4: 25588a 10480870i bk5: 25488a 10465621i bk6: 25364a 10491497i bk7: 25508a 10479227i bk8: 25396a 10479742i bk9: 25524a 10473218i bk10: 25296a 10465184i bk11: 25304a 10458199i bk12: 25108a 10482397i bk13: 24976a 10473272i bk14: 26328a 10462192i bk15: 26308a 10452081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70948
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10843268 n_nop=10150082 n_act=39967 n_pre=39951 n_req=164690 n_rd=411740 n_write=201528 bw_util=0.1131
n_activity=1633362 dram_eff=0.7509
bk0: 26532a 10462230i bk1: 26368a 10458010i bk2: 25904a 10464852i bk3: 26024a 10450343i bk4: 25528a 10477515i bk5: 25552a 10463894i bk6: 25624a 10483554i bk7: 25548a 10478557i bk8: 25560a 10483499i bk9: 25664a 10467101i bk10: 25256a 10469563i bk11: 25540a 10454464i bk12: 25064a 10475009i bk13: 25044a 10470335i bk14: 26348a 10460291i bk15: 26184a 10457879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75162

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177781, Miss = 51481, Miss_rate = 0.290, Pending_hits = 80595, Reservation_fails = 139
L2_cache_bank[1]: Access = 177613, Miss = 51417, Miss_rate = 0.289, Pending_hits = 80485, Reservation_fails = 218
L2_cache_bank[2]: Access = 177473, Miss = 51482, Miss_rate = 0.290, Pending_hits = 80400, Reservation_fails = 195
L2_cache_bank[3]: Access = 177433, Miss = 51396, Miss_rate = 0.290, Pending_hits = 80413, Reservation_fails = 196
L2_cache_bank[4]: Access = 177788, Miss = 51585, Miss_rate = 0.290, Pending_hits = 80356, Reservation_fails = 167
L2_cache_bank[5]: Access = 177393, Miss = 51396, Miss_rate = 0.290, Pending_hits = 80346, Reservation_fails = 182
L2_cache_bank[6]: Access = 177500, Miss = 51442, Miss_rate = 0.290, Pending_hits = 80422, Reservation_fails = 191
L2_cache_bank[7]: Access = 177403, Miss = 51415, Miss_rate = 0.290, Pending_hits = 80444, Reservation_fails = 158
L2_cache_bank[8]: Access = 177440, Miss = 51424, Miss_rate = 0.290, Pending_hits = 80342, Reservation_fails = 212
L2_cache_bank[9]: Access = 177620, Miss = 51486, Miss_rate = 0.290, Pending_hits = 80381, Reservation_fails = 138
L2_cache_bank[10]: Access = 177684, Miss = 51509, Miss_rate = 0.290, Pending_hits = 80437, Reservation_fails = 178
L2_cache_bank[11]: Access = 177213, Miss = 51305, Miss_rate = 0.290, Pending_hits = 80360, Reservation_fails = 176
L2_cache_bank[12]: Access = 177398, Miss = 51439, Miss_rate = 0.290, Pending_hits = 80349, Reservation_fails = 194
L2_cache_bank[13]: Access = 177163, Miss = 51319, Miss_rate = 0.290, Pending_hits = 80334, Reservation_fails = 196
L2_cache_bank[14]: Access = 177629, Miss = 51499, Miss_rate = 0.290, Pending_hits = 80325, Reservation_fails = 230
L2_cache_bank[15]: Access = 177618, Miss = 51499, Miss_rate = 0.290, Pending_hits = 80394, Reservation_fails = 173
L2_cache_bank[16]: Access = 177866, Miss = 51618, Miss_rate = 0.290, Pending_hits = 80510, Reservation_fails = 156
L2_cache_bank[17]: Access = 177658, Miss = 51487, Miss_rate = 0.290, Pending_hits = 80480, Reservation_fails = 138
L2_cache_bank[18]: Access = 177393, Miss = 51410, Miss_rate = 0.290, Pending_hits = 80405, Reservation_fails = 144
L2_cache_bank[19]: Access = 177440, Miss = 51385, Miss_rate = 0.290, Pending_hits = 80519, Reservation_fails = 156
L2_cache_bank[20]: Access = 177615, Miss = 51454, Miss_rate = 0.290, Pending_hits = 80482, Reservation_fails = 161
L2_cache_bank[21]: Access = 177602, Miss = 51481, Miss_rate = 0.290, Pending_hits = 80555, Reservation_fails = 139
L2_total_cache_accesses = 3905723
L2_total_cache_misses = 1131929
L2_total_cache_miss_rate = 0.2898
L2_total_cache_pending_hits = 1769334
L2_total_cache_reservation_fails = 3837
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1644865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1046947
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3830
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2810298
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1095173
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=8426736
icnt_total_pkts_simt_to_mem=6016534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.41796
	minimum = 6
	maximum = 41
Network latency average = 8.17844
	minimum = 6
	maximum = 32
Slowest packet = 7480327
Flit latency average = 7.93826
	minimum = 6
	maximum = 31
Slowest flit = 14241984
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.066593
	minimum = 0.0580822 (at node 6)
	maximum = 0.0780024 (at node 34)
Accepted packet rate average = 0.066593
	minimum = 0.0580822 (at node 6)
	maximum = 0.0780024 (at node 34)
Injected flit rate average = 0.103979
	minimum = 0.0659216 (at node 6)
	maximum = 0.154055 (at node 34)
Accepted flit rate average= 0.103979
	minimum = 0.084897 (at node 39)
	maximum = 0.121099 (at node 3)
Injected packet length average = 1.56142
Accepted packet length average = 1.56142
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5021 (28 samples)
	minimum = 6 (28 samples)
	maximum = 84.5 (28 samples)
Network latency average = 9.77299 (28 samples)
	minimum = 6 (28 samples)
	maximum = 78.1786 (28 samples)
Flit latency average = 9.48894 (28 samples)
	minimum = 6 (28 samples)
	maximum = 77.2857 (28 samples)
Fragmentation average = 0.0187748 (28 samples)
	minimum = 0 (28 samples)
	maximum = 23.2857 (28 samples)
Injected packet rate average = 0.0575621 (28 samples)
	minimum = 0.0510558 (28 samples)
	maximum = 0.0656991 (28 samples)
Accepted packet rate average = 0.0575621 (28 samples)
	minimum = 0.0510558 (28 samples)
	maximum = 0.0656991 (28 samples)
Injected flit rate average = 0.108071 (28 samples)
	minimum = 0.0773763 (28 samples)
	maximum = 0.14698 (28 samples)
Accepted flit rate average = 0.108071 (28 samples)
	minimum = 0.0987711 (28 samples)
	maximum = 0.115934 (28 samples)
Injected packet size average = 1.87747 (28 samples)
Accepted packet size average = 1.87747 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 1 sec (8281 sec)
gpgpu_simulation_rate = 75070 (inst/sec)
gpgpu_simulation_rate = 1500 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 29: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 29 
gpu_sim_cycle = 50865
gpu_sim_insn = 23147352
gpu_ipc =     455.0742
gpu_tot_sim_cycle = 12697511
gpu_tot_sim_insn = 644808138
gpu_tot_ipc =      50.7822
gpu_tot_issued_cta = 1900544
max_total_param_size = 0
gpu_stall_dramfull = 344442
gpu_stall_icnt2sh    = 197086
partiton_reqs_in_parallel = 1118843
partiton_reqs_in_parallel_total    = 128127231
partiton_level_parallism =      21.9963
partiton_level_parallism_total  =      10.1789
partiton_reqs_in_parallel_util = 1118843
partiton_reqs_in_parallel_util_total    = 128127231
gpu_sim_cycle_parition_util = 50865
gpu_tot_sim_cycle_parition_util    = 5838894
partiton_level_parallism_util =      21.9963
partiton_level_parallism_util_total  =      21.9442
partiton_replys_in_parallel = 224748
partiton_replys_in_parallel_total    = 3905723
L2_BW  =     418.8050 GB/Sec
L2_BW_total  =      30.8330 GB/Sec
gpu_total_sim_rate=74899

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23526850
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11337728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11335936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23520551
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11337728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23526850
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57209, 56625, 57533, 56425, 57135, 56377, 57313, 56476, 57056, 55975, 56763, 55446, 56425, 55292, 55839, 54426, 55219, 54158, 54950, 53478, 54923, 52815, 54101, 52861, 53551, 52696, 53291, 52392, 52974, 52218, 53478, 51773, 
gpgpu_n_tot_thrd_icount = 1384580384
gpgpu_n_tot_w_icount = 43268137
gpgpu_n_stall_shd_mem = 438417
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2941370
gpgpu_n_mem_write_global = 1188849
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 44233862
gpgpu_n_store_insn = 17905679
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 181403648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201439
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3193918	W0_Idle:203276283	W0_Scoreboard:85251959	W1:1016261	W2:45159	W3:1521	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:42205175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23272720 {8:2909090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81146600 {40:139079,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175270320 {40:1070885,72:1836890,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9510792 {8:1188849,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2493 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 346 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 12697510 
mrq_lat_table:616324 	38336 	55196 	101242 	201844 	280118 	357403 	177025 	92106 	13623 	1014 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2331621 	1616031 	158509 	13788 	2055 	1206 	1949 	2074 	1330 	1276 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	76 	3542335 	355066 	20619 	5266 	135367 	42242 	16882 	1380 	1253 	1814 	1139 	1948 	2112 	1288 	1276 	408 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2012401 	887459 	41510 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	331558 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2317 	687 	788 	546 	274 	38 	65 	52 	37 	20 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    378938    260941    396817    406940    397506    397446    264964    262171    380233    316829    315919    378926    267338    251281    300082    396587 
dram[1]:    316438    379010    408915    403618    259032    365860    397532    260091    260777    298710    378911    408368    299677    250927    299979    379038 
dram[2]:    270095    260097    251065    264127    397493    410287    380314    380423    298925    319188    258010    249320    298441    260964    314984    302410 
dram[3]:    285257    407848    409456    379316    388900    281437    409477    410526    408244    318311    408246    378954    317077    397212    322502    260320 
dram[4]:    275280    316690    407362    300951    366425    397696    318947    318117    380644    318883    378922    378920    318024    397607    251171    259632 
dram[5]:    379093    250944    355463    297669    408225    397684    259839    300032    380524    409466    378920    428479    295111    397613    251172    251139 
dram[6]:    379068    379041    408404    330573    406340    324072    409558    259376    409623    409297    249216    316433    317246    397325    408536    300595 
dram[7]:    379061    407715    407457    260668    408374    397459    297154    409435    408802    259321    407336    378924    409161    251235    301443    318683 
dram[8]:    259497    380875    299607    406939    409447    414470    317566    274812    259403    275610    378926    378707    408806    397353    251115    251148 
dram[9]:    379040    403274    302472    257502    408093    385298    406021    356632    409115    259119    294808    408305    397204    249699    318914    373729 
dram[10]:    380232    316641    405518    407738    409915    397680    409893    318561    316728    259630    258082    249323    355432    257632    409047    251079 
average row accesses per activate:
dram[0]:  4.328725  4.403787  4.027322  4.029519  4.030844  4.242913  4.365726  4.433592  3.987991  4.169388  3.834202  4.030370  4.142748  4.389642  3.974021  3.981179 
dram[1]:  4.201481  4.437476  3.953863  4.163396  4.013314  4.179537  4.410948  4.453689  3.933810  4.186902  3.995608  4.002193  4.156407  4.315471  3.868241  3.956476 
dram[2]:  4.129913  4.453755  3.934729  3.980956  4.053671  4.166217  4.302850  4.450454  3.988017  4.164378  3.900178  4.031641  4.178172  4.210629  3.839850  4.072157 
dram[3]:  4.428906  4.381853  3.978654  4.140707  4.145489  4.156322  4.281657  4.549344  4.135985  4.170278  4.004025  4.131599  4.060038  4.183340  3.809620  3.998220 
dram[4]:  4.294636  4.495621  3.917346  4.010238  4.019724  4.146901  4.247947  4.455258  3.923488  4.173582  3.994178  4.060067  4.095166  4.244698  3.888773  3.916348 
dram[5]:  4.244411  4.229996  3.931502  4.009840  4.021213  4.188451  4.246457  4.569127  4.070208  4.091967  3.921780  3.998899  4.067726  4.211002  3.878569  3.965092 
dram[6]:  4.235580  4.293783  3.878135  3.979084  4.146708  4.159415  4.400324  4.518147  3.907566  4.108851  3.839411  4.070790  4.104104  4.220944  3.952665  4.058378 
dram[7]:  4.156870  4.258788  3.832754  3.984087  4.077531  4.238859  4.363124  4.450309  3.932258  4.117009  3.939850  4.002937  4.210361  4.262186  3.909091  4.013884 
dram[8]:  4.189719  4.351653  3.874258  4.042171  4.027653  4.224050  4.332670  4.484536  3.938681  3.981112  3.863845  4.063623  4.143625  4.227575  3.920585  3.974377 
dram[9]:  4.236901  4.373554  3.885996  4.043319  4.071267  4.238319  4.498952  4.441612  4.046563  4.025783  3.960015  4.033223  4.095437  4.332391  3.916086  3.959507 
dram[10]:  4.236262  4.505208  3.897599  3.922560  4.102506  4.223309  4.271186  4.506450  3.893276  4.064754  4.025527  3.978339  4.196887  4.275903  3.837645  4.095500 
average row locality = 1934280/469889 = 4.116462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7014      7068      6899      6923      6806      6768      6794      6804      6791      6786      6809      6782      6683      6594      6925      6954 
dram[1]:      7061      7057      6889      6876      6806      6771      6794      6807      6811      6783      6724      6736      6629      6620      7002      6994 
dram[2]:      7058      7018      6921      6927      6818      6776      6817      6763      6806      6784      6727      6770      6691      6666      6988      6933 
dram[3]:      7052      7072      6890      6879      6759      6786      6803      6748      6776      6799      6741      6745      6690      6649      6996      6979 
dram[4]:      7002      7046      6899      6860      6774      6811      6824      6781      6830      6800      6732      6749      6638      6673      6973      7013 
dram[5]:      7104      7057      6904      6867      6787      6758      6779      6753      6789      6755      6747      6741      6646      6631      7004      7000 
dram[6]:      7047      7034      6851      6895      6769      6763      6801      6801      6795      6766      6742      6743      6671      6588      7003      6980 
dram[7]:      7063      7075      6896      6900      6783      6777      6796      6777      6815      6802      6757      6717      6632      6699      6997      7001 
dram[8]:      7051      7043      6941      6887      6791      6775      6833      6812      6844      6811      6743      6694      6665      6672      6996      7038 
dram[9]:      7050      7061      6916      6877      6798      6779      6741      6776      6752      6785      6724      6724      6670      6637      6991      6990 
dram[10]:      7054      7008      6887      6915      6779      6784      6813      6789      6792      6817      6713      6778      6659      6657      7000      6959 
total reads: 1203321
bank skew: 7104/6588 = 1.08
chip skew: 109596/109249 = 1.00
number of total write accesses:
dram[0]:      4258      4329      4156      4134      4041      4009      4033      4045      4168      4192      4222      4233      4142      4086      4242      4257 
dram[1]:      4283      4263      4166      4157      4046      4054      4004      4060      4184      4149      4192      4214      4107      4091      4301      4278 
dram[2]:      4291      4250      4171      4152      4058      4027      4052      4016      4177      4135      4213      4188      4143      4109      4305      4241 
dram[3]:      4286      4277      4107      4127      4040      4062      4051      3993      4143      4173      4202      4212      4130      4098      4330      4252 
dram[4]:      4207      4247      4144      4108      4027      4029      4038      4023      4195      4164      4244      4201      4120      4134      4250      4270 
dram[5]:      4288      4309      4116      4136      4018      3977      4007      4021      4168      4146      4183      4156      4105      4086      4271      4245 
dram[6]:      4262      4293      4128      4139      4000      4039      4059      4029      4154      4143      4208      4183      4131      4053      4270      4282 
dram[7]:      4252      4313      4127      4116      4051      4066      4042      4015      4156      4211      4247      4187      4096      4144      4312      4274 
dram[8]:      4278      4280      4151      4136      3987      4009      4055      4063      4204      4149      4211      4164      4125      4121      4260      4285 
dram[9]:      4271      4284      4128      4137      3999      4016      3989      4026      4198      4145      4170      4202      4101      4090      4256      4255 
dram[10]:      4278      4237      4151      4178      4027      4015      4023      4040      4152      4231      4168      4242      4127      4114      4275      4234 
total reads: 730959
bank skew: 4330/3977 = 1.09
chip skew: 66609/66232 = 1.01
average mf latency per bank:
dram[0]:        752       780       624       652       863       927       813       811       628       671       760       772       749       741       649       631
dram[1]:        766       790       632       631       880       871       817       856       703       645       782       752       755       742       654       644
dram[2]:        763       776       619       647       874       870       815       829       641       633       766       765       752       818       637       670
dram[3]:        786       824       643       646       824       854       835       805       634       672       763       767       791       787       648       673
dram[4]:        746       763       670       631       871       876       805       841       701       683       758       771       753       749       686       661
dram[5]:        774       829       614       628       875       897       836       803       626       666       745       749       690       711       683       664
dram[6]:        765       763       625       633       887       870       805       824       629       620       727       745       703       701       637       665
dram[7]:        772       804       658       670       877       908       819       871       639       659       737       738       701       736       662       654
dram[8]:        783       831       616       641       913       887       841       831       655       654       768       720       705       726       660       714
dram[9]:        732       745       665       639       914       878       825       789       633       668       725       720       746       755       675       623
dram[10]:        769       763       627       621       866       872       803       789       681       697       789       760       713       745       671       714
maximum mf latency per bank:
dram[0]:     127177    150516    150537     87210    247678    247651    247680    247633     62351    189769    124032    148112    193921    197003    210895     43265
dram[1]:     150517    158307    100885    100945    247658    247650    247618    247591    195352    158323    158332    123994    199790    190106    213982    101294
dram[2]:     127171    150503    100914    101023    247672    247652    247626    247677    192569     62359    123970    158302    127174    193922    150499    210900
dram[3]:     150506    158307    158307    150495    247681    247680    247587    247607     62363    189766    123984    124021    193905    150500    210892    207804
dram[4]:     127164    150526    158332    158304    247683    247711    247602    247612    158331    198157    123999    123980    199803    150508    213981    210904
dram[5]:     127192    128120     63704    158314    247698    247671    247600    247592     71269    124310    158297    200770    127140    127157    202607    150517
dram[6]:     158307    127220    100914    150515    247686    247674    247577    247600     38431     32421    124005    150717    127155    127132    150517    207817
dram[7]:     127188    150536    158317    158316    247652    247702    247625    247587    122639    198170    158315    158315    127122    199798    205212    210900
dram[8]:     150509    128115     63731    100920    247671    247695    247610    247660    186683    158306    158314    123952    127144    150523    213986    199807
dram[9]:     127192    127179    158306    100898    247678    247689    247650    247656    122627    195370    124002    124003    127123    197008    213982     36926
dram[10]:     150512    128133     63724     87183    247676    247632    247636    247628    195370    198161    158308    124031    199804    193918    150525    207808
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10197917 n_act=42503 n_pre=42487 n_req=175947 n_rd=437600 n_write=217208 bw_util=0.1197
n_activity=1725873 dram_eff=0.7588
bk0: 28056a 10523749i bk1: 28272a 10504399i bk2: 27596a 10527399i bk3: 27692a 10511094i bk4: 27224a 10528541i bk5: 27072a 10525244i bk6: 27176a 10540842i bk7: 27216a 10529978i bk8: 27164a 10536686i bk9: 27144a 10525430i bk10: 27236a 10523677i bk11: 27128a 10511871i bk12: 26732a 10535048i bk13: 26376a 10529200i bk14: 27700a 10519484i bk15: 27816a 10506222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92826
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10198035 n_act=42589 n_pre=42573 n_req=175909 n_rd=437440 n_write=217078 bw_util=0.1197
n_activity=1727635 dram_eff=0.7577
bk0: 28244a 10519438i bk1: 28228a 10512439i bk2: 27556a 10514939i bk3: 27504a 10516948i bk4: 27224a 10529627i bk5: 27084a 10514010i bk6: 27176a 10542567i bk7: 27228a 10522166i bk8: 27244a 10533528i bk9: 27132a 10529752i bk10: 26896a 10523272i bk11: 26944a 10516420i bk12: 26516a 10534507i bk13: 26480a 10527303i bk14: 28008a 10512059i bk15: 27976a 10502748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95981
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10197023 n_act=42840 n_pre=42824 n_req=175991 n_rd=437852 n_write=217176 bw_util=0.1198
n_activity=1730459 dram_eff=0.7571
bk0: 28232a 10510250i bk1: 28072a 10511908i bk2: 27684a 10519309i bk3: 27708a 10513194i bk4: 27272a 10528968i bk5: 27104a 10514281i bk6: 27268a 10537978i bk7: 27052a 10529585i bk8: 27224a 10527719i bk9: 27136a 10524895i bk10: 26908a 10519703i bk11: 27080a 10522784i bk12: 26764a 10534484i bk13: 26664a 10523184i bk14: 27952a 10506537i bk15: 27732a 10506709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10198762 n_act=42355 n_pre=42339 n_req=175847 n_rd=437456 n_write=216803 bw_util=0.1196
n_activity=1723997 dram_eff=0.759
bk0: 28208a 10521488i bk1: 28288a 10505381i bk2: 27560a 10524206i bk3: 27516a 10517579i bk4: 27036a 10525883i bk5: 27144a 10513589i bk6: 27212a 10537021i bk7: 26992a 10538104i bk8: 27104a 10538737i bk9: 27196a 10524785i bk10: 26964a 10524102i bk11: 26980a 10518163i bk12: 26760a 10532013i bk13: 26596a 10522980i bk14: 27984a 10506281i bk15: 27916a 10506402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00153
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10198010 n_act=42781 n_pre=42765 n_req=175806 n_rd=437620 n_write=216539 bw_util=0.1196
n_activity=1725473 dram_eff=0.7582
bk0: 28008a 10526256i bk1: 28184a 10516913i bk2: 27596a 10522921i bk3: 27440a 10517436i bk4: 27096a 10536551i bk5: 27244a 10518198i bk6: 27296a 10536222i bk7: 27124a 10530601i bk8: 27320a 10533252i bk9: 27200a 10528304i bk10: 26928a 10521445i bk11: 26996a 10519239i bk12: 26552a 10536215i bk13: 26692a 10525467i bk14: 27892a 10513590i bk15: 28052a 10502603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10198335 n_act=42865 n_pre=42849 n_req=175554 n_rd=437288 n_write=216378 bw_util=0.1195
n_activity=1729006 dram_eff=0.7561
bk0: 28416a 10518959i bk1: 28228a 10508457i bk2: 27616a 10528982i bk3: 27468a 10517063i bk4: 27148a 10533103i bk5: 27032a 10526530i bk6: 27116a 10545531i bk7: 27012a 10537025i bk8: 27156a 10540193i bk9: 27020a 10529380i bk10: 26988a 10529326i bk11: 26964a 10524671i bk12: 26584a 10539504i bk13: 26524a 10533470i bk14: 28016a 10517625i bk15: 28000a 10511542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86732
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10198509 n_act=42744 n_pre=42728 n_req=175622 n_rd=436996 n_write=216738 bw_util=0.1195
n_activity=1725352 dram_eff=0.7578
bk0: 28188a 10510634i bk1: 28136a 10504612i bk2: 27404a 10524700i bk3: 27580a 10511348i bk4: 27076a 10537261i bk5: 27052a 10514623i bk6: 27204a 10539597i bk7: 27204a 10532262i bk8: 27180a 10531276i bk9: 27064a 10528955i bk10: 26968a 10521377i bk11: 26972a 10520542i bk12: 26684a 10537100i bk13: 26352a 10528203i bk14: 28012a 10511574i bk15: 27920a 10501707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92807
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10196553 n_act=42937 n_pre=42921 n_req=176096 n_rd=437948 n_write=217356 bw_util=0.1198
n_activity=1729914 dram_eff=0.7576
bk0: 28252a 10518405i bk1: 28300a 10506080i bk2: 27584a 10520121i bk3: 27600a 10510902i bk4: 27132a 10527794i bk5: 27108a 10513223i bk6: 27184a 10536482i bk7: 27108a 10533101i bk8: 27260a 10535092i bk9: 27208a 10525788i bk10: 27028a 10516420i bk11: 26868a 10517255i bk12: 26528a 10536858i bk13: 26796a 10520542i bk14: 27988a 10507910i bk15: 28004a 10507052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95803
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10196218 n_act=43005 n_pre=42989 n_req=176074 n_rd=438384 n_write=217119 bw_util=0.1199
n_activity=1731315 dram_eff=0.7572
bk0: 28204a 10516948i bk1: 28172a 10512437i bk2: 27764a 10522531i bk3: 27548a 10515173i bk4: 27164a 10534003i bk5: 27100a 10521855i bk6: 27332a 10533568i bk7: 27248a 10526832i bk8: 27376a 10525966i bk9: 27244a 10527100i bk10: 26972a 10521533i bk11: 26776a 10515536i bk12: 26660a 10536668i bk13: 26688a 10528851i bk14: 27984a 10520156i bk15: 28152a 10504248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90038
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10199219 n_act=42547 n_pre=42531 n_req=175538 n_rd=437084 n_write=216334 bw_util=0.1195
n_activity=1725156 dram_eff=0.7575
bk0: 28200a 10524556i bk1: 28244a 10507387i bk2: 27664a 10528929i bk3: 27508a 10514179i bk4: 27192a 10538074i bk5: 27116a 10520503i bk6: 26964a 10550961i bk7: 27104a 10535939i bk8: 27008a 10534843i bk9: 27140a 10528517i bk10: 26896a 10525314i bk11: 26896a 10515206i bk12: 26680a 10542559i bk13: 26548a 10532148i bk14: 27964a 10517128i bk15: 27960a 10507214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85323
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10937715 n_nop=10197803 n_act=42724 n_pre=42708 n_req=175896 n_rd=437616 n_write=216864 bw_util=0.1197
n_activity=1726941 dram_eff=0.758
bk0: 28216a 10519011i bk1: 28032a 10514545i bk2: 27548a 10523584i bk3: 27660a 10505528i bk4: 27116a 10533904i bk5: 27136a 10519525i bk6: 27252a 10538613i bk7: 27156a 10533406i bk8: 27168a 10537023i bk9: 27268a 10520370i bk10: 26852a 10528924i bk11: 27112a 10511996i bk12: 26636a 10534874i bk13: 26628a 10527359i bk14: 28000a 10515558i bk15: 27836a 10510566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90414

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188004, Miss = 54721, Miss_rate = 0.291, Pending_hits = 83791, Reservation_fails = 144
L2_cache_bank[1]: Access = 187833, Miss = 54679, Miss_rate = 0.291, Pending_hits = 83721, Reservation_fails = 227
L2_cache_bank[2]: Access = 187684, Miss = 54716, Miss_rate = 0.292, Pending_hits = 83624, Reservation_fails = 201
L2_cache_bank[3]: Access = 187678, Miss = 54644, Miss_rate = 0.291, Pending_hits = 83660, Reservation_fails = 201
L2_cache_bank[4]: Access = 188056, Miss = 54826, Miss_rate = 0.292, Pending_hits = 83615, Reservation_fails = 172
L2_cache_bank[5]: Access = 187595, Miss = 54637, Miss_rate = 0.291, Pending_hits = 83536, Reservation_fails = 185
L2_cache_bank[6]: Access = 187748, Miss = 54707, Miss_rate = 0.291, Pending_hits = 83678, Reservation_fails = 194
L2_cache_bank[7]: Access = 187666, Miss = 54657, Miss_rate = 0.291, Pending_hits = 83686, Reservation_fails = 162
L2_cache_bank[8]: Access = 187639, Miss = 54672, Miss_rate = 0.291, Pending_hits = 83587, Reservation_fails = 218
L2_cache_bank[9]: Access = 187814, Miss = 54733, Miss_rate = 0.291, Pending_hits = 83612, Reservation_fails = 142
L2_cache_bank[10]: Access = 187853, Miss = 54760, Miss_rate = 0.292, Pending_hits = 83620, Reservation_fails = 183
L2_cache_bank[11]: Access = 187384, Miss = 54562, Miss_rate = 0.291, Pending_hits = 83582, Reservation_fails = 181
L2_cache_bank[12]: Access = 187655, Miss = 54679, Miss_rate = 0.291, Pending_hits = 83566, Reservation_fails = 200
L2_cache_bank[13]: Access = 187380, Miss = 54570, Miss_rate = 0.291, Pending_hits = 83576, Reservation_fails = 202
L2_cache_bank[14]: Access = 187871, Miss = 54739, Miss_rate = 0.291, Pending_hits = 83567, Reservation_fails = 231
L2_cache_bank[15]: Access = 187859, Miss = 54748, Miss_rate = 0.291, Pending_hits = 83637, Reservation_fails = 179
L2_cache_bank[16]: Access = 188076, Miss = 54864, Miss_rate = 0.292, Pending_hits = 83755, Reservation_fails = 159
L2_cache_bank[17]: Access = 187868, Miss = 54732, Miss_rate = 0.291, Pending_hits = 83715, Reservation_fails = 146
L2_cache_bank[18]: Access = 187621, Miss = 54642, Miss_rate = 0.291, Pending_hits = 83604, Reservation_fails = 150
L2_cache_bank[19]: Access = 187584, Miss = 54629, Miss_rate = 0.291, Pending_hits = 83718, Reservation_fails = 161
L2_cache_bank[20]: Access = 187788, Miss = 54697, Miss_rate = 0.291, Pending_hits = 83698, Reservation_fails = 167
L2_cache_bank[21]: Access = 187815, Miss = 54707, Miss_rate = 0.291, Pending_hits = 83764, Reservation_fails = 141
L2_total_cache_accesses = 4130471
L2_total_cache_misses = 1203321
L2_total_cache_miss_rate = 0.2913
L2_total_cache_pending_hits = 1840312
L2_total_cache_reservation_fails = 3946
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1709242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 966014
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3936
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2941370
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1188849
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=8913628
icnt_total_pkts_simt_to_mem=6401370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.7915
	minimum = 6
	maximum = 113
Network latency average = 9.27612
	minimum = 6
	maximum = 113
Slowest packet = 8080985
Flit latency average = 8.4859
	minimum = 6
	maximum = 111
Slowest flit = 14965753
Fragmentation average = 0.000191325
	minimum = 0
	maximum = 83
Injected packet rate average = 0.0883713
	minimum = 0.0779915 (at node 19)
	maximum = 0.100935 (at node 32)
Accepted packet rate average = 0.0883713
	minimum = 0.0779915 (at node 19)
	maximum = 0.100935 (at node 32)
Injected flit rate average = 0.171382
	minimum = 0.133482 (at node 19)
	maximum = 0.21807 (at node 32)
Accepted flit rate average= 0.171382
	minimum = 0.169136 (at node 19)
	maximum = 0.17296 (at node 35)
Injected packet length average = 1.93935
Accepted packet length average = 1.93935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4776 (29 samples)
	minimum = 6 (29 samples)
	maximum = 85.4828 (29 samples)
Network latency average = 9.75586 (29 samples)
	minimum = 6 (29 samples)
	maximum = 79.3793 (29 samples)
Flit latency average = 9.45435 (29 samples)
	minimum = 6 (29 samples)
	maximum = 78.4483 (29 samples)
Fragmentation average = 0.018134 (29 samples)
	minimum = 0 (29 samples)
	maximum = 25.3448 (29 samples)
Injected packet rate average = 0.0586245 (29 samples)
	minimum = 0.0519846 (29 samples)
	maximum = 0.0669142 (29 samples)
Accepted packet rate average = 0.0586245 (29 samples)
	minimum = 0.0519846 (29 samples)
	maximum = 0.0669142 (29 samples)
Injected flit rate average = 0.110255 (29 samples)
	minimum = 0.079311 (29 samples)
	maximum = 0.149431 (29 samples)
Accepted flit rate average = 0.110255 (29 samples)
	minimum = 0.101197 (29 samples)
	maximum = 0.1179 (29 samples)
Injected packet size average = 1.88069 (29 samples)
Accepted packet size average = 1.88069 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 23 min, 29 sec (8609 sec)
gpgpu_simulation_rate = 74899 (inst/sec)
gpgpu_simulation_rate = 1474 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 68399
gpu_sim_insn = 21774077
gpu_ipc =     318.3391
gpu_tot_sim_cycle = 12988060
gpu_tot_sim_insn = 666582215
gpu_tot_ipc =      51.3227
gpu_tot_issued_cta = 1966080
max_total_param_size = 0
gpu_stall_dramfull = 344476
gpu_stall_icnt2sh    = 199296
partiton_reqs_in_parallel = 1504744
partiton_reqs_in_parallel_total    = 129246074
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =      10.0670
partiton_reqs_in_parallel_util = 1504744
partiton_reqs_in_parallel_util_total    = 129246074
gpu_sim_cycle_parition_util = 68399
gpu_tot_sim_cycle_parition_util    = 5889759
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9448
partiton_replys_in_parallel = 255207
partiton_replys_in_parallel_total    = 4130471
L2_BW  =     353.6534 GB/Sec
L2_BW_total  =      32.0057 GB/Sec
gpu_total_sim_rate=74295

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24707256
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11862016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11860224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24700957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11862016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24707256
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
59990, 59284, 60343, 58958, 59919, 59056, 59976, 59111, 59814, 58511, 59337, 58084, 59252, 58017, 58548, 57424, 57600, 56835, 57642, 56253, 57563, 55568, 56692, 55350, 56335, 55261, 56052, 55145, 55876, 54877, 56167, 54404, 
gpgpu_n_tot_thrd_icount = 1454284928
gpgpu_n_tot_w_icount = 45446404
gpgpu_n_stall_shd_mem = 445175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3182507
gpgpu_n_mem_write_global = 1202919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 45471273
gpgpu_n_store_insn = 17921415
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 189792256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3300230	W0_Idle:203290621	W0_Scoreboard:87023794	W1:1729010	W2:128835	W3:6993	W4:126	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:43581431	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24950016 {8:3118752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81709400 {40:153149,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550200 {40:63755,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184162688 {40:1271966,72:1841857,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9623352 {8:1202919,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550200 {40:63755,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2493 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 340 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 12985694 
mrq_lat_table:680233 	40601 	58944 	108384 	218611 	295455 	367448 	180516 	92490 	13624 	1014 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2458575 	1743153 	159640 	13788 	2055 	1206 	1949 	2074 	1330 	1276 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	84 	3759149 	355940 	20619 	5266 	172878 	42242 	16882 	1380 	1253 	1814 	1139 	1948 	2112 	1288 	1276 	408 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2206559 	933416 	42532 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	345628 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2449 	692 	788 	546 	274 	38 	65 	52 	37 	20 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    378938    260941    396817    406940    397506    397446    264964    262171    380233    316829    315919    378926    267338    251281    300082    396587 
dram[1]:    316438    379010    408915    403618    259032    365860    397532    260091    260777    298710    378911    408368    299677    250927    299979    379038 
dram[2]:    270095    260097    251065    264127    397493    410287    380314    380423    298925    319188    258010    249320    298441    260964    314984    302410 
dram[3]:    285257    407848    409456    379316    388900    281437    409477    410526    408244    318311    408246    378954    317077    397212    322502    260320 
dram[4]:    275280    316690    407362    300951    366425    397696    318947    318117    380644    318883    378922    378920    318024    397607    251171    259632 
dram[5]:    379093    250944    355463    297669    408225    397684    259839    300032    380524    409466    378920    428479    295111    397613    251172    251139 
dram[6]:    379068    379041    408404    330573    406340    324072    409558    259376    409623    409297    249216    316433    317246    397325    408536    300595 
dram[7]:    379061    407715    407457    260668    408374    397459    297154    409435    408802    259321    407336    378924    409161    251235    301443    318683 
dram[8]:    259497    380875    299607    406939    409447    414470    317566    274812    259403    275610    378926    378707    408806    397353    251115    251148 
dram[9]:    379040    403274    302472    257502    408093    385298    406021    356632    409115    259119    294808    408305    397204    249699    318914    373729 
dram[10]:    380232    316641    405518    407738    409915    397680    409893    318561    316728    259630    258082    249323    355432    257632    409047    251079 
average row accesses per activate:
dram[0]:  3.809752  3.850618  3.593702  3.531297  3.589024  3.738562  3.831670  3.880672  3.561162  3.726457  3.435012  3.587569  3.687440  3.847642  3.522229  3.529464 
dram[1]:  3.729805  3.915604  3.509102  3.666979  3.552688  3.723321  3.886441  3.923784  3.528718  3.686430  3.520701  3.575953  3.627253  3.789631  3.443523  3.546801 
dram[2]:  3.648894  3.889429  3.508505  3.533995  3.607935  3.703811  3.787422  3.934798  3.557898  3.672474  3.492954  3.582898  3.693269  3.713731  3.458790  3.607262 
dram[3]:  3.912874  3.819361  3.512774  3.668970  3.654569  3.678480  3.807870  3.973236  3.654934  3.659361  3.582099  3.630726  3.561555  3.689855  3.418016  3.502772 
dram[4]:  3.777918  3.893562  3.503881  3.560269  3.563928  3.659264  3.786207  3.855853  3.504029  3.684260  3.563891  3.602786  3.617619  3.732536  3.502059  3.465324 
dram[5]:  3.744128  3.704372  3.508216  3.542220  3.555281  3.692208  3.717518  3.980195  3.641763  3.625392  3.514095  3.572484  3.603774  3.703860  3.458213  3.562033 
dram[6]:  3.700889  3.799747  3.435076  3.540949  3.685466  3.688065  3.898747  4.022863  3.470781  3.646541  3.450520  3.607309  3.613715  3.701634  3.501602  3.580472 
dram[7]:  3.701355  3.709402  3.409250  3.518775  3.634433  3.713689  3.851542  3.912688  3.504662  3.629802  3.503735  3.580655  3.720392  3.769382  3.482659  3.552965 
dram[8]:  3.673339  3.839400  3.427744  3.594603  3.562422  3.718406  3.839535  3.933628  3.559708  3.530124  3.467479  3.634931  3.622523  3.739739  3.495477  3.542488 
dram[9]:  3.728003  3.778471  3.431195  3.615956  3.619994  3.751065  3.926871  3.873401  3.585051  3.616515  3.511952  3.595488  3.627092  3.828351  3.477984  3.546129 
dram[10]:  3.712438  3.932020  3.490594  3.488482  3.659207  3.740260  3.767244  3.921196  3.482314  3.617611  3.578086  3.530403  3.725325  3.756368  3.434222  3.626256 
average row locality = 2057369/564431 = 3.645032
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7503      7589      7388      7436      7280      7237      7283      7296      7284      7255      7296      7273      7185      7055      7409      7438 
dram[1]:      7557      7505      7374      7380      7312      7246      7269      7281      7297      7278      7230      7218      7136      7104      7522      7484 
dram[2]:      7531      7525      7382      7395      7295      7264      7312      7256      7286      7259      7230      7255      7174      7138      7479      7462 
dram[3]:      7542      7573      7370      7357      7244      7270      7281      7243      7285      7305      7206      7221      7188      7134      7481      7508 
dram[4]:      7502      7556      7386      7339      7301      7302      7309      7286      7338      7290      7237      7230      7124      7177      7447      7529 
dram[5]:      7600      7570      7412      7388      7286      7248      7287      7235      7281      7220      7210      7235      7133      7108      7496      7473 
dram[6]:      7571      7506      7343      7378      7250      7210      7266      7241      7277      7261      7212      7244      7140      7051      7517      7480 
dram[7]:      7551      7596      7380      7384      7232      7291      7258      7260      7294      7303      7265      7192      7093      7165      7516      7523 
dram[8]:      7588      7523      7456      7371      7279      7275      7309      7300      7321      7299      7256      7162      7160      7143      7489      7544 
dram[9]:      7568      7594      7414      7358      7292      7252      7207      7282      7251      7227      7223      7227      7166      7106      7509      7482 
dram[10]:      7562      7507      7343      7417      7240      7310      7308      7297      7264      7321      7217      7269      7140      7170      7486      7438 
total reads: 1289558
bank skew: 7600/7051 = 1.08
chip skew: 117475/116947 = 1.00
number of total write accesses:
dram[0]:      4452      4552      4367      4355      4230      4203      4235      4249      4361      4379      4438      4444      4353      4284      4475      4481 
dram[1]:      4494      4465      4385      4380      4252      4233      4196      4251      4376      4349      4420      4411      4337      4299      4520      4490 
dram[2]:      4514      4470      4375      4352      4254      4203      4251      4210      4359      4335      4419      4393      4349      4330      4523      4460 
dram[3]:      4494      4500      4317      4325      4235      4251      4234      4188      4345      4383      4400      4430      4355      4323      4547      4496 
dram[4]:      4440      4479      4352      4328      4239      4232      4220      4243      4404      4367      4449      4407      4333      4364      4460      4513 
dram[5]:      4516      4547      4330      4358      4226      4172      4215      4220      4369      4345      4383      4372      4327      4311      4504      4442 
dram[6]:      4505      4505      4350      4339      4186      4223      4247      4196      4364      4335      4399      4404      4348      4276      4504      4511 
dram[7]:      4471      4556      4341      4330      4231      4266      4235      4212      4359      4414      4462      4395      4310      4358      4534      4518 
dram[8]:      4523      4502      4380      4351      4192      4200      4248      4257      4394      4361      4419      4368      4356      4338      4490      4504 
dram[9]:      4507      4516      4355      4336      4187      4200      4177      4222      4404      4335      4384      4408      4321      4291      4497      4472 
dram[10]:      4496      4466      4347      4395      4206      4210      4216      4247      4353      4429      4376      4459      4334      4332      4496      4467 
total reads: 767811
bank skew: 4556/4172 = 1.09
chip skew: 69992/69612 = 1.01
average mf latency per bank:
dram[0]:        738       761       617       643       842       903       794       792       621       662       743       754       732       726       639       623
dram[1]:        750       775       624       622       857       850       798       835       691       636       762       737       736       726       643       635
dram[2]:        747       759       612       639       853       850       796       810       634       625       749       748       735       796       628       660
dram[3]:        769       804       635       638       805       835       817       787       626       661       747       750       771       766       639       660
dram[4]:        730       747       660       624       847       854       789       819       688       672       742       754       735       731       675       649
dram[5]:        757       808       607       621       852       873       814       785       618       656       731       732       675       695       670       656
dram[6]:        746       748       618       626       865       850       788       808       621       613       713       728       689       687       627       654
dram[7]:        755       783       648       659       857       883       801       849       630       649       721       723       687       720       651       643
dram[8]:        764       812       609       634       889       864       821       811       647       644       750       707       689       711       650       702
dram[9]:        717       729       655       632       891       857       807       772       624       658       710       706       729       738       662       616
dram[10]:        753       746       620       613       846       849       784       770       670       685       770       743       699       729       660       700
maximum mf latency per bank:
dram[0]:     127177    150516    150537     87210    247678    247651    247680    247633     62351    189769    124032    148112    193921    197003    210895     43265
dram[1]:     150517    158307    100885    100945    247658    247650    247618    247591    195352    158323    158332    123994    199790    190106    213982    101294
dram[2]:     127171    150503    100914    101023    247672    247652    247626    247677    192569     62359    123970    158302    127174    193922    150499    210900
dram[3]:     150506    158307    158307    150495    247681    247680    247587    247607     62363    189766    123984    124021    193905    150500    210892    207804
dram[4]:     127164    150526    158332    158304    247683    247711    247602    247612    158331    198157    123999    123980    199803    150508    213981    210904
dram[5]:     127192    128120     63704    158314    247698    247671    247600    247592     71269    124310    158297    200770    127140    127157    202607    150517
dram[6]:     158307    127220    100914    150515    247686    247674    247577    247600     38431     32421    124005    150717    127155    127132    150517    207817
dram[7]:     127188    150536    158317    158316    247652    247702    247625    247587    122639    198170    158315    158315    127122    199798    205212    210900
dram[8]:     150509    128115     63731    100920    247671    247695    247610    247660    186683    158306    158314    123952    127144    150523    213986    199807
dram[9]:     127192    127179    158306    100898    247678    247689    247650    247656    122627    195370    124002    124003    127123    197008    213982     36926
dram[10]:     150512    128133     63724     87183    247676    247632    247636    247628    195370    198161    158308    124031    199804    193918    150525    207808
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10263355 n_act=51051 n_pre=51035 n_req=187065 n_rd=468828 n_write=230452 bw_util=0.1264
n_activity=1849371 dram_eff=0.7562
bk0: 30012a 10613104i bk1: 30356a 10590413i bk2: 29552a 10616624i bk3: 29744a 10599516i bk4: 29120a 10620209i bk5: 28948a 10615626i bk6: 29132a 10631439i bk7: 29184a 10619977i bk8: 29136a 10627303i bk9: 29020a 10617803i bk10: 29184a 10611031i bk11: 29092a 10600635i bk12: 28740a 10626278i bk13: 28220a 10621545i bk14: 29636a 10606177i bk15: 29752a 10594798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94466
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10263369 n_act=51141 n_pre=51125 n_req=187051 n_rd=468772 n_write=230314 bw_util=0.1264
n_activity=1851222 dram_eff=0.7553
bk0: 30228a 10609681i bk1: 30020a 10602348i bk2: 29496a 10603918i bk3: 29520a 10603729i bk4: 29248a 10618586i bk5: 28984a 10606637i bk6: 29076a 10632791i bk7: 29124a 10614909i bk8: 29188a 10625355i bk9: 29112a 10618820i bk10: 28920a 10609583i bk11: 28872a 10607000i bk12: 28544a 10620506i bk13: 28416a 10616726i bk14: 30088a 10599223i bk15: 29936a 10591490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97985
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10262867 n_act=51323 n_pre=51307 n_req=187040 n_rd=468972 n_write=230252 bw_util=0.1264
n_activity=1853654 dram_eff=0.7544
bk0: 30124a 10598863i bk1: 30100a 10599209i bk2: 29528a 10608954i bk3: 29580a 10603052i bk4: 29180a 10620718i bk5: 29056a 10607979i bk6: 29248a 10629800i bk7: 29024a 10620452i bk8: 29144a 10618496i bk9: 29036a 10614074i bk10: 28920a 10608133i bk11: 29020a 10612322i bk12: 28696a 10624646i bk13: 28552a 10613371i bk14: 29916a 10594654i bk15: 29848a 10592513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95358
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10263664 n_act=51039 n_pre=51023 n_req=187031 n_rd=468832 n_write=230163 bw_util=0.1263
n_activity=1847749 dram_eff=0.7566
bk0: 30168a 10611244i bk1: 30292a 10592257i bk2: 29480a 10614339i bk3: 29428a 10609015i bk4: 28976a 10616595i bk5: 29080a 10604401i bk6: 29124a 10630228i bk7: 28972a 10627407i bk8: 29140a 10626953i bk9: 29220a 10612186i bk10: 28824a 10616204i bk11: 28884a 10606459i bk12: 28752a 10619230i bk13: 28536a 10611774i bk14: 29924a 10593402i bk15: 30032a 10588977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01803
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10262146 n_act=51462 n_pre=51446 n_req=187183 n_rd=469412 n_write=230255 bw_util=0.1265
n_activity=1849013 dram_eff=0.7568
bk0: 30008a 10612611i bk1: 30224a 10601338i bk2: 29544a 10611370i bk3: 29356a 10605061i bk4: 29204a 10623352i bk5: 29208a 10606809i bk6: 29236a 10626700i bk7: 29144a 10616131i bk8: 29352a 10621768i bk9: 29160a 10616287i bk10: 28948a 10609461i bk11: 28920a 10607889i bk12: 28496a 10624285i bk13: 28708a 10611221i bk14: 29788a 10602383i bk15: 30116a 10586553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10263035 n_act=51488 n_pre=51472 n_req=186819 n_rd=468728 n_write=229998 bw_util=0.1263
n_activity=1852634 dram_eff=0.7543
bk0: 30400a 10607756i bk1: 30280a 10594259i bk2: 29648a 10616742i bk3: 29552a 10602973i bk4: 29144a 10621783i bk5: 28992a 10618245i bk6: 29148a 10634467i bk7: 28940a 10626781i bk8: 29124a 10631034i bk9: 28880a 10618382i bk10: 28840a 10619434i bk11: 28940a 10612884i bk12: 28532a 10627865i bk13: 28432a 10622404i bk14: 29984a 10605056i bk15: 29892a 10601922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88956
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10264365 n_act=51285 n_pre=51269 n_req=186639 n_rd=467788 n_write=230014 bw_util=0.1261
n_activity=1848778 dram_eff=0.7549
bk0: 30284a 10597469i bk1: 30024a 10593431i bk2: 29372a 10612842i bk3: 29512a 10601361i bk4: 29000a 10629400i bk5: 28840a 10607322i bk6: 29064a 10633264i bk7: 28964a 10627414i bk8: 29108a 10620411i bk9: 29044a 10621246i bk10: 28848a 10613137i bk11: 28976a 10608457i bk12: 28560a 10627212i bk13: 28204a 10617205i bk14: 30068a 10598615i bk15: 29920a 10588825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9434
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10261477 n_act=51580 n_pre=51564 n_req=187295 n_rd=469212 n_write=230888 bw_util=0.1265
n_activity=1853350 dram_eff=0.7555
bk0: 30204a 10606172i bk1: 30384a 10588754i bk2: 29520a 10607843i bk3: 29536a 10600197i bk4: 28928a 10621007i bk5: 29164a 10603633i bk6: 29032a 10629509i bk7: 29040a 10624960i bk8: 29176a 10625893i bk9: 29212a 10614797i bk10: 29060a 10603628i bk11: 28768a 10608811i bk12: 28372a 10628043i bk13: 28660a 10610768i bk14: 30064a 10596693i bk15: 30092a 10591142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97397
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10260884 n_act=51607 n_pre=51591 n_req=187358 n_rd=469900 n_write=230739 bw_util=0.1266
n_activity=1855047 dram_eff=0.7554
bk0: 30352a 10600503i bk1: 30092a 10598540i bk2: 29824a 10607947i bk3: 29484a 10603936i bk4: 29116a 10622218i bk5: 29100a 10610163i bk6: 29236a 10622847i bk7: 29200a 10616231i bk8: 29284a 10617213i bk9: 29196a 10614532i bk10: 29024a 10608621i bk11: 28648a 10605034i bk12: 28640a 10621994i bk13: 28572a 10617348i bk14: 29956a 10605177i bk15: 30176a 10590313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92722
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10264077 n_act=51157 n_pre=51141 n_req=186770 n_rd=468632 n_write=229714 bw_util=0.1262
n_activity=1848765 dram_eff=0.7555
bk0: 30272a 10609730i bk1: 30376a 10590690i bk2: 29656a 10614359i bk3: 29432a 10604036i bk4: 29168a 10628935i bk5: 29008a 10613116i bk6: 28828a 10641551i bk7: 29128a 10624004i bk8: 29004a 10624033i bk9: 28908a 10622348i bk10: 28892a 10613245i bk11: 28908a 10604825i bk12: 28664a 10631276i bk13: 28424a 10621700i bk14: 30036a 10602528i bk15: 29928a 10594617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87653
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11064721 n_nop=10262771 n_act=51299 n_pre=51283 n_req=187118 n_rd=469156 n_write=230212 bw_util=0.1264
n_activity=1850133 dram_eff=0.756
bk0: 30248a 10605928i bk1: 30028a 10601080i bk2: 29372a 10613892i bk3: 29668a 10593701i bk4: 28960a 10626767i bk5: 29240a 10609841i bk6: 29232a 10629058i bk7: 29188a 10620451i bk8: 29056a 10626781i bk9: 29284a 10610052i bk10: 28868a 10617303i bk11: 29076a 10599317i bk12: 28560a 10625349i bk13: 28680a 10615911i bk14: 29944a 10602709i bk15: 29752a 10598235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199580, Miss = 58628, Miss_rate = 0.294, Pending_hits = 87152, Reservation_fails = 144
L2_cache_bank[1]: Access = 199444, Miss = 58579, Miss_rate = 0.294, Pending_hits = 87126, Reservation_fails = 227
L2_cache_bank[2]: Access = 199389, Miss = 58697, Miss_rate = 0.294, Pending_hits = 86951, Reservation_fails = 201
L2_cache_bank[3]: Access = 199143, Miss = 58496, Miss_rate = 0.294, Pending_hits = 86981, Reservation_fails = 201
L2_cache_bank[4]: Access = 199463, Miss = 58689, Miss_rate = 0.294, Pending_hits = 86947, Reservation_fails = 172
L2_cache_bank[5]: Access = 199168, Miss = 58554, Miss_rate = 0.294, Pending_hits = 86880, Reservation_fails = 185
L2_cache_bank[6]: Access = 199364, Miss = 58597, Miss_rate = 0.294, Pending_hits = 87078, Reservation_fails = 194
L2_cache_bank[7]: Access = 199384, Miss = 58611, Miss_rate = 0.294, Pending_hits = 87036, Reservation_fails = 162
L2_cache_bank[8]: Access = 199366, Miss = 58644, Miss_rate = 0.294, Pending_hits = 86948, Reservation_fails = 218
L2_cache_bank[9]: Access = 199578, Miss = 58709, Miss_rate = 0.294, Pending_hits = 86989, Reservation_fails = 142
L2_cache_bank[10]: Access = 199465, Miss = 58705, Miss_rate = 0.294, Pending_hits = 86960, Reservation_fails = 183
L2_cache_bank[11]: Access = 198892, Miss = 58477, Miss_rate = 0.294, Pending_hits = 86922, Reservation_fails = 181
L2_cache_bank[12]: Access = 199244, Miss = 58576, Miss_rate = 0.294, Pending_hits = 86994, Reservation_fails = 200
L2_cache_bank[13]: Access = 198764, Miss = 58371, Miss_rate = 0.294, Pending_hits = 86902, Reservation_fails = 202
L2_cache_bank[14]: Access = 199344, Miss = 58589, Miss_rate = 0.294, Pending_hits = 86886, Reservation_fails = 231
L2_cache_bank[15]: Access = 199548, Miss = 58714, Miss_rate = 0.294, Pending_hits = 87008, Reservation_fails = 179
L2_cache_bank[16]: Access = 199834, Miss = 58858, Miss_rate = 0.295, Pending_hits = 87162, Reservation_fails = 159
L2_cache_bank[17]: Access = 199443, Miss = 58617, Miss_rate = 0.294, Pending_hits = 87083, Reservation_fails = 146
L2_cache_bank[18]: Access = 199413, Miss = 58630, Miss_rate = 0.294, Pending_hits = 86994, Reservation_fails = 150
L2_cache_bank[19]: Access = 199054, Miss = 58528, Miss_rate = 0.294, Pending_hits = 87070, Reservation_fails = 161
L2_cache_bank[20]: Access = 199203, Miss = 58560, Miss_rate = 0.294, Pending_hits = 87071, Reservation_fails = 167
L2_cache_bank[21]: Access = 199595, Miss = 58729, Miss_rate = 0.294, Pending_hits = 87154, Reservation_fails = 141
L2_total_cache_accesses = 4385678
L2_total_cache_misses = 1289558
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1914294
L2_total_cache_reservation_fails = 3946
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 201722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1783224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1197561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3936
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3182507
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1202919
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=9425781
icnt_total_pkts_simt_to_mem=6702122
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.43996
	minimum = 6
	maximum = 51
Network latency average = 8.15432
	minimum = 6
	maximum = 43
Slowest packet = 8261135
Flit latency average = 7.81877
	minimum = 6
	maximum = 42
Slowest flit = 15972957
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0746236
	minimum = 0.0654327 (at node 4)
	maximum = 0.0862007 (at node 46)
Accepted packet rate average = 0.0746236
	minimum = 0.0654327 (at node 4)
	maximum = 0.0862007 (at node 46)
Injected flit rate average = 0.118848
	minimum = 0.0768438 (at node 4)
	maximum = 0.173966 (at node 46)
Accepted flit rate average= 0.118848
	minimum = 0.0979627 (at node 48)
	maximum = 0.136655 (at node 9)
Injected packet length average = 1.59264
Accepted packet length average = 1.59264
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4097 (30 samples)
	minimum = 6 (30 samples)
	maximum = 84.3333 (30 samples)
Network latency average = 9.70247 (30 samples)
	minimum = 6 (30 samples)
	maximum = 78.1667 (30 samples)
Flit latency average = 9.39983 (30 samples)
	minimum = 6 (30 samples)
	maximum = 77.2333 (30 samples)
Fragmentation average = 0.0175296 (30 samples)
	minimum = 0 (30 samples)
	maximum = 24.5 (30 samples)
Injected packet rate average = 0.0591578 (30 samples)
	minimum = 0.0524328 (30 samples)
	maximum = 0.067557 (30 samples)
Accepted packet rate average = 0.0591578 (30 samples)
	minimum = 0.0524328 (30 samples)
	maximum = 0.067557 (30 samples)
Injected flit rate average = 0.110541 (30 samples)
	minimum = 0.0792287 (30 samples)
	maximum = 0.150249 (30 samples)
Accepted flit rate average = 0.110541 (30 samples)
	minimum = 0.10109 (30 samples)
	maximum = 0.118526 (30 samples)
Injected packet size average = 1.86858 (30 samples)
Accepted packet size average = 1.86858 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 29 min, 32 sec (8972 sec)
gpgpu_simulation_rate = 74295 (inst/sec)
gpgpu_simulation_rate = 1447 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 31: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 31 
gpu_sim_cycle = 54986
gpu_sim_insn = 23220192
gpu_ipc =     422.2928
gpu_tot_sim_cycle = 13265196
gpu_tot_sim_insn = 689802407
gpu_tot_ipc =      52.0009
gpu_tot_issued_cta = 2031616
max_total_param_size = 0
gpu_stall_dramfull = 344591
gpu_stall_icnt2sh    = 206966
partiton_reqs_in_parallel = 1209577
partiton_reqs_in_parallel_total    = 130750818
partiton_level_parallism =      21.9979
partiton_level_parallism_total  =       9.9479
partiton_reqs_in_parallel_util = 1209577
partiton_reqs_in_parallel_util_total    = 130750818
gpu_sim_cycle_parition_util = 54986
gpu_tot_sim_cycle_parition_util    = 5958158
partiton_level_parallism_util =      21.9979
partiton_level_parallism_util_total  =      21.9453
partiton_replys_in_parallel = 245710
partiton_replys_in_parallel_total    = 4385678
L2_BW  =     423.5510 GB/Sec
L2_BW_total  =      33.0927 GB/Sec
gpu_total_sim_rate=73862

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25567341
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12124160
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0001
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12122368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25561042
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12124160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25567341
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
62144, 61456, 62626, 61134, 62068, 61291, 62175, 61279, 62058, 60654, 61504, 60319, 61349, 60153, 60669, 59608, 59775, 58936, 59739, 58381, 59723, 57803, 58915, 57411, 58439, 57400, 58182, 57369, 58003, 57094, 58283, 56480, 
gpgpu_n_tot_thrd_icount = 1507233216
gpgpu_n_tot_w_icount = 47101038
gpgpu_n_stall_shd_mem = 445785
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313579
gpgpu_n_mem_write_global = 1317557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 47568425
gpgpu_n_store_insn = 19030599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193986560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208807
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3350866	W0_Idle:203306189	W0_Scoreboard:88642064	W1:1845998	W2:155319	W3:10461	W4:492	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:45088759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25998592 {8:3249824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88483624 {40:199390,72:1118167,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550200 {40:63755,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193599872 {40:1271966,72:1972929,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10540456 {8:1317557,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550200 {40:63755,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2669 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 336 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 13265195 
mrq_lat_table:723133 	42670 	62328 	114463 	229358 	311619 	388068 	199776 	106143 	18077 	1919 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2586114 	1845222 	175131 	14307 	2147 	1206 	1949 	2074 	1330 	1276 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	89 	3979631 	378349 	22930 	5389 	173258 	42242 	16882 	1380 	1253 	1814 	1139 	1948 	2112 	1288 	1276 	408 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2302879 	966724 	43976 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	332845 	460266 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2491 	760 	788 	546 	274 	38 	65 	52 	37 	20 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    378938    260941    396817    406940    397506    397446    264964    262171    380233    316829    315919    378926    267338    251281    300082    396587 
dram[1]:    316438    379010    408915    403618    259032    365860    397532    260091    260777    298710    378911    408368    299677    250927    299979    379038 
dram[2]:    270095    260097    251065    264127    397493    410287    380314    380423    298925    319188    258010    249320    298441    260964    314984    302410 
dram[3]:    285257    407848    409456    379316    388900    281437    409477    410526    408244    318311    408246    378954    317077    397212    322502    260320 
dram[4]:    275280    316690    407362    300951    366425    397696    318947    318117    380644    318883    378922    378920    318024    397607    251171    259632 
dram[5]:    379093    250944    355463    297669    408225    397684    259839    300032    380524    409466    378920    428479    295111    397613    251172    251139 
dram[6]:    379068    379041    408404    330573    406340    324072    409558    259376    409623    409297    249216    316433    317246    397325    408536    300595 
dram[7]:    379061    407715    407457    260668    408374    397459    297154    409435    408802    259321    407336    378924    409161    251235    301443    318683 
dram[8]:    259497    380875    299607    406939    409447    414470    317566    274812    259403    275610    378926    378707    408806    397353    251115    251148 
dram[9]:    379040    403274    302472    257502    408093    385298    406021    356632    409115    259119    294808    408305    397204    249699    318914    373729 
dram[10]:    380232    316641    405518    407738    409915    397680    409893    318561    316728    259630    258082    249323    355432    257632    409047    251079 
average row accesses per activate:
dram[0]:  3.879489  3.929718  3.656751  3.595945  3.690069  3.863364  3.892891  3.941552  3.648506  3.802628  3.512318  3.675882  3.752372  3.923426  3.596705  3.607943 
dram[1]:  3.805145  3.995940  3.607297  3.754554  3.665679  3.800124  3.940950  3.995794  3.614228  3.767020  3.618383  3.686036  3.716245  3.846008  3.538229  3.660556 
dram[2]:  3.718461  3.966883  3.591429  3.625000  3.713253  3.805211  3.865228  4.012741  3.638832  3.768248  3.585998  3.682624  3.780037  3.796705  3.564516  3.707544 
dram[3]:  4.001868  3.892447  3.586445  3.755335  3.760331  3.777369  3.894404  4.058005  3.731334  3.742361  3.663127  3.713134  3.652006  3.777125  3.519473  3.608671 
dram[4]:  3.859740  3.983866  3.600574  3.670890  3.658175  3.769395  3.840909  3.941627  3.589377  3.759276  3.652034  3.705987  3.696786  3.822671  3.599548  3.568611 
dram[5]:  3.831061  3.788118  3.591170  3.619556  3.655101  3.807728  3.804140  4.057635  3.722737  3.701707  3.614127  3.659480  3.679445  3.787313  3.555833  3.649656 
dram[6]:  3.793286  3.872623  3.522734  3.626158  3.780216  3.782004  3.961761  4.095254  3.570198  3.730989  3.529027  3.704498  3.697070  3.778404  3.592561  3.661887 
dram[7]:  3.754094  3.771894  3.494141  3.617494  3.738110  3.821638  3.919247  3.969883  3.566313  3.693306  3.594664  3.691848  3.796499  3.854180  3.574126  3.648595 
dram[8]:  3.757126  3.926867  3.505827  3.677050  3.674648  3.813722  3.898075  3.988061  3.634727  3.603179  3.528879  3.728320  3.709190  3.813925  3.583450  3.620417 
dram[9]:  3.784331  3.862821  3.509624  3.704263  3.703380  3.861732  3.945183  3.940461  3.649648  3.720168  3.597911  3.688948  3.708220  3.897337  3.545908  3.654926 
dram[10]:  3.766188  4.018478  3.571102  3.582623  3.776989  3.887346  3.851203  3.995471  3.557400  3.697996  3.655752  3.628803  3.811468  3.849169  3.536889  3.728739 
average row locality = 2197679/589096 = 3.730596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7925      8015      7805      7851      7685      7645      7693      7707      7695      7666      7705      7673      7585      7451      7822      7851 
dram[1]:      7980      7932      7791      7798      7719      7651      7680      7692      7702      7687      7632      7623      7533      7493      7940      7900 
dram[2]:      7955      7947      7799      7811      7702      7670      7726      7667      7691      7663      7633      7659      7572      7536      7896      7873 
dram[3]:      7964      7999      7784      7775      7656      7678      7689      7654      7696      7714      7607      7623      7585      7534      7903      7923 
dram[4]:      7929      7978      7799      7755      7708      7711      7720      7694      7744      7696      7643      7632      7520      7574      7869      7948 
dram[5]:      8025      7994      7827      7804      7695      7656      7699      7645      7691      7624      7616      7640      7531      7505      7915      7892 
dram[6]:      7995      7927      7759      7793      7653      7621      7680      7652      7686      7665      7613      7649      7537      7447      7940      7891 
dram[7]:      7973      8022      7797      7800      7639      7700      7667      7669      7697      7709      7667      7587      7495      7557      7936      7943 
dram[8]:      8011      7946      7869      7788      7689      7684      7716      7706      7726      7704      7662      7564      7559      7543      7906      7961 
dram[9]:      7994      8015      7830      7775      7698      7661      7614      7691      7654      7636      7622      7633      7563      7501      7925      7905 
dram[10]:      7983      7935      7760      7837      7650      7716      7714      7707      7673      7727      7616      7669      7539      7570      7909      7860 
total reads: 1361772
bank skew: 8025/7447 = 1.08
chip skew: 124034/123508 = 1.00
number of total write accesses:
dram[0]:      4823      4957      4734      4742      4614      4598      4628      4634      4761      4780      4841      4825      4674      4641      4842      4867 
dram[1]:      4889      4863      4766      4776      4649      4612      4600      4659      4796      4763      4808      4810      4660      4645      4925      4879 
dram[2]:      4896      4870      4771      4746      4626      4598      4635      4616      4772      4727      4814      4803      4698      4678      4922      4855 
dram[3]:      4890      4885      4704      4719      4629      4640      4629      4589      4748      4778      4811      4816      4704      4685      4929      4895 
dram[4]:      4812      4862      4749      4704      4642      4630      4617      4663      4826      4766      4836      4809      4672      4735      4859      4899 
dram[5]:      4901      4950      4699      4745      4630      4563      4615      4605      4769      4736      4766      4751      4659      4675      4918      4838 
dram[6]:      4887      4903      4715      4739      4576      4610      4649      4601      4749      4748      4788      4787      4704      4625      4907      4878 
dram[7]:      4866      4942      4726      4731      4622      4663      4612      4590      4753      4815      4864      4777      4650      4707      4938      4911 
dram[8]:      4906      4887      4766      4725      4588      4600      4637      4653      4792      4763      4802      4732      4711      4673      4869      4877 
dram[9]:      4903      4910      4752      4738      4575      4600      4549      4619      4784      4741      4780      4784      4663      4647      4858      4858 
dram[10]:      4871      4896      4746      4781      4595      4603      4606      4643      4753      4824      4777      4854      4692      4705      4891      4855 
total reads: 835907
bank skew: 4957/4549 = 1.09
chip skew: 76167/75761 = 1.01
average mf latency per bank:
dram[0]:        720       743       607       631       817       875       771       772       610       649       724       738       717       711       626       611
dram[1]:        732       754       614       613       831       826       776       811       675       624       744       719       722       713       631       624
dram[2]:        731       741       603       630       828       828       772       789       622       615       731       730       720       777       616       648
dram[3]:        750       784       625       628       783       812       797       764       614       649       729       732       756       751       629       650
dram[4]:        714       731       649       614       822       828       767       797       671       658       723       737       718       718       661       638
dram[5]:        740       786       598       612       826       846       791       766       607       645       714       714       662       682       655       642
dram[6]:        729       731       608       616       839       825       766       787       609       603       696       712       676       675       615       642
dram[7]:        735       764       636       646       830       856       778       822       618       636       703       708       674       708       639       633
dram[8]:        745       790       599       625       859       838       796       789       633       631       731       692       677       697       637       687
dram[9]:        700       714       642       622       862       831       783       755       613       646       693       690       714       722       649       605
dram[10]:        735       728       610       604       820       824       764       753       654       671       749       725       687       713       647       686
maximum mf latency per bank:
dram[0]:     127177    150516    150537     87210    247678    247651    247680    247633     62351    189769    124032    148112    193921    197003    210895     43265
dram[1]:     150517    158307    100885    100945    247658    247650    247618    247591    195352    158323    158332    123994    199790    190106    213982    101294
dram[2]:     127171    150503    100914    101023    247672    247652    247626    247677    192569     62359    123970    158302    127174    193922    150499    210900
dram[3]:     150506    158307    158307    150495    247681    247680    247587    247607     62363    189766    123984    124021    193905    150500    210892    207804
dram[4]:     127164    150526    158332    158304    247683    247711    247602    247612    158331    198157    123999    123980    199803    150508    213981    210904
dram[5]:     127192    128120     63704    158314    247698    247671    247600    247592     71269    124310    158297    200770    127140    127157    202607    150517
dram[6]:     158307    127220    100914    150515    247686    247674    247577    247600     38431     32421    124005    150717    127155    127132    150517    207817
dram[7]:     127188    150536    158317    158316    247652    247702    247625    247587    122639    198170    158315    158315    127122    199798    205212    210900
dram[8]:     150509    128115     63731    100920    247671    247695    247610    247660    186683    158306    158314    123952    127144    150523    213986    199807
dram[9]:     127192    127179    158306    100898    247678    247689    247650    247656    122627    195370    124002    124003    127123    197008    213982     36926
dram[10]:     150512    128133     63724     87183    247676    247632    247636    247628    195370    198161    158308    124031    199804    193918    150525    207808
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10316293 n_act=53370 n_pre=53355 n_req=199735 n_rd=495096 n_write=248707 bw_util=0.1332
n_activity=1950746 dram_eff=0.7626
bk0: 31700a 10675343i bk1: 32060a 10651206i bk2: 31220a 10681128i bk3: 31404a 10660657i bk4: 30740a 10681245i bk5: 30580a 10674521i bk6: 30772a 10692654i bk7: 30828a 10678750i bk8: 30780a 10688077i bk9: 30664a 10675964i bk10: 30820a 10672477i bk11: 30692a 10660936i bk12: 30340a 10692451i bk13: 29804a 10683613i bk14: 31288a 10667372i bk15: 31404a 10652213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10316333 n_act=53360 n_pre=53344 n_req=199853 n_rd=495012 n_write=248772 bw_util=0.1332
n_activity=1952578 dram_eff=0.7618
bk0: 31920a 10670471i bk1: 31728a 10663019i bk2: 31164a 10667221i bk3: 31192a 10664378i bk4: 30876a 10679055i bk5: 30604a 10664918i bk6: 30720a 10691338i bk7: 30768a 10672711i bk8: 30808a 10685362i bk9: 30748a 10676536i bk10: 30528a 10673174i bk11: 30492a 10669418i bk12: 30132a 10685984i bk13: 29972a 10679463i bk14: 31760a 10659430i bk15: 31600a 10650342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19968
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10315911 n_act=53514 n_pre=53498 n_req=199827 n_rd=495200 n_write=248698 bw_util=0.1332
n_activity=1954928 dram_eff=0.761
bk0: 31820a 10659692i bk1: 31788a 10659118i bk2: 31196a 10671051i bk3: 31244a 10664486i bk4: 30808a 10681505i bk5: 30680a 10667471i bk6: 30904a 10691815i bk7: 30668a 10678880i bk8: 30764a 10677601i bk9: 30652a 10673073i bk10: 30532a 10670519i bk11: 30636a 10672612i bk12: 30288a 10689969i bk13: 30144a 10676481i bk14: 31584a 10655209i bk15: 31492a 10651817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18684
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10316585 n_act=53250 n_pre=53234 n_req=199835 n_rd=495136 n_write=248616 bw_util=0.1332
n_activity=1949006 dram_eff=0.7632
bk0: 31856a 10674648i bk1: 31996a 10652715i bk2: 31136a 10676258i bk3: 31100a 10668717i bk4: 30624a 10677739i bk5: 30712a 10663729i bk6: 30756a 10691168i bk7: 30616a 10685555i bk8: 30784a 10686876i bk9: 30856a 10671416i bk10: 30428a 10677460i bk11: 30492a 10667533i bk12: 30340a 10682687i bk13: 30136a 10675242i bk14: 31612a 10654494i bk15: 31692a 10646336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27678
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10315103 n_act=53645 n_pre=53629 n_req=200001 n_rd=495680 n_write=248764 bw_util=0.1333
n_activity=1950368 dram_eff=0.7634
bk0: 31716a 10674747i bk1: 31912a 10662809i bk2: 31196a 10675374i bk3: 31020a 10668031i bk4: 30832a 10682682i bk5: 30844a 10665466i bk6: 30880a 10686955i bk7: 30776a 10674080i bk8: 30976a 10680236i bk9: 30784a 10674474i bk10: 30572a 10674136i bk11: 30528a 10669584i bk12: 30080a 10689084i bk13: 30296a 10673172i bk14: 31476a 10662869i bk15: 31792a 10645592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14894
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10315963 n_act=53707 n_pre=53691 n_req=199579 n_rd=495036 n_write=248424 bw_util=0.1332
n_activity=1953889 dram_eff=0.761
bk0: 32100a 10669686i bk1: 31976a 10652417i bk2: 31308a 10679585i bk3: 31216a 10663434i bk4: 30780a 10682822i bk5: 30624a 10677442i bk6: 30796a 10696014i bk7: 30580a 10686305i bk8: 30764a 10691187i bk9: 30496a 10677226i bk10: 30464a 10684150i bk11: 30560a 10674840i bk12: 30124a 10693391i bk13: 30020a 10684900i bk14: 31660a 10664088i bk15: 31568a 10660569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11098
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10317511 n_act=53529 n_pre=53513 n_req=199374 n_rd=494032 n_write=248236 bw_util=0.1329
n_activity=1950037 dram_eff=0.7613
bk0: 31980a 10661665i bk1: 31708a 10652852i bk2: 31036a 10675730i bk3: 31172a 10661005i bk4: 30612a 10691294i bk5: 30484a 10665234i bk6: 30720a 10695272i bk7: 30608a 10686638i bk8: 30744a 10681043i bk9: 30660a 10678496i bk10: 30452a 10675583i bk11: 30596a 10669533i bk12: 30148a 10692718i bk13: 29788a 10680248i bk14: 31760a 10659911i bk15: 31564a 10647915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1501
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10314506 n_act=53864 n_pre=53848 n_req=200025 n_rd=495432 n_write=249171 bw_util=0.1334
n_activity=1954627 dram_eff=0.7619
bk0: 31892a 10668255i bk1: 32088a 10648709i bk2: 31188a 10672224i bk3: 31200a 10662310i bk4: 30556a 10684427i bk5: 30800a 10663061i bk6: 30668a 10691687i bk7: 30676a 10684540i bk8: 30788a 10686054i bk9: 30836a 10671693i bk10: 30668a 10666640i bk11: 30348a 10670884i bk12: 29980a 10692150i bk13: 30228a 10674871i bk14: 31744a 10656744i bk15: 31772a 10649933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10314072 n_act=53899 n_pre=53883 n_req=200015 n_rd=496136 n_write=248831 bw_util=0.1334
n_activity=1956377 dram_eff=0.7616
bk0: 32044a 10664828i bk1: 31784a 10661424i bk2: 31476a 10672187i bk3: 31152a 10667260i bk4: 30756a 10683652i bk5: 30736a 10669404i bk6: 30864a 10684803i bk7: 30824a 10676811i bk8: 30904a 10678849i bk9: 30816a 10672899i bk10: 30648a 10670697i bk11: 30256a 10666663i bk12: 30236a 10686921i bk13: 30172a 10682585i bk14: 31624a 10666513i bk15: 31844a 10650354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12882
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10317054 n_act=53472 n_pre=53456 n_req=199478 n_rd=494868 n_write=247971 bw_util=0.133
n_activity=1950113 dram_eff=0.7618
bk0: 31976a 10671964i bk1: 32060a 10650940i bk2: 31320a 10675069i bk3: 31100a 10663714i bk4: 30792a 10689807i bk5: 30644a 10671035i bk6: 30456a 10703686i bk7: 30764a 10683018i bk8: 30616a 10683262i bk9: 30544a 10679759i bk10: 30488a 10676273i bk11: 30532a 10667708i bk12: 30252a 10696331i bk13: 30004a 10686520i bk14: 31700a 10662637i bk15: 31620a 10654279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08495
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11166821 n_nop=10315663 n_act=53486 n_pre=53470 n_req=199957 n_rd=495460 n_write=248742 bw_util=0.1333
n_activity=1951429 dram_eff=0.7627
bk0: 31932a 10668414i bk1: 31740a 10659603i bk2: 31040a 10675995i bk3: 31348a 10654229i bk4: 30600a 10687278i bk5: 30864a 10668611i bk6: 30856a 10690374i bk7: 30828a 10679096i bk8: 30692a 10687603i bk9: 30908a 10667496i bk10: 30464a 10679278i bk11: 30676a 10660087i bk12: 30156a 10690918i bk13: 30280a 10677902i bk14: 31636a 10662665i bk15: 31440a 10655026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210681, Miss = 61915, Miss_rate = 0.294, Pending_hits = 90712, Reservation_fails = 155
L2_cache_bank[1]: Access = 210635, Miss = 61859, Miss_rate = 0.294, Pending_hits = 90738, Reservation_fails = 241
L2_cache_bank[2]: Access = 210587, Miss = 61977, Miss_rate = 0.294, Pending_hits = 90571, Reservation_fails = 215
L2_cache_bank[3]: Access = 210326, Miss = 61776, Miss_rate = 0.294, Pending_hits = 90633, Reservation_fails = 221
L2_cache_bank[4]: Access = 210625, Miss = 61974, Miss_rate = 0.294, Pending_hits = 90562, Reservation_fails = 185
L2_cache_bank[5]: Access = 210387, Miss = 61826, Miss_rate = 0.294, Pending_hits = 90530, Reservation_fails = 206
L2_cache_bank[6]: Access = 210540, Miss = 61884, Miss_rate = 0.294, Pending_hits = 90701, Reservation_fails = 214
L2_cache_bank[7]: Access = 210545, Miss = 61900, Miss_rate = 0.294, Pending_hits = 90684, Reservation_fails = 172
L2_cache_bank[8]: Access = 210563, Miss = 61932, Miss_rate = 0.294, Pending_hits = 90571, Reservation_fails = 228
L2_cache_bank[9]: Access = 210739, Miss = 61988, Miss_rate = 0.294, Pending_hits = 90635, Reservation_fails = 154
L2_cache_bank[10]: Access = 210610, Miss = 61999, Miss_rate = 0.294, Pending_hits = 90577, Reservation_fails = 201
L2_cache_bank[11]: Access = 210046, Miss = 61760, Miss_rate = 0.294, Pending_hits = 90517, Reservation_fails = 195
L2_cache_bank[12]: Access = 210391, Miss = 61863, Miss_rate = 0.294, Pending_hits = 90625, Reservation_fails = 210
L2_cache_bank[13]: Access = 209951, Miss = 61645, Miss_rate = 0.294, Pending_hits = 90524, Reservation_fails = 220
L2_cache_bank[14]: Access = 210529, Miss = 61871, Miss_rate = 0.294, Pending_hits = 90501, Reservation_fails = 238
L2_cache_bank[15]: Access = 210685, Miss = 61987, Miss_rate = 0.294, Pending_hits = 90634, Reservation_fails = 186
L2_cache_bank[16]: Access = 210979, Miss = 62138, Miss_rate = 0.295, Pending_hits = 90775, Reservation_fails = 172
L2_cache_bank[17]: Access = 210553, Miss = 61896, Miss_rate = 0.294, Pending_hits = 90674, Reservation_fails = 154
L2_cache_bank[18]: Access = 210526, Miss = 61900, Miss_rate = 0.294, Pending_hits = 90578, Reservation_fails = 164
L2_cache_bank[19]: Access = 210258, Miss = 61817, Miss_rate = 0.294, Pending_hits = 90715, Reservation_fails = 178
L2_cache_bank[20]: Access = 210362, Miss = 61844, Miss_rate = 0.294, Pending_hits = 90702, Reservation_fails = 176
L2_cache_bank[21]: Access = 210870, Miss = 62021, Miss_rate = 0.294, Pending_hits = 90812, Reservation_fails = 153
L2_total_cache_accesses = 4631388
L2_total_cache_misses = 1361772
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1993971
L2_total_cache_reservation_fails = 4238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1847418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1261776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1071240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4226
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3313579
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1317557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=9933635
icnt_total_pkts_simt_to_mem=7130867
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.69453
	minimum = 6
	maximum = 116
Network latency average = 9.208
	minimum = 6
	maximum = 105
Slowest packet = 8777019
Flit latency average = 8.45634
	minimum = 6
	maximum = 103
Slowest flit = 17021154
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0893727
	minimum = 0.0791663 (at node 17)
	maximum = 0.102527 (at node 49)
Accepted packet rate average = 0.0893727
	minimum = 0.0791663 (at node 17)
	maximum = 0.102527 (at node 49)
Injected flit rate average = 0.170336
	minimum = 0.138082 (at node 19)
	maximum = 0.210883 (at node 49)
Accepted flit rate average= 0.170336
	minimum = 0.163334 (at node 17)
	maximum = 0.179411 (at node 49)
Injected packet length average = 1.9059
Accepted packet length average = 1.9059
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3866 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.3548 (31 samples)
Network latency average = 9.68652 (31 samples)
	minimum = 6 (31 samples)
	maximum = 79.0323 (31 samples)
Flit latency average = 9.36939 (31 samples)
	minimum = 6 (31 samples)
	maximum = 78.0645 (31 samples)
Fragmentation average = 0.0169641 (31 samples)
	minimum = 0 (31 samples)
	maximum = 23.7097 (31 samples)
Injected packet rate average = 0.0601325 (31 samples)
	minimum = 0.0532952 (31 samples)
	maximum = 0.0686851 (31 samples)
Accepted packet rate average = 0.0601325 (31 samples)
	minimum = 0.0532952 (31 samples)
	maximum = 0.0686851 (31 samples)
Injected flit rate average = 0.11247 (31 samples)
	minimum = 0.0811272 (31 samples)
	maximum = 0.152205 (31 samples)
Accepted flit rate average = 0.11247 (31 samples)
	minimum = 0.103097 (31 samples)
	maximum = 0.12049 (31 samples)
Injected packet size average = 1.87037 (31 samples)
Accepted packet size average = 1.87037 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 35 min, 39 sec (9339 sec)
gpgpu_simulation_rate = 73862 (inst/sec)
gpgpu_simulation_rate = 1420 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 125614 Tlb_hit: 117062 Tlb_miss: 8552 Tlb_hit_rate: 0.931918
Shader1: Tlb_access: 124795 Tlb_hit: 116445 Tlb_miss: 8350 Tlb_hit_rate: 0.933090
Shader2: Tlb_access: 125068 Tlb_hit: 116827 Tlb_miss: 8241 Tlb_hit_rate: 0.934108
Shader3: Tlb_access: 124906 Tlb_hit: 116525 Tlb_miss: 8381 Tlb_hit_rate: 0.932902
Shader4: Tlb_access: 124582 Tlb_hit: 116257 Tlb_miss: 8325 Tlb_hit_rate: 0.933177
Shader5: Tlb_access: 125260 Tlb_hit: 116805 Tlb_miss: 8455 Tlb_hit_rate: 0.932500
Shader6: Tlb_access: 124600 Tlb_hit: 116260 Tlb_miss: 8340 Tlb_hit_rate: 0.933066
Shader7: Tlb_access: 124843 Tlb_hit: 116524 Tlb_miss: 8319 Tlb_hit_rate: 0.933364
Shader8: Tlb_access: 125072 Tlb_hit: 116659 Tlb_miss: 8413 Tlb_hit_rate: 0.932735
Shader9: Tlb_access: 125187 Tlb_hit: 116854 Tlb_miss: 8333 Tlb_hit_rate: 0.933436
Shader10: Tlb_access: 124883 Tlb_hit: 116417 Tlb_miss: 8466 Tlb_hit_rate: 0.932209
Shader11: Tlb_access: 124885 Tlb_hit: 116588 Tlb_miss: 8297 Tlb_hit_rate: 0.933563
Shader12: Tlb_access: 125014 Tlb_hit: 116685 Tlb_miss: 8329 Tlb_hit_rate: 0.933375
Shader13: Tlb_access: 124780 Tlb_hit: 116513 Tlb_miss: 8267 Tlb_hit_rate: 0.933747
Shader14: Tlb_access: 124851 Tlb_hit: 116522 Tlb_miss: 8329 Tlb_hit_rate: 0.933288
Shader15: Tlb_access: 125033 Tlb_hit: 116581 Tlb_miss: 8452 Tlb_hit_rate: 0.932402
Shader16: Tlb_access: 124831 Tlb_hit: 116500 Tlb_miss: 8331 Tlb_hit_rate: 0.933262
Shader17: Tlb_access: 124963 Tlb_hit: 116545 Tlb_miss: 8418 Tlb_hit_rate: 0.932636
Shader18: Tlb_access: 124819 Tlb_hit: 116526 Tlb_miss: 8293 Tlb_hit_rate: 0.933560
Shader19: Tlb_access: 124994 Tlb_hit: 116627 Tlb_miss: 8367 Tlb_hit_rate: 0.933061
Shader20: Tlb_access: 124723 Tlb_hit: 116447 Tlb_miss: 8276 Tlb_hit_rate: 0.933645
Shader21: Tlb_access: 125067 Tlb_hit: 116603 Tlb_miss: 8464 Tlb_hit_rate: 0.932324
Shader22: Tlb_access: 125182 Tlb_hit: 116864 Tlb_miss: 8318 Tlb_hit_rate: 0.933553
Shader23: Tlb_access: 124913 Tlb_hit: 116621 Tlb_miss: 8292 Tlb_hit_rate: 0.933618
Shader24: Tlb_access: 124978 Tlb_hit: 116696 Tlb_miss: 8282 Tlb_hit_rate: 0.933732
Shader25: Tlb_access: 125062 Tlb_hit: 116687 Tlb_miss: 8375 Tlb_hit_rate: 0.933033
Shader26: Tlb_access: 124837 Tlb_hit: 116509 Tlb_miss: 8328 Tlb_hit_rate: 0.933289
Shader27: Tlb_access: 125063 Tlb_hit: 116585 Tlb_miss: 8478 Tlb_hit_rate: 0.932210
Tlb_tot_access: 3498805 Tlb_tot_hit: 3264734, Tlb_tot_miss: 234071, Tlb_tot_hit_rate: 0.933100
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 4523 Tlb_invalidate: 2475 Tlb_evict: 427 Tlb_page_evict: 2048
Shader1: Tlb_validate: 4383 Tlb_invalidate: 2334 Tlb_evict: 287 Tlb_page_evict: 2047
Shader2: Tlb_validate: 4370 Tlb_invalidate: 2322 Tlb_evict: 274 Tlb_page_evict: 2048
Shader3: Tlb_validate: 4381 Tlb_invalidate: 2333 Tlb_evict: 285 Tlb_page_evict: 2048
Shader4: Tlb_validate: 4393 Tlb_invalidate: 2344 Tlb_evict: 297 Tlb_page_evict: 2047
Shader5: Tlb_validate: 4449 Tlb_invalidate: 2401 Tlb_evict: 353 Tlb_page_evict: 2048
Shader6: Tlb_validate: 4354 Tlb_invalidate: 2305 Tlb_evict: 258 Tlb_page_evict: 2047
Shader7: Tlb_validate: 4393 Tlb_invalidate: 2345 Tlb_evict: 297 Tlb_page_evict: 2048
Shader8: Tlb_validate: 4416 Tlb_invalidate: 2368 Tlb_evict: 320 Tlb_page_evict: 2048
Shader9: Tlb_validate: 4399 Tlb_invalidate: 2349 Tlb_evict: 303 Tlb_page_evict: 2046
Shader10: Tlb_validate: 4439 Tlb_invalidate: 2391 Tlb_evict: 343 Tlb_page_evict: 2048
Shader11: Tlb_validate: 4362 Tlb_invalidate: 2314 Tlb_evict: 266 Tlb_page_evict: 2048
Shader12: Tlb_validate: 4353 Tlb_invalidate: 2305 Tlb_evict: 257 Tlb_page_evict: 2048
Shader13: Tlb_validate: 4331 Tlb_invalidate: 2283 Tlb_evict: 235 Tlb_page_evict: 2048
Shader14: Tlb_validate: 4388 Tlb_invalidate: 2340 Tlb_evict: 292 Tlb_page_evict: 2048
Shader15: Tlb_validate: 4423 Tlb_invalidate: 2375 Tlb_evict: 327 Tlb_page_evict: 2048
Shader16: Tlb_validate: 4368 Tlb_invalidate: 2319 Tlb_evict: 272 Tlb_page_evict: 2047
Shader17: Tlb_validate: 4394 Tlb_invalidate: 2346 Tlb_evict: 298 Tlb_page_evict: 2048
Shader18: Tlb_validate: 4353 Tlb_invalidate: 2304 Tlb_evict: 257 Tlb_page_evict: 2047
Shader19: Tlb_validate: 4402 Tlb_invalidate: 2354 Tlb_evict: 306 Tlb_page_evict: 2048
Shader20: Tlb_validate: 4356 Tlb_invalidate: 2306 Tlb_evict: 260 Tlb_page_evict: 2046
Shader21: Tlb_validate: 4409 Tlb_invalidate: 2361 Tlb_evict: 313 Tlb_page_evict: 2048
Shader22: Tlb_validate: 4384 Tlb_invalidate: 2335 Tlb_evict: 288 Tlb_page_evict: 2047
Shader23: Tlb_validate: 4363 Tlb_invalidate: 2315 Tlb_evict: 267 Tlb_page_evict: 2048
Shader24: Tlb_validate: 4353 Tlb_invalidate: 2305 Tlb_evict: 257 Tlb_page_evict: 2048
Shader25: Tlb_validate: 4420 Tlb_invalidate: 2372 Tlb_evict: 324 Tlb_page_evict: 2048
Shader26: Tlb_validate: 4391 Tlb_invalidate: 2343 Tlb_evict: 295 Tlb_page_evict: 2048
Shader27: Tlb_validate: 4404 Tlb_invalidate: 2356 Tlb_evict: 308 Tlb_page_evict: 2048
Tlb_tot_valiate: 122954 Tlb_invalidate: 65600, Tlb_tot_evict: 8266, Tlb_tot_evict page: 57334
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787070 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 791154 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791945 Trashed: 1 | Page: 792117 Trashed: 1 | Total 17
Shader1: Page: 787158 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789399 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791447 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791749 Trashed: 1 | Page: 792076 Trashed: 1 | Page: 792498 Trashed: 1 | Page: 793100 Trashed: 1 | Page: 793210 Trashed: 1 | Total 19
Shader2: Page: 787247 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789405 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791453 Trashed: 1 | Page: 791540 Trashed: 1 | Page: 791586 Trashed: 1 | Page: 792533 Trashed: 1 | Total 17
Shader3: Page: 787256 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791802 Trashed: 1 | Page: 791947 Trashed: 1 | Page: 792290 Trashed: 1 | Page: 792556 Trashed: 1 | Page: 793314 Trashed: 1 | Total 15
Shader4: Page: 787250 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787453 Trashed: 1 | Page: 789093 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789498 Trashed: 1 | Page: 791141 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791546 Trashed: 1 | Page: 791835 Trashed: 1 | Page: 792182 Trashed: 1 | Page: 792340 Trashed: 1 | Page: 792528 Trashed: 1 | Page: 793206 Trashed: 1 | Page: 793364 Trashed: 1 | Page: 793367 Trashed: 1 | Total 19
Shader5: Page: 787244 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789261 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791309 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791599 Trashed: 1 | Page: 792240 Trashed: 1 | Page: 793264 Trashed: 1 | Total 18
Shader6: Page: 787305 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789393 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791441 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 792401 Trashed: 1 | Page: 792546 Trashed: 1 | Page: 793366 Trashed: 1 | Total 13
Shader7: Page: 787261 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789221 Trashed: 1 | Page: 789394 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789502 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791269 Trashed: 1 | Page: 791442 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 791550 Trashed: 1 | Page: 791941 Trashed: 1 | Page: 792177 Trashed: 1 | Page: 792205 Trashed: 1 | Page: 792534 Trashed: 1 | Page: 792737 Trashed: 1 | Page: 792832 Trashed: 1 | Page: 792965 Trashed: 1 | Page: 793519 Trashed: 1 | Total 28
Shader8: Page: 787386 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789468 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791516 Trashed: 1 | Page: 791780 Trashed: 1 | Page: 792186 Trashed: 1 | Page: 792404 Trashed: 1 | Page: 792847 Trashed: 1 | Total 14
Shader9: Page: 787159 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789312 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791360 Trashed: 1 | Page: 791770 Trashed: 1 | Page: 791833 Trashed: 1 | Page: 791874 Trashed: 1 | Page: 792113 Trashed: 1 | Page: 792119 Trashed: 1 | Page: 792790 Trashed: 1 | Page: 792857 Trashed: 1 | Total 20
Shader10: Page: 787197 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789325 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791373 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791933 Trashed: 1 | Page: 792085 Trashed: 1 | Page: 792183 Trashed: 1 | Page: 793109 Trashed: 1 | Page: 793498 Trashed: 1 | Total 23
Shader11: Page: 787393 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789379 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791427 Trashed: 1 | Page: 791757 Trashed: 1 | Page: 791760 Trashed: 1 | Page: 793171 Trashed: 1 | Page: 793356 Trashed: 1 | Total 10
Shader12: Page: 787216 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 789025 Trashed: 1 | Page: 789248 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 791073 Trashed: 1 | Page: 791296 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791926 Trashed: 1 | Page: 792195 Trashed: 1 | Page: 792241 Trashed: 1 | Total 14
Shader13: Page: 787367 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791619 Trashed: 1 | Page: 791754 Trashed: 1 | Page: 792337 Trashed: 1 | Page: 793588 Trashed: 1 | Total 10
Shader14: Page: 787384 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 791082 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 792007 Trashed: 1 | Page: 792195 Trashed: 1 | Page: 792265 Trashed: 1 | Page: 793219 Trashed: 1 | Total 16
Shader15: Page: 787245 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 789225 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 791273 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791578 Trashed: 1 | Page: 791611 Trashed: 1 | Page: 792392 Trashed: 1 | Page: 792454 Trashed: 1 | Page: 792602 Trashed: 1 | Page: 793113 Trashed: 1 | Total 27
Shader16: Page: 787370 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791802 Trashed: 1 | Page: 791842 Trashed: 1 | Page: 791951 Trashed: 1 | Page: 792513 Trashed: 1 | Page: 792515 Trashed: 1 | Page: 793283 Trashed: 1 | Total 12
Shader17: Page: 787282 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789484 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791532 Trashed: 1 | Page: 792378 Trashed: 1 | Page: 792392 Trashed: 1 | Page: 792477 Trashed: 1 | Total 15
Shader18: Page: 787292 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791629 Trashed: 1 | Page: 791649 Trashed: 1 | Page: 792164 Trashed: 1 | Page: 792184 Trashed: 1 | Page: 792270 Trashed: 1 | Page: 792542 Trashed: 1 | Page: 792653 Trashed: 1 | Page: 793208 Trashed: 1 | Page: 793334 Trashed: 1 | Total 16
Shader19: Page: 787352 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789347 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791395 Trashed: 1 | Page: 791791 Trashed: 1 | Page: 792290 Trashed: 1 | Page: 792570 Trashed: 1 | Page: 793554 Trashed: 1 | Total 11
Shader20: Page: 787381 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791617 Trashed: 1 | Page: 791684 Trashed: 1 | Page: 791697 Trashed: 1 | Page: 791767 Trashed: 1 | Page: 791954 Trashed: 1 | Page: 792721 Trashed: 1 | Page: 793418 Trashed: 1 | Total 13
Shader21: Page: 787227 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789119 Trashed: 1 | Page: 789273 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789394 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791167 Trashed: 1 | Page: 791321 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791442 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791595 Trashed: 1 | Page: 791900 Trashed: 1 | Page: 791946 Trashed: 1 | Page: 792167 Trashed: 1 | Page: 792251 Trashed: 1 | Page: 792537 Trashed: 1 | Total 31
Shader22: Page: 787196 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 792179 Trashed: 1 | Page: 792841 Trashed: 1 | Total 17
Shader23: Page: 787218 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 789028 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 791076 Trashed: 1 | Page: 791629 Trashed: 1 | Page: 791798 Trashed: 1 | Page: 792448 Trashed: 1 | Total 10
Shader24: Page: 787430 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791889 Trashed: 1 | Page: 792118 Trashed: 1 | Page: 792913 Trashed: 1 | Total 8
Shader25: Page: 787281 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 789202 Trashed: 1 | Page: 789243 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789479 Trashed: 1 | Page: 791250 Trashed: 1 | Page: 791291 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791493 Trashed: 1 | Page: 791527 Trashed: 1 | Page: 791611 Trashed: 1 | Page: 791806 Trashed: 1 | Page: 791883 Trashed: 1 | Page: 791998 Trashed: 1 | Page: 792635 Trashed: 1 | Page: 792688 Trashed: 1 | Total 22
Shader26: Page: 787236 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789169 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789488 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791217 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791536 Trashed: 1 | Page: 791829 Trashed: 1 | Page: 792476 Trashed: 1 | Page: 793167 Trashed: 1 | Page: 793290 Trashed: 1 | Total 31
Shader27: Page: 787167 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791578 Trashed: 1 | Page: 791721 Trashed: 1 | Page: 792068 Trashed: 1 | Page: 792197 Trashed: 1 | Page: 792221 Trashed: 1 | Page: 792347 Trashed: 1 | Page: 792764 Trashed: 1 | Page: 792981 Trashed: 1 | Page: 793371 Trashed: 1 | Total 18
Tlb_tot_thrash: 484
========================================Page fault statistics==============================
Shader0: Page_table_access:8552 Page_hit: 8030 Page_miss: 522 Page_hit_rate: 0.938962
Shader1: Page_table_access:8350 Page_hit: 7902 Page_miss: 448 Page_hit_rate: 0.946347
Shader2: Page_table_access:8241 Page_hit: 7783 Page_miss: 458 Page_hit_rate: 0.944424
Shader3: Page_table_access:8381 Page_hit: 7879 Page_miss: 502 Page_hit_rate: 0.940103
Shader4: Page_table_access:8325 Page_hit: 7851 Page_miss: 474 Page_hit_rate: 0.943063
Shader5: Page_table_access:8455 Page_hit: 7973 Page_miss: 482 Page_hit_rate: 0.942992
Shader6: Page_table_access:8340 Page_hit: 7922 Page_miss: 418 Page_hit_rate: 0.949880
Shader7: Page_table_access:8319 Page_hit: 7867 Page_miss: 452 Page_hit_rate: 0.945667
Shader8: Page_table_access:8413 Page_hit: 7991 Page_miss: 422 Page_hit_rate: 0.949840
Shader9: Page_table_access:8333 Page_hit: 7841 Page_miss: 492 Page_hit_rate: 0.940958
Shader10: Page_table_access:8466 Page_hit: 8010 Page_miss: 456 Page_hit_rate: 0.946137
Shader11: Page_table_access:8297 Page_hit: 7843 Page_miss: 454 Page_hit_rate: 0.945281
Shader12: Page_table_access:8329 Page_hit: 7867 Page_miss: 462 Page_hit_rate: 0.944531
Shader13: Page_table_access:8267 Page_hit: 7795 Page_miss: 472 Page_hit_rate: 0.942906
Shader14: Page_table_access:8329 Page_hit: 7819 Page_miss: 510 Page_hit_rate: 0.938768
Shader15: Page_table_access:8452 Page_hit: 7982 Page_miss: 470 Page_hit_rate: 0.944392
Shader16: Page_table_access:8331 Page_hit: 7891 Page_miss: 440 Page_hit_rate: 0.947185
Shader17: Page_table_access:8418 Page_hit: 8008 Page_miss: 410 Page_hit_rate: 0.951295
Shader18: Page_table_access:8293 Page_hit: 7905 Page_miss: 388 Page_hit_rate: 0.953214
Shader19: Page_table_access:8367 Page_hit: 7875 Page_miss: 492 Page_hit_rate: 0.941198
Shader20: Page_table_access:8276 Page_hit: 7824 Page_miss: 452 Page_hit_rate: 0.945384
Shader21: Page_table_access:8464 Page_hit: 8046 Page_miss: 418 Page_hit_rate: 0.950614
Shader22: Page_table_access:8318 Page_hit: 7814 Page_miss: 504 Page_hit_rate: 0.939409
Shader23: Page_table_access:8292 Page_hit: 7830 Page_miss: 462 Page_hit_rate: 0.944284
Shader24: Page_table_access:8282 Page_hit: 7848 Page_miss: 434 Page_hit_rate: 0.947597
Shader25: Page_table_access:8375 Page_hit: 7885 Page_miss: 490 Page_hit_rate: 0.941493
Shader26: Page_table_access:8328 Page_hit: 7890 Page_miss: 438 Page_hit_rate: 0.947406
Shader27: Page_table_access:8478 Page_hit: 7998 Page_miss: 480 Page_hit_rate: 0.943383
Page_table_tot_access: 234071 Page_tot_hit: 221169, Page_tot_miss 12902, Page_tot_hit_rate: 0.944880 Page_tot_fault: 143 Page_tot_pending: 7657
Total_memory_access_page_fault: 143, Average_latency: 7768547.500000
========================================Page thrashing statistics==============================
Page_validate: 7168 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 5102
dma_migration_read 131
dma_migration_write 27
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.976694
[0-25]: 0.028271, [26-50]: 0.020011, [51-75]: 0.037553, [76-100]: 0.914164
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1333552 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(750.440247)
F:   223263----T:   225868 	 St: c1400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225868----T:   234108 	 St: c1401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234108----T:   236713 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236713----T:   244953 	 St: c1801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   245428----T:   248033 	 St: c1410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   248033----T:   256273 	 St: c1411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   256273----T:   258878 	 St: c1810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258878----T:   267118 	 St: c1811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   267621----T:   270226 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270226----T:   285921 	 St: c1421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   285921----T:   288526 	 St: c1820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288526----T:   304221 	 St: c1821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   306081----T:   308686 	 St: c1440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308686----T:   339409 	 St: c1441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   339409----T:   342014 	 St: c1840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342014----T:   372737 	 St: c1841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   376882----T:   379487 	 St: c1480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379487----T:   440323 	 St: c1481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   440323----T:   442928 	 St: c1880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442928----T:   503764 	 St: c1881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   512394----T:   514999 	 St: c1500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514999----T:   636088 	 St: c1501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   636088----T:   638693 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   638693----T:   759782 	 St: c1901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   777844----T:   780449 	 St: c1600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780449----T:   788689 	 St: c1601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   788689----T:   791294 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791294----T:   799534 	 St: c1a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   800040----T:   802645 	 St: c1610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802645----T:   810885 	 St: c1611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   810885----T:   813490 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813490----T:   821730 	 St: c1a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   822274----T:   824879 	 St: c1620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824879----T:   840574 	 St: c1621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   840574----T:   843179 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843179----T:   858874 	 St: c1a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   860914----T:   863519 	 St: c1640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863519----T:   894242 	 St: c1641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   894242----T:   896847 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896847----T:   927570 	 St: c1a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   931769----T:   934374 	 St: c1680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934374----T:   995210 	 St: c1681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   995210----T:   997815 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997815----T:  1058651 	 St: c1a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1067493----T:  1070098 	 St: c1700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070098----T:  1191187 	 St: c1701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1191187----T:  1193792 	 St: c1b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193792----T:  1314881 	 St: c1b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1333552----T:  1455112 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  1677263----T:  1706529 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(19.760973)
F:  1678106----T:  1678306 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678383----T:  1678583 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678874----T:  1679074 	 St: c0400000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1679465----T:  1679665 	 St: c0c00000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1928679----T:  1970053 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.936529)
F:  2192203----T:  2221805 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(19.987846)
F:  2212511----T:  2212711 	 St: c02d1580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2212786----T:  2212986 	 St: c02d15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213280----T:  2213480 	 St: c09a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213872----T:  2214072 	 St: c11a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215095----T:  2215295 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215295----T:  2215495 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215784----T:  2215984 	 St: c0a4c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216374----T:  2216574 	 St: c124c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2443955----T:  2485917 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.333559)
F:  2708067----T:  2738860 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(20.792032)
F:  2709580----T:  2709780 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2709868----T:  2710068 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710361----T:  2710561 	 St: c0449ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710956----T:  2711156 	 St: c0c49ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721717----T:  2721917 	 St: c01cde00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721917----T:  2722117 	 St: c01cde20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2722408----T:  2722608 	 St: c079bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2723001----T:  2723201 	 St: c0f9bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731125----T:  2731325 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731325----T:  2731525 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731823----T:  2732023 	 St: c0a210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732023----T:  2732223 	 St: c03217c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732223----T:  2732423 	 St: c03217c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732423----T:  2732623 	 St: c12210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732702----T:  2732902 	 St: c0a42f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2733308----T:  2733508 	 St: c1242f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2961010----T:  3002996 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.349764)
F:  3225146----T:  3260103 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(23.603645)
F:  3227165----T:  3227365 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3227439----T:  3227639 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3227937----T:  3228137 	 St: c0470560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3228527----T:  3228727 	 St: c0c70560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3232814----T:  3233014 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3233014----T:  3233214 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3233512----T:  3233712 	 St: c05ed2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3234103----T:  3234303 	 St: c0ded2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3237653----T:  3237853 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3237853----T:  3238053 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238053----T:  3238253 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238253----T:  3238453 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238453----T:  3238653 	 St: c071a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238732----T:  3238932 	 St: c0731640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3239045----T:  3239245 	 St: c0f1a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3239324----T:  3239524 	 St: c0f31640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243256----T:  3243456 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243456----T:  3243656 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243947----T:  3244147 	 St: c0859de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3244539----T:  3244739 	 St: c1059de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3246441----T:  3246641 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3246641----T:  3246841 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3247132----T:  3247332 	 St: c0912f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3247722----T:  3247922 	 St: c1112f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3253832----T:  3254032 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254032----T:  3254232 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254526----T:  3254726 	 St: c0b03160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3255118----T:  3255318 	 St: c1303160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257105----T:  3257305 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257305----T:  3257505 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257793----T:  3257993 	 St: c0bbfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3258381----T:  3258581 	 St: c13bfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3482253----T:  3524191 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(28.317352)
F:  3746341----T:  3785341 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.333559)
F:  3749090----T:  3749290 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3749369----T:  3749569 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3749879----T:  3750079 	 St: c04a3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750220----T:  3750420 	 St: c0073f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750420----T:  3750620 	 St: c00776c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750620----T:  3750820 	 St: c00776c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750820----T:  3751020 	 St: c0073f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751020----T:  3751220 	 St: c0ca3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751220----T:  3751420 	 St: c04eed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751420----T:  3751620 	 St: c04e7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751813----T:  3752013 	 St: c0ceed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3752013----T:  3752213 	 St: c0ce7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3753181----T:  3753381 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3753381----T:  3753581 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3753870----T:  3754070 	 St: c054dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3754464----T:  3754664 	 St: c0d4dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3755784----T:  3755984 	 St: c00ed7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3755984----T:  3756184 	 St: c00ef1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756184----T:  3756384 	 St: c00ed7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756384----T:  3756584 	 St: c00ef1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756584----T:  3756784 	 St: c00fcaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756784----T:  3756984 	 St: c00fcaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756984----T:  3757184 	 St: c05dafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757184----T:  3757384 	 St: c05de3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757384----T:  3757584 	 St: c05f9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757584----T:  3757784 	 St: c0ddafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757784----T:  3757984 	 St: c0dde3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757984----T:  3758184 	 St: c0df9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3759408----T:  3759608 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3759608----T:  3759808 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760097----T:  3760297 	 St: c0637400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760688----T:  3760888 	 St: c0e37400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3762888----T:  3763088 	 St: c0180dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3763088----T:  3763288 	 St: c0180dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3763572----T:  3763772 	 St: c0701b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3764170----T:  3764370 	 St: c0f01b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770344----T:  3770544 	 St: c0278cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770544----T:  3770744 	 St: c0278cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770744----T:  3770944 	 St: c027e0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770944----T:  3771144 	 St: c027e100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771144----T:  3771344 	 St: c08f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771554----T:  3771754 	 St: c08fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771754----T:  3771954 	 St: c10f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3772142----T:  3772342 	 St: c10fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3774379----T:  3774579 	 St: c02df240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3774579----T:  3774779 	 St: c02df260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775067----T:  3775267 	 St: c09be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775660----T:  3775860 	 St: c11be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777028----T:  3777228 	 St: c032c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777228----T:  3777428 	 St: c032de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777428----T:  3777628 	 St: c032c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777628----T:  3777828 	 St: c032de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777907----T:  3778107 	 St: c0a58580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3778113----T:  3778313 	 St: c0a5bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3778510----T:  3778710 	 St: c1258580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3778710----T:  3778910 	 St: c125bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3779921----T:  3780121 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3780121----T:  3780321 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3780611----T:  3780811 	 St: c0ad6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3781200----T:  3781400 	 St: c12d6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3781400----T:  3781600 	 St: c038bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3781600----T:  3781800 	 St: c038bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3782092----T:  3782292 	 St: c0b17980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3782683----T:  3782883 	 St: c1317980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4007491----T:  4049394 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(28.293720)
F:  4049394----T:  4170954 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  4393105----T:  4443742 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(34.191086)
F:  4395062----T:  4395262 	 St: c0035780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4395262----T:  4395462 	 St: c0035780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4395462----T:  4395662 	 St: c0038280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4395662----T:  4395862 	 St: c0038280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4395862----T:  4396062 	 St: c046af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4396141----T:  4396341 	 St: c0470500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4396452----T:  4396652 	 St: c0c6af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4396733----T:  4396933 	 St: c0c70500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4398841----T:  4399041 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399041----T:  4399241 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399288----T:  4399488 	 St: c00a4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399488----T:  4399688 	 St: c00a4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399688----T:  4399888 	 St: c0528f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4399915----T:  4400115 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400115----T:  4400315 	 St: c0549720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400315----T:  4400515 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400515----T:  4400715 	 St: c0d28f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400715----T:  4400915 	 St: c0d49720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4400915----T:  4401115 	 St: c0561e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4401508----T:  4401708 	 St: c0d61e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4401792----T:  4401992 	 St: c00ce020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4401992----T:  4402192 	 St: c00ce020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4402192----T:  4402392 	 St: c00cfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4402392----T:  4402592 	 St: c00cfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4402592----T:  4402792 	 St: c059c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4402871----T:  4403071 	 St: c059fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4403182----T:  4403382 	 St: c0d9c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4403461----T:  4403661 	 St: c0d9fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4403926----T:  4404126 	 St: c00ee7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4404126----T:  4404326 	 St: c00ee7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4404617----T:  4404817 	 St: c05dcfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4405209----T:  4405409 	 St: c0ddcfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406047----T:  4406247 	 St: c0126f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406247----T:  4406447 	 St: c0126f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406464----T:  4406664 	 St: c0133560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406664----T:  4406864 	 St: c0133560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406864----T:  4407064 	 St: c0135c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407064----T:  4407264 	 St: c0135c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407264----T:  4407464 	 St: c064df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407464----T:  4407664 	 St: c0666ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407664----T:  4407864 	 St: c066b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4407864----T:  4408064 	 St: c0e4df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4408064----T:  4408264 	 St: c0e66ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4408264----T:  4408464 	 St: c0e6b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409011----T:  4409211 	 St: c014a6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409211----T:  4409411 	 St: c014a6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409411----T:  4409611 	 St: c0152e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409611----T:  4409811 	 St: c0152e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409811----T:  4410011 	 St: c0694da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410090----T:  4410290 	 St: c06a5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410399----T:  4410599 	 St: c0e94da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410684----T:  4410884 	 St: c0ea5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4412700----T:  4412900 	 St: c01a79c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4412900----T:  4413100 	 St: c01a79c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413100----T:  4413300 	 St: c01b0ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413300----T:  4413500 	 St: c01b16c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413500----T:  4413700 	 St: c01b16c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413700----T:  4413900 	 St: c01b0ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413900----T:  4414100 	 St: c074f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414100----T:  4414300 	 St: c0762da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414300----T:  4414500 	 St: c0761940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414500----T:  4414700 	 St: c0f4f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414700----T:  4414900 	 St: c0f62da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414900----T:  4415100 	 St: c0f61940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4415777----T:  4415977 	 St: c01c3fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4415977----T:  4416177 	 St: c01c3fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416225----T:  4416425 	 St: c01d1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416425----T:  4416625 	 St: c01d1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416625----T:  4416825 	 St: c0787fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416825----T:  4417025 	 St: c01d8560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417025----T:  4417225 	 St: c01d8560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417225----T:  4417425 	 St: c07a3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417425----T:  4417625 	 St: c0f87fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417625----T:  4417825 	 St: c07b0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417825----T:  4418025 	 St: c0fa3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4418218----T:  4418418 	 St: c0fb0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419173----T:  4419373 	 St: c01fa4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419373----T:  4419573 	 St: c01fa4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419870----T:  4420070 	 St: c07f49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420306----T:  4420506 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420506----T:  4420706 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420706----T:  4420906 	 St: c0ff49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420985----T:  4421185 	 St: c08372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4421577----T:  4421777 	 St: c10372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4424815----T:  4425015 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4425015----T:  4425215 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4425505----T:  4425705 	 St: c09481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426100----T:  4426300 	 St: c11481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426355----T:  4426555 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426555----T:  4426755 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427085----T:  4427285 	 St: c0999740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427295----T:  4427495 	 St: c02e0e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427495----T:  4427695 	 St: c02e0e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427695----T:  4427895 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427895----T:  4428095 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428095----T:  4428295 	 St: c1199740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428295----T:  4428495 	 St: c09c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428495----T:  4428695 	 St: c09cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428889----T:  4429089 	 St: c11c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429089----T:  4429289 	 St: c11cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429289----T:  4429489 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429489----T:  4429689 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429689----T:  4429889 	 St: c0300c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429889----T:  4430089 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430089----T:  4430289 	 St: c0300ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430289----T:  4430489 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430489----T:  4430689 	 St: c09f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430689----T:  4430889 	 St: c0a01920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430889----T:  4431089 	 St: c0a02fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431089----T:  4431289 	 St: c11f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431289----T:  4431489 	 St: c1201920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431489----T:  4431689 	 St: c1202fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4432573----T:  4432773 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4432773----T:  4432973 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4433260----T:  4433460 	 St: c0a2d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4433854----T:  4434054 	 St: c122d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4434054----T:  4434254 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4434254----T:  4434454 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4434747----T:  4434947 	 St: c0a71380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4435341----T:  4435541 	 St: c1271380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438111----T:  4438311 	 St: c03ad7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438311----T:  4438511 	 St: c03ad7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438809----T:  4439009 	 St: c0b5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4439402----T:  4439602 	 St: c135afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4440879----T:  4441079 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4441079----T:  4441279 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4441558----T:  4441758 	 St: c0bf1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4442147----T:  4442347 	 St: c13f1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4665892----T:  4707928 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(28.383524)
F:  4930078----T:  5003875 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(49.829170)
F:  4931321----T:  4931521 	 St: c001b2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4931521----T:  4931721 	 St: c001b2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932018----T:  4932218 	 St: c0436580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932275----T:  4932475 	 St: c0032f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932475----T:  4932675 	 St: c0032f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932675----T:  4932875 	 St: c00348c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4932875----T:  4933075 	 St: c00348c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933075----T:  4933275 	 St: c0c36580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933275----T:  4933475 	 St: c003e500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933475----T:  4933675 	 St: c003e500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933675----T:  4933875 	 St: c0465e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4933875----T:  4934075 	 St: c0469180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4934075----T:  4934275 	 St: c047ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4934275----T:  4934475 	 St: c0c65e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4934475----T:  4934675 	 St: c0c69180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4934675----T:  4934875 	 St: c0c7ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4935488----T:  4935688 	 St: c0048ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4935688----T:  4935888 	 St: c0048ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4935945----T:  4936145 	 St: c005ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936145----T:  4936345 	 St: c005ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936345----T:  4936545 	 St: c0491de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936545----T:  4936745 	 St: c0069760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936745----T:  4936945 	 St: c0069760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4936945----T:  4937145 	 St: c04b5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4937145----T:  4937345 	 St: c0c91de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4937345----T:  4937545 	 St: c04d2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4937545----T:  4937745 	 St: c0cb5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4937934----T:  4938134 	 St: c0cd2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4938899----T:  4939099 	 St: c0086d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4939099----T:  4939299 	 St: c0086d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4939367----T:  4939567 	 St: c0097fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4939587----T:  4939787 	 St: c050db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4939787----T:  4939987 	 St: c0097fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940002----T:  4940202 	 St: c00a4b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940202----T:  4940402 	 St: c00a4b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940402----T:  4940602 	 St: c0d0db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940602----T:  4940802 	 St: c052ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4940802----T:  4941002 	 St: c00a9380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941002----T:  4941202 	 St: c00a9380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941202----T:  4941402 	 St: c00a9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941402----T:  4941602 	 St: c00a9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941602----T:  4941802 	 St: c0549620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941802----T:  4942002 	 St: c0d2ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942002----T:  4942202 	 St: c0552700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942202----T:  4942402 	 St: c0552920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942402----T:  4942602 	 St: c0d49620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942602----T:  4942802 	 St: c0d52700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942802----T:  4943002 	 St: c0d52920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4943658----T:  4943858 	 St: c00be740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4943858----T:  4944058 	 St: c00be740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4944350----T:  4944550 	 St: c057cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4944945----T:  4945145 	 St: c0d7cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4945665----T:  4945865 	 St: c00ede40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4945865----T:  4946065 	 St: c00ede40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946065----T:  4946265 	 St: c00f3cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946265----T:  4946465 	 St: c00f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946465----T:  4946665 	 St: c00f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946665----T:  4946865 	 St: c00f3ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4946865----T:  4947065 	 St: c00f7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947065----T:  4947265 	 St: c00f7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947265----T:  4947465 	 St: c05dbc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947465----T:  4947665 	 St: c05e3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947665----T:  4947865 	 St: c05e79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4947865----T:  4948065 	 St: c05efa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4948065----T:  4948265 	 St: c0ddbc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4948265----T:  4948465 	 St: c0de3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4948465----T:  4948665 	 St: c0de79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4948665----T:  4948865 	 St: c0defa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951016----T:  4951216 	 St: c013f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951216----T:  4951416 	 St: c013f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951416----T:  4951616 	 St: c01494a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951616----T:  4951816 	 St: c01494a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4951816----T:  4952016 	 St: c067ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4952095----T:  4952295 	 St: c0692940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4952406----T:  4952606 	 St: c0e7ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4952693----T:  4952893 	 St: c0e92940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4953177----T:  4953377 	 St: c0163440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4953377----T:  4953577 	 St: c0163440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4953866----T:  4954066 	 St: c06c68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954459----T:  4954659 	 St: c0ec68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954659----T:  4954859 	 St: c0185ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954859----T:  4955059 	 St: c0185ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955059----T:  4955259 	 St: c0190620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955259----T:  4955459 	 St: c0190620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955459----T:  4955659 	 St: c070b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955738----T:  4955938 	 St: c0720c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956048----T:  4956248 	 St: c0f0b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956279----T:  4956479 	 St: c019c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956479----T:  4956679 	 St: c019c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956679----T:  4956879 	 St: c0f20c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956879----T:  4957079 	 St: c01a7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957079----T:  4957279 	 St: c01a7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957279----T:  4957479 	 St: c01ad8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957479----T:  4957679 	 St: c01ad8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957679----T:  4957879 	 St: c0738060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957879----T:  4958079 	 St: c074eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958079----T:  4958279 	 St: c075b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958279----T:  4958479 	 St: c0f38060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958479----T:  4958679 	 St: c0f4eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958679----T:  4958879 	 St: c0f5b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959510----T:  4959710 	 St: c01b69e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959710----T:  4959910 	 St: c01b74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959910----T:  4960110 	 St: c01b69e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960110----T:  4960310 	 St: c01b74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960389----T:  4960589 	 St: c076d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960604----T:  4960804 	 St: c076e940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960833----T:  4961033 	 St: c01cae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4961033----T:  4961233 	 St: c01cae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4961233----T:  4961433 	 St: c0f6d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4961433----T:  4961633 	 St: c0f6e940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4961633----T:  4961833 	 St: c0795c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4962222----T:  4962422 	 St: c0f95c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4962422----T:  4962622 	 St: c01e3e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4962622----T:  4962822 	 St: c01e3e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4962822----T:  4963022 	 St: c01ebf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4963022----T:  4963222 	 St: c01ebf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4963222----T:  4963422 	 St: c07c7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4963501----T:  4963701 	 St: c07d7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4963811----T:  4964011 	 St: c0fc7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4964089----T:  4964289 	 St: c0fd7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4964538----T:  4964738 	 St: c01fbde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4964738----T:  4964938 	 St: c01fbde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4964938----T:  4965138 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965138----T:  4965338 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965338----T:  4965538 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965538----T:  4965738 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965738----T:  4965938 	 St: c07f7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4965938----T:  4966138 	 St: c0810d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4966138----T:  4966338 	 St: c08184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4966338----T:  4966538 	 St: c0ff7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4966538----T:  4966738 	 St: c1010d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4966738----T:  4966938 	 St: c10184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4967458----T:  4967658 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4967658----T:  4967858 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4967858----T:  4968058 	 St: c02196e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968058----T:  4968258 	 St: c02196e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968258----T:  4968458 	 St: c021ec60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968458----T:  4968658 	 St: c021ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968658----T:  4968858 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4968858----T:  4969058 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969058----T:  4969258 	 St: c0824040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969258----T:  4969458 	 St: c0832dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969458----T:  4969658 	 St: c083d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969658----T:  4969858 	 St: c084e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4969858----T:  4970058 	 St: c1024040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4970058----T:  4970258 	 St: c1032dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4970258----T:  4970458 	 St: c103d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4970458----T:  4970658 	 St: c104e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4971639----T:  4971839 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4971839----T:  4972039 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972039----T:  4972239 	 St: c02454a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972239----T:  4972439 	 St: c02454c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972439----T:  4972639 	 St: c0873800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972718----T:  4972918 	 St: c088a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973030----T:  4973230 	 St: c1073800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973270----T:  4973470 	 St: c0254700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973470----T:  4973670 	 St: c0254720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973670----T:  4973870 	 St: c108a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4973870----T:  4974070 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974070----T:  4974270 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974270----T:  4974470 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974470----T:  4974670 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974670----T:  4974870 	 St: c08a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974870----T:  4975070 	 St: c08af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4975070----T:  4975270 	 St: c08c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4975270----T:  4975470 	 St: c10a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4975470----T:  4975670 	 St: c10af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4975670----T:  4975870 	 St: c10c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4976832----T:  4977032 	 St: c02788a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977032----T:  4977232 	 St: c02788c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977232----T:  4977432 	 St: c0280de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977432----T:  4977632 	 St: c02813c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977632----T:  4977832 	 St: c0280de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4977832----T:  4978032 	 St: c02813c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978032----T:  4978232 	 St: c08f1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978232----T:  4978432 	 St: c0901bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978432----T:  4978632 	 St: c0902780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978632----T:  4978832 	 St: c10f1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4978832----T:  4979032 	 St: c1101bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4979032----T:  4979232 	 St: c1102780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4981349----T:  4981549 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4981549----T:  4981749 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4981749----T:  4981949 	 St: c02cdbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4981949----T:  4982149 	 St: c02cdbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4982149----T:  4982349 	 St: c098cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4982428----T:  4982628 	 St: c099b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4982739----T:  4982939 	 St: c118cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4982939----T:  4983139 	 St: c02da2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4983139----T:  4983339 	 St: c02da2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4983339----T:  4983539 	 St: c119b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4983618----T:  4983818 	 St: c09b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4984225----T:  4984425 	 St: c11b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4985018----T:  4985218 	 St: c03074e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4985218----T:  4985418 	 St: c03074e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4985712----T:  4985912 	 St: c0a0e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4986301----T:  4986501 	 St: c120e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4986501----T:  4986701 	 St: c0333340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4986701----T:  4986901 	 St: c0333340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987197----T:  4987397 	 St: c0a66680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987397----T:  4987597 	 St: c0338e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987597----T:  4987797 	 St: c0338e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987797----T:  4987997 	 St: c033dae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4987997----T:  4988197 	 St: c033dae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988197----T:  4988397 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988397----T:  4988597 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988597----T:  4988797 	 St: c1266680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988797----T:  4988997 	 St: c0a71d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988997----T:  4989197 	 St: c0a7b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4989197----T:  4989397 	 St: c0a810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4989397----T:  4989597 	 St: c1271d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4989597----T:  4989797 	 St: c127b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4989797----T:  4989997 	 St: c12810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4990530----T:  4990730 	 St: c03490c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4990730----T:  4990930 	 St: c03490e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4991221----T:  4991421 	 St: c0a921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4991813----T:  4992013 	 St: c12921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4992434----T:  4992634 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4992634----T:  4992834 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4992834----T:  4993034 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4993034----T:  4993234 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4993234----T:  4993434 	 St: c0aeda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4993513----T:  4993713 	 St: c0af8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4993822----T:  4994022 	 St: c12eda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4994022----T:  4994222 	 St: c038e300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4994222----T:  4994422 	 St: c038e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4994422----T:  4994622 	 St: c12f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4994701----T:  4994901 	 St: c0b1c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995035----T:  4995235 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995235----T:  4995435 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995435----T:  4995635 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995635----T:  4995835 	 St: c131c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995835----T:  4996035 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996035----T:  4996235 	 St: c03a46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996235----T:  4996435 	 St: c03a46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996435----T:  4996635 	 St: c0b30200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996635----T:  4996835 	 St: c0b43180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996835----T:  4997035 	 St: c0b48da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4997035----T:  4997235 	 St: c1330200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4997235----T:  4997435 	 St: c1343180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4997435----T:  4997635 	 St: c1348da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998158----T:  4998358 	 St: c03ae600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998358----T:  4998558 	 St: c03ae600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998562----T:  4998762 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998762----T:  4998962 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4998962----T:  4999162 	 St: c0b5cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999162----T:  4999362 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999362----T:  4999562 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999562----T:  4999762 	 St: c0b70fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999762----T:  4999962 	 St: c135cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999962----T:  5000162 	 St: c0b79da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000162----T:  5000362 	 St: c1370fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000553----T:  5000753 	 St: c1379da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000872----T:  5001072 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5001072----T:  5001272 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5001565----T:  5001765 	 St: c0b99fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5002153----T:  5002353 	 St: c1399fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5226025----T:  5267843 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(28.236326)
F:  5489993----T:  5615507 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(84.749496)
F:  5490658----T:  5490858 	 St: c0006060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5490858----T:  5491058 	 St: c0006060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491348----T:  5491548 	 St: c040c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491772----T:  5491972 	 St: c00277e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491972----T:  5492172 	 St: c0027800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492172----T:  5492372 	 St: c0c0c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492579----T:  5492779 	 St: c044efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492931----T:  5493131 	 St: c00377a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5493131----T:  5493331 	 St: c00377c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5493331----T:  5493531 	 St: c003e9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5493531----T:  5493731 	 St: c003e9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5493731----T:  5493931 	 St: c0c4efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5493931----T:  5494131 	 St: c004a880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5494131----T:  5494331 	 St: c046ef60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5494331----T:  5494531 	 St: c004a8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5494531----T:  5494731 	 St: c047d3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5494731----T:  5494931 	 St: c0c6ef60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5494931----T:  5495131 	 St: c0495120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5495131----T:  5495331 	 St: c0c7d3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5495522----T:  5495722 	 St: c0c95120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5496724----T:  5496924 	 St: c006ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5496924----T:  5497124 	 St: c006ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5497124----T:  5497324 	 St: c0073900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5497324----T:  5497524 	 St: c0073900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5497524----T:  5497724 	 St: c04ddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5497803----T:  5498003 	 St: c04e7220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5498114----T:  5498314 	 St: c0cddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5498346----T:  5498546 	 St: c0088c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5498546----T:  5498746 	 St: c0088c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5498746----T:  5498946 	 St: c0ce7220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5498946----T:  5499146 	 St: c008b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5499146----T:  5499346 	 St: c008b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5499346----T:  5499546 	 St: c008bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5499546----T:  5499746 	 St: c008bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5499746----T:  5499946 	 St: c008f740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5499946----T:  5500146 	 St: c0090fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5500146----T:  5500346 	 St: c008f740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5500346----T:  5500546 	 St: c0090fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5500546----T:  5500746 	 St: c05118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5500746----T:  5500946 	 St: c0516740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5500946----T:  5501146 	 St: c0517820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5501146----T:  5501346 	 St: c051ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5501346----T:  5501546 	 St: c0521fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5501546----T:  5501746 	 St: c0d118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5501746----T:  5501946 	 St: c0d16740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5501946----T:  5502146 	 St: c0d17820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5502146----T:  5502346 	 St: c0d1ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5502346----T:  5502546 	 St: c0d21fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5503072----T:  5503272 	 St: c009b260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5503272----T:  5503472 	 St: c009b260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5503472----T:  5503672 	 St: c00a3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5503672----T:  5503872 	 St: c00a3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5503872----T:  5504072 	 St: c00a3c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5504072----T:  5504272 	 St: c00a3c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5504272----T:  5504472 	 St: c00ae1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5504472----T:  5504672 	 St: c00af1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5504672----T:  5504872 	 St: c00ae1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5504872----T:  5505072 	 St: c00af1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5505072----T:  5505272 	 St: c05364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5505272----T:  5505472 	 St: c0546060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5505472----T:  5505672 	 St: c0547920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5505672----T:  5505872 	 St: c055c380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5505872----T:  5506072 	 St: c055e360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5506072----T:  5506272 	 St: c0d364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5506272----T:  5506472 	 St: c0d46060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5506472----T:  5506672 	 St: c0d47920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5506672----T:  5506872 	 St: c0d5c380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5506872----T:  5507072 	 St: c0d5e360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5507707----T:  5507907 	 St: c00b7e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5507907----T:  5508107 	 St: c00b7b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508107----T:  5508307 	 St: c00b7e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508307----T:  5508507 	 St: c00b7b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508507----T:  5508707 	 St: c00b8ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508707----T:  5508907 	 St: c00b60a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5508907----T:  5509107 	 St: c00b8ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509107----T:  5509307 	 St: c00b60a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509307----T:  5509507 	 St: c00bc9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509507----T:  5509707 	 St: c00bc9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509707----T:  5509907 	 St: c00bcd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5509907----T:  5510107 	 St: c00bcd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510107----T:  5510307 	 St: c00c8320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510307----T:  5510507 	 St: c00c8060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510507----T:  5510707 	 St: c00c8320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510707----T:  5510907 	 St: c00c8060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5510907----T:  5511107 	 St: c056fc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511107----T:  5511307 	 St: c056f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511307----T:  5511507 	 St: c0571960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511507----T:  5511707 	 St: c056c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511707----T:  5511907 	 St: c0579380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5511907----T:  5512107 	 St: c0579b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5512107----T:  5512307 	 St: c0590640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5512307----T:  5512507 	 St: c05900c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5512507----T:  5512707 	 St: c0d6fc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5512707----T:  5512907 	 St: c0d6f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5512907----T:  5513107 	 St: c0d71960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513107----T:  5513307 	 St: c0d6c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513307----T:  5513507 	 St: c0d79380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513507----T:  5513707 	 St: c0d79b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513707----T:  5513907 	 St: c0d90640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5513907----T:  5514107 	 St: c0d900c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5515007----T:  5515207 	 St: c00da7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5515207----T:  5515407 	 St: c00da7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5515407----T:  5515607 	 St: c00df280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5515607----T:  5515807 	 St: c00dee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5515807----T:  5516007 	 St: c00dee40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5516007----T:  5516207 	 St: c00df280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5516207----T:  5516407 	 St: c05b4f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5516407----T:  5516607 	 St: c05bdc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5516607----T:  5516807 	 St: c05be520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5516807----T:  5517007 	 St: c0db4f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5517007----T:  5517207 	 St: c0dbdc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5517207----T:  5517407 	 St: c0dbe520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5518030----T:  5518230 	 St: c00f0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5518230----T:  5518430 	 St: c00f0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5518430----T:  5518630 	 St: c00fe060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5518630----T:  5518830 	 St: c00fe060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5518830----T:  5519030 	 St: c01008a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5519030----T:  5519230 	 St: c01008a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5519230----T:  5519430 	 St: c0104ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5519430----T:  5519630 	 St: c0103c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5519630----T:  5519830 	 St: c01032c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5519830----T:  5520030 	 St: c0104ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5520030----T:  5520230 	 St: c0103c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5520230----T:  5520430 	 St: c01032c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5520430----T:  5520630 	 St: c05e0680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5520630----T:  5520830 	 St: c05fc0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5520830----T:  5521030 	 St: c0601160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5521030----T:  5521230 	 St: c0609940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5521230----T:  5521430 	 St: c0607820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5521430----T:  5521630 	 St: c06065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5521630----T:  5521830 	 St: c0de0680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5521830----T:  5522030 	 St: c0dfc0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5522030----T:  5522230 	 St: c0e01160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5522230----T:  5522430 	 St: c0e09940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5522430----T:  5522630 	 St: c0e07820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5522630----T:  5522830 	 St: c0e065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5524251----T:  5524451 	 St: c0128420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5524451----T:  5524651 	 St: c0128420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5524651----T:  5524851 	 St: c0134440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5524851----T:  5525051 	 St: c0134440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5525051----T:  5525251 	 St: c0650840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5525330----T:  5525530 	 St: c06688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5525640----T:  5525840 	 St: c0e50840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5525923----T:  5526123 	 St: c0e688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5526382----T:  5526582 	 St: c01490e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5526582----T:  5526782 	 St: c014b900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5526782----T:  5526982 	 St: c014d160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5526982----T:  5527182 	 St: c01490e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527182----T:  5527382 	 St: c014b900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527382----T:  5527582 	 St: c014d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527582----T:  5527782 	 St: c0151f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527782----T:  5527982 	 St: c0151f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5527982----T:  5528182 	 St: c06921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528182----T:  5528382 	 St: c0697200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528382----T:  5528582 	 St: c069a2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528582----T:  5528782 	 St: c06a3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528782----T:  5528982 	 St: c0e921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5528982----T:  5529182 	 St: c0e97200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5529182----T:  5529382 	 St: c0e9a2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5529382----T:  5529582 	 St: c0ea3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5530141----T:  5530341 	 St: c01600e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5530341----T:  5530541 	 St: c0160100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5530541----T:  5530741 	 St: c0167520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5530741----T:  5530941 	 St: c0167520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5530947----T:  5531147 	 St: c06c01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5531232----T:  5531432 	 St: c06cea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5531536----T:  5531736 	 St: c0ec01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5531736----T:  5531936 	 St: c0182a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5531936----T:  5532136 	 St: c0182a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5532136----T:  5532336 	 St: c0ecea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5532336----T:  5532536 	 St: c0188420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5532536----T:  5532736 	 St: c0188420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5532736----T:  5532936 	 St: c018c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5532936----T:  5533136 	 St: c018c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5533136----T:  5533336 	 St: c0705420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5533336----T:  5533536 	 St: c0710860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5533536----T:  5533736 	 St: c0718c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5533736----T:  5533936 	 St: c0f05420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5533936----T:  5534136 	 St: c0f10860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5534136----T:  5534336 	 St: c0f18c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5535024----T:  5535224 	 St: c0199060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5535224----T:  5535424 	 St: c0199060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5535424----T:  5535624 	 St: c0195d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5535624----T:  5535824 	 St: c0195d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5535824----T:  5536024 	 St: c01a0840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5536024----T:  5536224 	 St: c01a0860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5536224----T:  5536424 	 St: c01a27c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5536424----T:  5536624 	 St: c01a27c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5536624----T:  5536824 	 St: c07320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5536824----T:  5537024 	 St: c072ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5537024----T:  5537224 	 St: c07410a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5537224----T:  5537424 	 St: c0744f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5537424----T:  5537624 	 St: c0f320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5537624----T:  5537824 	 St: c0f2ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5537824----T:  5538024 	 St: c0f410a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5538024----T:  5538224 	 St: c0f44f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5538887----T:  5539087 	 St: c01af940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5539087----T:  5539287 	 St: c01b4a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5539287----T:  5539487 	 St: c01af960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5539487----T:  5539687 	 St: c01b4a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5539766----T:  5539966 	 St: c075f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5539981----T:  5540181 	 St: c07694a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5540339----T:  5540539 	 St: c01ce820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5540539----T:  5540739 	 St: c01ce820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5540739----T:  5540939 	 St: c0f5f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5540939----T:  5541139 	 St: c0f694a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541139----T:  5541339 	 St: c01d5040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541339----T:  5541539 	 St: c01d5f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541539----T:  5541739 	 St: c01d5040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541739----T:  5541939 	 St: c01d5f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5541939----T:  5542139 	 St: c079d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5542139----T:  5542339 	 St: c07aa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5542339----T:  5542539 	 St: c07abf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5542539----T:  5542739 	 St: c0f9d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5542739----T:  5542939 	 St: c0faa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5542939----T:  5543139 	 St: c0fabf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5543832----T:  5544032 	 St: c01e7280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5544032----T:  5544232 	 St: c01e7280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5544522----T:  5544722 	 St: c07ce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5545115----T:  5545315 	 St: c0fce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5545315----T:  5545515 	 St: c020c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5545515----T:  5545715 	 St: c020c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5545715----T:  5545915 	 St: c020b560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5545915----T:  5546115 	 St: c020b560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546115----T:  5546315 	 St: c0210f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546315----T:  5546515 	 St: c0210f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546515----T:  5546715 	 St: c0818120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546715----T:  5546915 	 St: c0816ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5546915----T:  5547115 	 St: c0821f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5547115----T:  5547315 	 St: c1018120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5547315----T:  5547515 	 St: c1016ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5547515----T:  5547715 	 St: c1021f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5548263----T:  5548463 	 St: c021b2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5548463----T:  5548663 	 St: c021b2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5548663----T:  5548863 	 St: c02236a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5548863----T:  5549063 	 St: c02236a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549063----T:  5549263 	 St: c0227800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549263----T:  5549463 	 St: c0227800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549463----T:  5549663 	 St: c0836560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549663----T:  5549863 	 St: c0846d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5549863----T:  5550063 	 St: c084f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5550063----T:  5550263 	 St: c1036560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5550263----T:  5550463 	 St: c1046d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5550463----T:  5550663 	 St: c104f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5551313----T:  5551513 	 St: c0237b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5551513----T:  5551713 	 St: c0237b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5551713----T:  5551913 	 St: c023a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5551913----T:  5552113 	 St: c023b640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5552113----T:  5552313 	 St: c023b640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5552313----T:  5552513 	 St: c023a9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5552513----T:  5552713 	 St: c086f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5552713----T:  5552913 	 St: c0876c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5552913----T:  5553113 	 St: c0875360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5553113----T:  5553313 	 St: c106f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5553313----T:  5553513 	 St: c1076c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5553513----T:  5553713 	 St: c1075360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5554373----T:  5554573 	 St: c0252e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5554573----T:  5554773 	 St: c0252e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5555069----T:  5555269 	 St: c08a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5555661----T:  5555861 	 St: c10a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5555861----T:  5556061 	 St: c0275c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556061----T:  5556261 	 St: c0275c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556261----T:  5556461 	 St: c02804c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556461----T:  5556661 	 St: c02804c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556661----T:  5556861 	 St: c027cf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5556861----T:  5557061 	 St: c027cf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5557061----T:  5557261 	 St: c08eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5557261----T:  5557461 	 St: c09009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5557461----T:  5557661 	 St: c08f9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5557661----T:  5557861 	 St: c10eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5557861----T:  5558061 	 St: c11009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5558061----T:  5558261 	 St: c10f9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5558990----T:  5559190 	 St: c028eb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5559190----T:  5559390 	 St: c028eb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5559412----T:  5559612 	 St: c029b4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5559612----T:  5559812 	 St: c029b4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5559812----T:  5560012 	 St: c029e220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560012----T:  5560212 	 St: c029e220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560212----T:  5560412 	 St: c091d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560412----T:  5560612 	 St: c02abba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560612----T:  5560812 	 St: c0936960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5560812----T:  5561012 	 St: c02abba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561012----T:  5561212 	 St: c093c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561212----T:  5561412 	 St: c111d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561412----T:  5561612 	 St: c1136960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561612----T:  5561812 	 St: c0957740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5561812----T:  5562012 	 St: c113c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5562203----T:  5562403 	 St: c1157740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5562746----T:  5562946 	 St: c02b99a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5562946----T:  5563146 	 St: c02b99a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563146----T:  5563346 	 St: c02bcc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563346----T:  5563546 	 St: c02bcc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563546----T:  5563746 	 St: c02bf2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563746----T:  5563946 	 St: c02bf2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5563946----T:  5564146 	 St: c02c7180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564146----T:  5564346 	 St: c02c7180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564346----T:  5564546 	 St: c0973340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564546----T:  5564746 	 St: c09798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564746----T:  5564946 	 St: c097e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5564946----T:  5565146 	 St: c098e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5565146----T:  5565346 	 St: c1173340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5565346----T:  5565546 	 St: c11798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5565546----T:  5565746 	 St: c117e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5565746----T:  5565946 	 St: c118e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5566479----T:  5566679 	 St: c02c94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5566679----T:  5566879 	 St: c02c94e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5566879----T:  5567079 	 St: c02d6680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5567079----T:  5567279 	 St: c02d6680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5567279----T:  5567479 	 St: c02d6000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5567479----T:  5567679 	 St: c02d6000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5567679----T:  5567879 	 St: c02d7b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5567879----T:  5568079 	 St: c02d7b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568079----T:  5568279 	 St: c09929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568279----T:  5568479 	 St: c09acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568479----T:  5568679 	 St: c09ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568679----T:  5568879 	 St: c09af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5568879----T:  5569079 	 St: c11929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5569079----T:  5569279 	 St: c11acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5569279----T:  5569479 	 St: c11ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5569479----T:  5569679 	 St: c11af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5570195----T:  5570395 	 St: c02df360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5570395----T:  5570595 	 St: c02df360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5570595----T:  5570795 	 St: c02e6d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5570795----T:  5570995 	 St: c02e8660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5570995----T:  5571195 	 St: c02e8660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5571195----T:  5571395 	 St: c02e6d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5571395----T:  5571595 	 St: c02f10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5571595----T:  5571795 	 St: c02f10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5571795----T:  5571995 	 St: c09be6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5571995----T:  5572195 	 St: c09d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5572195----T:  5572395 	 St: c09cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5572395----T:  5572595 	 St: c09e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5572595----T:  5572795 	 St: c11be6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5572795----T:  5572995 	 St: c11d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5572995----T:  5573195 	 St: c11cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5573195----T:  5573395 	 St: c11e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574036----T:  5574236 	 St: c02fc8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574236----T:  5574436 	 St: c02fc8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574450----T:  5574650 	 St: c03089a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574650----T:  5574850 	 St: c03089c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5574850----T:  5575050 	 St: c09f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5575050----T:  5575250 	 St: c0311180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5575250----T:  5575450 	 St: c0311180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5575450----T:  5575650 	 St: c03104c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5575650----T:  5575850 	 St: c0312140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5575850----T:  5576050 	 St: c03104c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576050----T:  5576250 	 St: c0312140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576250----T:  5576450 	 St: c0a11360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576450----T:  5576650 	 St: c11f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576650----T:  5576850 	 St: c0a22300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5576850----T:  5577050 	 St: c0a20980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577050----T:  5577250 	 St: c0a24280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577250----T:  5577450 	 St: c1211360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577450----T:  5577650 	 St: c1222300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577650----T:  5577850 	 St: c1220980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5577850----T:  5578050 	 St: c1224280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5578617----T:  5578817 	 St: c0322de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5578817----T:  5579017 	 St: c0322de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579017----T:  5579217 	 St: c0325640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579217----T:  5579417 	 St: c0325660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579417----T:  5579617 	 St: c0334160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579617----T:  5579817 	 St: c0334160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579817----T:  5580017 	 St: c03322c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580017----T:  5580217 	 St: c03322c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580217----T:  5580417 	 St: c0a45bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580417----T:  5580617 	 St: c0a4aca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580617----T:  5580817 	 St: c0a682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580817----T:  5581017 	 St: c0a645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581017----T:  5581217 	 St: c1245bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581217----T:  5581417 	 St: c124aca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581417----T:  5581617 	 St: c12682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581617----T:  5581817 	 St: c12645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582221----T:  5582421 	 St: c0336160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582421----T:  5582621 	 St: c0336160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582621----T:  5582821 	 St: c0340aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582821----T:  5583021 	 St: c0340ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583021----T:  5583221 	 St: c03421e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583221----T:  5583421 	 St: c03421e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583421----T:  5583621 	 St: c0a6c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583621----T:  5583821 	 St: c0a81560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583821----T:  5584021 	 St: c0a843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584021----T:  5584221 	 St: c126c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584221----T:  5584421 	 St: c1281560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584421----T:  5584621 	 St: c12843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585069----T:  5585269 	 St: c03490c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585269----T:  5585469 	 St: c03490c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585469----T:  5585669 	 St: c0347e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585669----T:  5585869 	 St: c0347e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585869----T:  5586069 	 St: c03501e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5586069----T:  5586269 	 St: c03501e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5586269----T:  5586469 	 St: c0351a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5586469----T:  5586669 	 St: c03518c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5586669----T:  5586869 	 St: c0351a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5586869----T:  5587069 	 St: c03518c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587069----T:  5587269 	 St: c0a92180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587269----T:  5587469 	 St: c0a8fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587469----T:  5587669 	 St: c0aa03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587669----T:  5587869 	 St: c0aa34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5587869----T:  5588069 	 St: c0aa3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588069----T:  5588269 	 St: c1292180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588269----T:  5588469 	 St: c128fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588469----T:  5588669 	 St: c12a03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588669----T:  5588869 	 St: c12a34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5588869----T:  5589069 	 St: c12a3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5589488----T:  5589688 	 St: c0359180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5589688----T:  5589888 	 St: c0359180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5589888----T:  5590088 	 St: c035c660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590088----T:  5590288 	 St: c035c660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590288----T:  5590488 	 St: c035e020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590488----T:  5590688 	 St: c035e020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590688----T:  5590888 	 St: c0362520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5590888----T:  5591088 	 St: c0362540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591088----T:  5591288 	 St: c0ab2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591288----T:  5591488 	 St: c0ab8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591488----T:  5591688 	 St: c0abc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591688----T:  5591888 	 St: c0ac4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591888----T:  5592088 	 St: c12b2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5592088----T:  5592288 	 St: c12b8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5592288----T:  5592488 	 St: c12bc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5592488----T:  5592688 	 St: c12c4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5593150----T:  5593350 	 St: c036b8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5593350----T:  5593550 	 St: c036b8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5593841----T:  5594041 	 St: c0ad71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5594115----T:  5594315 	 St: c037dea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5594315----T:  5594515 	 St: c037f220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5594515----T:  5594715 	 St: c037dea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5594715----T:  5594915 	 St: c037f220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5594915----T:  5595115 	 St: c12d71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5595115----T:  5595315 	 St: c0387780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5595315----T:  5595515 	 St: c03877a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5595515----T:  5595715 	 St: c038fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5595715----T:  5595915 	 St: c038fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5595915----T:  5596115 	 St: c0afbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596115----T:  5596315 	 St: c0afe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596315----T:  5596515 	 St: c0b0ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596515----T:  5596715 	 St: c0b1f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596715----T:  5596915 	 St: c12fbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596915----T:  5597115 	 St: c12fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597115----T:  5597315 	 St: c130ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597315----T:  5597515 	 St: c131f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5598093----T:  5598293 	 St: c039de80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5598293----T:  5598493 	 St: c039de80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5598692----T:  5598892 	 St: c0b42b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5598892----T:  5599092 	 St: c0b3bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599092----T:  5599292 	 St: c03adb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599292----T:  5599492 	 St: c03adb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599492----T:  5599692 	 St: c03b5ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599692----T:  5599892 	 St: c03b5ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5599892----T:  5600092 	 St: c1342b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5600092----T:  5600292 	 St: c133bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5600292----T:  5600492 	 St: c0b5b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5600492----T:  5600692 	 St: c0b6bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5600883----T:  5601083 	 St: c135b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5601083----T:  5601283 	 St: c136bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5601283----T:  5601483 	 St: c03bf5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5601483----T:  5601683 	 St: c03bf5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5601683----T:  5601883 	 St: c03c2980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5601883----T:  5602083 	 St: c03c3380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602083----T:  5602283 	 St: c03c2980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602283----T:  5602483 	 St: c03c33a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602483----T:  5602683 	 St: c0b7ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602683----T:  5602883 	 St: c0b85300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5602883----T:  5603083 	 St: c0b86720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5603083----T:  5603283 	 St: c137ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5603283----T:  5603483 	 St: c1385300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5603483----T:  5603683 	 St: c1386720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604132----T:  5604332 	 St: c03c9fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604332----T:  5604532 	 St: c03c9fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604532----T:  5604732 	 St: c03c7b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604732----T:  5604932 	 St: c03c7b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5604932----T:  5605132 	 St: c03cd500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5605132----T:  5605332 	 St: c03cd500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5605332----T:  5605532 	 St: c03d2bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5605532----T:  5605732 	 St: c03d2bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5605732----T:  5605932 	 St: c0b93fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5605932----T:  5606132 	 St: c0b8f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606132----T:  5606332 	 St: c0b9aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606332----T:  5606532 	 St: c0ba5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606532----T:  5606732 	 St: c1393fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606732----T:  5606932 	 St: c138f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5606932----T:  5607132 	 St: c139aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5607132----T:  5607332 	 St: c13a5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5607897----T:  5608097 	 St: c03e2280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608097----T:  5608297 	 St: c03e2280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608297----T:  5608497 	 St: c03e1b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608497----T:  5608697 	 St: c03e1b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608697----T:  5608897 	 St: c03e9120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5608897----T:  5609097 	 St: c03e9140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609097----T:  5609297 	 St: c0bc4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609297----T:  5609497 	 St: c0bc36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609497----T:  5609697 	 St: c0bd2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609697----T:  5609897 	 St: c13c4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5609897----T:  5610097 	 St: c13c36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5610097----T:  5610297 	 St: c13d2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5610785----T:  5610985 	 St: c03f4520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5610985----T:  5611185 	 St: c03f4520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611185----T:  5611385 	 St: c03f67e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611385----T:  5611585 	 St: c03f6e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611585----T:  5611785 	 St: c03f67e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611785----T:  5611985 	 St: c03f6e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5611985----T:  5612185 	 St: c03fca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612185----T:  5612385 	 St: c03fca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612385----T:  5612585 	 St: c0be8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612585----T:  5612785 	 St: c0becfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612785----T:  5612985 	 St: c0bedc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5612985----T:  5613185 	 St: c0bf94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5613185----T:  5613385 	 St: c13e8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5613385----T:  5613585 	 St: c13ecfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5613585----T:  5613785 	 St: c13edc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5613785----T:  5613985 	 St: c13f94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5837657----T:  5879494 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(28.249155)
F:  6101644----T:  6332618 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(155.958130)
F:  6102182----T:  6102382 	 St: c0001f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6102382----T:  6102582 	 St: c0001f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6102582----T:  6102782 	 St: c000b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6102782----T:  6102982 	 St: c000b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6102982----T:  6103182 	 St: c000e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6103182----T:  6103382 	 St: c000e900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6103382----T:  6103582 	 St: c000e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6103582----T:  6103782 	 St: c000e900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6103782----T:  6103982 	 St: c0014f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6103982----T:  6104182 	 St: c0014e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6104182----T:  6104382 	 St: c0014f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6104382----T:  6104582 	 St: c0014e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6104582----T:  6104782 	 St: c0403ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6104782----T:  6104982 	 St: c0417140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6104982----T:  6105182 	 St: c041c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6105182----T:  6105382 	 St: c041d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6105382----T:  6105582 	 St: c0429e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6105582----T:  6105782 	 St: c0429cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6105782----T:  6105982 	 St: c0c03ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6105982----T:  6106182 	 St: c0c17140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6106182----T:  6106382 	 St: c0c1c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6106382----T:  6106582 	 St: c0c1d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6106582----T:  6106782 	 St: c0c29e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6106782----T:  6106982 	 St: c0c29cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6107622----T:  6107822 	 St: c001f860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6107822----T:  6108022 	 St: c001f860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6108022----T:  6108222 	 St: c0020040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6108222----T:  6108422 	 St: c00204a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6108422----T:  6108622 	 St: c00204a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6108622----T:  6108822 	 St: c0020040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6108822----T:  6109022 	 St: c0025940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6109022----T:  6109222 	 St: c0025940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6109222----T:  6109422 	 St: c043f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6109422----T:  6109622 	 St: c0440940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6109622----T:  6109822 	 St: c0440080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6109822----T:  6110022 	 St: c044b280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6110022----T:  6110222 	 St: c0c3f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6110222----T:  6110422 	 St: c0c40940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6110422----T:  6110622 	 St: c0c40080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6110622----T:  6110822 	 St: c0c4b280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6111534----T:  6111734 	 St: c0037a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6111734----T:  6111934 	 St: c0037a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6111934----T:  6112134 	 St: c0043100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6112134----T:  6112334 	 St: c0043100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6112334----T:  6112534 	 St: c0044600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6112534----T:  6112734 	 St: c0044600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6112734----T:  6112934 	 St: c0049a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6112934----T:  6113134 	 St: c0049a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6113134----T:  6113334 	 St: c004c680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6113334----T:  6113534 	 St: c004c6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6113534----T:  6113734 	 St: c046f4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6113734----T:  6113934 	 St: c0486220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6113934----T:  6114134 	 St: c0488c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6114134----T:  6114334 	 St: c0493440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6114334----T:  6114534 	 St: c0498d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6114534----T:  6114734 	 St: c0c6f4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6114734----T:  6114934 	 St: c0c86220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6114934----T:  6115134 	 St: c0c88c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6115134----T:  6115334 	 St: c0c93440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6115334----T:  6115534 	 St: c0c98d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6116205----T:  6116405 	 St: c0056b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6116405----T:  6116605 	 St: c0056b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6116605----T:  6116805 	 St: c005b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6116805----T:  6117005 	 St: c005b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6117005----T:  6117205 	 St: c005db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6117205----T:  6117405 	 St: c005db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6117405----T:  6117605 	 St: c0060a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6117605----T:  6117805 	 St: c0060a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6117805----T:  6118005 	 St: c0064340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6118005----T:  6118205 	 St: c0064340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6118205----T:  6118405 	 St: c00651e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6118405----T:  6118605 	 St: c00651e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6118605----T:  6118805 	 St: c0067100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6118805----T:  6119005 	 St: c0067120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6119005----T:  6119205 	 St: c04ad660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6119205----T:  6119405 	 St: c04b72e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6119405----T:  6119605 	 St: c04bb6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6119605----T:  6119805 	 St: c04c1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6119805----T:  6120005 	 St: c04c8680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6120005----T:  6120205 	 St: c04ca3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6120205----T:  6120405 	 St: c04ce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6120405----T:  6120605 	 St: c0cad660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6120605----T:  6120805 	 St: c0cb72e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6120805----T:  6121005 	 St: c0cbb6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6121005----T:  6121205 	 St: c0cc1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6121205----T:  6121405 	 St: c0cc8680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6121405----T:  6121605 	 St: c0cca3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6121605----T:  6121805 	 St: c0cce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6122336----T:  6122536 	 St: c006ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6122536----T:  6122736 	 St: c006ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6122736----T:  6122936 	 St: c00758c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6122936----T:  6123136 	 St: c00758c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6123136----T:  6123336 	 St: c04d5a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6123415----T:  6123615 	 St: c04eb1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6123724----T:  6123924 	 St: c0cd5a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6123924----T:  6124124 	 St: c007f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6124124----T:  6124324 	 St: c007f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6124324----T:  6124524 	 St: c0088960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6124524----T:  6124724 	 St: c0088960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6124724----T:  6124924 	 St: c0ceb1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6124924----T:  6125124 	 St: c008a360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6125124----T:  6125324 	 St: c008a360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6125324----T:  6125524 	 St: c008c1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6125524----T:  6125724 	 St: c008c1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6125724----T:  6125924 	 St: c04fea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6125924----T:  6126124 	 St: c05112e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126124----T:  6126324 	 St: c05146e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126324----T:  6126524 	 St: c0518340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126524----T:  6126724 	 St: c0cfea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126724----T:  6126924 	 St: c0d112e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126924----T:  6127124 	 St: c0d146e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6127124----T:  6127324 	 St: c0d18340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6127840----T:  6128040 	 St: c008d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6128040----T:  6128240 	 St: c008d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6128240----T:  6128440 	 St: c0090040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6128440----T:  6128640 	 St: c0090040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6128640----T:  6128840 	 St: c00958c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6128840----T:  6129040 	 St: c00958c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129040----T:  6129240 	 St: c0091760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129240----T:  6129440 	 St: c00985c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129440----T:  6129640 	 St: c0091760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129640----T:  6129840 	 St: c00985e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129840----T:  6130040 	 St: c009c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130040----T:  6130240 	 St: c009c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130240----T:  6130440 	 St: c009fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130440----T:  6130640 	 St: c009f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130640----T:  6130840 	 St: c009fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130840----T:  6131040 	 St: c009f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131040----T:  6131240 	 St: c051a400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131240----T:  6131440 	 St: c0520080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131440----T:  6131640 	 St: c052b1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131640----T:  6131840 	 St: c0522ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131840----T:  6132040 	 St: c0530ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132040----T:  6132240 	 St: c0538be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132240----T:  6132440 	 St: c053f880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132440----T:  6132640 	 St: c053e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132640----T:  6132840 	 St: c0d1a400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132840----T:  6133040 	 St: c0d20080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133040----T:  6133240 	 St: c0d2b1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133240----T:  6133440 	 St: c0d22ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133440----T:  6133640 	 St: c0d30ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133640----T:  6133840 	 St: c0d38be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133840----T:  6134040 	 St: c0d3f880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6134040----T:  6134240 	 St: c0d3e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6134878----T:  6135078 	 St: c00a8b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135078----T:  6135278 	 St: c00a8b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135278----T:  6135478 	 St: c00ab6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135478----T:  6135678 	 St: c00ab6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135678----T:  6135878 	 St: c055d980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135878----T:  6136078 	 St: c00b5a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136078----T:  6136278 	 St: c00b5a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136278----T:  6136478 	 St: c00b6aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136478----T:  6136678 	 St: c00b6aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136678----T:  6136878 	 St: c00bb9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136878----T:  6137078 	 St: c00bc280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137078----T:  6137278 	 St: c00bb9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137278----T:  6137478 	 St: c00bc280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137478----T:  6137678 	 St: c0551620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137678----T:  6137878 	 St: c0556dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137878----T:  6138078 	 St: c0d5d980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138078----T:  6138278 	 St: c056b500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138278----T:  6138478 	 St: c056d560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138478----T:  6138678 	 St: c0577340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138678----T:  6138878 	 St: c0578500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138878----T:  6139078 	 St: c0d51620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139078----T:  6139278 	 St: c0d56dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139278----T:  6139478 	 St: c0d6b500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139478----T:  6139678 	 St: c0d6d560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139678----T:  6139878 	 St: c0d77340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6139878----T:  6140078 	 St: c0d78500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140602----T:  6140802 	 St: c00bdda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140802----T:  6141002 	 St: c00bdda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141002----T:  6141202 	 St: c00c7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141202----T:  6141402 	 St: c00c73c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141402----T:  6141602 	 St: c00c7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141602----T:  6141802 	 St: c00c73c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141802----T:  6142002 	 St: c00caae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142002----T:  6142202 	 St: c00caae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142202----T:  6142402 	 St: c00ce960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142402----T:  6142602 	 St: c00ce960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142602----T:  6142802 	 St: c057bb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142802----T:  6143002 	 St: c058f240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143002----T:  6143202 	 St: c058e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143202----T:  6143402 	 St: c05955c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143402----T:  6143602 	 St: c059d2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143602----T:  6143802 	 St: c0d7bb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6143802----T:  6144002 	 St: c0d8f240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144002----T:  6144202 	 St: c0d8e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144202----T:  6144402 	 St: c0d955c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144402----T:  6144602 	 St: c0d9d2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145148----T:  6145348 	 St: c00d5740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145348----T:  6145548 	 St: c00d5740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145548----T:  6145748 	 St: c00da980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145748----T:  6145948 	 St: c00da980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145948----T:  6146148 	 St: c00d95a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146148----T:  6146348 	 St: c00d95a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146348----T:  6146548 	 St: c00df5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146548----T:  6146748 	 St: c00df5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146748----T:  6146948 	 St: c00e1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146948----T:  6147148 	 St: c00e1fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147148----T:  6147348 	 St: c00e1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147348----T:  6147548 	 St: c00e1fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147548----T:  6147748 	 St: c05aae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147748----T:  6147948 	 St: c05b5300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147948----T:  6148148 	 St: c05b2b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148148----T:  6148348 	 St: c05beb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148348----T:  6148548 	 St: c05c3300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148548----T:  6148748 	 St: c05c3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148748----T:  6148948 	 St: c0daae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148948----T:  6149148 	 St: c0db5300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149148----T:  6149348 	 St: c0db2b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149348----T:  6149548 	 St: c0dbeb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149548----T:  6149748 	 St: c0dc3300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149748----T:  6149948 	 St: c0dc3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150464----T:  6150664 	 St: c00ea820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150664----T:  6150864 	 St: c00ea820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150864----T:  6151064 	 St: c00ec800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6151064----T:  6151264 	 St: c00e96e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6151264----T:  6151464 	 St: c00ec800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6151464----T:  6151664 	 St: c00e96e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6151664----T:  6151864 	 St: c00efb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6151864----T:  6152064 	 St: c00efb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152064----T:  6152264 	 St: c00f3480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152264----T:  6152464 	 St: c00f3480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152464----T:  6152664 	 St: c00f2360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152664----T:  6152864 	 St: c00f2360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152864----T:  6153064 	 St: c00f9240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153064----T:  6153264 	 St: c00f9240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153264----T:  6153464 	 St: c00fb8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153464----T:  6153664 	 St: c00fb8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153664----T:  6153864 	 St: c05d5060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153864----T:  6154064 	 St: c05d9000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6154064----T:  6154264 	 St: c05d2dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6154264----T:  6154464 	 St: c05df6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6154464----T:  6154664 	 St: c05e6900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6154664----T:  6154864 	 St: c05e46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6154864----T:  6155064 	 St: c05f2480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6155064----T:  6155264 	 St: c05f71e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6155264----T:  6155464 	 St: c0dd5060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6155464----T:  6155664 	 St: c0dd9000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6155664----T:  6155864 	 St: c0dd2dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6155864----T:  6156064 	 St: c0ddf6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6156064----T:  6156264 	 St: c0de6900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6156264----T:  6156464 	 St: c0de46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6156464----T:  6156664 	 St: c0df2480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6156664----T:  6156864 	 St: c0df71e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6157845----T:  6158045 	 St: c010f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6158045----T:  6158245 	 St: c010f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6158245----T:  6158445 	 St: c0110560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6158445----T:  6158645 	 St: c0110560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6158645----T:  6158845 	 St: c0114ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6158845----T:  6159045 	 St: c0115740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6159045----T:  6159245 	 St: c01153c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6159245----T:  6159445 	 St: c0114ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6159445----T:  6159645 	 St: c0115740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6159645----T:  6159845 	 St: c01153c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6159845----T:  6160045 	 St: c011ab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6160045----T:  6160245 	 St: c011ab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6160245----T:  6160445 	 St: c011baa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6160445----T:  6160645 	 St: c011baa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6160645----T:  6160845 	 St: c011c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6160845----T:  6161045 	 St: c011c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6161045----T:  6161245 	 St: c0120000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6161245----T:  6161445 	 St: c0120000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6161445----T:  6161645 	 St: c061ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6161645----T:  6161845 	 St: c0620ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6161845----T:  6162045 	 St: c0629740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6162045----T:  6162245 	 St: c062ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6162245----T:  6162445 	 St: c062a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6162445----T:  6162645 	 St: c0635700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6162645----T:  6162845 	 St: c0637560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6162845----T:  6163045 	 St: c0639160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6163045----T:  6163245 	 St: c0640020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6163245----T:  6163445 	 St: c0e1ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6163445----T:  6163645 	 St: c0e20ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6163645----T:  6163845 	 St: c0e29740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6163845----T:  6164045 	 St: c0e2ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6164045----T:  6164245 	 St: c0e2a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6164245----T:  6164445 	 St: c0e35700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6164445----T:  6164645 	 St: c0e37560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6164645----T:  6164845 	 St: c0e39160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6164845----T:  6165045 	 St: c0e40020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6165608----T:  6165808 	 St: c0125d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6165808----T:  6166008 	 St: c0125d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6166008----T:  6166208 	 St: c0127820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6166208----T:  6166408 	 St: c0127820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6166408----T:  6166608 	 St: c012e1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6166608----T:  6166808 	 St: c012e1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6166808----T:  6167008 	 St: c0130740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6167008----T:  6167208 	 St: c0130740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6167208----T:  6167408 	 St: c0136680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6167408----T:  6167608 	 St: c0136680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6167608----T:  6167808 	 St: c064ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6167808----T:  6168008 	 St: c064f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6168008----T:  6168208 	 St: c065c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6168208----T:  6168408 	 St: c0660ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6168408----T:  6168608 	 St: c066cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6168608----T:  6168808 	 St: c0e4ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6168808----T:  6169008 	 St: c0e4f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6169008----T:  6169208 	 St: c0e5c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6169208----T:  6169408 	 St: c0e60ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6169408----T:  6169608 	 St: c0e6cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6169999----T:  6170199 	 St: c0138de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6170199----T:  6170399 	 St: c0138de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6170688----T:  6170888 	 St: c0671bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6170920----T:  6171120 	 St: c01486a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171120----T:  6171320 	 St: c014b080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171320----T:  6171520 	 St: c01486a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171520----T:  6171720 	 St: c014b080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171720----T:  6171920 	 St: c0148ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6171920----T:  6172120 	 St: c0148ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172120----T:  6172320 	 St: c01519e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172320----T:  6172520 	 St: c01519e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172520----T:  6172720 	 St: c0153680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172720----T:  6172920 	 St: c0154b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6172920----T:  6173120 	 St: c0153680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173120----T:  6173320 	 St: c0154b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173320----T:  6173520 	 St: c0e71bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173520----T:  6173720 	 St: c0690d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173720----T:  6173920 	 St: c0696120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6173920----T:  6174120 	 St: c0691760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6174120----T:  6174320 	 St: c06a33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6174320----T:  6174520 	 St: c06a6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6174520----T:  6174720 	 St: c06a9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6174720----T:  6174920 	 St: c0e90d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6174920----T:  6175120 	 St: c0e96120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6175120----T:  6175320 	 St: c0e91760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6175320----T:  6175520 	 St: c0ea33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6175520----T:  6175720 	 St: c0ea6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6175720----T:  6175920 	 St: c0ea9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6176523----T:  6176723 	 St: c0160800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6176723----T:  6176923 	 St: c0160800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6176923----T:  6177123 	 St: c01671a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177123----T:  6177323 	 St: c01671a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177323----T:  6177523 	 St: c0169880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177523----T:  6177723 	 St: c0169880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177723----T:  6177923 	 St: c016cde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6177923----T:  6178123 	 St: c016cde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178123----T:  6178323 	 St: c0173a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178323----T:  6178523 	 St: c0173a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178523----T:  6178723 	 St: c06c1000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178723----T:  6178923 	 St: c06ce360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6178923----T:  6179123 	 St: c06d3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179123----T:  6179323 	 St: c06d9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179323----T:  6179523 	 St: c06e74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179523----T:  6179723 	 St: c0ec1000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179723----T:  6179923 	 St: c0ece360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6179923----T:  6180123 	 St: c0ed3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6180123----T:  6180323 	 St: c0ed9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6180323----T:  6180523 	 St: c0ee74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6181124----T:  6181324 	 St: c0179d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6181324----T:  6181524 	 St: c0179d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6181524----T:  6181724 	 St: c0184220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6181724----T:  6181924 	 St: c0184220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6181924----T:  6182124 	 St: c018b380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6182124----T:  6182324 	 St: c018ca00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6182324----T:  6182524 	 St: c018b4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6182524----T:  6182724 	 St: c018b380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6182724----T:  6182924 	 St: c018ca00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6182924----T:  6183124 	 St: c018b4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6183124----T:  6183324 	 St: c06f3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6183324----T:  6183524 	 St: c0708460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6183524----T:  6183724 	 St: c0716700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6183724----T:  6183924 	 St: c0719420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6183924----T:  6184124 	 St: c0716980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6184124----T:  6184324 	 St: c0ef3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6184324----T:  6184524 	 St: c0f08460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6184524----T:  6184724 	 St: c0f16700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6184724----T:  6184924 	 St: c0f19420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6184924----T:  6185124 	 St: c0f16980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6185670----T:  6185870 	 St: c018fd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6185870----T:  6186070 	 St: c018fd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6186070----T:  6186270 	 St: c0195820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6186270----T:  6186470 	 St: c0195820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6186470----T:  6186670 	 St: c0199b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6186670----T:  6186870 	 St: c019ab40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6186870----T:  6187070 	 St: c0199b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6187070----T:  6187270 	 St: c019ab40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6187270----T:  6187470 	 St: c019e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6187470----T:  6187670 	 St: c019e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6187670----T:  6187870 	 St: c01a2a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6187870----T:  6188070 	 St: c01a2a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6188070----T:  6188270 	 St: c071fac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6188270----T:  6188470 	 St: c072b040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6188470----T:  6188670 	 St: c0733600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6188670----T:  6188870 	 St: c07356a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6188870----T:  6189070 	 St: c073cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6189070----T:  6189270 	 St: c0745500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6189270----T:  6189470 	 St: c0f1fac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6189470----T:  6189670 	 St: c0f2b040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6189670----T:  6189870 	 St: c0f33600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6189870----T:  6190070 	 St: c0f356a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6190070----T:  6190270 	 St: c0f3cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6190270----T:  6190470 	 St: c0f45500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6191001----T:  6191201 	 St: c01a4aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6191201----T:  6191401 	 St: c01a6f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6191401----T:  6191601 	 St: c01a4aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6191601----T:  6191801 	 St: c01a6f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6191801----T:  6192001 	 St: c01a5c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6192001----T:  6192201 	 St: c01a9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6192201----T:  6192401 	 St: c01a5c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6192401----T:  6192601 	 St: c01a9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6192601----T:  6192801 	 St: c01aaec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6192801----T:  6193001 	 St: c01af720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6193001----T:  6193201 	 St: c01aaec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6193201----T:  6193401 	 St: c01af720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6193401----T:  6193601 	 St: c0749540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6193601----T:  6193801 	 St: c074de20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6193801----T:  6194001 	 St: c074b860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6194001----T:  6194201 	 St: c0752900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6194201----T:  6194401 	 St: c0755d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6194401----T:  6194601 	 St: c075ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6194601----T:  6194801 	 St: c0f49540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6194801----T:  6195001 	 St: c0f4de20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6195001----T:  6195201 	 St: c0f4b860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6195201----T:  6195401 	 St: c0f52900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6195401----T:  6195601 	 St: c0f55d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6195601----T:  6195801 	 St: c0f5ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6196438----T:  6196638 	 St: c01c1380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6196638----T:  6196838 	 St: c01c1380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6196838----T:  6197038 	 St: c01c8540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6197038----T:  6197238 	 St: c01c8540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6197238----T:  6197438 	 St: c01ce100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6197438----T:  6197638 	 St: c01ce100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6197638----T:  6197838 	 St: c01cff40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6197838----T:  6198038 	 St: c01cff40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6198038----T:  6198238 	 St: c01d1e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6198238----T:  6198438 	 St: c01d1e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6198438----T:  6198638 	 St: c0782720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6198638----T:  6198838 	 St: c0790aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6198838----T:  6199038 	 St: c079c200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6199038----T:  6199238 	 St: c079fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6199238----T:  6199438 	 St: c07a3c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6199438----T:  6199638 	 St: c0f82720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6199638----T:  6199838 	 St: c0f90aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6199838----T:  6200038 	 St: c0f9c200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6200038----T:  6200238 	 St: c0f9fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6200238----T:  6200438 	 St: c0fa3c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6201044----T:  6201244 	 St: c01db080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6201244----T:  6201444 	 St: c01db080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6201444----T:  6201644 	 St: c01de380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6201644----T:  6201844 	 St: c01dba80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6201844----T:  6202044 	 St: c01de380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6202044----T:  6202244 	 St: c01e0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6202244----T:  6202444 	 St: c01dba80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6202444----T:  6202644 	 St: c01e0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6202644----T:  6202844 	 St: c01e2c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6202844----T:  6203044 	 St: c01e2c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6203044----T:  6203244 	 St: c01e4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6203244----T:  6203444 	 St: c01e4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6203444----T:  6203644 	 St: c01e7ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6203644----T:  6203844 	 St: c01e7ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6203844----T:  6204044 	 St: c01e98a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6204044----T:  6204244 	 St: c01e98a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6204244----T:  6204444 	 St: c01eb720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6204444----T:  6204644 	 St: c01eb720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6204644----T:  6204844 	 St: c07b6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6204844----T:  6205044 	 St: c07bc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6205044----T:  6205244 	 St: c07b7500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6205244----T:  6205444 	 St: c07c04e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6205444----T:  6205644 	 St: c07c5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6205644----T:  6205844 	 St: c07c9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6205844----T:  6206044 	 St: c07cf740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6206044----T:  6206244 	 St: c07d3140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6206244----T:  6206444 	 St: c07d6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6206444----T:  6206644 	 St: c0fb6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6206644----T:  6206844 	 St: c0fbc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6206844----T:  6207044 	 St: c0fb7500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6207044----T:  6207244 	 St: c0fc04e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6207244----T:  6207444 	 St: c0fc5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6207444----T:  6207644 	 St: c0fc9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6207644----T:  6207844 	 St: c0fcf740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6207844----T:  6208044 	 St: c0fd3140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6208044----T:  6208244 	 St: c0fd6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6208635----T:  6208835 	 St: c01eeea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6208835----T:  6209035 	 St: c01eeea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6209035----T:  6209235 	 St: c01f0b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6209235----T:  6209435 	 St: c01ef7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6209435----T:  6209635 	 St: c01f0b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6209635----T:  6209835 	 St: c01f3a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6209835----T:  6210035 	 St: c01ef7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6210035----T:  6210235 	 St: c01f3a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6210235----T:  6210435 	 St: c01f5f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6210435----T:  6210635 	 St: c01f5f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6210635----T:  6210835 	 St: c01f9aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6210835----T:  6211035 	 St: c01f9aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6211035----T:  6211235 	 St: c07ddd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6211235----T:  6211435 	 St: c07e16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6211435----T:  6211635 	 St: c07defe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6211635----T:  6211835 	 St: c07e74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6211835----T:  6212035 	 St: c07ebe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6212035----T:  6212235 	 St: c07f3560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6212235----T:  6212435 	 St: c0fddd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6212435----T:  6212635 	 St: c0fe16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6212635----T:  6212835 	 St: c0fdefe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6212835----T:  6213035 	 St: c0fe74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6213035----T:  6213235 	 St: c0febe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6213235----T:  6213435 	 St: c0ff3560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6213948----T:  6214148 	 St: c01fe820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6214148----T:  6214348 	 St: c01fe820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6214348----T:  6214548 	 St: c0203440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6214548----T:  6214748 	 St: c0203460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6214748----T:  6214948 	 St: c020ac80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6214948----T:  6215148 	 St: c020ac80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6215148----T:  6215348 	 St: c020e720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6215348----T:  6215548 	 St: c020e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6215548----T:  6215748 	 St: c020e740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6215748----T:  6215948 	 St: c020e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6215948----T:  6216148 	 St: c07fd060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6216148----T:  6216348 	 St: c08068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6216348----T:  6216548 	 St: c0815900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6216548----T:  6216748 	 St: c081ce60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6216748----T:  6216948 	 St: c081cc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6216948----T:  6217148 	 St: c0ffd060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6217148----T:  6217348 	 St: c10068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6217348----T:  6217548 	 St: c1015900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6217548----T:  6217748 	 St: c101ce60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6217748----T:  6217948 	 St: c101cc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6218599----T:  6218799 	 St: c021c680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6218799----T:  6218999 	 St: c021c680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6218999----T:  6219199 	 St: c0220720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6219199----T:  6219399 	 St: c0220720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6219399----T:  6219599 	 St: c0227e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6219599----T:  6219799 	 St: c0227e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6219799----T:  6219999 	 St: c022cca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6219999----T:  6220199 	 St: c022ca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6220199----T:  6220399 	 St: c022cca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6220399----T:  6220599 	 St: c022ca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6220599----T:  6220799 	 St: c0838d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6220799----T:  6220999 	 St: c0840e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6220999----T:  6221199 	 St: c084fc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6221199----T:  6221399 	 St: c0859940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6221399----T:  6221599 	 St: c0859520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6221599----T:  6221799 	 St: c1038d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6221799----T:  6221999 	 St: c1040e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6221999----T:  6222199 	 St: c104fc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6222199----T:  6222399 	 St: c1059940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6222399----T:  6222599 	 St: c1059520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6223137----T:  6223337 	 St: c022fb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6223337----T:  6223537 	 St: c022fb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6223537----T:  6223737 	 St: c023a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6223737----T:  6223937 	 St: c023ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6223937----T:  6224137 	 St: c023a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6224137----T:  6224337 	 St: c023ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6224337----T:  6224537 	 St: c0237c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6224537----T:  6224737 	 St: c0237c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6224737----T:  6224937 	 St: c023f4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6224937----T:  6225137 	 St: c023f4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6225137----T:  6225337 	 St: c085f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6225337----T:  6225537 	 St: c0875340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6225537----T:  6225737 	 St: c0875ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6225737----T:  6225937 	 St: c086f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6225937----T:  6226137 	 St: c087e960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6226137----T:  6226337 	 St: c105f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6226337----T:  6226537 	 St: c1075340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6226537----T:  6226737 	 St: c1075ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6226737----T:  6226937 	 St: c106f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6226937----T:  6227137 	 St: c107e960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6228112----T:  6228312 	 St: c0255e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6228312----T:  6228512 	 St: c0255e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6228512----T:  6228712 	 St: c025f580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6228712----T:  6228912 	 St: c025f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6228912----T:  6229112 	 St: c0264560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6229112----T:  6229312 	 St: c0264560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6229312----T:  6229512 	 St: c08abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6229512----T:  6229712 	 St: c08beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6229712----T:  6229912 	 St: c08c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6229912----T:  6230112 	 St: c10abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6230112----T:  6230312 	 St: c10beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6230312----T:  6230512 	 St: c10c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6231050----T:  6231250 	 St: c026b500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6231250----T:  6231450 	 St: c026b500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6231450----T:  6231650 	 St: c026fa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6231650----T:  6231850 	 St: c026fa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6231850----T:  6232050 	 St: c0273da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6232050----T:  6232250 	 St: c0273da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6232250----T:  6232450 	 St: c0278640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6232450----T:  6232650 	 St: c0278640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6232650----T:  6232850 	 St: c08d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6232850----T:  6233050 	 St: c08df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6233050----T:  6233250 	 St: c08e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6233250----T:  6233450 	 St: c08f0c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6233450----T:  6233650 	 St: c10d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6233650----T:  6233850 	 St: c10df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6233850----T:  6234050 	 St: c10e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6234050----T:  6234250 	 St: c10f0c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6234784----T:  6234984 	 St: c027dba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6234984----T:  6235184 	 St: c027dba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6235184----T:  6235384 	 St: c0280b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6235384----T:  6235584 	 St: c0280b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6235584----T:  6235784 	 St: c0288040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6235784----T:  6235984 	 St: c0288ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6235984----T:  6236184 	 St: c028a9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6236184----T:  6236384 	 St: c0288040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6236384----T:  6236584 	 St: c0288ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6236584----T:  6236784 	 St: c028afe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6236784----T:  6236984 	 St: c028a9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6236984----T:  6237184 	 St: c028afe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6237184----T:  6237384 	 St: c028a4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6237384----T:  6237584 	 St: c028a4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6237584----T:  6237784 	 St: c0290160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6237784----T:  6237984 	 St: c0290160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6237984----T:  6238184 	 St: c08fb760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6238184----T:  6238384 	 St: c09016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6238384----T:  6238584 	 St: c0910080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6238584----T:  6238784 	 St: c09119c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6238784----T:  6238984 	 St: c09153a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6238984----T:  6239184 	 St: c0915fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6239184----T:  6239384 	 St: c0914980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6239384----T:  6239584 	 St: c09202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6239584----T:  6239784 	 St: c10fb760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6239784----T:  6239984 	 St: c11016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6239984----T:  6240184 	 St: c1110080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6240184----T:  6240384 	 St: c11119c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6240384----T:  6240584 	 St: c11153a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6240584----T:  6240784 	 St: c1115fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6240784----T:  6240984 	 St: c1114980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6240984----T:  6241184 	 St: c11202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6241707----T:  6241907 	 St: c0295fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6241907----T:  6242107 	 St: c02974e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6242107----T:  6242307 	 St: c0295fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6242307----T:  6242507 	 St: c02974e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6242507----T:  6242707 	 St: c0298080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6242707----T:  6242907 	 St: c0298080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6242907----T:  6243107 	 St: c02a2380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6243107----T:  6243307 	 St: c02a2380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6243307----T:  6243507 	 St: c02a7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6243507----T:  6243707 	 St: c02a7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6243707----T:  6243907 	 St: c02a8b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6243907----T:  6244107 	 St: c02a8b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6244107----T:  6244307 	 St: c092bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6244307----T:  6244507 	 St: c092e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6244507----T:  6244707 	 St: c0930100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6244707----T:  6244907 	 St: c0944700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6244907----T:  6245107 	 St: c094fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6245107----T:  6245307 	 St: c0951640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6245307----T:  6245507 	 St: c112bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6245507----T:  6245707 	 St: c112e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6245707----T:  6245907 	 St: c1130100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6245907----T:  6246107 	 St: c1144700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6246107----T:  6246307 	 St: c114fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6246307----T:  6246507 	 St: c1151640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6247104----T:  6247304 	 St: c02ae7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6247304----T:  6247504 	 St: c02b1400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6247504----T:  6247704 	 St: c02ae7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6247704----T:  6247904 	 St: c02b1400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6247904----T:  6248104 	 St: c02b1260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6248104----T:  6248304 	 St: c02b1260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6248304----T:  6248504 	 St: c02b6ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6248504----T:  6248704 	 St: c02b6ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6248704----T:  6248904 	 St: c02bcf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6248904----T:  6249104 	 St: c02bcf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6249104----T:  6249304 	 St: c02c2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6249304----T:  6249504 	 St: c02c2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6249504----T:  6249704 	 St: c095cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6249704----T:  6249904 	 St: c0962800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6249904----T:  6250104 	 St: c09624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6250104----T:  6250304 	 St: c096dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6250304----T:  6250504 	 St: c0979ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6250504----T:  6250704 	 St: c0985a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6250704----T:  6250904 	 St: c115cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6250904----T:  6251104 	 St: c1162800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6251104----T:  6251304 	 St: c11624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6251304----T:  6251504 	 St: c116dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6251504----T:  6251704 	 St: c1179ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6251704----T:  6251904 	 St: c1185a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6252506----T:  6252706 	 St: c02c8820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6252706----T:  6252906 	 St: c02c8960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6252906----T:  6253106 	 St: c02c8820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6253106----T:  6253306 	 St: c02c8960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6253306----T:  6253506 	 St: c02d05e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6253506----T:  6253706 	 St: c02d05e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6253706----T:  6253906 	 St: c02d2220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6253906----T:  6254106 	 St: c02d2220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6254106----T:  6254306 	 St: c02d5360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6254306----T:  6254506 	 St: c02d5360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6254506----T:  6254706 	 St: c02d6c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6254706----T:  6254906 	 St: c02d6c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6254906----T:  6255106 	 St: c02dc4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255106----T:  6255306 	 St: c02dc4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255306----T:  6255506 	 St: c0991040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255506----T:  6255706 	 St: c09912e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255706----T:  6255906 	 St: c09a0bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255906----T:  6256106 	 St: c09a4460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6256106----T:  6256306 	 St: c09aa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6256306----T:  6256506 	 St: c09ad8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6256506----T:  6256706 	 St: c09b89e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6256706----T:  6256906 	 St: c1191040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6256906----T:  6257106 	 St: c11912e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6257106----T:  6257306 	 St: c11a0bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6257306----T:  6257506 	 St: c11a4460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6257506----T:  6257706 	 St: c11aa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6257706----T:  6257906 	 St: c11ad8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6257906----T:  6258106 	 St: c11b89e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6258645----T:  6258845 	 St: c02df4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6258845----T:  6259045 	 St: c02e05c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6259045----T:  6259245 	 St: c02df500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6259245----T:  6259445 	 St: c02e05e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6259445----T:  6259645 	 St: c02ee520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6259645----T:  6259845 	 St: c02eeec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6259845----T:  6260045 	 St: c02ee520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6260045----T:  6260245 	 St: c02eeec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6260245----T:  6260445 	 St: c09be9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6260445----T:  6260645 	 St: c09c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6260645----T:  6260845 	 St: c09dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6260845----T:  6261045 	 St: c09ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6261045----T:  6261245 	 St: c11be9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6261245----T:  6261445 	 St: c11c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6261445----T:  6261645 	 St: c11dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6261645----T:  6261845 	 St: c11ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6262424----T:  6262624 	 St: c02f8f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6262624----T:  6262824 	 St: c02f8f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6262824----T:  6263024 	 St: c02f99e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6263024----T:  6263224 	 St: c02f99e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6263224----T:  6263424 	 St: c02fdda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6263424----T:  6263624 	 St: c02fdda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6263624----T:  6263824 	 St: c0306680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6263824----T:  6264024 	 St: c0306680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6264024----T:  6264224 	 St: c030a7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6264224----T:  6264424 	 St: c030a440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6264424----T:  6264624 	 St: c0309ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6264624----T:  6264824 	 St: c030a7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6264824----T:  6265024 	 St: c030a440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6265024----T:  6265224 	 St: c0309ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6265224----T:  6265424 	 St: c030c060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6265424----T:  6265624 	 St: c030c060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6265624----T:  6265824 	 St: c09f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6265824----T:  6266024 	 St: c09f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6266024----T:  6266224 	 St: c09fbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6266224----T:  6266424 	 St: c0a0cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6266424----T:  6266624 	 St: c0a14fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6266624----T:  6266824 	 St: c0a148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6266824----T:  6267024 	 St: c0a13960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6267024----T:  6267224 	 St: c0a180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6267224----T:  6267424 	 St: c11f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6267424----T:  6267624 	 St: c11f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6267624----T:  6267824 	 St: c11fbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6267824----T:  6268024 	 St: c120cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6268024----T:  6268224 	 St: c1214fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6268224----T:  6268424 	 St: c12148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6268424----T:  6268624 	 St: c1213960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6268624----T:  6268824 	 St: c12180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6269365----T:  6269565 	 St: c0312040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6269565----T:  6269765 	 St: c0312040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6269765----T:  6269965 	 St: c0318640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6269965----T:  6270165 	 St: c0318640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270165----T:  6270365 	 St: c0315500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270365----T:  6270565 	 St: c0315500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270565----T:  6270765 	 St: c03159e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270765----T:  6270965 	 St: c03159e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6270965----T:  6271165 	 St: c031a8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271165----T:  6271365 	 St: c031a8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271365----T:  6271565 	 St: c031cd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271565----T:  6271765 	 St: c031ade0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271765----T:  6271965 	 St: c031b400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6271965----T:  6272165 	 St: c031cd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272165----T:  6272365 	 St: c031ade0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272365----T:  6272565 	 St: c031b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272565----T:  6272765 	 St: c0321a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272765----T:  6272965 	 St: c0321a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6272965----T:  6273165 	 St: c0a240a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6273165----T:  6273365 	 St: c0a30ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6273365----T:  6273565 	 St: c0a2aa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6273565----T:  6273765 	 St: c0a2b3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6273765----T:  6273965 	 St: c0a351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6273965----T:  6274165 	 St: c0a39aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6274165----T:  6274365 	 St: c0a35be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6274365----T:  6274565 	 St: c0a36820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6274565----T:  6274765 	 St: c0a43440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6274765----T:  6274965 	 St: c12240a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6274965----T:  6275165 	 St: c1230ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275165----T:  6275365 	 St: c122aa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275365----T:  6275565 	 St: c122b3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275565----T:  6275765 	 St: c12351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275765----T:  6275965 	 St: c1239aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6275965----T:  6276165 	 St: c1235be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6276165----T:  6276365 	 St: c1236820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6276365----T:  6276565 	 St: c1243440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6276958----T:  6277158 	 St: c0323440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277158----T:  6277358 	 St: c0323440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277358----T:  6277558 	 St: c03268c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277558----T:  6277758 	 St: c03268c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277758----T:  6277958 	 St: c032d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277958----T:  6278158 	 St: c032d7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278158----T:  6278358 	 St: c032f420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278358----T:  6278558 	 St: c032f420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278558----T:  6278758 	 St: c0331220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278758----T:  6278958 	 St: c0331220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278958----T:  6279158 	 St: c0a468a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6279158----T:  6279358 	 St: c0a4d1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6279358----T:  6279558 	 St: c0a5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6279558----T:  6279758 	 St: c0a5e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6279758----T:  6279958 	 St: c0a62440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6279958----T:  6280158 	 St: c12468a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6280158----T:  6280358 	 St: c124d1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6280358----T:  6280558 	 St: c125afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6280558----T:  6280758 	 St: c125e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6280758----T:  6280958 	 St: c1262440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281363----T:  6281563 	 St: c0332ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281563----T:  6281763 	 St: c0332ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281763----T:  6281963 	 St: c0336440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281963----T:  6282163 	 St: c0336440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6282163----T:  6282363 	 St: c0337a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6282363----T:  6282563 	 St: c0337a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6282563----T:  6282763 	 St: c0a65740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6282763----T:  6282963 	 St: c0a6c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6282963----T:  6283163 	 St: c0a6f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6283163----T:  6283363 	 St: c1265740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6283363----T:  6283563 	 St: c126c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6283563----T:  6283763 	 St: c126f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6284437----T:  6284637 	 St: c034bba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6284637----T:  6284837 	 St: c034bba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6284837----T:  6285037 	 St: c0350120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6285037----T:  6285237 	 St: c0350120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6285237----T:  6285437 	 St: c0352e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6285437----T:  6285637 	 St: c0352e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6285637----T:  6285837 	 St: c0359380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6285837----T:  6286037 	 St: c0358c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6286037----T:  6286237 	 St: c0359380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6286237----T:  6286437 	 St: c0358c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6286437----T:  6286637 	 St: c0a97760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6286637----T:  6286837 	 St: c0aa0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6286837----T:  6287037 	 St: c0aa5ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6287037----T:  6287237 	 St: c0ab2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6287237----T:  6287437 	 St: c0ab18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6287437----T:  6287637 	 St: c1297760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6287637----T:  6287837 	 St: c12a0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6287837----T:  6288037 	 St: c12a5ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6288037----T:  6288237 	 St: c12b2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6288237----T:  6288437 	 St: c12b18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6288829----T:  6289029 	 St: c035ca40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6289029----T:  6289229 	 St: c035d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6289229----T:  6289429 	 St: c035ca40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6289429----T:  6289629 	 St: c035d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6289629----T:  6289829 	 St: c0361de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6289829----T:  6290029 	 St: c0361de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6290029----T:  6290229 	 St: c0368060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6290229----T:  6290429 	 St: c0368060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6290429----T:  6290629 	 St: c0ab9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6290629----T:  6290829 	 St: c0abaf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6290829----T:  6291029 	 St: c0ac3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6291029----T:  6291229 	 St: c0ad00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6291229----T:  6291429 	 St: c12b9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6291429----T:  6291629 	 St: c12baf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6291629----T:  6291829 	 St: c12c3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6291829----T:  6292029 	 St: c12d00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6292522----T:  6292722 	 St: c0373260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6292722----T:  6292922 	 St: c036efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6292922----T:  6293122 	 St: c0373260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6293122----T:  6293322 	 St: c036f000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6293322----T:  6293522 	 St: c0378140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6293522----T:  6293722 	 St: c0378160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6293722----T:  6293922 	 St: c0378f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6293922----T:  6294122 	 St: c0378f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6294122----T:  6294322 	 St: c037a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6294322----T:  6294522 	 St: c037a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6294522----T:  6294722 	 St: c037cc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6294722----T:  6294922 	 St: c037cc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6294922----T:  6295122 	 St: c0ae64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6295122----T:  6295322 	 St: c0addfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6295322----T:  6295522 	 St: c0af02a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6295522----T:  6295722 	 St: c0af1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6295722----T:  6295922 	 St: c0af4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6295922----T:  6296122 	 St: c0af9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6296122----T:  6296322 	 St: c12e64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6296322----T:  6296522 	 St: c12ddfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6296522----T:  6296722 	 St: c12f02a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6296722----T:  6296922 	 St: c12f1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6296922----T:  6297122 	 St: c12f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6297122----T:  6297322 	 St: c12f9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6297731----T:  6297931 	 St: c03810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6297931----T:  6298131 	 St: c03810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6298131----T:  6298331 	 St: c0381aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6298331----T:  6298531 	 St: c0381aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6298531----T:  6298731 	 St: c038b540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6298731----T:  6298931 	 St: c0386e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6298931----T:  6299131 	 St: c038b540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6299131----T:  6299331 	 St: c0386e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6299331----T:  6299531 	 St: c038c060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6299531----T:  6299731 	 St: c038c060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6299731----T:  6299931 	 St: c038dac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6299931----T:  6300131 	 St: c038dac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6300131----T:  6300331 	 St: c0b02140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6300331----T:  6300531 	 St: c0b03540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6300531----T:  6300731 	 St: c0b16aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6300731----T:  6300931 	 St: c0b0dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6300931----T:  6301131 	 St: c0b180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6301131----T:  6301331 	 St: c0b1b580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6301331----T:  6301531 	 St: c1302140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6301531----T:  6301731 	 St: c1303540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6301731----T:  6301931 	 St: c1316aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6301931----T:  6302131 	 St: c130dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6302131----T:  6302331 	 St: c13180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6302331----T:  6302531 	 St: c131b580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6302993----T:  6303193 	 St: c0394fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6303193----T:  6303393 	 St: c0394fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6303393----T:  6303593 	 St: c0392460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6303593----T:  6303793 	 St: c0392460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6303793----T:  6303993 	 St: c03987c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6303993----T:  6304193 	 St: c03987c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6304193----T:  6304393 	 St: c039a180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6304393----T:  6304593 	 St: c039a180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6304593----T:  6304793 	 St: c03a1960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6304793----T:  6304993 	 St: c03a1960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6304993----T:  6305193 	 St: c0b29fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305193----T:  6305393 	 St: c0b248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305393----T:  6305593 	 St: c0b30f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305593----T:  6305793 	 St: c0b34300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305793----T:  6305993 	 St: c0b432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305993----T:  6306193 	 St: c1329fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306193----T:  6306393 	 St: c13248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306393----T:  6306593 	 St: c1330f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306593----T:  6306793 	 St: c1334300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306793----T:  6306993 	 St: c13432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6307453----T:  6307653 	 St: c03a7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6307653----T:  6307853 	 St: c03a7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6307853----T:  6308053 	 St: c03a6800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6308053----T:  6308253 	 St: c03a6800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6308253----T:  6308453 	 St: c03ae840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6308453----T:  6308653 	 St: c03ae840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6308653----T:  6308853 	 St: c0b4f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6308853----T:  6309053 	 St: c0b4d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6309053----T:  6309253 	 St: c0b5d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6309253----T:  6309453 	 St: c134f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6309453----T:  6309653 	 St: c134d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6309653----T:  6309853 	 St: c135d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6310281----T:  6310481 	 St: c03b6c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6310481----T:  6310681 	 St: c03b6ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6310681----T:  6310881 	 St: c03b79c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6310881----T:  6311081 	 St: c03b6c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6311081----T:  6311281 	 St: c03b6b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6311281----T:  6311481 	 St: c03b79c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6311481----T:  6311681 	 St: c03b81e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6311681----T:  6311881 	 St: c03b81e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6311881----T:  6312081 	 St: c03bcee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6312081----T:  6312281 	 St: c03bcee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6312281----T:  6312481 	 St: c03bab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6312481----T:  6312681 	 St: c03bab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6312681----T:  6312881 	 St: c03c0660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6312881----T:  6313081 	 St: c03c0660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6313081----T:  6313281 	 St: c0b6d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6313281----T:  6313481 	 St: c0b6d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6313481----T:  6313681 	 St: c0b6f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6313681----T:  6313881 	 St: c0b703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6313881----T:  6314081 	 St: c0b79de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6314081----T:  6314281 	 St: c0b75700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6314281----T:  6314481 	 St: c0b80ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6314481----T:  6314681 	 St: c136d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6314681----T:  6314881 	 St: c136d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6314881----T:  6315081 	 St: c136f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6315081----T:  6315281 	 St: c13703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6315281----T:  6315481 	 St: c1379de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6315481----T:  6315681 	 St: c1375700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6315681----T:  6315881 	 St: c1380ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6316486----T:  6316686 	 St: c03cf420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6316686----T:  6316886 	 St: c03cf420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6316886----T:  6317086 	 St: c03d0600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6317086----T:  6317286 	 St: c03d0600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6317286----T:  6317486 	 St: c03d4100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6317486----T:  6317686 	 St: c03d4120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6317686----T:  6317886 	 St: c03d69c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6317886----T:  6318086 	 St: c03d69c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6318086----T:  6318286 	 St: c03dab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6318286----T:  6318486 	 St: c03dab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6318486----T:  6318686 	 St: c0b9e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6318686----T:  6318886 	 St: c0ba0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6318886----T:  6319086 	 St: c0ba8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6319086----T:  6319286 	 St: c0bad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6319286----T:  6319486 	 St: c0bb5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6319486----T:  6319686 	 St: c139e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6319686----T:  6319886 	 St: c13a0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6319886----T:  6320086 	 St: c13a8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6320086----T:  6320286 	 St: c13ad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6320286----T:  6320486 	 St: c13b5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6320945----T:  6321145 	 St: c03e5aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6321145----T:  6321345 	 St: c03e5aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6321345----T:  6321545 	 St: c03e6b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6321545----T:  6321745 	 St: c03e6b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6321745----T:  6321945 	 St: c03e6b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6321945----T:  6322145 	 St: c03e6b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6322145----T:  6322345 	 St: c03e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6322345----T:  6322545 	 St: c03e9980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6322545----T:  6322745 	 St: c03e90e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6322745----T:  6322945 	 St: c03e90e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6322945----T:  6323145 	 St: c03e9cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6323145----T:  6323345 	 St: c03e9cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6323345----T:  6323545 	 St: c03f0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6323545----T:  6323745 	 St: c03f1a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6323745----T:  6323945 	 St: c03f0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6323945----T:  6324145 	 St: c03f1aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6324145----T:  6324345 	 St: c0bcb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6324345----T:  6324545 	 St: c0bcd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6324545----T:  6324745 	 St: c0bcd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6324745----T:  6324945 	 St: c0bd32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6324945----T:  6325145 	 St: c0bd21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6325145----T:  6325345 	 St: c0bd39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6325345----T:  6325545 	 St: c0be04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6325545----T:  6325745 	 St: c0be3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6325745----T:  6325945 	 St: c13cb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6325945----T:  6326145 	 St: c13cd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6326145----T:  6326345 	 St: c13cd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6326345----T:  6326545 	 St: c13d32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6326545----T:  6326745 	 St: c13d21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6326745----T:  6326945 	 St: c13d39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6326945----T:  6327145 	 St: c13e04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6327145----T:  6327345 	 St: c13e3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6327896----T:  6328096 	 St: c03f94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6328096----T:  6328296 	 St: c03fd7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6328296----T:  6328496 	 St: c03f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6328496----T:  6328696 	 St: c03f94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6328696----T:  6328896 	 St: c03fd7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6328896----T:  6329096 	 St: c03f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6329096----T:  6329296 	 St: c03fa720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6329296----T:  6329496 	 St: c03fa720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6329496----T:  6329696 	 St: c0bf29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6329696----T:  6329896 	 St: c0bfaf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6329896----T:  6330096 	 St: c0bf23c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6330096----T:  6330296 	 St: c0bf4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6330296----T:  6330496 	 St: c13f29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6330496----T:  6330696 	 St: c13faf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6330696----T:  6330896 	 St: c13f23c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6330896----T:  6331096 	 St: c13f4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554768----T:  6596948 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(28.480757)
F:  6819098----T:  7646712 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(558.821045)
F:  6819638----T:  6819838 	 St: c0002d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6819838----T:  6820038 	 St: c0002d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6820038----T:  6820238 	 St: c00065c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6820238----T:  6820438 	 St: c00069e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6820438----T:  6820638 	 St: c00065c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6820638----T:  6820838 	 St: c0006a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6820838----T:  6821038 	 St: c000c8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6821038----T:  6821238 	 St: c000c400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6821238----T:  6821438 	 St: c000c8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6821438----T:  6821638 	 St: c000c400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6821638----T:  6821838 	 St: c000a240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6821838----T:  6822038 	 St: c000a240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6822038----T:  6822238 	 St: c000e140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6822238----T:  6822438 	 St: c000e160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6822438----T:  6822638 	 St: c0012720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6822638----T:  6822838 	 St: c0012720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6822838----T:  6823038 	 St: c0405aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6823038----T:  6823238 	 St: c040cb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6823238----T:  6823438 	 St: c040d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6823438----T:  6823638 	 St: c04191c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6823638----T:  6823838 	 St: c0418820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6823838----T:  6824038 	 St: c04144a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6824038----T:  6824238 	 St: c041c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6824238----T:  6824438 	 St: c0424e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6824438----T:  6824638 	 St: c0c05aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6824638----T:  6824838 	 St: c0c0cb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6824838----T:  6825038 	 St: c0c0d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6825038----T:  6825238 	 St: c0c191c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6825238----T:  6825438 	 St: c0c18820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6825438----T:  6825638 	 St: c0c144a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6825638----T:  6825838 	 St: c0c1c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6825838----T:  6826038 	 St: c0c24e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6826608----T:  6826808 	 St: c0019b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6826808----T:  6827008 	 St: c0019b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6827008----T:  6827208 	 St: c001eba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6827208----T:  6827408 	 St: c001f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6827408----T:  6827608 	 St: c001ff40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6827608----T:  6827808 	 St: c001fee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6827808----T:  6828008 	 St: c001eba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6828008----T:  6828208 	 St: c001f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6828208----T:  6828408 	 St: c001ff40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6828408----T:  6828608 	 St: c0022c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6828608----T:  6828808 	 St: c001fee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6828808----T:  6829008 	 St: c0022420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6829008----T:  6829208 	 St: c0022c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6829208----T:  6829408 	 St: c0022420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6829408----T:  6829608 	 St: c0024f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6829608----T:  6829808 	 St: c0024f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6829808----T:  6830008 	 St: c0027e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6830008----T:  6830208 	 St: c0027e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6830208----T:  6830408 	 St: c0433600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6830408----T:  6830608 	 St: c043d760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6830608----T:  6830808 	 St: c043e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6830808----T:  6831008 	 St: c043fe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6831008----T:  6831208 	 St: c043fdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6831208----T:  6831408 	 St: c0445920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6831408----T:  6831608 	 St: c0444860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6831608----T:  6831808 	 St: c0449e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6831808----T:  6832008 	 St: c044fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6832008----T:  6832208 	 St: c0c33600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6832208----T:  6832408 	 St: c0c3d760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6832408----T:  6832608 	 St: c0c3e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6832608----T:  6832808 	 St: c0c3fe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6832808----T:  6833008 	 St: c0c3fdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6833008----T:  6833208 	 St: c0c45920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6833208----T:  6833408 	 St: c0c44860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6833408----T:  6833608 	 St: c0c49e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6833608----T:  6833808 	 St: c0c4fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6833808----T:  6839769 	 St: c0020000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6839769----T:  6843988 	 St: c002a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6843988----T:  6844188 	 St: c0453ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6844387----T:  6844587 	 St: c0459000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6844587----T:  6844787 	 St: c0457ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6844787----T:  6844987 	 St: c0454dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6844987----T:  6845187 	 St: c04569c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6845187----T:  6845387 	 St: c0458aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6845387----T:  6845587 	 St: c045a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6845587----T:  6845787 	 St: c0c53ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6845787----T:  6845987 	 St: c0032200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6845987----T:  6846187 	 St: c0032200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6846187----T:  6846387 	 St: c00340c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6846387----T:  6846587 	 St: c00340c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6846587----T:  6846787 	 St: c00394c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6846787----T:  6846987 	 St: c00394c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6846987----T:  6847187 	 St: c003b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6847187----T:  6847387 	 St: c003b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6847387----T:  6847587 	 St: c0c59000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6847587----T:  6847787 	 St: c045d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6847787----T:  6847987 	 St: c045e580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6847987----T:  6848187 	 St: c0c57ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6848187----T:  6848387 	 St: c0c54dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6848387----T:  6848587 	 St: c0c569c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6848587----T:  6848787 	 St: c0c58aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6848787----T:  6848987 	 St: c0c5a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6848987----T:  6849187 	 St: c0464400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6849187----T:  6849387 	 St: c0468180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6849387----T:  6849587 	 St: c04729a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6849587----T:  6849787 	 St: c0476f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6849787----T:  6849987 	 St: c0c5d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6849987----T:  6850187 	 St: c0c5e580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6850187----T:  6850387 	 St: c0c64400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6850387----T:  6850587 	 St: c0c68180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6850587----T:  6850787 	 St: c0c729a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6850787----T:  6850987 	 St: c0c76f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6851530----T:  6851730 	 St: c003f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6851730----T:  6851930 	 St: c003f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6851930----T:  6852130 	 St: c003fbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6852130----T:  6852330 	 St: c003fbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6852330----T:  6852530 	 St: c0043520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6852530----T:  6852730 	 St: c0043520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6852730----T:  6852930 	 St: c0047940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6852930----T:  6853130 	 St: c0048600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6853130----T:  6853330 	 St: c0043700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6853330----T:  6853530 	 St: c0047940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6853530----T:  6853730 	 St: c0048600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6853730----T:  6853930 	 St: c0043720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6853930----T:  6854130 	 St: c0049a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6854130----T:  6854330 	 St: c0049a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6854330----T:  6854530 	 St: c004e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6854530----T:  6854730 	 St: c004e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6854730----T:  6854930 	 St: c00519a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6854930----T:  6855130 	 St: c00519e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6855130----T:  6855330 	 St: c00519a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6855330----T:  6855530 	 St: c00519e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6855530----T:  6855730 	 St: c047ea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6855730----T:  6855930 	 St: c047f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6855930----T:  6856130 	 St: c0486a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6856130----T:  6856330 	 St: c048f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6856330----T:  6856530 	 St: c0490c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6856530----T:  6856730 	 St: c0486e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6856730----T:  6856930 	 St: c0493460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6856930----T:  6857130 	 St: c049c560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6857130----T:  6857330 	 St: c04a3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6857330----T:  6857530 	 St: c04a33c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6857530----T:  6857730 	 St: c0c7ea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6857730----T:  6857930 	 St: c0c7f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6857930----T:  6858130 	 St: c0c86a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6858130----T:  6858330 	 St: c0c8f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6858330----T:  6858530 	 St: c0c90c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6858530----T:  6858730 	 St: c0c86e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6858730----T:  6858930 	 St: c0c93460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6858930----T:  6859130 	 St: c0c9c560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6859130----T:  6859330 	 St: c0ca3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6859330----T:  6859530 	 St: c0ca33c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6860051----T:  6860251 	 St: c0053100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6860251----T:  6860451 	 St: c0053100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6860451----T:  6860651 	 St: c0052940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6860651----T:  6860851 	 St: c0056d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6860851----T:  6861051 	 St: c0052940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6861051----T:  6861251 	 St: c0056d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6861251----T:  6861451 	 St: c005a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6861451----T:  6861651 	 St: c005a3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6861651----T:  6861851 	 St: c005efa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6861851----T:  6862051 	 St: c005d420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6862051----T:  6862251 	 St: c005efa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6862251----T:  6862451 	 St: c005d420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6862451----T:  6862651 	 St: c00639a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6862651----T:  6862851 	 St: c00639c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6862851----T:  6863051 	 St: c0063e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6863051----T:  6863251 	 St: c0063e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6863251----T:  6863451 	 St: c00647e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6863451----T:  6863651 	 St: c00647e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6863651----T:  6863851 	 St: c04a6220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6863851----T:  6864051 	 St: c04a5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6864051----T:  6864251 	 St: c04ada00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6864251----T:  6864451 	 St: c04b4720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6864451----T:  6864651 	 St: c04bdf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6864651----T:  6864851 	 St: c04ba840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6864851----T:  6865051 	 St: c04c7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6865051----T:  6865251 	 St: c04c7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6865251----T:  6865451 	 St: c04c8fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6865451----T:  6865651 	 St: c0ca6220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6865651----T:  6865851 	 St: c0ca5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6865851----T:  6866051 	 St: c0cada00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6866051----T:  6866251 	 St: c0cb4720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6866251----T:  6866451 	 St: c0cbdf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6866451----T:  6866651 	 St: c0cba840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6866651----T:  6866851 	 St: c0cc7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6866851----T:  6867051 	 St: c0cc7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6867051----T:  6867251 	 St: c0cc8fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6867782----T:  6867982 	 St: c0069800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6867982----T:  6868182 	 St: c0069800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6868182----T:  6868382 	 St: c0069f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6868382----T:  6868582 	 St: c0069f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6868582----T:  6868782 	 St: c006ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6868782----T:  6868982 	 St: c0070720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6868982----T:  6869182 	 St: c006ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6869182----T:  6869382 	 St: c0070720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6869382----T:  6869582 	 St: c0074380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6869582----T:  6869782 	 St: c0074380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6869782----T:  6869982 	 St: c0079d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6869982----T:  6870182 	 St: c0079d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6870182----T:  6870382 	 St: c007ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6870382----T:  6870582 	 St: c007ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6870582----T:  6870782 	 St: c007c900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6870782----T:  6870982 	 St: c007c900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6870982----T:  6871182 	 St: c04d3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6871182----T:  6871382 	 St: c04d3f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6871382----T:  6871582 	 St: c04dde60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6871582----T:  6871782 	 St: c04e0e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6871782----T:  6871982 	 St: c04e8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6871982----T:  6872182 	 St: c04f3ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6872182----T:  6872382 	 St: c04f5d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6872382----T:  6872582 	 St: c04f9200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6872582----T:  6872782 	 St: c0cd3020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6872782----T:  6872982 	 St: c0cd3f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6872982----T:  6873182 	 St: c0cdde60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6873182----T:  6873382 	 St: c0ce0e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6873382----T:  6873582 	 St: c0ce8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6873582----T:  6873782 	 St: c0cf3ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6873782----T:  6873982 	 St: c0cf5d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6873982----T:  6874182 	 St: c0cf9200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6874736----T:  6874936 	 St: c0082500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6874936----T:  6875136 	 St: c0083c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6875136----T:  6875336 	 St: c0082500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6875336----T:  6875536 	 St: c0083c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6875536----T:  6875736 	 St: c008f8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6875736----T:  6875936 	 St: c008f8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6875936----T:  6876136 	 St: c0090120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6876136----T:  6876336 	 St: c0090140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6876336----T:  6876536 	 St: c00913c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6876536----T:  6876736 	 St: c00913c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6876736----T:  6876936 	 St: c0504a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6876936----T:  6877136 	 St: c05078c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6877136----T:  6877336 	 St: c051f160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6877336----T:  6877536 	 St: c0520260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6877536----T:  6877736 	 St: c0522780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6877736----T:  6877936 	 St: c0d04a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6877936----T:  6878136 	 St: c0d078c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6878136----T:  6878336 	 St: c0d1f160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6878336----T:  6878536 	 St: c0d20260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6878536----T:  6878736 	 St: c0d22780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6879277----T:  6879477 	 St: c0096b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6879477----T:  6884118 	 St: c0090000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6884118----T:  6884318 	 St: c00a1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6884318----T:  6884518 	 St: c00a1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6884518----T:  6884718 	 St: c00a3f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6884718----T:  6884918 	 St: c00a3f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6884918----T:  6885118 	 St: c00a4e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6885118----T:  6885318 	 St: c052d640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6885318----T:  6885518 	 St: c0542aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6885518----T:  6885718 	 St: c0547e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6885718----T:  6885918 	 St: c0d2d640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6885918----T:  6886118 	 St: c0d42aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6886118----T:  6886318 	 St: c0d47e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6886318----T:  6889118 	 St: c0097000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6889118----T:  6893759 	 St: c0099000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6893759----T:  6893959 	 St: c0530b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6893959----T:  6897771 	 St: c00a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6897771----T:  6897971 	 St: c0538c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6897971----T:  6898171 	 St: c0538300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6898171----T:  6898371 	 St: c0539260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6898371----T:  6898571 	 St: c053a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6898571----T:  6898771 	 St: c053dec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6898771----T:  6898971 	 St: c0d30b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6898971----T:  6899171 	 St: c0549c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6899171----T:  6899371 	 St: c0d38c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6899371----T:  6899571 	 St: c0d38300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6899571----T:  6899771 	 St: c0d39260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6899771----T:  6899971 	 St: c0d3a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6899971----T:  6900171 	 St: c0d3dec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6900171----T:  6900371 	 St: c0d49c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6900371----T:  6906783 	 St: c00a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6907192----T:  6907392 	 St: c0551580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6907392----T:  6907592 	 St: c05542c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6907592----T:  6907792 	 St: c00b5d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6907792----T:  6907992 	 St: c055c640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6907992----T:  6908192 	 St: c055a020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6908192----T:  6908392 	 St: c055bfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6908392----T:  6908592 	 St: c0d51580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6908592----T:  6908792 	 St: c055e980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6908792----T:  6908992 	 St: c0d542c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6908992----T:  6909192 	 St: c0d5c640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6909192----T:  6909392 	 St: c0d5a020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6909392----T:  6909592 	 St: c0d5bfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6909592----T:  6909792 	 St: c0d5e980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6909792----T:  6918494 	 St: c0080000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6918494----T:  6922713 	 St: c00b0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6922713----T:  6928674 	 St: c00b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6928674----T:  6928874 	 St: c056bb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6929087----T:  6929287 	 St: c056f7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6929287----T:  6929487 	 St: c056ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6929487----T:  6929687 	 St: c0d6bb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6929687----T:  6929887 	 St: c00c07e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6929887----T:  6930087 	 St: c00c07e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6930087----T:  6930287 	 St: c00c3060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6930287----T:  6930487 	 St: c00c3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6930487----T:  6930687 	 St: c00c11e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6930687----T:  6930887 	 St: c00c64e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6930887----T:  6931087 	 St: c00c11e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6931087----T:  6931287 	 St: c00c6500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6931287----T:  6931487 	 St: c00c60e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6931487----T:  6931687 	 St: c0d6f7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6931687----T:  6931887 	 St: c00c60e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6931887----T:  6932087 	 St: c0579c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6932087----T:  6932287 	 St: c0d6ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6932287----T:  6932487 	 St: c057e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6932487----T:  6932687 	 St: c0580fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6932687----T:  6932887 	 St: c05860e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6932887----T:  6933087 	 St: c05823c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6933087----T:  6933287 	 St: c058c9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6933287----T:  6933487 	 St: c058c1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6933487----T:  6933687 	 St: c0d79c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6933687----T:  6933887 	 St: c0d7e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6933887----T:  6934087 	 St: c0d80fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6934087----T:  6934287 	 St: c0d860e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6934287----T:  6934487 	 St: c0d823c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6934487----T:  6934687 	 St: c0d8c9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6934687----T:  6934887 	 St: c0d8c1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6935419----T:  6951582 	 St: c0000000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6951582----T:  6990301 	 St: c0030000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  6990301----T:  6996262 	 St: c00c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6996262----T:  7022754 	 St: c00ca000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(17.887913)
F:  7022754----T:  7022954 	 St: c0592580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7023167----T:  7023367 	 St: c05b4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7023367----T:  7023567 	 St: c0595ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7023567----T:  7023767 	 St: c05b0200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7023767----T:  7023967 	 St: c05b7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7023967----T:  7024167 	 St: c05ba980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7024167----T:  7024367 	 St: c0595320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7024367----T:  7024567 	 St: c0598f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7024567----T:  7024767 	 St: c05a55c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7024767----T:  7024967 	 St: c059a4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7024967----T:  7025167 	 St: c059d120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7025167----T:  7025367 	 St: c0d92580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7025367----T:  7025567 	 St: c0db4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7025567----T:  7025767 	 St: c05bc4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7025767----T:  7025967 	 St: c05bfb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7025967----T:  7026167 	 St: c05beb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7026167----T:  7026367 	 St: c05c15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7026367----T:  7026567 	 St: c05bb9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7026567----T:  7026767 	 St: c05c8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7026767----T:  7026967 	 St: c0d95ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7026967----T:  7027167 	 St: c05cb280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7027167----T:  7027367 	 St: c05cf4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7027367----T:  7027567 	 St: c05d1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7027567----T:  7027767 	 St: c05d3820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7027767----T:  7027967 	 St: c05d5aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7027967----T:  7028167 	 St: c0db0200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7028167----T:  7028367 	 St: c0db7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7028367----T:  7028567 	 St: c0dba980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7028567----T:  7028767 	 St: c0d95320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7028767----T:  7028967 	 St: c0d98f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7028967----T:  7029167 	 St: c0da55c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7029167----T:  7029367 	 St: c0d9a4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7029367----T:  7029567 	 St: c0d9d120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7029567----T:  7029767 	 St: c0dbc4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7029767----T:  7029967 	 St: c0dbfb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7029967----T:  7030167 	 St: c0dbeb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7030167----T:  7030367 	 St: c0dc15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7030367----T:  7030567 	 St: c0dbb9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7030567----T:  7030767 	 St: c0dc8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7030767----T:  7030967 	 St: c0dcb280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7030967----T:  7031167 	 St: c0dcf4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7031167----T:  7031367 	 St: c0dd1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7031367----T:  7031567 	 St: c0dd3820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7031567----T:  7031767 	 St: c0dd5aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7032719----T:  7032919 	 St: c05da160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7032919----T:  7033119 	 St: c05dfa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7033119----T:  7033319 	 St: c05dda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7033319----T:  7033519 	 St: c05db1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7033519----T:  7033719 	 St: c0100220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7033719----T:  7033919 	 St: c0100220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7033919----T:  7034119 	 St: c01027a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7034119----T:  7034319 	 St: c05f0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7034319----T:  7034519 	 St: c01027a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7034519----T:  7034719 	 St: c0106d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7034719----T:  7034919 	 St: c0106d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7034919----T:  7035119 	 St: c05f1a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7035119----T:  7035319 	 St: c0109160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7035319----T:  7035519 	 St: c0109160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7035519----T:  7035719 	 St: c010a340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7035719----T:  7035919 	 St: c05f5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7035919----T:  7036119 	 St: c010a340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7036119----T:  7036319 	 St: c010c660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7036319----T:  7036519 	 St: c010c660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7036519----T:  7036719 	 St: c010c9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7036719----T:  7036919 	 St: c05fb0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7036919----T:  7037119 	 St: c05fb3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7037119----T:  7037319 	 St: c05fbae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7037319----T:  7037519 	 St: c010c9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7037519----T:  7037719 	 St: c0dda160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7037719----T:  7037919 	 St: c0ddfa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7037919----T:  7038119 	 St: c0ddda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7038119----T:  7038319 	 St: c0ddb1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7038319----T:  7038519 	 St: c0600440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7038519----T:  7038719 	 St: c0df0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7038719----T:  7038919 	 St: c0604f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7038919----T:  7039119 	 St: c060daa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7039119----T:  7039319 	 St: c0df1a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7039319----T:  7039519 	 St: c06122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7039519----T:  7039719 	 St: c0df5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7039719----T:  7039919 	 St: c0614680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7039919----T:  7040119 	 St: c0618ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7040119----T:  7040319 	 St: c0dfb0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7040319----T:  7040519 	 St: c0dfb3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7040519----T:  7040719 	 St: c0dfbae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7040719----T:  7040919 	 St: c0619380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7040919----T:  7041119 	 St: c0e00440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7041119----T:  7041319 	 St: c0e04f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7041319----T:  7041519 	 St: c0e0daa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7041519----T:  7041719 	 St: c0e122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7041719----T:  7041919 	 St: c0e14680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7041919----T:  7042119 	 St: c0e18ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7042119----T:  7042319 	 St: c0e19380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7042840----T:  7043040 	 St: c010e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7043040----T:  7043240 	 St: c01102c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7043240----T:  7043440 	 St: c010e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7043440----T:  7043640 	 St: c01102c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7043640----T:  7043840 	 St: c0111d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7043840----T:  7044040 	 St: c0111d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7044040----T:  7044240 	 St: c01155e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7044240----T:  7044440 	 St: c01155e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7044440----T:  7044640 	 St: c011abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7044640----T:  7044840 	 St: c0118800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7044840----T:  7045040 	 St: c011abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7045040----T:  7045240 	 St: c0118800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7045240----T:  7045440 	 St: c011b060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7045440----T:  7045640 	 St: c011b060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7045640----T:  7045840 	 St: c061ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7045840----T:  7046040 	 St: c0620580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7046040----T:  7046240 	 St: c0623a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7046240----T:  7046440 	 St: c062abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7046440----T:  7046640 	 St: c06357a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7046640----T:  7046840 	 St: c0631000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7046840----T:  7047040 	 St: c06360e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7047040----T:  7047240 	 St: c0e1ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7047240----T:  7047440 	 St: c0e20580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7047440----T:  7047640 	 St: c0e23a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7047640----T:  7047840 	 St: c0e2abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7047840----T:  7048040 	 St: c0e357a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7048040----T:  7048240 	 St: c0e31000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7048240----T:  7048440 	 St: c0e360e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7048440----T:  7063198 	 St: c0100000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  7063198----T:  7171106 	 St: c011d000 Sz: 929792 	 Sm: 0 	 T: memcpy_h2d(72.861580)
F:  7171106----T:  7171306 	 St: c0638c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7171507----T:  7171707 	 St: c063c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7171707----T:  7171907 	 St: c063a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7171907----T:  7172107 	 St: c063e9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7172107----T:  7172307 	 St: c06421c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7172307----T:  7172507 	 St: c0645160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7172507----T:  7172707 	 St: c0643d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7172707----T:  7172907 	 St: c06415c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7172907----T:  7173107 	 St: c0643de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173107----T:  7173307 	 St: c063ff80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173307----T:  7173507 	 St: c0e38c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173507----T:  7173707 	 St: c0e3c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173707----T:  7173907 	 St: c0647080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173907----T:  7174107 	 St: c064a340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7174107----T:  7174307 	 St: c064a0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7174307----T:  7174507 	 St: c064c2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7174507----T:  7174707 	 St: c064fd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7174707----T:  7174907 	 St: c064c840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7174907----T:  7175107 	 St: c064e3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7175107----T:  7175307 	 St: c0e3a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7175307----T:  7175507 	 St: c0e3e9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7175507----T:  7175707 	 St: c0e421c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7175707----T:  7175907 	 St: c0e45160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7175907----T:  7176107 	 St: c0e43d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7176107----T:  7176307 	 St: c0e415c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7176307----T:  7176507 	 St: c0e43de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7176507----T:  7176707 	 St: c0e3ff80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7176707----T:  7176907 	 St: c0e47080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7176907----T:  7177107 	 St: c0e4a340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7177107----T:  7177307 	 St: c0e4a0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7177307----T:  7177507 	 St: c0e4c2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7177507----T:  7177707 	 St: c0e4fd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7177707----T:  7177907 	 St: c0e4c840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7177907----T:  7178107 	 St: c0e4e3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7179052----T:  7179252 	 St: c0665660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7179252----T:  7179452 	 St: c066fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7179452----T:  7179652 	 St: c0670540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7179652----T:  7179852 	 St: c066f9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7179852----T:  7180052 	 St: c0672020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7180052----T:  7180252 	 St: c0674740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7180252----T:  7180452 	 St: c0677820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7180452----T:  7180652 	 St: c067b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7180652----T:  7180852 	 St: c067f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7180852----T:  7181052 	 St: c0681100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7181052----T:  7181252 	 St: c0682a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7181252----T:  7181452 	 St: c0e65660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7181452----T:  7181652 	 St: c069a640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7181652----T:  7181852 	 St: c069cb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7181852----T:  7182052 	 St: c069d320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7182052----T:  7182252 	 St: c0e6fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7182252----T:  7182452 	 St: c069ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7182452----T:  7182652 	 St: c06a00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7182652----T:  7182852 	 St: c0e70540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7182852----T:  7183052 	 St: c0e6f9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7183052----T:  7183252 	 St: c0e72020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7183252----T:  7183452 	 St: c0e74740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7183452----T:  7183652 	 St: c0e77820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7183652----T:  7183852 	 St: c0e7b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7183852----T:  7184052 	 St: c0e7f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7184052----T:  7184252 	 St: c0e81100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7184252----T:  7184452 	 St: c0e82a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7184452----T:  7184652 	 St: c0e9a640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7184652----T:  7184852 	 St: c0e9cb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7184852----T:  7185052 	 St: c0e9d320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7185052----T:  7185252 	 St: c0e9ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7185252----T:  7185452 	 St: c0ea00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7186377----T:  7186577 	 St: c06a7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7186577----T:  7186777 	 St: c06afa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7186777----T:  7186977 	 St: c06b0f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7186977----T:  7187177 	 St: c06b48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7187177----T:  7187377 	 St: c06b8d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7187377----T:  7187577 	 St: c06b9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7187577----T:  7187777 	 St: c06bbb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7187777----T:  7187977 	 St: c06bc920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7187977----T:  7188177 	 St: c06c7660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7188177----T:  7188377 	 St: c06c7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7188377----T:  7188577 	 St: c06c26a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7188577----T:  7188777 	 St: c06c2ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7188777----T:  7188977 	 St: c06c6ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7188977----T:  7189177 	 St: c06c61c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7189177----T:  7189377 	 St: c06caf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7189377----T:  7189577 	 St: c06cc2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7189577----T:  7189777 	 St: c0ea7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7189777----T:  7189977 	 St: c06d76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7189977----T:  7190177 	 St: c06db880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7190177----T:  7190377 	 St: c06e2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7190377----T:  7190577 	 St: c0eafa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7190577----T:  7190777 	 St: c0eb0f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7190777----T:  7190977 	 St: c0eb48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7190977----T:  7191177 	 St: c0eb8d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7191177----T:  7191377 	 St: c0eb9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7191377----T:  7191577 	 St: c0ebbb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7191577----T:  7191777 	 St: c0ebc920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7191777----T:  7191977 	 St: c0ec7660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7191977----T:  7192177 	 St: c0ec7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7192177----T:  7192377 	 St: c0ec26a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7192377----T:  7192577 	 St: c0ec2ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7192577----T:  7192777 	 St: c0ec6ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7192777----T:  7192977 	 St: c0ec61c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7192977----T:  7193177 	 St: c0ecaf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7193177----T:  7193377 	 St: c0ecc2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7193377----T:  7193577 	 St: c0ed76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7193577----T:  7193777 	 St: c0edb880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7193777----T:  7193977 	 St: c0ee2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7194922----T:  7195122 	 St: c06ed340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7195122----T:  7195322 	 St: c06e9800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7195322----T:  7195522 	 St: c06eb7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7195522----T:  7195722 	 St: c06ebfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7195722----T:  7195922 	 St: c06eb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7195922----T:  7196122 	 St: c06ee800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7196122----T:  7196322 	 St: c06f0460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7196322----T:  7196522 	 St: c06f48c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7196522----T:  7196722 	 St: c06f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7196722----T:  7196922 	 St: c06f3dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7196922----T:  7197122 	 St: c0703c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7197122----T:  7197322 	 St: c06fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7197322----T:  7197522 	 St: c0700320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7197522----T:  7197722 	 St: c070a3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7197722----T:  7197922 	 St: c070c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7197922----T:  7198122 	 St: c070cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7198122----T:  7198322 	 St: c0eed340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7198322----T:  7198522 	 St: c07192a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7198522----T:  7198722 	 St: c0720c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7198722----T:  7198922 	 St: c0725140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7198922----T:  7199122 	 St: c07250a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7199122----T:  7199322 	 St: c0725440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7199322----T:  7199522 	 St: c0ee9800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7199522----T:  7199722 	 St: c072af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7199722----T:  7199922 	 St: c0eeb7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7199922----T:  7200122 	 St: c0eebfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7200122----T:  7200322 	 St: c0eeb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7200322----T:  7200522 	 St: c0eee800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7200522----T:  7200722 	 St: c0ef0460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7200722----T:  7200922 	 St: c0ef48c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7200922----T:  7201122 	 St: c0ef8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7201122----T:  7201322 	 St: c0ef3dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7201322----T:  7201522 	 St: c0f03c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7201522----T:  7201722 	 St: c0efe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7201722----T:  7201922 	 St: c0f00320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7201922----T:  7202122 	 St: c0f0a3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7202122----T:  7202322 	 St: c0f0c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7202322----T:  7202522 	 St: c0f0cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7202522----T:  7202722 	 St: c0f192a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7202722----T:  7202922 	 St: c0f20c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7202922----T:  7203122 	 St: c0f25140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7203122----T:  7203322 	 St: c0f250a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7203322----T:  7203522 	 St: c0f25440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7203522----T:  7203722 	 St: c0f2af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7204553----T:  7204753 	 St: c072ba80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7204753----T:  7204953 	 St: c072de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7204953----T:  7205153 	 St: c072f960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7205153----T:  7205353 	 St: c072f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7205353----T:  7205553 	 St: c072d140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7205553----T:  7205753 	 St: c0736480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7205753----T:  7205953 	 St: c07399c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7205953----T:  7206153 	 St: c0746160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7206153----T:  7206353 	 St: c073ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7206353----T:  7206553 	 St: c0748580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7206553----T:  7206753 	 St: c074ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7206753----T:  7206953 	 St: c074e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7206953----T:  7207153 	 St: c0f2ba80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7207153----T:  7207353 	 St: c0752b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7207353----T:  7207553 	 St: c0755ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7207553----T:  7207753 	 St: c07569e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7207753----T:  7207953 	 St: c075d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7207953----T:  7208153 	 St: c0f2de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7208153----T:  7208353 	 St: c0765400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7208353----T:  7208553 	 St: c0766660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7208553----T:  7208753 	 St: c0767f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7208753----T:  7208953 	 St: c0f2f960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7208953----T:  7209153 	 St: c0f2f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7209153----T:  7209353 	 St: c0f2d140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7209353----T:  7209553 	 St: c0f36480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7209553----T:  7209753 	 St: c0f399c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7209753----T:  7209953 	 St: c0f46160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7209953----T:  7210153 	 St: c0f3ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7210153----T:  7210353 	 St: c0f48580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7210353----T:  7210553 	 St: c0f4ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7210553----T:  7210753 	 St: c0f4e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7210753----T:  7210953 	 St: c0f52b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7210953----T:  7211153 	 St: c0f55ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7211153----T:  7211353 	 St: c0f569e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7211353----T:  7211553 	 St: c0f5d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7211553----T:  7211753 	 St: c0f65400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7211753----T:  7211953 	 St: c0f66660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7211953----T:  7212153 	 St: c0f67f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7213106----T:  7213306 	 St: c076f780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7213306----T:  7213506 	 St: c0775580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7213506----T:  7213706 	 St: c0778140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7213706----T:  7213906 	 St: c0781e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7213906----T:  7214106 	 St: c0785820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7214106----T:  7214306 	 St: c0789340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7214306----T:  7214506 	 St: c078be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7214506----T:  7214706 	 St: c078e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7214706----T:  7214906 	 St: c078cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7214906----T:  7215106 	 St: c078cfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7215106----T:  7215306 	 St: c078ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7215306----T:  7215506 	 St: c078fd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7215506----T:  7215706 	 St: c07926e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7215706----T:  7215906 	 St: c07939c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7215906----T:  7216106 	 St: c0795c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7216106----T:  7216306 	 St: c0797b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7216306----T:  7216506 	 St: c0799240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7216506----T:  7216706 	 St: c0f6f780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7216706----T:  7216906 	 St: c07a4740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7216906----T:  7217106 	 St: c07a6da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7217106----T:  7217306 	 St: c0f75580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7217306----T:  7217506 	 St: c07a9840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7217506----T:  7217706 	 St: c07acee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7217706----T:  7217906 	 St: c07adec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7217906----T:  7218106 	 St: c0f78140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7218106----T:  7218306 	 St: c0f81e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7218306----T:  7218506 	 St: c0f85820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7218506----T:  7218706 	 St: c0f89340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7218706----T:  7218906 	 St: c0f8be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7218906----T:  7219106 	 St: c0f8e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7219106----T:  7219306 	 St: c0f8cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7219306----T:  7219506 	 St: c0f8cfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7219506----T:  7219706 	 St: c0f8ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7219706----T:  7219906 	 St: c0f8fd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7219906----T:  7220106 	 St: c0f926e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7220106----T:  7220306 	 St: c0f939c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7220306----T:  7220506 	 St: c0f95c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7220506----T:  7220706 	 St: c0f97b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7220706----T:  7220906 	 St: c0f99240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7220906----T:  7221106 	 St: c0fa4740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7221106----T:  7221306 	 St: c0fa6da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7221306----T:  7221506 	 St: c0fa9840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7221506----T:  7221706 	 St: c0facee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7221706----T:  7221906 	 St: c0fadec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7222818----T:  7223018 	 St: c07ae4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223018----T:  7223218 	 St: c07b3620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223218----T:  7223418 	 St: c07bc240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223418----T:  7223618 	 St: c07b57a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223618----T:  7223818 	 St: c07c9c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223818----T:  7224018 	 St: c07c9aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7224018----T:  7224218 	 St: c07d7240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7224218----T:  7224418 	 St: c07d8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7224418----T:  7224618 	 St: c0fae4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7224618----T:  7224818 	 St: c07d9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7224818----T:  7225018 	 St: c07df2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7225018----T:  7225218 	 St: c07e5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7225218----T:  7225418 	 St: c07e8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7225418----T:  7225618 	 St: c07e8da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7225618----T:  7225818 	 St: c0fb3620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7225818----T:  7226018 	 St: c07ecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7226018----T:  7226218 	 St: c07f0200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7226218----T:  7226418 	 St: c0fbc240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7226418----T:  7226618 	 St: c0fb57a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7226618----T:  7226818 	 St: c0fc9c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7226818----T:  7227018 	 St: c0fc9aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7227018----T:  7227218 	 St: c0fd7240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7227218----T:  7227418 	 St: c0fd8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7227418----T:  7227618 	 St: c0fd9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7227618----T:  7227818 	 St: c0fdf2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7227818----T:  7228018 	 St: c0fe5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7228018----T:  7228218 	 St: c0fe8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7228218----T:  7228418 	 St: c0fe8da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7228418----T:  7228618 	 St: c0fecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7228618----T:  7228818 	 St: c0ff0200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7229626----T:  7229826 	 St: c0205d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7229826----T:  7230026 	 St: c0205d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7230026----T:  7230226 	 St: c0206720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7230226----T:  7230426 	 St: c0206720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7230426----T:  7230626 	 St: c07f1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7230626----T:  7230826 	 St: c07f6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7230826----T:  7231026 	 St: c07f1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7231026----T:  7231226 	 St: c020d520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7231226----T:  7231426 	 St: c020df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7231426----T:  7231626 	 St: c020d520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7231626----T:  7231826 	 St: c020f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7231826----T:  7232026 	 St: c020e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7232026----T:  7232226 	 St: c020df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7232226----T:  7232426 	 St: c020f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7232426----T:  7232626 	 St: c020e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7232626----T:  7232826 	 St: c02111c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7232826----T:  7233026 	 St: c02111c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7233026----T:  7233226 	 St: c0213660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7233226----T:  7233426 	 St: c0213660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7233426----T:  7233626 	 St: c0215920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7233626----T:  7233826 	 St: c0215920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7233826----T:  7234026 	 St: c08190c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7234026----T:  7234226 	 St: c080ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7234226----T:  7234426 	 St: c080ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7234426----T:  7234626 	 St: c0ff1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7234626----T:  7234826 	 St: c0ff6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7234826----T:  7235026 	 St: c0ff1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7235026----T:  7235226 	 St: c081aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7235226----T:  7235426 	 St: c081be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7235426----T:  7235626 	 St: c081e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7235626----T:  7235826 	 St: c081c660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7235826----T:  7236026 	 St: c08223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7236026----T:  7236226 	 St: c0826cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7236226----T:  7236426 	 St: c082b240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7236426----T:  7236626 	 St: c10190c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7236626----T:  7236826 	 St: c100ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7236826----T:  7237026 	 St: c100ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7237026----T:  7237226 	 St: c101aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7237226----T:  7237426 	 St: c101be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7237426----T:  7237626 	 St: c101e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7237626----T:  7237826 	 St: c101c660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7237826----T:  7238026 	 St: c10223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7238026----T:  7238226 	 St: c1026cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7238226----T:  7238426 	 St: c102b240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7238966----T:  7239166 	 St: c0216680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7239166----T:  7239366 	 St: c0219f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7239366----T:  7239566 	 St: c0216680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7239566----T:  7239766 	 St: c0219fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7239766----T:  7239966 	 St: c021bf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7239966----T:  7240166 	 St: c021bf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7240166----T:  7240366 	 St: c021f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7240366----T:  7240566 	 St: c021f280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7240566----T:  7240766 	 St: c021f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7240766----T:  7240966 	 St: c0221c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7240966----T:  7241166 	 St: c021f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7241166----T:  7241366 	 St: c0221c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7241366----T:  7241566 	 St: c0220200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7241566----T:  7241766 	 St: c0220200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7241766----T:  7241966 	 St: c0225c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7241966----T:  7242166 	 St: c0225c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7242166----T:  7242366 	 St: c0226a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7242366----T:  7242566 	 St: c082cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7242566----T:  7242766 	 St: c0833f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7242766----T:  7242966 	 St: c0837f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7242966----T:  7243166 	 St: c083e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7243166----T:  7243366 	 St: c083e520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7243366----T:  7243566 	 St: c0843840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7243566----T:  7243766 	 St: c0840420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7243766----T:  7243966 	 St: c084b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7243966----T:  7244166 	 St: c102cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7244166----T:  7244366 	 St: c1033f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7244366----T:  7244566 	 St: c1037f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7244566----T:  7244766 	 St: c103e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7244766----T:  7244966 	 St: c103e520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7244966----T:  7245166 	 St: c1043840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7245166----T:  7245366 	 St: c1040420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7245366----T:  7245566 	 St: c104b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7245566----T:  7250207 	 St: c0220000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7250207----T:  7255722 	 St: c0227000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7255722----T:  7255922 	 St: c084d520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256133----T:  7256333 	 St: c084fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256333----T:  7256533 	 St: c0853dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256533----T:  7256733 	 St: c0855fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256733----T:  7256933 	 St: c104d520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7256933----T:  7257133 	 St: c02309c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257133----T:  7257333 	 St: c02309c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257333----T:  7257533 	 St: c0232760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257533----T:  7257733 	 St: c0232760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257733----T:  7257933 	 St: c104fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7257933----T:  7258133 	 St: c085d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258133----T:  7258333 	 St: c1053dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258333----T:  7258533 	 St: c1055fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258533----T:  7258733 	 St: c08613a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258733----T:  7258933 	 St: c0864ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7258933----T:  7259133 	 St: c105d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7259133----T:  7259333 	 St: c10613a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7259333----T:  7259533 	 St: c1064ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260085----T:  7260285 	 St: c023d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260285----T:  7260485 	 St: c023c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260485----T:  7260685 	 St: c023d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260685----T:  7260885 	 St: c023c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7260885----T:  7261085 	 St: c0242d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261085----T:  7261285 	 St: c0242d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261285----T:  7261485 	 St: c0241800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261485----T:  7261685 	 St: c0246040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261685----T:  7261885 	 St: c0241800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7261885----T:  7262085 	 St: c0246060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7262085----T:  7262285 	 St: c0245c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7262285----T:  7262485 	 St: c0245c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7262485----T:  7262685 	 St: c0248180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7262685----T:  7262885 	 St: c0248400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7262885----T:  7263085 	 St: c0248180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7263085----T:  7263285 	 St: c0248fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7263285----T:  7263485 	 St: c0248400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7263485----T:  7263685 	 St: c0248fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7263685----T:  7263885 	 St: c024ada0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7263885----T:  7264085 	 St: c024adc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264085----T:  7264285 	 St: c024dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264285----T:  7264485 	 St: c024cec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264485----T:  7264685 	 St: c024d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264685----T:  7264885 	 St: c024dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7264885----T:  7265085 	 St: c024cec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265085----T:  7265285 	 St: c024d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265285----T:  7265485 	 St: c087ac40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265485----T:  7265685 	 St: c0878c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265685----T:  7265885 	 St: c0885a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7265885----T:  7266085 	 St: c0883020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266085----T:  7266285 	 St: c088c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266285----T:  7266485 	 St: c088b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266485----T:  7266685 	 St: c0890320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266685----T:  7266885 	 St: c0890820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7266885----T:  7267085 	 St: c0891f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267085----T:  7267285 	 St: c0895b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267285----T:  7267485 	 St: c089bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267485----T:  7267685 	 St: c0899d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267685----T:  7267885 	 St: c089a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7267885----T:  7268085 	 St: c107ac40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268085----T:  7268285 	 St: c1078c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268285----T:  7268485 	 St: c1085a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268485----T:  7268685 	 St: c1083020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268685----T:  7268885 	 St: c108c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7268885----T:  7269085 	 St: c108b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7269085----T:  7269285 	 St: c1090320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7269285----T:  7269485 	 St: c1090820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7269485----T:  7269685 	 St: c1091f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7269685----T:  7269885 	 St: c1095b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7269885----T:  7270085 	 St: c109bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7270085----T:  7270285 	 St: c1099d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7270285----T:  7270485 	 St: c109a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271007----T:  7271207 	 St: c02504e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271207----T:  7271407 	 St: c02535e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271407----T:  7271607 	 St: c02534c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271607----T:  7271807 	 St: c02504e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7271807----T:  7272007 	 St: c02534c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272007----T:  7272207 	 St: c02535e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272207----T:  7272407 	 St: c02583a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272407----T:  7272607 	 St: c02583c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272607----T:  7272807 	 St: c02596a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7272807----T:  7273007 	 St: c025aee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273007----T:  7273207 	 St: c025b320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273207----T:  7273407 	 St: c02596a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273407----T:  7273607 	 St: c025bd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273607----T:  7273807 	 St: c025aee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7273807----T:  7274007 	 St: c025ac20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7274007----T:  7274207 	 St: c025d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7274207----T:  7274407 	 St: c025b320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7274407----T:  7274607 	 St: c025bd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7274607----T:  7274807 	 St: c025ac20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7274807----T:  7275007 	 St: c025d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7275007----T:  7275207 	 St: c08a09c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7275207----T:  7275407 	 St: c08a6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7275407----T:  7275607 	 St: c08a6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7275607----T:  7275807 	 St: c08b0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7275807----T:  7276007 	 St: c08b2d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7276007----T:  7276207 	 St: c08b5de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7276207----T:  7276407 	 St: c08b6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7276407----T:  7276607 	 St: c08b7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7276607----T:  7276807 	 St: c08b5860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7276807----T:  7277007 	 St: c08bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7277007----T:  7277207 	 St: c10a09c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7277207----T:  7277407 	 St: c10a6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7277407----T:  7277607 	 St: c10a6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7277607----T:  7277807 	 St: c10b0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7277807----T:  7278007 	 St: c10b2d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7278007----T:  7278207 	 St: c10b5de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7278207----T:  7278407 	 St: c10b6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7278407----T:  7278607 	 St: c10b7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7278607----T:  7278807 	 St: c10b5860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7278807----T:  7279007 	 St: c10bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7279007----T:  7287709 	 St: c0250000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7288118----T:  7288318 	 St: c08bfc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7288318----T:  7288518 	 St: c02657c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7288518----T:  7288718 	 St: c0266600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7288718----T:  7288918 	 St: c02657c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7288918----T:  7289118 	 St: c0266600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7289118----T:  7289318 	 St: c026a980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7289318----T:  7289518 	 St: c026a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7289518----T:  7289718 	 St: c026c720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7289718----T:  7289918 	 St: c026c720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7289918----T:  7290118 	 St: c026b480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7290118----T:  7290318 	 St: c02698c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7290318----T:  7290518 	 St: c026b480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7290518----T:  7290718 	 St: c02698c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7290718----T:  7290918 	 St: c026d020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7290918----T:  7291118 	 St: c026d020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7291118----T:  7291318 	 St: c02734c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7291318----T:  7291518 	 St: c02734c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7291518----T:  7291718 	 St: c0271680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7291718----T:  7291918 	 St: c0273020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7291918----T:  7292118 	 St: c0271680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7292118----T:  7292318 	 St: c0273020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7292318----T:  7292518 	 St: c10bfc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7292518----T:  7292718 	 St: c08cafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7292718----T:  7292918 	 St: c08ccc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7292918----T:  7293118 	 St: c08d5320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7293118----T:  7293318 	 St: c08d8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7293318----T:  7293518 	 St: c08d6920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7293518----T:  7293718 	 St: c08d3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7293718----T:  7293918 	 St: c08da040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7293918----T:  7294118 	 St: c08e6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7294118----T:  7294318 	 St: c08e2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7294318----T:  7294518 	 St: c08e6060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7294518----T:  7294718 	 St: c10cafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7294718----T:  7294918 	 St: c10ccc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7294918----T:  7295118 	 St: c10d5320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7295118----T:  7295318 	 St: c10d8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7295318----T:  7295518 	 St: c10d6920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7295518----T:  7295718 	 St: c10d3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7295718----T:  7295918 	 St: c10da040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7295918----T:  7296118 	 St: c10e6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7296118----T:  7296318 	 St: c10e2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7296318----T:  7296518 	 St: c10e6060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7297040----T:  7297240 	 St: c02756a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7297240----T:  7297440 	 St: c02756a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7297440----T:  7297640 	 St: c027b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7297640----T:  7297840 	 St: c027b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7297840----T:  7298040 	 St: c0281cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7298040----T:  7298240 	 St: c0281cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7298240----T:  7298440 	 St: c0284200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7298440----T:  7298640 	 St: c0284220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7298640----T:  7298840 	 St: c0288e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7298840----T:  7299040 	 St: c0288160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7299040----T:  7299240 	 St: c0288e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7299240----T:  7299440 	 St: c0288160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7299440----T:  7299640 	 St: c08ead40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7299640----T:  7299840 	 St: c08f6260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7299840----T:  7300040 	 St: c09039a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7300040----T:  7300240 	 St: c0908420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7300240----T:  7300440 	 St: c0911c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7300440----T:  7300640 	 St: c09102c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7300640----T:  7300840 	 St: c10ead40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7300840----T:  7301040 	 St: c10f6260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7301040----T:  7301240 	 St: c11039a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7301240----T:  7301440 	 St: c1108420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7301440----T:  7301640 	 St: c1111c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7301640----T:  7301840 	 St: c11102c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7302442----T:  7311144 	 St: c0280000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7311144----T:  7311344 	 St: c0292780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7311344----T:  7311544 	 St: c0292780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7311544----T:  7311744 	 St: c0297700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7311744----T:  7311944 	 St: c0297d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7311944----T:  7312144 	 St: c0297720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7312144----T:  7312344 	 St: c0297d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7312344----T:  7312544 	 St: c0298d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7312544----T:  7312744 	 St: c0298d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7312744----T:  7312944 	 St: c02997e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7312944----T:  7313144 	 St: c02997e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313144----T:  7313344 	 St: c029baa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313344----T:  7313544 	 St: c029c420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313544----T:  7313744 	 St: c029baa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313744----T:  7313944 	 St: c029c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313944----T:  7314144 	 St: c02a0400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314144----T:  7314344 	 St: c02a1f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314344----T:  7314544 	 St: c02a0400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314544----T:  7314744 	 St: c02a1f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314744----T:  7314944 	 St: c02a3860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314944----T:  7315144 	 St: c02a35a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315144----T:  7315344 	 St: c02a3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315344----T:  7315544 	 St: c02a3880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315544----T:  7315744 	 St: c02a35a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315744----T:  7315944 	 St: c02a3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315944----T:  7316144 	 St: c091f580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316144----T:  7316344 	 St: c0924f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316344----T:  7316544 	 St: c092ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316544----T:  7316744 	 St: c092fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316744----T:  7316944 	 St: c0931ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316944----T:  7317144 	 St: c0932fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317144----T:  7317344 	 St: c0937540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317344----T:  7317544 	 St: c0940800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317544----T:  7317744 	 St: c0943e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317744----T:  7317944 	 St: c09470e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317944----T:  7318144 	 St: c0946b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7318144----T:  7318344 	 St: c0946a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7318344----T:  7318544 	 St: c111f580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7318544----T:  7318744 	 St: c1124f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7318744----T:  7318944 	 St: c112ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7318944----T:  7319144 	 St: c112fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7319144----T:  7319344 	 St: c1131ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7319344----T:  7319544 	 St: c1132fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7319544----T:  7319744 	 St: c1137540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7319744----T:  7319944 	 St: c1140800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7319944----T:  7320144 	 St: c1143e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7320144----T:  7320344 	 St: c11470e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7320344----T:  7320544 	 St: c1146b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7320544----T:  7320744 	 St: c1146a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7320744----T:  7328066 	 St: c0290000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7328066----T:  7331152 	 St: c029d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7331152----T:  7331352 	 St: c0938860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7331352----T:  7331552 	 St: c09380a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7331552----T:  7331752 	 St: c093c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7331752----T:  7331952 	 St: c093fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7331952----T:  7332152 	 St: c1138860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7332152----T:  7332352 	 St: c11380a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7332352----T:  7332552 	 St: c113c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7332552----T:  7332752 	 St: c113fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7333307----T:  7333507 	 St: c02a7400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7333507----T:  7333707 	 St: c02a7400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7333707----T:  7333907 	 St: c02aca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7333907----T:  7334107 	 St: c02aca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7334107----T:  7334307 	 St: c02b0440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7334307----T:  7334507 	 St: c02b0440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7334507----T:  7334707 	 St: c02b1d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7334707----T:  7334907 	 St: c02b2760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7334907----T:  7335107 	 St: c02b1d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7335107----T:  7335307 	 St: c02b2760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7335307----T:  7335507 	 St: c02b3aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7335507----T:  7335707 	 St: c02b3aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7335707----T:  7335907 	 St: c02b6c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7335907----T:  7336107 	 St: c02b6c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7336107----T:  7336307 	 St: c094e820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7336307----T:  7336507 	 St: c0959520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7336507----T:  7336707 	 St: c09608a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7336707----T:  7336907 	 St: c0963aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7336907----T:  7337107 	 St: c0964ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7337107----T:  7337307 	 St: c0967560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7337307----T:  7337507 	 St: c096d880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7337507----T:  7337707 	 St: c114e820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7337707----T:  7337907 	 St: c1159520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7337907----T:  7338107 	 St: c11608a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7338107----T:  7338307 	 St: c1163aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7338307----T:  7338507 	 St: c1164ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7338507----T:  7338707 	 St: c1167560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7338707----T:  7338907 	 St: c116d880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7339432----T:  7339632 	 St: c02bb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7339632----T:  7339832 	 St: c02bb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7339832----T:  7340032 	 St: c02c3b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7340032----T:  7340232 	 St: c02c3980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7340232----T:  7340432 	 St: c02c4200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7340432----T:  7340632 	 St: c02c3b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7340632----T:  7340832 	 St: c02c3980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7340832----T:  7341032 	 St: c02c4200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7341032----T:  7341232 	 St: c02c6b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7341232----T:  7341432 	 St: c02c6b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7341432----T:  7341632 	 St: c02ca320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7341632----T:  7341832 	 St: c02ca320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7341832----T:  7342032 	 St: c02d0440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7342032----T:  7342232 	 St: c02d0440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7342232----T:  7342432 	 St: c0976dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7342432----T:  7342632 	 St: c09876c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7342632----T:  7342832 	 St: c0987300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7342832----T:  7343032 	 St: c0988400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7343032----T:  7343232 	 St: c098d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7343232----T:  7343432 	 St: c0994640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7343432----T:  7343632 	 St: c09a08a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7343632----T:  7343832 	 St: c1176dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7343832----T:  7344032 	 St: c11876c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7344032----T:  7344232 	 St: c1187300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7344232----T:  7344432 	 St: c1188400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7344432----T:  7344632 	 St: c118d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7344632----T:  7344832 	 St: c1194640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7344832----T:  7345032 	 St: c11a08a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7345032----T:  7352812 	 St: c02c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7352812----T:  7355612 	 St: c02ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7355612----T:  7355812 	 St: c099b100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7356013----T:  7356213 	 St: c099f380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7356213----T:  7356413 	 St: c099d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7356413----T:  7356613 	 St: c119b100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7356613----T:  7356813 	 St: c119f380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7356813----T:  7357013 	 St: c119d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7357013----T:  7360443 	 St: c02d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7360443----T:  7367308 	 St: c02d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7367308----T:  7367508 	 St: c09a7aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7367709----T:  7367909 	 St: c09afe20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7367909----T:  7368109 	 St: c09abc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7368109----T:  7368309 	 St: c09bd460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7368309----T:  7368509 	 St: c09ab5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7368509----T:  7368709 	 St: c09b7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7368709----T:  7368909 	 St: c09ae920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7368909----T:  7369109 	 St: c09b8a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7369109----T:  7369309 	 St: c09bbee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7369309----T:  7369509 	 St: c09b39c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7369509----T:  7369709 	 St: c09bd280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7369709----T:  7369909 	 St: c11a7aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7369909----T:  7370109 	 St: c02e0b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7370109----T:  7370309 	 St: c02e0b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7370309----T:  7370509 	 St: c02e0240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7370509----T:  7370709 	 St: c02e0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7370709----T:  7370909 	 St: c02e49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7370909----T:  7371109 	 St: c02e49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7371109----T:  7371309 	 St: c02e6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7371309----T:  7371509 	 St: c02e6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7371509----T:  7371709 	 St: c02e98e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7371709----T:  7371909 	 St: c02e9ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7371909----T:  7372109 	 St: c02e98e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7372109----T:  7372309 	 St: c02e9ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7372309----T:  7372509 	 St: c11afe20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7372509----T:  7372709 	 St: c09be460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7372709----T:  7372909 	 St: c11abc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7372909----T:  7373109 	 St: c11bd460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7373109----T:  7373309 	 St: c11ab5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7373309----T:  7373509 	 St: c11b7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7373509----T:  7373709 	 St: c11ae920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7373709----T:  7373909 	 St: c11b8a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7373909----T:  7374109 	 St: c11bbee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7374109----T:  7374309 	 St: c11b39c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7374309----T:  7374509 	 St: c11bd280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7374509----T:  7374709 	 St: c09c16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7374709----T:  7374909 	 St: c09c04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7374909----T:  7375109 	 St: c09c9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7375109----T:  7375309 	 St: c09cda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7375309----T:  7375509 	 St: c09d31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7375509----T:  7375709 	 St: c09d3740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7375709----T:  7375909 	 St: c11be460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7375909----T:  7376109 	 St: c11c16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7376109----T:  7376309 	 St: c11c04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7376309----T:  7376509 	 St: c11c9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7376509----T:  7376709 	 St: c11cda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7376709----T:  7376909 	 St: c11d31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7376909----T:  7377109 	 St: c11d3740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7377649----T:  7377849 	 St: c02ee7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7377849----T:  7378049 	 St: c02efce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7378049----T:  7378249 	 St: c02ee7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7378249----T:  7378449 	 St: c02efd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7378449----T:  7378649 	 St: c02f4ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7378649----T:  7378849 	 St: c02f3420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7378849----T:  7379049 	 St: c02f4ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7379049----T:  7379249 	 St: c02f3420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7379249----T:  7379449 	 St: c02f63e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7379449----T:  7379649 	 St: c02f7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7379649----T:  7379849 	 St: c02f6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7379849----T:  7380049 	 St: c02f7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7380049----T:  7380249 	 St: c02f63e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7380249----T:  7380449 	 St: c02f6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7380449----T:  7380649 	 St: c02f9380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7380649----T:  7380849 	 St: c02f93a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7380849----T:  7381049 	 St: c0300600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7381049----T:  7381249 	 St: c0300b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7381249----T:  7381449 	 St: c0300620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7381449----T:  7381649 	 St: c03026a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7381649----T:  7381849 	 St: c0300b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7381849----T:  7382049 	 St: c03026a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7382049----T:  7382249 	 St: c09dcfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7382249----T:  7382449 	 St: c09df9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7382449----T:  7382649 	 St: c09e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7382649----T:  7382849 	 St: c09e6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7382849----T:  7383049 	 St: c09eec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7383049----T:  7383249 	 St: c09ec7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7383249----T:  7383449 	 St: c09eda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7383449----T:  7383649 	 St: c09f2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7383649----T:  7383849 	 St: c0a00c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7383849----T:  7384049 	 St: c0a01600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7384049----T:  7384249 	 St: c0a04d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7384249----T:  7384449 	 St: c11dcfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7384449----T:  7384649 	 St: c11df9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7384649----T:  7384849 	 St: c11e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7384849----T:  7385049 	 St: c11e6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7385049----T:  7385249 	 St: c11eec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7385249----T:  7385449 	 St: c11ec7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7385449----T:  7385649 	 St: c11eda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7385649----T:  7385849 	 St: c11f2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7385849----T:  7386049 	 St: c1200c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7386049----T:  7386249 	 St: c1201600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7386249----T:  7386449 	 St: c1204d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7386449----T:  7402612 	 St: c0200000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7402612----T:  7418775 	 St: c0230000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7418775----T:  7434938 	 St: c0260000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7434938----T:  7451101 	 St: c02a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7451101----T:  7464923 	 St: c02e0000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  7464923----T:  7468735 	 St: c02fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7468735----T:  7468935 	 St: c09f5c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7469148----T:  7469348 	 St: c09fa9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7469348----T:  7469548 	 St: c09faea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7469548----T:  7469748 	 St: c09fb780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7469748----T:  7469948 	 St: c11f5c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7469948----T:  7470148 	 St: c11fa9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7470148----T:  7470348 	 St: c11faea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7470348----T:  7470548 	 St: c11fb780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7470548----T:  7474767 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7474767----T:  7593502 	 St: c0306000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F:  7593502----T:  7593702 	 St: c0a0af40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7593702----T:  7593902 	 St: c0a0a240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7593910----T:  7594110 	 St: c0a190e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7594110----T:  7594310 	 St: c0a16700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7594310----T:  7594510 	 St: c0a14080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7594510----T:  7594710 	 St: c0a14860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7594710----T:  7594910 	 St: c0a1bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7594910----T:  7595110 	 St: c120af40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7595110----T:  7595310 	 St: c120a240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7595310----T:  7595510 	 St: c12190e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7595510----T:  7595710 	 St: c1216700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7595710----T:  7595910 	 St: c0a37560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7595910----T:  7596110 	 St: c1214080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7596110----T:  7596310 	 St: c0a343a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7596310----T:  7596510 	 St: c0a2d2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7596510----T:  7596710 	 St: c0a3a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7596710----T:  7596910 	 St: c0a30b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7596910----T:  7597110 	 St: c0a39f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7597110----T:  7597310 	 St: c1214860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7597310----T:  7597510 	 St: c0a3cd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7597510----T:  7597710 	 St: c121bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7597710----T:  7597910 	 St: c1237560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7597910----T:  7598110 	 St: c12343a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7598110----T:  7598310 	 St: c122d2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7598310----T:  7598510 	 St: c123a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7598510----T:  7598710 	 St: c1230b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7598710----T:  7598910 	 St: c1239f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7598910----T:  7599110 	 St: c123cd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7599940----T:  7600140 	 St: c0a41420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7600140----T:  7600340 	 St: c0a44ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7600340----T:  7600540 	 St: c0a45420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7600540----T:  7600740 	 St: c0a4a5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7600740----T:  7600940 	 St: c0a41a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7600940----T:  7601140 	 St: c0a49ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601140----T:  7601340 	 St: c0a59c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601340----T:  7601540 	 St: c0a5a6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601540----T:  7601740 	 St: c0a5f720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601740----T:  7601940 	 St: c0a6dd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7601940----T:  7602140 	 St: c0a65660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7602140----T:  7602340 	 St: c0a66a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7602340----T:  7602540 	 St: c0a6fb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7602540----T:  7602740 	 St: c1241420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7602740----T:  7602940 	 St: c0a77660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7602940----T:  7603140 	 St: c0a74b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7603140----T:  7603340 	 St: c0a7ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7603340----T:  7603540 	 St: c1244ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7603540----T:  7603740 	 St: c1245420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7603740----T:  7603940 	 St: c124a5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7603940----T:  7604140 	 St: c1241a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7604140----T:  7604340 	 St: c1249ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7604340----T:  7604540 	 St: c1259c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7604540----T:  7604740 	 St: c125a6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7604740----T:  7604940 	 St: c125f720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7604940----T:  7605140 	 St: c126dd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7605140----T:  7605340 	 St: c1265660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7605340----T:  7605540 	 St: c1266a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7605540----T:  7605740 	 St: c126fb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7605740----T:  7605940 	 St: c1277660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7605940----T:  7606140 	 St: c1274b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7606140----T:  7606340 	 St: c127ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7607168----T:  7607368 	 St: c0a7f420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7607368----T:  7607568 	 St: c0a7ede0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7607568----T:  7607768 	 St: c0a83a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7607768----T:  7607968 	 St: c0a8cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7607968----T:  7608168 	 St: c0a7ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7608168----T:  7608368 	 St: c0a8e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7608368----T:  7608568 	 St: c0a9d360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7608568----T:  7608768 	 St: c0a9d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7608768----T:  7608968 	 St: c0aa45e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7608968----T:  7609168 	 St: c0aace80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7609168----T:  7609368 	 St: c127f420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7609368----T:  7609568 	 St: c0aaa3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7609568----T:  7609768 	 St: c0ab6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7609768----T:  7609968 	 St: c0ab9360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7609968----T:  7610168 	 St: c127ede0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7610168----T:  7610368 	 St: c1283a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7610368----T:  7610568 	 St: c128cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7610568----T:  7610768 	 St: c127ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7610768----T:  7610968 	 St: c128e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7610968----T:  7611168 	 St: c129d360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7611168----T:  7611368 	 St: c129d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7611368----T:  7611568 	 St: c12a45e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7611568----T:  7611768 	 St: c12ace80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7611768----T:  7611968 	 St: c12aa3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7611968----T:  7612168 	 St: c12b6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7612168----T:  7612368 	 St: c12b9360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7613232----T:  7613432 	 St: c0ac8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7613432----T:  7613632 	 St: c0ac26e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7613632----T:  7613832 	 St: c0ad3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7613832----T:  7614032 	 St: c0ac9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614032----T:  7614232 	 St: c0ad3da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614232----T:  7614432 	 St: c0ad2960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614432----T:  7614632 	 St: c0ad1de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614632----T:  7614832 	 St: c0ad5680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614832----T:  7615032 	 St: c0ad7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615032----T:  7615232 	 St: c0add4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615232----T:  7615432 	 St: c0adf1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615432----T:  7615632 	 St: c0ae1460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615632----T:  7615832 	 St: c0aea9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615832----T:  7616032 	 St: c0ae9f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616032----T:  7616232 	 St: c0af1240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616232----T:  7616432 	 St: c12c8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616432----T:  7616632 	 St: c0af9420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616632----T:  7616832 	 St: c0afb1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616832----T:  7617032 	 St: c12c26e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7617032----T:  7617232 	 St: c0af4cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7617232----T:  7617432 	 St: c12d3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7617432----T:  7617632 	 St: c12c9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7617632----T:  7617832 	 St: c12d3da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7617832----T:  7618032 	 St: c12d2960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7618032----T:  7618232 	 St: c12d1de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7618232----T:  7618432 	 St: c12d5680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7618432----T:  7618632 	 St: c12d7920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7618632----T:  7618832 	 St: c12dd4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7618832----T:  7619032 	 St: c12df1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7619032----T:  7619232 	 St: c12e1460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7619232----T:  7619432 	 St: c12ea9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7619432----T:  7619632 	 St: c12e9f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7619632----T:  7619832 	 St: c12f1240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7619832----T:  7620032 	 St: c12f9420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7620032----T:  7620232 	 St: c12fb1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7620232----T:  7620432 	 St: c12f4cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7621262----T:  7621462 	 St: c0afc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7621462----T:  7621662 	 St: c0b073c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7621662----T:  7621862 	 St: c0b0f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7621862----T:  7622062 	 St: c0b15620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7622062----T:  7622262 	 St: c0b1f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7622262----T:  7622462 	 St: c0b1f7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7622462----T:  7622662 	 St: c0b245c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7622662----T:  7622862 	 St: c0b26480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7622862----T:  7623062 	 St: c12fc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7623062----T:  7623262 	 St: c0b2db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7623262----T:  7623462 	 St: c0b2dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7623462----T:  7623662 	 St: c0b30260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7623662----T:  7623862 	 St: c13073c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7623862----T:  7624062 	 St: c130f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7624062----T:  7624262 	 St: c1315620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7624262----T:  7624462 	 St: c131f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7624462----T:  7624662 	 St: c131f7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7624662----T:  7624862 	 St: c13245c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7624862----T:  7625062 	 St: c1326480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7625062----T:  7625262 	 St: c132db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7625262----T:  7625462 	 St: c132dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7625462----T:  7625662 	 St: c1330260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7626500----T:  7626700 	 St: c0b3d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7626700----T:  7626900 	 St: c0b3c960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7626900----T:  7627100 	 St: c0b44e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627100----T:  7627300 	 St: c0b3b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627300----T:  7627500 	 St: c0b405a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627500----T:  7627700 	 St: c0b422e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627700----T:  7627900 	 St: c0b54320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7627900----T:  7628100 	 St: c0b4e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628100----T:  7628300 	 St: c0b5f980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628300----T:  7628500 	 St: c0b61200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628500----T:  7628700 	 St: c0b629c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628700----T:  7628900 	 St: c0b62100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7628900----T:  7629100 	 St: c0b63380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629100----T:  7629300 	 St: c133d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629300----T:  7629500 	 St: c0b6f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629500----T:  7629700 	 St: c133c960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629700----T:  7629900 	 St: c1344e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7629900----T:  7630100 	 St: c133b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630100----T:  7630300 	 St: c13405a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630300----T:  7630500 	 St: c13422e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630500----T:  7630700 	 St: c1354320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630700----T:  7630900 	 St: c134e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7630900----T:  7631100 	 St: c135f980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631100----T:  7631300 	 St: c1361200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631300----T:  7631500 	 St: c13629c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631500----T:  7631700 	 St: c1362100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631700----T:  7631900 	 St: c1363380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7631900----T:  7632100 	 St: c136f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7632981----T:  7633181 	 St: c0b80220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7633181----T:  7633381 	 St: c0b8d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7633381----T:  7633581 	 St: c0b909c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7633581----T:  7633781 	 St: c0b8c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7633781----T:  7633981 	 St: c0b8e240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7633981----T:  7634181 	 St: c0b94d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7634181----T:  7634381 	 St: c0b9bb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7634381----T:  7634581 	 St: c0ba3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7634581----T:  7634781 	 St: c0ba6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7634781----T:  7634981 	 St: c1380220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7634981----T:  7635181 	 St: c0bb81e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7635181----T:  7635381 	 St: c138d7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7635381----T:  7635581 	 St: c13909c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7635581----T:  7635781 	 St: c138c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7635781----T:  7635981 	 St: c138e240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7635981----T:  7636181 	 St: c1394d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7636181----T:  7636381 	 St: c139bb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7636381----T:  7636581 	 St: c13a3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7636581----T:  7636781 	 St: c13a6d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7636781----T:  7636981 	 St: c13b81e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7637816----T:  7638016 	 St: c0bc1200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7638016----T:  7638216 	 St: c0bbd140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7638216----T:  7638416 	 St: c0bc3b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7638416----T:  7638616 	 St: c0bbfa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7638616----T:  7638816 	 St: c0bc7a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7638816----T:  7639016 	 St: c0bc9e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7639016----T:  7639216 	 St: c0bcd4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7639216----T:  7639416 	 St: c0bcc4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7639416----T:  7639616 	 St: c0bd18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7639616----T:  7639816 	 St: c0bd2ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7639816----T:  7640016 	 St: c0bd4960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7640016----T:  7640216 	 St: c0be7020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7640216----T:  7640416 	 St: c0bebea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7640416----T:  7640616 	 St: c13c1200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7640616----T:  7640816 	 St: c0bec960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7640816----T:  7641016 	 St: c13bd140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7641016----T:  7641216 	 St: c13c3b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7641216----T:  7641416 	 St: c13bfa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7641416----T:  7641616 	 St: c13c7a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7641616----T:  7641816 	 St: c13c9e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7641816----T:  7642016 	 St: c13cd4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7642016----T:  7642216 	 St: c13cc4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7642216----T:  7642416 	 St: c13d18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7642416----T:  7642616 	 St: c13d2ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7642616----T:  7642816 	 St: c13d4960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7642816----T:  7643016 	 St: c13e7020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7643016----T:  7643216 	 St: c13ebea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7643216----T:  7643416 	 St: c13ec960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7644201----T:  7644401 	 St: c0bfafe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7644401----T:  7644601 	 St: c0bff480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7644790----T:  7644990 	 St: c13fafe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7644990----T:  7645190 	 St: c13ff480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7868862----T:  7911272 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(28.636057)
F:  7911272----T:  8032832 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  8254983----T:  9502073 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(842.059448)
F:  8255928----T:  8256128 	 St: c0405960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8256128----T:  8256328 	 St: c0407a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8256328----T:  8256528 	 St: c04035c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8256528----T:  8256728 	 St: c0405ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8256728----T:  8256928 	 St: c0405e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8256928----T:  8257128 	 St: c0404b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8257128----T:  8257328 	 St: c040fec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8257328----T:  8257528 	 St: c040d7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8257528----T:  8257728 	 St: c0417080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8257728----T:  8257928 	 St: c041e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8257928----T:  8258128 	 St: c041dd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8258128----T:  8258328 	 St: c041fde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8258328----T:  8258528 	 St: c041f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8258528----T:  8258728 	 St: c04231e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8258728----T:  8258928 	 St: c04238c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8258928----T:  8259128 	 St: c0424d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8259128----T:  8259328 	 St: c0426f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8259328----T:  8259528 	 St: c0426220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8259528----T:  8259728 	 St: c04286c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8259728----T:  8259928 	 St: c042ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8259928----T:  8260128 	 St: c042b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8260128----T:  8260328 	 St: c042b9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8260328----T:  8260528 	 St: c042dbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8260528----T:  8260728 	 St: c0c05960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8260728----T:  8260928 	 St: c0435220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8260928----T:  8261128 	 St: c0435040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8261128----T:  8261328 	 St: c0439f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8261328----T:  8261528 	 St: c0439bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8261528----T:  8261728 	 St: c043dd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8261728----T:  8261928 	 St: c0c07a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8261928----T:  8262128 	 St: c043e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8262128----T:  8262328 	 St: c0442220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8262328----T:  8262528 	 St: c04436e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8262528----T:  8262728 	 St: c0c035c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8262728----T:  8262928 	 St: c0c05ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8262928----T:  8263128 	 St: c0c05e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8263128----T:  8263328 	 St: c0c04b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8263328----T:  8263528 	 St: c0c0fec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8263528----T:  8263728 	 St: c0c0d7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8263728----T:  8263928 	 St: c0c17080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8263928----T:  8264128 	 St: c0c1e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8264128----T:  8264328 	 St: c0c1dd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8264328----T:  8264528 	 St: c0c1fde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8264528----T:  8264728 	 St: c0c1f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8264728----T:  8264928 	 St: c0c231e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8264928----T:  8265128 	 St: c0c238c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8265128----T:  8265328 	 St: c0c24d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8265328----T:  8265528 	 St: c0c26f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8265528----T:  8265728 	 St: c0c26220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8265728----T:  8265928 	 St: c0c286c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8265928----T:  8266128 	 St: c0c2ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8266128----T:  8266328 	 St: c0c2b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8266328----T:  8266528 	 St: c0c2b9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8266528----T:  8266728 	 St: c0c2dbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8266728----T:  8266928 	 St: c0c35220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8266928----T:  8267128 	 St: c0c35040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8267128----T:  8267328 	 St: c0c39f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8267328----T:  8267528 	 St: c0c39bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8267528----T:  8267728 	 St: c0c3dd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8267728----T:  8267928 	 St: c0c3e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8267928----T:  8268128 	 St: c0c42220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8268128----T:  8268328 	 St: c0c436e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8269279----T:  8269479 	 St: c044b2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8269479----T:  8269679 	 St: c044abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8269679----T:  8269879 	 St: c044d220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8269879----T:  8270079 	 St: c044f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8270079----T:  8270279 	 St: c0456720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8270279----T:  8270479 	 St: c0457580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8270479----T:  8270679 	 St: c0458980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8270679----T:  8270879 	 St: c0457860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8270879----T:  8271079 	 St: c0451f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271079----T:  8271279 	 St: c0458820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271279----T:  8271479 	 St: c045c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271479----T:  8271679 	 St: c045c820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271679----T:  8271879 	 St: c045ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271879----T:  8272079 	 St: c045e200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8272079----T:  8272279 	 St: c0460380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8272279----T:  8272479 	 St: c04606a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8272479----T:  8272679 	 St: c0461e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8272679----T:  8272879 	 St: c0463780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8272879----T:  8273079 	 St: c0464200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8273079----T:  8273279 	 St: c0465e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8273279----T:  8273479 	 St: c0467480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8273479----T:  8273679 	 St: c046ee40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8273679----T:  8273879 	 St: c0468620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8273879----T:  8274079 	 St: c046d800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8274079----T:  8274279 	 St: c046da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8274279----T:  8274479 	 St: c046f160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8274479----T:  8274679 	 St: c0470280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8274679----T:  8274879 	 St: c04707c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8274879----T:  8275079 	 St: c0471560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8275079----T:  8275279 	 St: c0c4b2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8275279----T:  8275479 	 St: c04765e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8275479----T:  8275679 	 St: c0477700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8275679----T:  8275879 	 St: c0477900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8275879----T:  8276079 	 St: c0476bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8276079----T:  8276279 	 St: c0477e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8276279----T:  8276479 	 St: c047d2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8276479----T:  8276679 	 St: c0480120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8276679----T:  8276879 	 St: c0c4abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8276879----T:  8277079 	 St: c04860e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8277079----T:  8277279 	 St: c0487540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8277279----T:  8277479 	 St: c0487ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8277479----T:  8277679 	 St: c0c4d220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8277679----T:  8277879 	 St: c0c4f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8277879----T:  8278079 	 St: c0c56720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8278079----T:  8278279 	 St: c0c57580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8278279----T:  8278479 	 St: c0c58980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8278479----T:  8278679 	 St: c0c57860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8278679----T:  8278879 	 St: c0c51f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8278879----T:  8279079 	 St: c0c58820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8279079----T:  8279279 	 St: c0c5c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8279279----T:  8279479 	 St: c0c5c820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8279479----T:  8279679 	 St: c0c5ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8279679----T:  8279879 	 St: c0c5e200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8279879----T:  8280079 	 St: c0c60380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8280079----T:  8280279 	 St: c0c606a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8280279----T:  8280479 	 St: c0c61e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8280479----T:  8280679 	 St: c0c63780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8280679----T:  8280879 	 St: c0c64200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8280879----T:  8281079 	 St: c0c65e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8281079----T:  8281279 	 St: c0c67480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8281279----T:  8281479 	 St: c0c6ee40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8281479----T:  8281679 	 St: c0c68620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8281679----T:  8281879 	 St: c0c6d800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8281879----T:  8282079 	 St: c0c6da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8282079----T:  8282279 	 St: c0c6f160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8282279----T:  8282479 	 St: c0c70280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8282479----T:  8282679 	 St: c0c707c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8282679----T:  8282879 	 St: c0c71560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8282879----T:  8283079 	 St: c0c765e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8283079----T:  8283279 	 St: c0c77700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8283279----T:  8283479 	 St: c0c77900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8283479----T:  8283679 	 St: c0c76bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8283679----T:  8283879 	 St: c0c77e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8283879----T:  8284079 	 St: c0c7d2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8284079----T:  8284279 	 St: c0c80120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8284279----T:  8284479 	 St: c0c860e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8284479----T:  8284679 	 St: c0c87540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8284679----T:  8284879 	 St: c0c87ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8285766----T:  8285966 	 St: c0490380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8285966----T:  8286166 	 St: c048d5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8286166----T:  8286366 	 St: c04898a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8286366----T:  8286566 	 St: c0489760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8286566----T:  8286766 	 St: c048d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8286766----T:  8286966 	 St: c048ec00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8286966----T:  8287166 	 St: c048b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8287166----T:  8287366 	 St: c049d580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8287366----T:  8287566 	 St: c049db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8287566----T:  8287766 	 St: c049dd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8287766----T:  8287966 	 St: c049e740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8287966----T:  8288166 	 St: c04a1580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8288166----T:  8288366 	 St: c04a08a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8288366----T:  8288566 	 St: c04a41c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8288566----T:  8288766 	 St: c04ac380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8288766----T:  8288966 	 St: c04ada00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8288966----T:  8289166 	 St: c04b0f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8289166----T:  8289366 	 St: c0c90380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8289366----T:  8289566 	 St: c04b3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8289566----T:  8289766 	 St: c04b4420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8289766----T:  8289966 	 St: c04b57c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8289966----T:  8290166 	 St: c04b6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8290166----T:  8290366 	 St: c04bde80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8290366----T:  8290566 	 St: c04c00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8290566----T:  8290766 	 St: c04c0180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8290766----T:  8290966 	 St: c04c3240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8290966----T:  8291166 	 St: c04c25c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8291166----T:  8291366 	 St: c04c2ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8291366----T:  8291566 	 St: c0c8d5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8291566----T:  8291766 	 St: c0c898a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8291766----T:  8291966 	 St: c0c89760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8291966----T:  8292166 	 St: c0c8d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8292166----T:  8292366 	 St: c0c8ec00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8292366----T:  8292566 	 St: c0c8b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8292566----T:  8292766 	 St: c0c9d580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8292766----T:  8292966 	 St: c0c9db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8292966----T:  8293166 	 St: c0c9dd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8293166----T:  8293366 	 St: c0c9e740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8293366----T:  8293566 	 St: c0ca1580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8293566----T:  8293766 	 St: c0ca08a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8293766----T:  8293966 	 St: c0ca41c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8293966----T:  8294166 	 St: c0cac380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8294166----T:  8294366 	 St: c0cada00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8294366----T:  8294566 	 St: c0cb0f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8294566----T:  8294766 	 St: c0cb3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8294766----T:  8294966 	 St: c0cb4420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8294966----T:  8295166 	 St: c0cb57c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8295166----T:  8295366 	 St: c0cb6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8295366----T:  8295566 	 St: c0cbde80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8295566----T:  8295766 	 St: c0cc00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8295766----T:  8295966 	 St: c0cc0180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8295966----T:  8296166 	 St: c0cc3240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8296166----T:  8296366 	 St: c0cc25c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8296366----T:  8296566 	 St: c0cc2ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8297505----T:  8297705 	 St: c04d0460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8297705----T:  8297905 	 St: c04cd820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8297905----T:  8298105 	 St: c04cab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8298105----T:  8298305 	 St: c04d3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8298305----T:  8298505 	 St: c04d3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8298505----T:  8298705 	 St: c04d5fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8298705----T:  8298905 	 St: c04d7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8298905----T:  8299105 	 St: c04db0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8299105----T:  8299305 	 St: c04dada0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8299305----T:  8299505 	 St: c04de260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8299505----T:  8299705 	 St: c04e0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8299705----T:  8299905 	 St: c04e53c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8299905----T:  8300105 	 St: c04e7b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8300105----T:  8300305 	 St: c04e7720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8300305----T:  8300505 	 St: c04e9e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8300505----T:  8300705 	 St: c04f0d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8300705----T:  8300905 	 St: c04f4e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8300905----T:  8301105 	 St: c04f56a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8301105----T:  8301305 	 St: c04f32c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8301305----T:  8301505 	 St: c04f8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8301505----T:  8301705 	 St: c04f7560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8301705----T:  8301905 	 St: c04f6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8301905----T:  8302105 	 St: c0cd0460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8302105----T:  8302305 	 St: c04fa540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8302305----T:  8302505 	 St: c04f70e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8302505----T:  8302705 	 St: c04fc0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8302705----T:  8302905 	 St: c04fde80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8302905----T:  8303105 	 St: c04ffba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8303105----T:  8303305 	 St: c0501e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8303305----T:  8303505 	 St: c0506500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8303505----T:  8303705 	 St: c0ccd820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8303705----T:  8303905 	 St: c050a480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8303905----T:  8304105 	 St: c050b200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8304105----T:  8304305 	 St: c0ccab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8304305----T:  8304505 	 St: c0cd3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8304505----T:  8304705 	 St: c0cd3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8304705----T:  8304905 	 St: c0cd5fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8304905----T:  8305105 	 St: c0cd7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8305105----T:  8305305 	 St: c0cdb0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8305305----T:  8305505 	 St: c0cdada0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8305505----T:  8305705 	 St: c0cde260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8305705----T:  8305905 	 St: c0ce0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8305905----T:  8306105 	 St: c0ce53c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8306105----T:  8306305 	 St: c0ce7b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8306305----T:  8306505 	 St: c0ce7720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8306505----T:  8306705 	 St: c0ce9e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8306705----T:  8306905 	 St: c0cf0d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8306905----T:  8307105 	 St: c0cf4e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8307105----T:  8307305 	 St: c0cf56a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8307305----T:  8307505 	 St: c0cf32c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8307505----T:  8307705 	 St: c0cf8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8307705----T:  8307905 	 St: c0cf7560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8307905----T:  8308105 	 St: c0cf6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8308105----T:  8308305 	 St: c0cfa540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8308305----T:  8308505 	 St: c0cf70e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8308505----T:  8308705 	 St: c0cfc0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8308705----T:  8308905 	 St: c0cfde80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8308905----T:  8309105 	 St: c0cffba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8309105----T:  8309305 	 St: c0d01e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8309305----T:  8309505 	 St: c0d06500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8309505----T:  8309705 	 St: c0d0a480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8309705----T:  8309905 	 St: c0d0b200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8310839----T:  8311039 	 St: c050dbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8311039----T:  8311239 	 St: c050fe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8311239----T:  8311439 	 St: c05101e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8311439----T:  8311639 	 St: c0513580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8311639----T:  8311839 	 St: c0517960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8311839----T:  8312039 	 St: c0519ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8312039----T:  8312239 	 St: c0519780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8312239----T:  8312439 	 St: c051b740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8312439----T:  8312639 	 St: c0525700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8312639----T:  8312839 	 St: c0528280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8312839----T:  8313039 	 St: c052ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8313039----T:  8313239 	 St: c052f760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8313239----T:  8313439 	 St: c0534600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8313439----T:  8313639 	 St: c0533f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8313639----T:  8313839 	 St: c0538aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8313839----T:  8314039 	 St: c0d0dbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8314039----T:  8314239 	 St: c0539dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8314239----T:  8314439 	 St: c053e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8314439----T:  8314639 	 St: c0541260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8314639----T:  8314839 	 St: c053ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8314839----T:  8315039 	 St: c05418c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8315039----T:  8315239 	 St: c053f940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8315239----T:  8315439 	 St: c0542ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8315439----T:  8315639 	 St: c0546860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8315639----T:  8315839 	 St: c0548220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8315839----T:  8316039 	 St: c0548c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8316039----T:  8316239 	 St: c0548940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8316239----T:  8316439 	 St: c054a0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8316439----T:  8316639 	 St: c0d0fe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8316639----T:  8316839 	 St: c054b440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8316839----T:  8317039 	 St: c054d380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8317039----T:  8317239 	 St: c054eb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8317239----T:  8317439 	 St: c0d101e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8317439----T:  8317639 	 St: c0d13580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8317639----T:  8317839 	 St: c0d17960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8317839----T:  8318039 	 St: c0d19ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8318039----T:  8318239 	 St: c0d19780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8318239----T:  8318439 	 St: c0d1b740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8318439----T:  8318639 	 St: c0d25700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8318639----T:  8318839 	 St: c0d28280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8318839----T:  8319039 	 St: c0d2ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8319039----T:  8319239 	 St: c0d2f760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8319239----T:  8319439 	 St: c0d34600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8319439----T:  8319639 	 St: c0d33f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8319639----T:  8319839 	 St: c0d38aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8319839----T:  8320039 	 St: c0d39dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8320039----T:  8320239 	 St: c0d3e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8320239----T:  8320439 	 St: c0d41260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8320439----T:  8320639 	 St: c0d3ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8320639----T:  8320839 	 St: c0d418c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8320839----T:  8321039 	 St: c0d3f940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8321039----T:  8321239 	 St: c0d42ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8321239----T:  8321439 	 St: c0d46860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8321439----T:  8321639 	 St: c0d48220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8321639----T:  8321839 	 St: c0d48c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8321839----T:  8322039 	 St: c0d48940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8322039----T:  8322239 	 St: c0d4a0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8322239----T:  8322439 	 St: c0d4b440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8322439----T:  8322639 	 St: c0d4d380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8322639----T:  8322839 	 St: c0d4eb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8323777----T:  8327207 	 St: c0550000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8327207----T:  8327407 	 St: c0562ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8327407----T:  8327607 	 St: c0561a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8327607----T:  8327807 	 St: c0564c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8327807----T:  8328007 	 St: c0564820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8328007----T:  8328207 	 St: c0569700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8328207----T:  8328407 	 St: c056af40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8328407----T:  8328607 	 St: c056e300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8328607----T:  8328807 	 St: c056e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8328807----T:  8329007 	 St: c0573ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8329007----T:  8329207 	 St: c0577b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8329207----T:  8329407 	 St: c0578a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8329407----T:  8329607 	 St: c05797e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8329607----T:  8329807 	 St: c05791c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8329807----T:  8330007 	 St: c057a8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8330007----T:  8330207 	 St: c0580740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8330207----T:  8330407 	 St: c05813c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8330407----T:  8330607 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8330607----T:  8330807 	 St: c05888c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8330807----T:  8331007 	 St: c05891e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8331007----T:  8331207 	 St: c058b000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8331207----T:  8331407 	 St: c058c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8331407----T:  8331607 	 St: c058cbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8331607----T:  8331807 	 St: c058e620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8331807----T:  8332007 	 St: c058cda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8332007----T:  8332207 	 St: c058d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8332207----T:  8332407 	 St: c0d53740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8332407----T:  8332607 	 St: c0d62ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8332607----T:  8332807 	 St: c0d61a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8332807----T:  8333007 	 St: c0d64c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8333007----T:  8333207 	 St: c0d64820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8333207----T:  8333407 	 St: c0d69700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8333407----T:  8333607 	 St: c0d6af40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8333607----T:  8333807 	 St: c0d6e300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8333807----T:  8334007 	 St: c0d6e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8334007----T:  8334207 	 St: c0d73ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8334207----T:  8334407 	 St: c0d77b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8334407----T:  8334607 	 St: c0d78a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8334607----T:  8334807 	 St: c0d797e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8334807----T:  8335007 	 St: c0d791c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8335007----T:  8335207 	 St: c0d7a8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8335207----T:  8335407 	 St: c0d80740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8335407----T:  8335607 	 St: c0d813c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8335607----T:  8335807 	 St: c0d84440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8335807----T:  8336007 	 St: c0d888c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8336007----T:  8336207 	 St: c0d891e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8336207----T:  8336407 	 St: c0d8b000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8336407----T:  8336607 	 St: c0d8c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8336607----T:  8336807 	 St: c0d8cbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8336807----T:  8337007 	 St: c0d8e620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8337007----T:  8337207 	 St: c0d8cda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8337207----T:  8337407 	 St: c0d8d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8337407----T:  8344272 	 St: c0554000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8344663----T:  8352443 	 St: c0d50000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8352443----T:  8352643 	 St: c05a37a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8352643----T:  8352843 	 St: c05a5340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8352843----T:  8353043 	 St: c05a4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8353043----T:  8353243 	 St: c05a84c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8353243----T:  8353443 	 St: c05ad220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8353443----T:  8353643 	 St: c05abe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8353643----T:  8353843 	 St: c05af0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8353843----T:  8354043 	 St: c0da37a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8354043----T:  8354243 	 St: c0da5340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8354243----T:  8354443 	 St: c0da4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8354443----T:  8354643 	 St: c0da84c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8354643----T:  8354843 	 St: c0dad220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8354843----T:  8355043 	 St: c0dabe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8355043----T:  8355243 	 St: c0daf0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8355243----T:  8358043 	 St: c0d5e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8358043----T:  8361473 	 St: c0590000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8361473----T:  8368338 	 St: c0594000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8368338----T:  8368538 	 St: c0d93a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8368728----T:  8376050 	 St: c0d90000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8376050----T:  8376250 	 St: c05c9940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8376250----T:  8376450 	 St: c05ca440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8376450----T:  8379536 	 St: c0d9d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8379536----T:  8379736 	 St: c0dc9940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8379736----T:  8379936 	 St: c0dca440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8379936----T:  8383022 	 St: c05b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8383022----T:  8390344 	 St: c05b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8390344----T:  8390544 	 St: c0db1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8390544----T:  8390744 	 St: c0db2760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8390744----T:  8390944 	 St: c0db2aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8390944----T:  8394374 	 St: c0db0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8394374----T:  8401239 	 St: c0db4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8402181----T:  8402381 	 St: c05cbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8402381----T:  8402581 	 St: c05ce700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8402581----T:  8402781 	 St: c05cc7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8402781----T:  8402981 	 St: c05cfc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8402981----T:  8403181 	 St: c05e2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8403181----T:  8403381 	 St: c05e6ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8403381----T:  8403581 	 St: c05e8f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8403581----T:  8403781 	 St: c05ea520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8403781----T:  8403981 	 St: c05ee060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8403981----T:  8404181 	 St: c05ef9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8404181----T:  8404381 	 St: c05ec5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8404381----T:  8404581 	 St: c05f3e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8404581----T:  8404781 	 St: c05f1fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8404781----T:  8404981 	 St: c05f92a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8404981----T:  8405181 	 St: c0dcbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8405181----T:  8405381 	 St: c05fe7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8405381----T:  8405581 	 St: c05fbc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8405581----T:  8405781 	 St: c05fbd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8405781----T:  8405981 	 St: c0602b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8405981----T:  8406181 	 St: c0604920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8406181----T:  8406381 	 St: c0606640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8406381----T:  8406581 	 St: c0dce700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8406581----T:  8406781 	 St: c060bd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8406781----T:  8406981 	 St: c060d2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8406981----T:  8407181 	 St: c060d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8407181----T:  8407381 	 St: c060c880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  8407381----T:  8407581 	 St: c0dcc7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8407581----T:  8407781 	 St: c0dcfc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8407781----T:  8407981 	 St: c0de2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8407981----T:  8408181 	 St: c0de6ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8408181----T:  8408381 	 St: c0de8f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8408381----T:  8408581 	 St: c0dea520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8408581----T:  8408781 	 St: c0dee060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8408781----T:  8408981 	 St: c0def9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8408981----T:  8409181 	 St: c0dec5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8409181----T:  8409381 	 St: c0df3e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8409381----T:  8409581 	 St: c0df1fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8409581----T:  8409781 	 St: c0df92a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8409781----T:  8409981 	 St: c0dfe7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8409981----T:  8410181 	 St: c0dfbc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8410181----T:  8410381 	 St: c0dfbd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8410381----T:  8410581 	 St: c0e02b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8410581----T:  8410781 	 St: c0e04920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8410781----T:  8410981 	 St: c0e06640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8410981----T:  8411181 	 St: c0e0bd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8411181----T:  8411381 	 St: c0e0d2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8411381----T:  8411581 	 St: c0e0d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8411581----T:  8411781 	 St: c0e0c880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  8411781----T:  8416422 	 St: c05d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8416422----T:  8421937 	 St: c05d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8421937----T:  8424737 	 St: c0dd0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8424737----T:  8427342 	 St: c0dd2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8427342----T:  8430772 	 St: c0dd3000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8430772----T:  8436287 	 St: c0dd7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8437240----T:  8437440 	 St: c0615100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8437440----T:  8437640 	 St: c0613600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8437640----T:  8437840 	 St: c0617180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8437840----T:  8438040 	 St: c0619d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8438040----T:  8438240 	 St: c061f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8438240----T:  8438440 	 St: c0620440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8438440----T:  8438640 	 St: c0622d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8438640----T:  8438840 	 St: c0623c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8438840----T:  8439040 	 St: c0621ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8439040----T:  8439240 	 St: c0628b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8439240----T:  8439440 	 St: c0627980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8439440----T:  8439640 	 St: c0627ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8439640----T:  8439840 	 St: c06275e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8439840----T:  8440040 	 St: c062d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8440040----T:  8440240 	 St: c062ef00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8440240----T:  8440440 	 St: c062eba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8440440----T:  8440640 	 St: c0631860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8440640----T:  8440840 	 St: c06327e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8440840----T:  8441040 	 St: c0e15100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8441040----T:  8441240 	 St: c0e13600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8441240----T:  8441440 	 St: c0650600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8441440----T:  8441640 	 St: c0651b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8441640----T:  8441840 	 St: c0e17180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8441840----T:  8442040 	 St: c0e19d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8442040----T:  8442240 	 St: c0e1f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8442240----T:  8442440 	 St: c0e20440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8442440----T:  8442640 	 St: c0e22d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8442640----T:  8442840 	 St: c0e23c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8442840----T:  8443040 	 St: c0e21ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8443040----T:  8443240 	 St: c0e28b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8443240----T:  8443440 	 St: c0e27980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8443440----T:  8443640 	 St: c0e27ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8443640----T:  8443840 	 St: c0e275e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8443840----T:  8444040 	 St: c0e2d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8444040----T:  8444240 	 St: c0e2ef00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8444240----T:  8444440 	 St: c0e2eba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8444440----T:  8444640 	 St: c0e31860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8444640----T:  8444840 	 St: c0e327e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8444840----T:  8445040 	 St: c0e50600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8445040----T:  8445240 	 St: c0e51b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8445240----T:  8448670 	 St: c0630000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8448670----T:  8455535 	 St: c0634000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8455535----T:  8455735 	 St: c0e33900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8455735----T:  8455935 	 St: c0e33a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8455935----T:  8458735 	 St: c0640000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8458735----T:  8466515 	 St: c0642000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8466515----T:  8470327 	 St: c0e30000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8470327----T:  8473413 	 St: c0e35000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8473413----T:  8476018 	 St: c0e38000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8476018----T:  8479104 	 St: c0e39000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8479104----T:  8482190 	 St: c0e3c000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8482190----T:  8484795 	 St: c0e3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8484795----T:  8487595 	 St: c0e40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8487595----T:  8495375 	 St: c0e42000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8496300----T:  8496500 	 St: c0653260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8496500----T:  8496700 	 St: c0658e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8496700----T:  8496900 	 St: c0658f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8496900----T:  8497100 	 St: c0664d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8497100----T:  8497300 	 St: c0664660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8497300----T:  8497500 	 St: c0664bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8497500----T:  8497700 	 St: c066c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8497700----T:  8497900 	 St: c0661f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8497900----T:  8498100 	 St: c066d4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8498100----T:  8498300 	 St: c0667000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8498300----T:  8498500 	 St: c066d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8498500----T:  8498700 	 St: c0675140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8498700----T:  8498900 	 St: c0670ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8498900----T:  8499100 	 St: c0677060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8499100----T:  8499300 	 St: c0675920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8499300----T:  8499500 	 St: c06768c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8499500----T:  8499700 	 St: c067adc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8499700----T:  8499900 	 St: c0679b80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  8499900----T:  8500100 	 St: c067d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8500100----T:  8500300 	 St: c067c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8500300----T:  8500500 	 St: c067da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8500500----T:  8500700 	 St: c0681480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8500700----T:  8500900 	 St: c0e53260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8500900----T:  8501100 	 St: c0685720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8501100----T:  8501300 	 St: c06843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8501300----T:  8501500 	 St: c068bea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8501500----T:  8501700 	 St: c068e160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8501700----T:  8501900 	 St: c068f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8501900----T:  8502100 	 St: c0e58e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8502100----T:  8502300 	 St: c0693e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8502300----T:  8502500 	 St: c0694b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8502500----T:  8502700 	 St: c0e58f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8502700----T:  8502900 	 St: c0e64d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8502900----T:  8503100 	 St: c0e64660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8503100----T:  8503300 	 St: c0e64bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8503300----T:  8503500 	 St: c0e6c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8503500----T:  8503700 	 St: c0e61f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8503700----T:  8503900 	 St: c0e6d4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8503900----T:  8504100 	 St: c0e67000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8504100----T:  8504300 	 St: c0e6d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8504300----T:  8504500 	 St: c0e75140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8504500----T:  8504700 	 St: c0e70ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8504700----T:  8504900 	 St: c0e77060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8504900----T:  8505100 	 St: c0e75920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8505100----T:  8505300 	 St: c0e768c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8505300----T:  8505500 	 St: c0e7adc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8505500----T:  8505700 	 St: c0e79b80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  8505700----T:  8505900 	 St: c0e7d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8505900----T:  8506100 	 St: c0e7c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8506100----T:  8506300 	 St: c0e7da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8506300----T:  8506500 	 St: c0e81480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8506500----T:  8506700 	 St: c0e85720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8506700----T:  8506900 	 St: c0e843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8506900----T:  8507100 	 St: c0e8bea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8507100----T:  8507300 	 St: c0e8e160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8507300----T:  8507500 	 St: c0e8f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8507500----T:  8507700 	 St: c0e93e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8507700----T:  8507900 	 St: c0e94b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8508862----T:  8509062 	 St: c069aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8509062----T:  8509262 	 St: c069cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8509262----T:  8509462 	 St: c069c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8509462----T:  8509662 	 St: c06a3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8509662----T:  8509862 	 St: c06a6540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8509862----T:  8510062 	 St: c06a94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8510062----T:  8510262 	 St: c06aa2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8510262----T:  8510462 	 St: c06ac0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8510462----T:  8510662 	 St: c06ab920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8510662----T:  8510862 	 St: c06acf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8510862----T:  8511062 	 St: c06ad240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8511062----T:  8511262 	 St: c06ae1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8511262----T:  8511462 	 St: c06af220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8511462----T:  8511662 	 St: c06b1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8511662----T:  8511862 	 St: c06b9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8511862----T:  8512062 	 St: c06c0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8512062----T:  8512262 	 St: c06bf020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8512262----T:  8512462 	 St: c06c5620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8512462----T:  8512662 	 St: c06c9d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8512662----T:  8512862 	 St: c0e9aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8512862----T:  8513062 	 St: c06d4580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8513062----T:  8513262 	 St: c06d4920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8513262----T:  8513462 	 St: c0e9cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8513462----T:  8513662 	 St: c06d81a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8513662----T:  8513862 	 St: c06d9c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8513862----T:  8514062 	 St: c0e9c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8514062----T:  8514262 	 St: c0ea3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8514262----T:  8514462 	 St: c0ea6540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8514462----T:  8514662 	 St: c0ea94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8514662----T:  8514862 	 St: c0eaa2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8514862----T:  8515062 	 St: c0eac0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8515062----T:  8515262 	 St: c0eab920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8515262----T:  8515462 	 St: c0eacf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8515462----T:  8515662 	 St: c0ead240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8515662----T:  8515862 	 St: c0eae1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8515862----T:  8516062 	 St: c0eaf220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8516062----T:  8516262 	 St: c0eb1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8516262----T:  8516462 	 St: c0eb9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8516462----T:  8516662 	 St: c0ec0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8516662----T:  8516862 	 St: c0ebf020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8516862----T:  8517062 	 St: c0ec5620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8517062----T:  8517262 	 St: c0ec9d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8517262----T:  8517462 	 St: c0ed4580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8517462----T:  8517662 	 St: c0ed4920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8517662----T:  8517862 	 St: c0ed81a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8517862----T:  8518062 	 St: c0ed9c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8518062----T:  8523136 	 St: c06c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8523136----T:  8528210 	 St: c06c8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8528210----T:  8533284 	 St: c0ec0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8533284----T:  8538358 	 St: c0ec8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8539285----T:  8539485 	 St: c06e0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8539485----T:  8539685 	 St: c06de320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8539685----T:  8539885 	 St: c06de080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8539885----T:  8540085 	 St: c06dda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8540085----T:  8540285 	 St: c06e7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8540285----T:  8540485 	 St: c06e7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8540485----T:  8540685 	 St: c06e3860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8540685----T:  8540885 	 St: c06e9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8540885----T:  8541085 	 St: c06ea8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8541085----T:  8541285 	 St: c06eef00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8541285----T:  8541485 	 St: c06eeaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8541485----T:  8541685 	 St: c06e87a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8541685----T:  8541885 	 St: c06f5ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8541885----T:  8542085 	 St: c06edb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8542085----T:  8542285 	 St: c06ea2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8542285----T:  8542485 	 St: c06eba40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8542485----T:  8542685 	 St: c06ef720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8542685----T:  8542885 	 St: c06f2ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8542885----T:  8543085 	 St: c06f83e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8543085----T:  8543285 	 St: c06f8a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8543285----T:  8543485 	 St: c06fbaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8543485----T:  8543685 	 St: c07016c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8543685----T:  8543885 	 St: c07024a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8543885----T:  8544085 	 St: c070b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8544085----T:  8544285 	 St: c0707f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8544285----T:  8544485 	 St: c07089c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8544485----T:  8544685 	 St: c0ee0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8544685----T:  8544885 	 St: c070a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8544885----T:  8545085 	 St: c0709740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8545085----T:  8545285 	 St: c070be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8545285----T:  8545485 	 St: c070df60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8545485----T:  8545685 	 St: c0710500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8545685----T:  8545885 	 St: c07116e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8545885----T:  8546085 	 St: c0714400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8546085----T:  8546285 	 St: c07142a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8546285----T:  8546485 	 St: c0715780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8546485----T:  8546685 	 St: c0ede320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8546685----T:  8546885 	 St: c0719800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8546885----T:  8547085 	 St: c0719bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8547085----T:  8547285 	 St: c071b4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8547285----T:  8547485 	 St: c0ede080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8547485----T:  8547685 	 St: c0edda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8547685----T:  8547885 	 St: c0ee7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8547885----T:  8548085 	 St: c0ee7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8548085----T:  8548285 	 St: c0ee3860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8548285----T:  8548485 	 St: c0ee9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8548485----T:  8548685 	 St: c0eea8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8548685----T:  8548885 	 St: c0eeef00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8548885----T:  8549085 	 St: c0eeeaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8549085----T:  8549285 	 St: c0ee87a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8549285----T:  8549485 	 St: c0ef5ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8549485----T:  8549685 	 St: c0eedb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8549685----T:  8549885 	 St: c0eea2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8549885----T:  8550085 	 St: c0eeba40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8550085----T:  8550285 	 St: c0eef720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8550285----T:  8550485 	 St: c0ef2ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8550485----T:  8550685 	 St: c0ef83e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8550685----T:  8550885 	 St: c0ef8a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8550885----T:  8551085 	 St: c0efbaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8551085----T:  8551285 	 St: c0f016c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8551285----T:  8551485 	 St: c0f024a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8551485----T:  8551685 	 St: c0f0b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8551685----T:  8551885 	 St: c0f07f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8551885----T:  8552085 	 St: c0f089c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8552085----T:  8552285 	 St: c0f0a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8552285----T:  8552485 	 St: c0f09740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8552485----T:  8552685 	 St: c0f0be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8552685----T:  8552885 	 St: c0f0df60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8552885----T:  8553085 	 St: c0f10500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8553085----T:  8553285 	 St: c0f116e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8553285----T:  8553485 	 St: c0f14400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8553485----T:  8553685 	 St: c0f142a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8553685----T:  8553885 	 St: c0f15780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8553885----T:  8554085 	 St: c0f19800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8554085----T:  8554285 	 St: c0f19bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8554285----T:  8554485 	 St: c0f1b4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8555432----T:  8558862 	 St: c0720000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8558862----T:  8559062 	 St: c0735140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8559062----T:  8559262 	 St: c0736280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8559262----T:  8559462 	 St: c0731e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8559462----T:  8559662 	 St: c0735720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8559662----T:  8559862 	 St: c073c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8559862----T:  8560062 	 St: c073b5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8560062----T:  8560262 	 St: c073b760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8560262----T:  8560462 	 St: c073d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8560462----T:  8560662 	 St: c073f580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8560662----T:  8560862 	 St: c073d0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8560862----T:  8561062 	 St: c073f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8561062----T:  8561262 	 St: c073e8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8561262----T:  8561462 	 St: c0741040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8561462----T:  8561662 	 St: c07428c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8561662----T:  8561862 	 St: c0743a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8561862----T:  8562062 	 St: c07502e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8562062----T:  8562262 	 St: c0754b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8562262----T:  8562462 	 St: c0754ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8562462----T:  8562662 	 St: c0757c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8562662----T:  8562862 	 St: c0758bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8562862----T:  8563062 	 St: c0759560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8563062----T:  8563262 	 St: c075cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8563262----T:  8563462 	 St: c075c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8563462----T:  8563662 	 St: c075bfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8563662----T:  8563862 	 St: c075e920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8563862----T:  8564062 	 St: c0761560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8564062----T:  8564262 	 St: c0f234c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8564262----T:  8564462 	 St: c0f23440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8564462----T:  8564662 	 St: c0f35140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8564662----T:  8564862 	 St: c0f36280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8564862----T:  8565062 	 St: c0f31e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8565062----T:  8565262 	 St: c0f35720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8565262----T:  8565462 	 St: c0f3c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8565462----T:  8565662 	 St: c0f3b5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8565662----T:  8565862 	 St: c0f3b760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8565862----T:  8566062 	 St: c0f3d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8566062----T:  8566262 	 St: c0f3f580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8566262----T:  8566462 	 St: c0f3d0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8566462----T:  8566662 	 St: c0f3f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8566662----T:  8566862 	 St: c0f3e8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8566862----T:  8567062 	 St: c0f41040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8567062----T:  8567262 	 St: c0f428c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8567262----T:  8567462 	 St: c0f43a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8567462----T:  8567662 	 St: c0f502e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8567662----T:  8567862 	 St: c0f54b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8567862----T:  8568062 	 St: c0f54ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8568062----T:  8568262 	 St: c0f57c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8568262----T:  8568462 	 St: c0f58bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8568462----T:  8568662 	 St: c0f59560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8568662----T:  8568862 	 St: c0f5cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8568862----T:  8569062 	 St: c0f5c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8569062----T:  8569262 	 St: c0f5bfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8569262----T:  8569462 	 St: c0f5e920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8569462----T:  8569662 	 St: c0f61560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8569662----T:  8576527 	 St: c0724000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8576527----T:  8585229 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8585229----T:  8588659 	 St: c0740000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8588659----T:  8595524 	 St: c0744000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8595524----T:  8595724 	 St: c0f43280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8595724----T:  8599536 	 St: c0f20000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8599536----T:  8602622 	 St: c0f25000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8602622----T:  8606434 	 St: c0f28000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8606434----T:  8609039 	 St: c0f2d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8609039----T:  8611839 	 St: c0f2e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8611839----T:  8620079 	 St: c0f10000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8620079----T:  8622684 	 St: c0f1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8622684----T:  8627758 	 St: c0f40000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8627758----T:  8630363 	 St: c0f48000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8630363----T:  8633163 	 St: c0f49000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8633163----T:  8635963 	 St: c0f4b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8635963----T:  8639049 	 St: c0f4d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8640013----T:  8640213 	 St: c0764ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8640213----T:  8640413 	 St: c07688e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8640413----T:  8640613 	 St: c07641e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8640613----T:  8640813 	 St: c076d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8640813----T:  8641013 	 St: c076c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8641013----T:  8641213 	 St: c0770340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8641213----T:  8641413 	 St: c0771cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8641413----T:  8641613 	 St: c076d9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8641613----T:  8641813 	 St: c0774dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8641813----T:  8642013 	 St: c07790a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8642013----T:  8642213 	 St: c076f340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8642213----T:  8642413 	 St: c0774760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8642413----T:  8642613 	 St: c077da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8642613----T:  8642813 	 St: c077f180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8642813----T:  8643013 	 St: c0781240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8643013----T:  8643213 	 St: c0782d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8643213----T:  8643413 	 St: c0786420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8643413----T:  8643613 	 St: c0787ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8643613----T:  8643813 	 St: c078ab60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8643813----T:  8644013 	 St: c078e680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8644013----T:  8644213 	 St: c0791680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8644213----T:  8644413 	 St: c0791440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8644413----T:  8644613 	 St: c0f64ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8644613----T:  8644813 	 St: c0797860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8644813----T:  8645013 	 St: c07985c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8645013----T:  8645213 	 St: c079fae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8645213----T:  8645413 	 St: c07a1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8645413----T:  8645613 	 St: c0f688e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8645613----T:  8645813 	 St: c07a4c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8645813----T:  8646013 	 St: c07a6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8646013----T:  8646213 	 St: c07a6b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8646213----T:  8646413 	 St: c07a6240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8646413----T:  8646613 	 St: c0f641e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8646613----T:  8646813 	 St: c0f6d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8646813----T:  8647013 	 St: c0f6c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8647013----T:  8647213 	 St: c0f70340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8647213----T:  8647413 	 St: c0f71cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8647413----T:  8647613 	 St: c0f6d9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8647613----T:  8647813 	 St: c0f74dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8647813----T:  8648013 	 St: c0f790a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8648013----T:  8648213 	 St: c0f6f340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8648213----T:  8648413 	 St: c0f74760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8648413----T:  8648613 	 St: c0f7da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8648613----T:  8648813 	 St: c0f7f180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8648813----T:  8649013 	 St: c0f81240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8649013----T:  8649213 	 St: c0f82d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8649213----T:  8649413 	 St: c0f86420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8649413----T:  8649613 	 St: c0f87ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8649613----T:  8649813 	 St: c0f8ab60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8649813----T:  8650013 	 St: c0f8e680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8650013----T:  8650213 	 St: c0f91680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8650213----T:  8650413 	 St: c0f91440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8650413----T:  8650613 	 St: c0f97860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8650613----T:  8650813 	 St: c0f985c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8650813----T:  8651013 	 St: c0f9fae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8651013----T:  8651213 	 St: c0fa1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8651213----T:  8651413 	 St: c0fa4c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8651413----T:  8651613 	 St: c0fa6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8651613----T:  8651813 	 St: c0fa6b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8651813----T:  8652013 	 St: c0fa6240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8652961----T:  8658476 	 St: c07a0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8658476----T:  8658676 	 St: c07b1440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8658676----T:  8658876 	 St: c07b48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8658876----T:  8659076 	 St: c07b4c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8659076----T:  8659276 	 St: c07bdde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8659276----T:  8659476 	 St: c07bf540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8659476----T:  8659676 	 St: c07c3460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8659676----T:  8659876 	 St: c07bfea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8659876----T:  8660076 	 St: c07c2d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8660076----T:  8660276 	 St: c07c9cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8660276----T:  8660476 	 St: c07ce9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8660476----T:  8660676 	 St: c07cbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8660676----T:  8660876 	 St: c07cc160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8660876----T:  8661076 	 St: c07d0440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8661076----T:  8661276 	 St: c07d04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8661276----T:  8661476 	 St: c07d13a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8661476----T:  8661676 	 St: c07d51c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8661676----T:  8661876 	 St: c07db520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8661876----T:  8662076 	 St: c07dda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8662076----T:  8662276 	 St: c07e0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8662276----T:  8662476 	 St: c07e3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8662476----T:  8662676 	 St: c07e4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8662676----T:  8662876 	 St: c07e68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8662876----T:  8663076 	 St: c07e6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8663076----T:  8663276 	 St: c07e6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8663276----T:  8663476 	 St: c07e7840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8663476----T:  8663676 	 St: c07e76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8663676----T:  8663876 	 St: c07e88a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8663876----T:  8664076 	 St: c07e9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8664076----T:  8664276 	 St: c07e92e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8664276----T:  8664476 	 St: c0fa8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8664476----T:  8664676 	 St: c0fb1440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8664676----T:  8664876 	 St: c0fb48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8664876----T:  8665076 	 St: c0fb4c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8665076----T:  8665276 	 St: c0fbdde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8665276----T:  8665476 	 St: c0fbf540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8665476----T:  8665676 	 St: c0fc3460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8665676----T:  8665876 	 St: c0fbfea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8665876----T:  8666076 	 St: c0fc2d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8666076----T:  8666276 	 St: c0fc9cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8666276----T:  8666476 	 St: c0fce9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8666476----T:  8666676 	 St: c0fcbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8666676----T:  8666876 	 St: c0fcc160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8666876----T:  8667076 	 St: c0fd0440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667076----T:  8667276 	 St: c0fd04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667276----T:  8667476 	 St: c0fd13a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667476----T:  8667676 	 St: c0fd51c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667676----T:  8667876 	 St: c0fdb520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667876----T:  8668076 	 St: c0fdda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8668076----T:  8668276 	 St: c0fe0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8668276----T:  8668476 	 St: c0fe3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8668476----T:  8668676 	 St: c0fe4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8668676----T:  8668876 	 St: c0fe68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8668876----T:  8669076 	 St: c0fe6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8669076----T:  8669276 	 St: c0fe6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8669276----T:  8669476 	 St: c0fe7840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8669476----T:  8669676 	 St: c0fe76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8669676----T:  8669876 	 St: c0fe88a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8669876----T:  8670076 	 St: c0fe9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8670076----T:  8670276 	 St: c0fe92e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8670276----T:  8674917 	 St: c07a9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8675305----T:  8682170 	 St: c0fa0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8682170----T:  8682370 	 St: c07f1920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8682370----T:  8682570 	 St: c07f32c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8682570----T:  8682770 	 St: c07f7a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8682770----T:  8682970 	 St: c07f6700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8682970----T:  8683170 	 St: c07f6660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8683170----T:  8683370 	 St: c07fac60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8683370----T:  8683570 	 St: c07fc600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8683570----T:  8683770 	 St: c07fdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8683770----T:  8683970 	 St: c07fce60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8683970----T:  8684170 	 St: c07fcf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8684170----T:  8684370 	 St: c07fffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8684370----T:  8684570 	 St: c07fee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8684570----T:  8684770 	 St: c0ff1920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8684770----T:  8684970 	 St: c0ff32c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8684970----T:  8685170 	 St: c0ff7a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8685170----T:  8685370 	 St: c0ff6700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8685370----T:  8685570 	 St: c0ff6660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8685570----T:  8685770 	 St: c0ffac60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8685770----T:  8685970 	 St: c0ffc600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8685970----T:  8686170 	 St: c0ffdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8686170----T:  8686370 	 St: c0ffce60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8686370----T:  8686570 	 St: c0ffcf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8686570----T:  8686770 	 St: c0ffffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8686770----T:  8686970 	 St: c0ffee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8686970----T:  8690400 	 St: c0fac000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8690400----T:  8698180 	 St: c07e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8698180----T:  8700980 	 St: c07ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8700980----T:  8708760 	 St: c0fe0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8708760----T:  8711560 	 St: c0fee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8712479----T:  8712679 	 St: c0809e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712679----T:  8712879 	 St: c0809c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712879----T:  8713079 	 St: c080f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713079----T:  8713279 	 St: c0809b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713279----T:  8713479 	 St: c080ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713479----T:  8713679 	 St: c08168a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713679----T:  8713879 	 St: c0816bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713879----T:  8714079 	 St: c0817060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714079----T:  8714279 	 St: c081ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714279----T:  8714479 	 St: c0824560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714479----T:  8714679 	 St: c08241a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714679----T:  8714879 	 St: c0826560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714879----T:  8715079 	 St: c0829ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715079----T:  8715279 	 St: c0828040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715279----T:  8715479 	 St: c0829220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715479----T:  8715679 	 St: c082dea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715679----T:  8715879 	 St: c082e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715879----T:  8716079 	 St: c0831ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716079----T:  8716279 	 St: c0833780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716279----T:  8716479 	 St: c08347a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716479----T:  8716679 	 St: c1009e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716679----T:  8716879 	 St: c083b3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716879----T:  8717079 	 St: c0837100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717079----T:  8717279 	 St: c083bc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717279----T:  8717479 	 St: c083c6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717479----T:  8717679 	 St: c083ddc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717679----T:  8717879 	 St: c0842660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717879----T:  8718079 	 St: c0845760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718079----T:  8718279 	 St: c1009c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718279----T:  8718479 	 St: c100f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718479----T:  8718679 	 St: c1009b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718679----T:  8718879 	 St: c100ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718879----T:  8719079 	 St: c10168a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719079----T:  8719279 	 St: c1016bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719279----T:  8719479 	 St: c1017060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719479----T:  8719679 	 St: c101ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719679----T:  8719879 	 St: c1024560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719879----T:  8720079 	 St: c10241a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720079----T:  8720279 	 St: c1026560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720279----T:  8720479 	 St: c1029ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720479----T:  8720679 	 St: c1028040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720679----T:  8720879 	 St: c1029220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720879----T:  8721079 	 St: c102dea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721079----T:  8721279 	 St: c102e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721279----T:  8721479 	 St: c1031ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721479----T:  8721679 	 St: c1033780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721679----T:  8721879 	 St: c10347a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721879----T:  8722079 	 St: c103b3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722079----T:  8722279 	 St: c1037100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722279----T:  8722479 	 St: c103bc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722479----T:  8722679 	 St: c103c6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722679----T:  8722879 	 St: c103ddc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722879----T:  8723079 	 St: c1042660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8723079----T:  8723279 	 St: c1045760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8724256----T:  8724456 	 St: c0855f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8724456----T:  8724656 	 St: c084c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8724656----T:  8724856 	 St: c0852560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8724856----T:  8725056 	 St: c0855bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725056----T:  8725256 	 St: c085cf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725256----T:  8725456 	 St: c085faa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725456----T:  8725656 	 St: c085f560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725656----T:  8725856 	 St: c086a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725856----T:  8726056 	 St: c0870460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726056----T:  8726256 	 St: c0878140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726256----T:  8726456 	 St: c0877fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726456----T:  8726656 	 St: c0874c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726656----T:  8726856 	 St: c0879440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726856----T:  8727056 	 St: c087bb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727056----T:  8727256 	 St: c087eaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727256----T:  8727456 	 St: c1055f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727456----T:  8727656 	 St: c08803c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727656----T:  8727856 	 St: c0880c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727856----T:  8728056 	 St: c0882e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728056----T:  8728256 	 St: c0886cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728256----T:  8728456 	 St: c0888220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728456----T:  8728656 	 St: c088a4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728656----T:  8728856 	 St: c104c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728856----T:  8729056 	 St: c088ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729056----T:  8729256 	 St: c088fb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729256----T:  8729456 	 St: c1052560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729456----T:  8729656 	 St: c1055bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729656----T:  8729856 	 St: c105cf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729856----T:  8730056 	 St: c105faa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730056----T:  8730256 	 St: c105f560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730256----T:  8730456 	 St: c106a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730456----T:  8730656 	 St: c1070460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730656----T:  8730856 	 St: c1078140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730856----T:  8731056 	 St: c1077fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731056----T:  8731256 	 St: c1074c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731256----T:  8731456 	 St: c1079440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731456----T:  8731656 	 St: c107bb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731656----T:  8731856 	 St: c107eaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731856----T:  8732056 	 St: c10803c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8732056----T:  8732256 	 St: c1080c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8732256----T:  8732456 	 St: c1082e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8732456----T:  8732656 	 St: c1086cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8732656----T:  8732856 	 St: c1088220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8732856----T:  8733056 	 St: c108a4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8733056----T:  8733256 	 St: c108ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8733256----T:  8733456 	 St: c108fb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734401----T:  8734601 	 St: c0896780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734601----T:  8734801 	 St: c0897520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734801----T:  8735001 	 St: c0896180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735001----T:  8735201 	 St: c0892700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735201----T:  8735401 	 St: c089ed40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735401----T:  8735601 	 St: c089c100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735601----T:  8735801 	 St: c089d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735801----T:  8736001 	 St: c089da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736001----T:  8736201 	 St: c089cf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736201----T:  8736401 	 St: c089a0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736401----T:  8736601 	 St: c089d580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736601----T:  8736801 	 St: c08a2680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736801----T:  8737001 	 St: c08a23a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737001----T:  8737201 	 St: c08a5b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737201----T:  8737401 	 St: c08a77a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737401----T:  8737601 	 St: c08a72c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737601----T:  8737801 	 St: c08acea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737801----T:  8738001 	 St: c08b07e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8738001----T:  8738201 	 St: c08b1f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8738201----T:  8738401 	 St: c08b2980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8738401----T:  8738601 	 St: c08b85e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8738601----T:  8738801 	 St: c08bb420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8738801----T:  8739001 	 St: c1096780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739001----T:  8739201 	 St: c08c1620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739201----T:  8739401 	 St: c08c3000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739401----T:  8739601 	 St: c08c2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739601----T:  8739801 	 St: c08c19c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739801----T:  8740001 	 St: c08c6b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740001----T:  8740201 	 St: c08c7fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740201----T:  8740401 	 St: c08c9060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740401----T:  8740601 	 St: c1097520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740601----T:  8740801 	 St: c08d0c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740801----T:  8741001 	 St: c08d2ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741001----T:  8741201 	 St: c08d1fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741201----T:  8741401 	 St: c08d1520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741401----T:  8741601 	 St: c1096180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741601----T:  8741801 	 St: c1092700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741801----T:  8742001 	 St: c109ed40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742001----T:  8742201 	 St: c109c100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742201----T:  8742401 	 St: c109d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742401----T:  8742601 	 St: c109da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742601----T:  8742801 	 St: c109cf40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742801----T:  8743001 	 St: c109a0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743001----T:  8743201 	 St: c109d580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743201----T:  8743401 	 St: c10a2680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743401----T:  8743601 	 St: c10a23a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743601----T:  8743801 	 St: c10a5b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743801----T:  8744001 	 St: c10a77a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8744001----T:  8744201 	 St: c10a72c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8744201----T:  8744401 	 St: c10acea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8744401----T:  8744601 	 St: c10b07e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8744601----T:  8744801 	 St: c10b1f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8744801----T:  8745001 	 St: c10b2980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745001----T:  8745201 	 St: c10b85e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745201----T:  8745401 	 St: c10bb420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745401----T:  8745601 	 St: c10c1620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745601----T:  8745801 	 St: c10c3000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745801----T:  8746001 	 St: c10c2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746001----T:  8746201 	 St: c10c19c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746201----T:  8746401 	 St: c10c6b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746401----T:  8746601 	 St: c10c7fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746601----T:  8746801 	 St: c10c9060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746801----T:  8747001 	 St: c10d0c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747001----T:  8747201 	 St: c10d2ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747201----T:  8747401 	 St: c10d1fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747401----T:  8747601 	 St: c10d1520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748536----T:  8748736 	 St: c08d91a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748736----T:  8748936 	 St: c08d62e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748936----T:  8749136 	 St: c08e1380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749136----T:  8749336 	 St: c08da8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749336----T:  8749536 	 St: c08e29c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749536----T:  8749736 	 St: c08e1cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749736----T:  8749936 	 St: c08da640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749936----T:  8750136 	 St: c08e0860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8750136----T:  8750336 	 St: c08df880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8750336----T:  8750536 	 St: c08df800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8750536----T:  8750736 	 St: c08eaec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8750736----T:  8750936 	 St: c08ecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8750936----T:  8751136 	 St: c08ee160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751136----T:  8751336 	 St: c08e4f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751336----T:  8751536 	 St: c08e5180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751536----T:  8751736 	 St: c08e6f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751736----T:  8751936 	 St: c08ea420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751936----T:  8752136 	 St: c08f3220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752136----T:  8752336 	 St: c08f2080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  8752336----T:  8752536 	 St: c08f5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752536----T:  8752736 	 St: c08f93c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752736----T:  8752936 	 St: c08fb420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752936----T:  8753136 	 St: c08fc340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753136----T:  8753336 	 St: c09009e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753336----T:  8753536 	 St: c10d91a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753536----T:  8753736 	 St: c09057e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753736----T:  8753936 	 St: c090b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753936----T:  8754136 	 St: c090c200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754136----T:  8754336 	 St: c090e620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754336----T:  8754536 	 St: c0911aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754536----T:  8754736 	 St: c0910240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754736----T:  8754936 	 St: c0912de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754936----T:  8755136 	 St: c10d62e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755136----T:  8755336 	 St: c0914000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755336----T:  8755536 	 St: c0916fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755536----T:  8755736 	 St: c09188a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755736----T:  8755936 	 St: c10e1380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755936----T:  8756136 	 St: c10da8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756136----T:  8756336 	 St: c10e29c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756336----T:  8756536 	 St: c10e1cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756536----T:  8756736 	 St: c10da640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756736----T:  8756936 	 St: c10e0860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756936----T:  8757136 	 St: c10df880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757136----T:  8757336 	 St: c10df800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757336----T:  8757536 	 St: c10eaec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757536----T:  8757736 	 St: c10ecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757736----T:  8757936 	 St: c10ee160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757936----T:  8758136 	 St: c10e4f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758136----T:  8758336 	 St: c10e5180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758336----T:  8758536 	 St: c10e6f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758536----T:  8758736 	 St: c10ea420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758736----T:  8758936 	 St: c10f3220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758936----T:  8759136 	 St: c10f2080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  8759136----T:  8759336 	 St: c10f5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8759336----T:  8759536 	 St: c10f93c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8759536----T:  8759736 	 St: c10fb420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8759736----T:  8759936 	 St: c10fc340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8759936----T:  8760136 	 St: c11009e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760136----T:  8760336 	 St: c11057e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760336----T:  8760536 	 St: c110b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760536----T:  8760736 	 St: c110c200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760736----T:  8760936 	 St: c110e620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760936----T:  8761136 	 St: c1111aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761136----T:  8761336 	 St: c1110240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761336----T:  8761536 	 St: c1112de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761536----T:  8761736 	 St: c1114000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761736----T:  8761936 	 St: c1116fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761936----T:  8762136 	 St: c11188a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8763003----T:  8763203 	 St: c0921ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8763203----T:  8763403 	 St: c0920220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8763403----T:  8763603 	 St: c0924240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8763603----T:  8763803 	 St: c09274e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8763803----T:  8764003 	 St: c0928480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764003----T:  8764203 	 St: c0927120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764203----T:  8764403 	 St: c0925140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764403----T:  8764603 	 St: c0928c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764603----T:  8764803 	 St: c092b7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764803----T:  8765003 	 St: c092eea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765003----T:  8765203 	 St: c0933d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765203----T:  8765403 	 St: c09346c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765403----T:  8765603 	 St: c0934080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765603----T:  8765803 	 St: c0937560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765803----T:  8766003 	 St: c0939ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766003----T:  8766203 	 St: c093b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766203----T:  8766403 	 St: c093de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766403----T:  8766603 	 St: c093f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766603----T:  8766803 	 St: c0940e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766803----T:  8767003 	 St: c1121ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767003----T:  8767203 	 St: c0944200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767203----T:  8767403 	 St: c09418c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767403----T:  8767603 	 St: c09428e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767603----T:  8767803 	 St: c094dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767803----T:  8768003 	 St: c1120220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768003----T:  8768203 	 St: c0951a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768203----T:  8768403 	 St: c0953c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768403----T:  8768603 	 St: c0954280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768603----T:  8768803 	 St: c1124240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768803----T:  8769003 	 St: c11274e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769003----T:  8769203 	 St: c1128480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769203----T:  8769403 	 St: c1127120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769403----T:  8769603 	 St: c1125140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769603----T:  8769803 	 St: c1128c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769803----T:  8770003 	 St: c112b7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770003----T:  8770203 	 St: c112eea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770203----T:  8770403 	 St: c1133d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770403----T:  8770603 	 St: c11346c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770603----T:  8770803 	 St: c1134080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770803----T:  8771003 	 St: c1137560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8771003----T:  8771203 	 St: c1139ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8771203----T:  8771403 	 St: c113b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8771403----T:  8771603 	 St: c113de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8771603----T:  8771803 	 St: c113f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8771803----T:  8772003 	 St: c1140e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772003----T:  8772203 	 St: c1144200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772203----T:  8772403 	 St: c11418c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772403----T:  8772603 	 St: c11428e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772603----T:  8772803 	 St: c114dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772803----T:  8773003 	 St: c1151a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773003----T:  8773203 	 St: c1153c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773203----T:  8773403 	 St: c1154280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773403----T:  8780725 	 St: c0910000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8780725----T:  8783811 	 St: c091d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8783811----T:  8791133 	 St: c1110000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8791133----T:  8794219 	 St: c111d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8795168----T:  8795368 	 St: c095e0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8795368----T:  8795568 	 St: c095ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8795568----T:  8795768 	 St: c095e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8795768----T:  8795968 	 St: c0964240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8795968----T:  8796168 	 St: c095fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796168----T:  8796368 	 St: c0962920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796368----T:  8796568 	 St: c095eae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796568----T:  8796768 	 St: c095a700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796768----T:  8796968 	 St: c0962c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8796968----T:  8797168 	 St: c0966920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8797168----T:  8797368 	 St: c0971ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8797368----T:  8797568 	 St: c096bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8797568----T:  8797768 	 St: c09745c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8797768----T:  8797968 	 St: c0977ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8797968----T:  8798168 	 St: c0977c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8798168----T:  8798368 	 St: c097e420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8798368----T:  8798568 	 St: c097d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8798568----T:  8798768 	 St: c097f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8798768----T:  8798968 	 St: c09817c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8798968----T:  8799168 	 St: c09832a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799168----T:  8799368 	 St: c115e0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799368----T:  8799568 	 St: c098ca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799568----T:  8799768 	 St: c098d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799768----T:  8799968 	 St: c098cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8799968----T:  8800168 	 St: c098ffa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800168----T:  8800368 	 St: c0992c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800368----T:  8800568 	 St: c0994640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800568----T:  8800768 	 St: c0995680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800768----T:  8800968 	 St: c0996880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8800968----T:  8801168 	 St: c0997cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801168----T:  8801368 	 St: c115ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801368----T:  8801568 	 St: c099a9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801568----T:  8801768 	 St: c099c740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801768----T:  8801968 	 St: c099cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8801968----T:  8802168 	 St: c099ce20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8802168----T:  8802368 	 St: c115e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8802368----T:  8802568 	 St: c1164240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8802568----T:  8802768 	 St: c115fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8802768----T:  8802968 	 St: c1162920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8802968----T:  8803168 	 St: c115eae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803168----T:  8803368 	 St: c115a700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803368----T:  8803568 	 St: c1162c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803568----T:  8803768 	 St: c1166920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803768----T:  8803968 	 St: c1171ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803968----T:  8804168 	 St: c116bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804168----T:  8804368 	 St: c11745c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804368----T:  8804568 	 St: c1177ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804568----T:  8804768 	 St: c1177c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804768----T:  8804968 	 St: c117e420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804968----T:  8805168 	 St: c117d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805168----T:  8805368 	 St: c117f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805368----T:  8805568 	 St: c11817c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805568----T:  8805768 	 St: c11832a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805768----T:  8805968 	 St: c118ca80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805968----T:  8806168 	 St: c118d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806168----T:  8806368 	 St: c118cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806368----T:  8806568 	 St: c118ffa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806568----T:  8806768 	 St: c1192c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806768----T:  8806968 	 St: c1194640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806968----T:  8807168 	 St: c1195680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807168----T:  8807368 	 St: c1196880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807368----T:  8807568 	 St: c1197cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807568----T:  8807768 	 St: c119a9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807768----T:  8807968 	 St: c119c740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8807968----T:  8808168 	 St: c119cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8808168----T:  8808368 	 St: c119ce20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8809316----T:  8812402 	 St: c09a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8812402----T:  8812602 	 St: c09b17a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8812602----T:  8812802 	 St: c09b89a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8812802----T:  8813002 	 St: c09b7160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813002----T:  8813202 	 St: c09b8280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813202----T:  8813402 	 St: c09c8d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813402----T:  8813602 	 St: c09c38c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813602----T:  8813802 	 St: c09c5c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8813802----T:  8814002 	 St: c09c5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814002----T:  8814202 	 St: c09c7a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814202----T:  8814402 	 St: c09c70e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814402----T:  8814602 	 St: c09cb340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814602----T:  8814802 	 St: c09cef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8814802----T:  8815002 	 St: c09ccb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815002----T:  8815202 	 St: c09d2880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815202----T:  8815402 	 St: c09d6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815402----T:  8815602 	 St: c09d7780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815602----T:  8815802 	 St: c09d8180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8815802----T:  8816002 	 St: c09db340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816002----T:  8816202 	 St: c09db700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816202----T:  8816402 	 St: c09de7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816402----T:  8816602 	 St: c09e0b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816602----T:  8816802 	 St: c11a0ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8816802----T:  8817002 	 St: c11a2e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8817002----T:  8817202 	 St: c11b17a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8817202----T:  8817402 	 St: c11b89a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8817402----T:  8817602 	 St: c11b7160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8817602----T:  8817802 	 St: c11b8280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8817802----T:  8818002 	 St: c11c8d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818002----T:  8818202 	 St: c11c38c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818202----T:  8818402 	 St: c11c5c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818402----T:  8818602 	 St: c11c5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818602----T:  8818802 	 St: c11c7a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8818802----T:  8819002 	 St: c11c70e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819002----T:  8819202 	 St: c11cb340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819202----T:  8819402 	 St: c11cef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819402----T:  8819602 	 St: c11ccb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819602----T:  8819802 	 St: c11d2880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8819802----T:  8820002 	 St: c11d6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820002----T:  8820202 	 St: c11d7780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820202----T:  8820402 	 St: c11d8180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820402----T:  8820602 	 St: c11db340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820602----T:  8820802 	 St: c11db700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8820802----T:  8821002 	 St: c11de7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8821002----T:  8821202 	 St: c11e0b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8821202----T:  8828524 	 St: c09a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8828524----T:  8837226 	 St: c0990000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8837226----T:  8845928 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8845928----T:  8852793 	 St: c09b0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8852793----T:  8856223 	 St: c09bc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8856223----T:  8861297 	 St: c11a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8861297----T:  8866371 	 St: c11a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8866371----T:  8875073 	 St: c1190000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8875073----T:  8883775 	 St: c1180000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8883775----T:  8890640 	 St: c11b0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8890640----T:  8894070 	 St: c11bc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8895050----T:  8895250 	 St: c09ecf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8895250----T:  8895450 	 St: c09f1d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8895450----T:  8895650 	 St: c09f4380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8895650----T:  8895850 	 St: c09f6e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8895850----T:  8896050 	 St: c09f6fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8896050----T:  8896250 	 St: c09f8c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8896250----T:  8896450 	 St: c09f9b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8896450----T:  8896650 	 St: c09ff220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8896650----T:  8896850 	 St: c09fe880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8896850----T:  8897050 	 St: c0a018c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8897050----T:  8897250 	 St: c0a01d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8897250----T:  8897450 	 St: c0a02be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8897450----T:  8897650 	 St: c0a01720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8897650----T:  8897850 	 St: c0a03ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8897850----T:  8898050 	 St: c0a0b6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8898050----T:  8898250 	 St: c0a06dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8898250----T:  8898450 	 St: c0a04580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8898450----T:  8898650 	 St: c0a0d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8898650----T:  8898850 	 St: c0a0d780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  8898850----T:  8899050 	 St: c0a10ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8899050----T:  8899250 	 St: c0a0fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8899250----T:  8899450 	 St: c0a13840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8899450----T:  8899650 	 St: c0a10de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8899650----T:  8899850 	 St: c0a138c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8899850----T:  8900050 	 St: c0a10aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8900050----T:  8900250 	 St: c0a172e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8900250----T:  8900450 	 St: c0a12760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8900450----T:  8900650 	 St: c0a16a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8900650----T:  8900850 	 St: c0a15f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8900850----T:  8901050 	 St: c11ecf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8901050----T:  8901250 	 St: c0a18500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8901250----T:  8901450 	 St: c11f1d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8901450----T:  8901650 	 St: c0a22040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8901650----T:  8901850 	 St: c0a247c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8901850----T:  8902050 	 St: c0a277c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8902050----T:  8902250 	 St: c11f4380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8902250----T:  8902450 	 St: c11f6e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8902450----T:  8902650 	 St: c11f6fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8902650----T:  8902850 	 St: c11f8c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8902850----T:  8903050 	 St: c11f9b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8903050----T:  8903250 	 St: c11ff220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8903250----T:  8903450 	 St: c11fe880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8903450----T:  8903650 	 St: c12018c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8903650----T:  8903850 	 St: c1201d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8903850----T:  8904050 	 St: c1202be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8904050----T:  8904250 	 St: c1201720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8904250----T:  8904450 	 St: c1203ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8904450----T:  8904650 	 St: c120b6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8904650----T:  8904850 	 St: c1206dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8904850----T:  8905050 	 St: c1204580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8905050----T:  8905250 	 St: c120d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8905250----T:  8905450 	 St: c120d780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  8905450----T:  8905650 	 St: c1210ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8905650----T:  8905850 	 St: c120fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8905850----T:  8906050 	 St: c1213840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8906050----T:  8906250 	 St: c1210de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8906250----T:  8906450 	 St: c12138c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8906450----T:  8906650 	 St: c1210aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8906650----T:  8906850 	 St: c12172e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8906850----T:  8907050 	 St: c1212760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8907050----T:  8907250 	 St: c1216a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8907250----T:  8907450 	 St: c1215f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8907450----T:  8907650 	 St: c1218500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8907650----T:  8907850 	 St: c1222040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8907850----T:  8908050 	 St: c12247c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8908050----T:  8908250 	 St: c12277c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8908250----T:  8915572 	 St: c0a10000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8915572----T:  8918658 	 St: c0a1d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8918658----T:  8925980 	 St: c1210000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8925980----T:  8929066 	 St: c121d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8929986----T:  8930186 	 St: c0a3a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8930186----T:  8930386 	 St: c0a2e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8930386----T:  8930586 	 St: c0a3da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8930586----T:  8930786 	 St: c0a2b880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8930786----T:  8930986 	 St: c0a29ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8930986----T:  8931186 	 St: c0a2f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8931186----T:  8931386 	 St: c0a30e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8931386----T:  8931586 	 St: c0a3cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8931586----T:  8931786 	 St: c0a3be80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8931786----T:  8931986 	 St: c0a3f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8931986----T:  8932186 	 St: c0a3e4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8932186----T:  8932386 	 St: c0a45540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8932386----T:  8932586 	 St: c0a47440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8932586----T:  8932786 	 St: c0a45fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8932786----T:  8932986 	 St: c0a48240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8932986----T:  8933186 	 St: c0a50d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8933186----T:  8933386 	 St: c123a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8933386----T:  8933586 	 St: c0a62e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8933586----T:  8933786 	 St: c0a5f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8933786----T:  8933986 	 St: c0a5d8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8933986----T:  8934186 	 St: c0a5d480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8934186----T:  8934386 	 St: c0a620e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8934386----T:  8934586 	 St: c0a69a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8934586----T:  8934786 	 St: c0a633e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8934786----T:  8934986 	 St: c0a64160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8934986----T:  8935186 	 St: c122e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8935186----T:  8935386 	 St: c0a6a840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8935386----T:  8935586 	 St: c123da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8935586----T:  8935786 	 St: c122b880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8935786----T:  8935986 	 St: c1229ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8935986----T:  8936186 	 St: c122f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8936186----T:  8936386 	 St: c1230e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8936386----T:  8936586 	 St: c123cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8936586----T:  8936786 	 St: c123be80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8936786----T:  8936986 	 St: c123f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8936986----T:  8937186 	 St: c123e4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8937186----T:  8937386 	 St: c1245540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8937386----T:  8937586 	 St: c1247440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8937586----T:  8937786 	 St: c1245fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8937786----T:  8937986 	 St: c1248240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8937986----T:  8938186 	 St: c1250d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8938186----T:  8938386 	 St: c1262e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8938386----T:  8938586 	 St: c125f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8938586----T:  8938786 	 St: c125d8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8938786----T:  8938986 	 St: c125d480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8938986----T:  8939186 	 St: c12620e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8939186----T:  8939386 	 St: c1269a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8939386----T:  8939586 	 St: c12633e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8939586----T:  8939786 	 St: c1264160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8939786----T:  8939986 	 St: c126a840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8939986----T:  8946851 	 St: c0a40000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8946851----T:  8950281 	 St: c0a4c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8950281----T:  8957146 	 St: c1240000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8957146----T:  8960576 	 St: c124c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8961419----T:  8961619 	 St: c0a73600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8961619----T:  8961819 	 St: c0a76b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8961819----T:  8962019 	 St: c0a768e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8962019----T:  8962219 	 St: c0a78200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8962219----T:  8962419 	 St: c0a82f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8962419----T:  8962619 	 St: c0a85880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8962619----T:  8962819 	 St: c0a84c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8962819----T:  8963019 	 St: c0a86d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8963019----T:  8963219 	 St: c0a8c420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8963219----T:  8963419 	 St: c0a8e3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8963419----T:  8963619 	 St: c0a8de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8963619----T:  8963819 	 St: c0a8aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8963819----T:  8964019 	 St: c0a91d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8964019----T:  8964219 	 St: c0a95780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8964219----T:  8964419 	 St: c0a96880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8964419----T:  8964619 	 St: c1273600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8964619----T:  8964819 	 St: c0a95f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8964819----T:  8965019 	 St: c0a9ab40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8965019----T:  8965219 	 St: c0aa3840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8965219----T:  8965419 	 St: c0aa4ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8965419----T:  8965619 	 St: c0aa5460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8965619----T:  8965819 	 St: c0aa5200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8965819----T:  8966019 	 St: c0aa5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8966019----T:  8966219 	 St: c0aa6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8966219----T:  8966419 	 St: c0aa4b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8966419----T:  8966619 	 St: c1276b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8966619----T:  8966819 	 St: c12768e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8966819----T:  8967019 	 St: c1278200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8967019----T:  8967219 	 St: c1282f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8967219----T:  8967419 	 St: c1285880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8967419----T:  8967619 	 St: c1284c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8967619----T:  8967819 	 St: c1286d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8967819----T:  8968019 	 St: c128c420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8968019----T:  8968219 	 St: c128e3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8968219----T:  8968419 	 St: c128de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8968419----T:  8968619 	 St: c128aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8968619----T:  8968819 	 St: c1291d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8968819----T:  8969019 	 St: c1295780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8969019----T:  8969219 	 St: c1296880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8969219----T:  8969419 	 St: c1295f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8969419----T:  8969619 	 St: c129ab40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8969619----T:  8969819 	 St: c12a3840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8969819----T:  8970019 	 St: c12a4ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8970019----T:  8970219 	 St: c12a5460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8970219----T:  8970419 	 St: c12a5200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8970419----T:  8970619 	 St: c12a5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8970619----T:  8970819 	 St: c12a6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8970819----T:  8971019 	 St: c12a4b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8971019----T:  8979721 	 St: c0a60000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8979721----T:  8988423 	 St: c0a00000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8988423----T:  9004586 	 St: c0a20000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9004586----T:  9013288 	 St: c0a50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9013288----T:  9016374 	 St: c0a70000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9016374----T:  9023696 	 St: c0a73000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9023696----T:  9031018 	 St: c1260000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9031018----T:  9034104 	 St: c126d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9034104----T:  9042806 	 St: c1200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9042806----T:  9058969 	 St: c1220000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9058969----T:  9067671 	 St: c1250000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9067671----T:  9070276 	 St: c1270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9070276----T:  9073076 	 St: c1271000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9073076----T:  9080398 	 St: c1273000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9081223----T:  9103486 	 St: c0a80000 Sz: 184320 	 Sm: 0 	 T: memcpy_h2d(15.032411)
F:  9103486----T:  9143616 	 St: c0aad000 Sz: 339968 	 Sm: 0 	 T: memcpy_h2d(27.096556)
F:  9143616----T:  9165879 	 St: c1280000 Sz: 184320 	 Sm: 0 	 T: memcpy_h2d(15.032411)
F:  9165879----T:  9206009 	 St: c12ad000 Sz: 339968 	 Sm: 0 	 T: memcpy_h2d(27.096556)
F:  9207011----T:  9207211 	 St: c0b01f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9207211----T:  9207411 	 St: c0b045a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9207411----T:  9207611 	 St: c0b00c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9207611----T:  9207811 	 St: c0b02540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9207811----T:  9208011 	 St: c0b037c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9208011----T:  9208211 	 St: c0b08640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9208211----T:  9208411 	 St: c0b097a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9208411----T:  9208611 	 St: c0b0c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9208611----T:  9208811 	 St: c0b0cba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9208811----T:  9209011 	 St: c0b0e540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9209011----T:  9209211 	 St: c0b10000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9209211----T:  9209411 	 St: c0b0ea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9209411----T:  9209611 	 St: c0b113c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9209611----T:  9209811 	 St: c0b19c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9209811----T:  9210011 	 St: c0b0d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9210011----T:  9210211 	 St: c0b0f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9210211----T:  9210411 	 St: c0b17c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9210411----T:  9210611 	 St: c0b19160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9210611----T:  9210811 	 St: c0b21a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9210811----T:  9211011 	 St: c0b19420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9211011----T:  9211211 	 St: c0b21d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9211211----T:  9211411 	 St: c0b1d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9211411----T:  9211611 	 St: c1301f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9211611----T:  9211811 	 St: c0b1f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9211811----T:  9212011 	 St: c0b279c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9212011----T:  9212211 	 St: c0b2a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9212211----T:  9212411 	 St: c0b2c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9212411----T:  9212611 	 St: c13045a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9212611----T:  9212811 	 St: c1300c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9212811----T:  9213011 	 St: c1302540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9213011----T:  9213211 	 St: c13037c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9213211----T:  9213411 	 St: c1308640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9213411----T:  9213611 	 St: c13097a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9213611----T:  9213811 	 St: c130c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9213811----T:  9214011 	 St: c130cba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9214011----T:  9214211 	 St: c130e540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9214211----T:  9214411 	 St: c1310000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9214411----T:  9214611 	 St: c130ea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9214611----T:  9214811 	 St: c13113c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9214811----T:  9215011 	 St: c1319c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9215011----T:  9215211 	 St: c130d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9215211----T:  9215411 	 St: c130f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9215411----T:  9215611 	 St: c1317c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9215611----T:  9215811 	 St: c1319160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9215811----T:  9216011 	 St: c1321a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9216011----T:  9216211 	 St: c1319420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9216211----T:  9216411 	 St: c1321d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9216411----T:  9216611 	 St: c131d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9216611----T:  9216811 	 St: c131f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9216811----T:  9217011 	 St: c13279c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9217011----T:  9217211 	 St: c132a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9217211----T:  9217411 	 St: c132c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9218232----T:  9218432 	 St: c0b33140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9218432----T:  9218632 	 St: c0b3be60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9218632----T:  9218832 	 St: c0b37a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9218832----T:  9219032 	 St: c0b37c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9219032----T:  9219232 	 St: c0b35660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9219232----T:  9219432 	 St: c0b33c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9219432----T:  9219632 	 St: c0b3b520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9219632----T:  9219832 	 St: c0b389a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9219832----T:  9220032 	 St: c0b39140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9220032----T:  9220232 	 St: c0b41220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9220232----T:  9220432 	 St: c0b42d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9220432----T:  9220632 	 St: c0b3a540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9220632----T:  9220832 	 St: c0b44cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9220832----T:  9221032 	 St: c0b482e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9221032----T:  9221232 	 St: c0b4d0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9221232----T:  9221432 	 St: c0b4a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9221432----T:  9221632 	 St: c0b4c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9221632----T:  9221832 	 St: c0b511a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9221832----T:  9222032 	 St: c0b54c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9222032----T:  9222232 	 St: c0b58480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9222232----T:  9222432 	 St: c0b5be40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9222432----T:  9222632 	 St: c0b596c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9222632----T:  9222832 	 St: c0b62500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9222832----T:  9223032 	 St: c1333140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9223032----T:  9223232 	 St: c0b60a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9223232----T:  9223432 	 St: c0b62d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9223432----T:  9223632 	 St: c0b680e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9223632----T:  9223832 	 St: c0b6b620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9223832----T:  9224032 	 St: c0b6f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9224032----T:  9224232 	 St: c0b6bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9224232----T:  9224432 	 St: c0b6f660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9224432----T:  9224632 	 St: c0b711a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9224632----T:  9224832 	 St: c133be60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9224832----T:  9225032 	 St: c1337a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9225032----T:  9225232 	 St: c1337c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9225232----T:  9225432 	 St: c1335660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9225432----T:  9225632 	 St: c1333c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9225632----T:  9225832 	 St: c133b520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9225832----T:  9226032 	 St: c13389a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9226032----T:  9226232 	 St: c1339140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9226232----T:  9226432 	 St: c1341220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9226432----T:  9226632 	 St: c1342d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9226632----T:  9226832 	 St: c133a540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9226832----T:  9227032 	 St: c1344cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9227032----T:  9227232 	 St: c13482e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9227232----T:  9227432 	 St: c134d0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9227432----T:  9227632 	 St: c134a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9227632----T:  9227832 	 St: c134c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9227832----T:  9228032 	 St: c13511a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9228032----T:  9228232 	 St: c1354c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9228232----T:  9228432 	 St: c1358480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9228432----T:  9228632 	 St: c135be40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9228632----T:  9228832 	 St: c13596c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9228832----T:  9229032 	 St: c1362500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9229032----T:  9229232 	 St: c1360a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9229232----T:  9229432 	 St: c1362d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9229432----T:  9229632 	 St: c13680e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9229632----T:  9229832 	 St: c136b620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9229832----T:  9230032 	 St: c136f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9230032----T:  9230232 	 St: c136bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9230232----T:  9230432 	 St: c136f660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9230432----T:  9230632 	 St: c13711a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9231456----T:  9231656 	 St: c0b817a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9231656----T:  9231856 	 St: c0b75800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9231856----T:  9232056 	 St: c0b74300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9232056----T:  9232256 	 St: c0b7b2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9232256----T:  9232456 	 St: c0b77820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9232456----T:  9232656 	 St: c0b79d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9232656----T:  9232856 	 St: c0b7de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9232856----T:  9233056 	 St: c0b88b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9233056----T:  9233256 	 St: c0b814c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9233256----T:  9233456 	 St: c0b87d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9233456----T:  9233656 	 St: c0b895c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9233656----T:  9233856 	 St: c0b8cc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9233856----T:  9234056 	 St: c0b92800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9234056----T:  9234256 	 St: c0b91400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9234256----T:  9234456 	 St: c0b93a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9234456----T:  9234656 	 St: c0b97200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9234656----T:  9234856 	 St: c0b96120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9234856----T:  9235056 	 St: c0b95b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9235056----T:  9235256 	 St: c0b998e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9235256----T:  9235456 	 St: c0b9cec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9235456----T:  9235656 	 St: c0b9de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9235656----T:  9235856 	 St: c13817a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9235856----T:  9236056 	 St: c0ba04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9236056----T:  9236256 	 St: c0bab320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9236256----T:  9236456 	 St: c1375800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9236456----T:  9236656 	 St: c1374300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9236656----T:  9236856 	 St: c137b2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9236856----T:  9237056 	 St: c1377820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9237056----T:  9237256 	 St: c1379d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9237256----T:  9237456 	 St: c137de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9237456----T:  9237656 	 St: c1388b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9237656----T:  9237856 	 St: c13814c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9237856----T:  9238056 	 St: c1387d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9238056----T:  9238256 	 St: c13895c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9238256----T:  9238456 	 St: c138cc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9238456----T:  9238656 	 St: c1392800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9238656----T:  9238856 	 St: c1391400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9238856----T:  9239056 	 St: c1393a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9239056----T:  9239256 	 St: c1397200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9239256----T:  9239456 	 St: c1396120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9239456----T:  9239656 	 St: c1395b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9239656----T:  9239856 	 St: c13998e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9239856----T:  9240056 	 St: c139cec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9240056----T:  9240256 	 St: c139de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9240256----T:  9240456 	 St: c13a04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9240456----T:  9240656 	 St: c13ab320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9241494----T:  9241694 	 St: c0bb55a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9241694----T:  9241894 	 St: c0bb3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9241894----T:  9242094 	 St: c0bba3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9242094----T:  9242294 	 St: c0bb2c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9242294----T:  9242494 	 St: c0bba8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9242494----T:  9242694 	 St: c0bbc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9242694----T:  9242894 	 St: c0bbafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9242894----T:  9243094 	 St: c0bbb680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9243094----T:  9243294 	 St: c0bc0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9243294----T:  9243494 	 St: c0bb6420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9243494----T:  9243694 	 St: c0bb7b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9243694----T:  9243894 	 St: c0bc3380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9243894----T:  9244094 	 St: c0bba220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9244094----T:  9244294 	 St: c0bc47e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9244294----T:  9244494 	 St: c0bc6140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9244494----T:  9244694 	 St: c0bc24a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9244694----T:  9244894 	 St: c0bc5360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9244894----T:  9245094 	 St: c0bcb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9245094----T:  9245294 	 St: c0bd2340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9245294----T:  9245494 	 St: c0bd3f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9245494----T:  9245694 	 St: c0bd53a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9245694----T:  9245894 	 St: c0bd3ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9245894----T:  9246094 	 St: c0be22e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9246094----T:  9246294 	 St: c0bdb980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9246294----T:  9246494 	 St: c0bdef00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9246494----T:  9246694 	 St: c13b55a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9246694----T:  9246894 	 St: c0be6a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9246894----T:  9247094 	 St: c0be6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9247094----T:  9247294 	 St: c0be2100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9247294----T:  9247494 	 St: c0be0bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9247494----T:  9247694 	 St: c0be0ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9247694----T:  9247894 	 St: c0bed9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9247894----T:  9248094 	 St: c13b3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9248094----T:  9248294 	 St: c13ba3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9248294----T:  9248494 	 St: c13b2c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9248494----T:  9248694 	 St: c13ba8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9248694----T:  9248894 	 St: c13bc180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9248894----T:  9249094 	 St: c13bafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9249094----T:  9249294 	 St: c13bb680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9249294----T:  9249494 	 St: c13c0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9249494----T:  9249694 	 St: c13b6420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9249694----T:  9249894 	 St: c13b7b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9249894----T:  9250094 	 St: c13c3380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9250094----T:  9250294 	 St: c13ba220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9250294----T:  9250494 	 St: c13c47e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9250494----T:  9250694 	 St: c13c6140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9250694----T:  9250894 	 St: c13c24a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9250894----T:  9251094 	 St: c13c5360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9251094----T:  9251294 	 St: c13cb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9251294----T:  9251494 	 St: c13d2340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9251494----T:  9251694 	 St: c13d3f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9251694----T:  9251894 	 St: c13d53a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9251894----T:  9252094 	 St: c13d3ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9252094----T:  9252294 	 St: c13e22e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9252294----T:  9252494 	 St: c13db980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9252494----T:  9252694 	 St: c13def00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9252694----T:  9252894 	 St: c13e6a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9252894----T:  9253094 	 St: c13e6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9253094----T:  9253294 	 St: c13e2100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9253294----T:  9253494 	 St: c13e0bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9253494----T:  9253694 	 St: c13e0ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9253694----T:  9253894 	 St: c13ed9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9253894----T:  9362273 	 St: c0b00000 Sz: 933888 	 Sm: 0 	 T: memcpy_h2d(73.179611)
F:  9362273----T:  9376563 	 St: c0be4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  9376563----T:  9484942 	 St: c1300000 Sz: 933888 	 Sm: 0 	 T: memcpy_h2d(73.179611)
F:  9484942----T:  9499232 	 St: c13e4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  9724223----T:  9767300 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(29.086428)
F:  9989450----T: 11354855 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(921.947998)
F:  9990299----T:  9990499 	 St: c0402060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9990499----T:  9993299 	 St: c0400000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9993299----T:  9993499 	 St: c04136c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9993499----T:  9993699 	 St: c04193c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9993699----T:  9993899 	 St: c041ac40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9993899----T:  9994099 	 St: c0411360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9994099----T:  9994299 	 St: c041a8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9994299----T:  9994499 	 St: c0412f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9994499----T:  9994699 	 St: c0c02060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9994699----T:  9994899 	 St: c0c136c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9994899----T:  9995099 	 St: c0c193c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9995099----T:  9995299 	 St: c0c1ac40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9995299----T:  9995499 	 St: c0c11360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9995499----T:  9995699 	 St: c0c1a8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9995699----T:  9995899 	 St: c0c12f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9995899----T: 10003679 	 St: c0402000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10003679----T: 10008320 	 St: c0410000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10008320----T: 10013835 	 St: c0417000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10013835----T: 10016635 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10016635----T: 10019435 	 St: c0422000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10019435----T: 10019635 	 St: c0c21f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10019635----T: 10033925 	 St: c0424000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 10033925----T: 10034125 	 St: c0c23440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10034125----T: 10034325 	 St: c0c23d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10034325----T: 10034525 	 St: c0c23ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10034525----T: 10037325 	 St: c0c00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10037325----T: 10045105 	 St: c0c02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10045105----T: 10049746 	 St: c0c10000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10049746----T: 10055261 	 St: c0c17000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10055261----T: 10059902 	 St: c0c20000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10059902----T: 10072790 	 St: c0c27000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 10073628----T: 10077058 	 St: c0440000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10077058----T: 10106370 	 St: c0444000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 10106370----T: 10109170 	 St: c0c40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10109170----T: 10111775 	 St: c0c42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10111775----T: 10114380 	 St: c0c43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10114380----T: 10143692 	 St: c0c44000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 10144624----T: 10147229 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10147229----T: 10245722 	 St: c0481000 Sz: 847872 	 Sm: 0 	 T: memcpy_h2d(66.504387)
F: 10245722----T: 10269394 	 St: c0560000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10269394----T: 10278096 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10278096----T: 10286798 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10286798----T: 10302961 	 St: c05e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10302961----T: 10305566 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10305566----T: 10404059 	 St: c0c81000 Sz: 847872 	 Sm: 0 	 T: memcpy_h2d(66.504387)
F: 10404059----T: 10427731 	 St: c0d60000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10427731----T: 10436433 	 St: c0da0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10436433----T: 10445135 	 St: c0dc0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10445135----T: 10461298 	 St: c0de0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10467157----T: 10470243 	 St: c0600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10470243----T: 10470443 	 St: c0612fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10470443----T: 10470643 	 St: c0614840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10470643----T: 10470843 	 St: c0613c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10470843----T: 10471043 	 St: c0e02820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10471043----T: 10471243 	 St: c0e00ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10471243----T: 10471443 	 St: c0e12fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10471443----T: 10471643 	 St: c0e14840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10471643----T: 10471843 	 St: c0e13c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10471843----T: 10479165 	 St: c0603000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10479165----T: 10483806 	 St: c0610000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10483806----T: 10496694 	 St: c0617000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 10496694----T: 10496894 	 St: c0e166c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10496894----T: 10550670 	 St: c0650000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 10550670----T: 10581863 	 St: c06d0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10581863----T: 10590565 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10590565----T: 10629284 	 St: c0750000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F: 10629284----T: 10652956 	 St: c07b0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10652956----T: 10661658 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10661658----T: 10665877 	 St: c0e00000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10665877----T: 10668963 	 St: c0e06000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10668963----T: 10671763 	 St: c0e09000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10671763----T: 10674563 	 St: c0e0b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10674563----T: 10677363 	 St: c0e0d000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10677363----T: 10679968 	 St: c0e0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10679968----T: 10686833 	 St: c0e10000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10686833----T: 10690645 	 St: c0e1c000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10690645----T: 10693731 	 St: c0e21000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10693731----T: 10696531 	 St: c0e24000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10696531----T: 10699331 	 St: c0e26000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10699331----T: 10701936 	 St: c0e28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10701936----T: 10704541 	 St: c0e29000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10704541----T: 10707627 	 St: c0e2a000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10707627----T: 10710713 	 St: c0e2d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10710713----T: 10764489 	 St: c0e50000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 10764489----T: 10795682 	 St: c0ed0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10795682----T: 10804384 	 St: c0f30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10804384----T: 10843103 	 St: c0f50000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F: 10843103----T: 10866775 	 St: c0fb0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10866775----T: 10875477 	 St: c0ff0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10883255----T: 10883455 	 St: c0800340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10883455----T: 10883655 	 St: c0800000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10883655----T: 10883855 	 St: c08025c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10883855----T: 10884055 	 St: c0801460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10884055----T: 10884255 	 St: c08022e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10884255----T: 10884455 	 St: c08052a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10884455----T: 10884655 	 St: c0804c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10884655----T: 10884855 	 St: c1000340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10884855----T: 10885055 	 St: c1000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10885055----T: 10885255 	 St: c10025c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10885255----T: 10885455 	 St: c1001460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10885455----T: 10885655 	 St: c10022e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10885655----T: 10885855 	 St: c10052a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10885855----T: 10886055 	 St: c1004c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10886055----T: 10890274 	 St: c0800000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10890274----T: 10896235 	 St: c0806000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10896235----T: 10899321 	 St: c0810000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10899321----T: 10906643 	 St: c0813000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10906643----T: 10911717 	 St: c0820000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10911717----T: 10924138 	 St: c0828000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F: 10924138----T: 10928357 	 St: c1000000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10928357----T: 10934318 	 St: c1006000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10934318----T: 10937404 	 St: c1010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10937404----T: 10944726 	 St: c1013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10944726----T: 10947526 	 St: c1020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10947526----T: 10950131 	 St: c1022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10950131----T: 10952931 	 St: c1023000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10952931----T: 10966753 	 St: c1025000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 10967705----T: 10970505 	 St: c0840000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10970505----T: 11000758 	 St: c0842000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 11000758----T: 11000958 	 St: c10408c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11000958----T: 11001158 	 St: c1041f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11001158----T: 11001358 	 St: c1041f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11001358----T: 11001558 	 St: c10414a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11001558----T: 11001758 	 St: c1060b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11001758----T: 11001958 	 St: c106f6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11001958----T: 11005044 	 St: c1040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11005044----T: 11007844 	 St: c1043000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11007844----T: 11016546 	 St: c1045000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11016546----T: 11021187 	 St: c1055000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11021187----T: 11039226 	 St: c105c000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F: 11040081----T: 11040281 	 St: c08830c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11040281----T: 11043081 	 St: c0880000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11043081----T: 11043281 	 St: c10830c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11043281----T: 11111177 	 St: c0882000 Sz: 581632 	 Sm: 0 	 T: memcpy_h2d(45.844700)
F: 11111177----T: 11157424 	 St: c0920000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 11157424----T: 11188617 	 St: c09c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 11188617----T: 11191222 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11191222----T: 11193827 	 St: c1081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11193827----T: 11261723 	 St: c1082000 Sz: 581632 	 Sm: 0 	 T: memcpy_h2d(45.844700)
F: 11261723----T: 11307970 	 St: c1120000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 11307970----T: 11339163 	 St: c11c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 11577005----T: 11621374 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(29.958811)
F: 11843524----T: 11883344 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.887238)
F: 12105494----T: 12152597 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(31.804861)
F: 12374747----T: 12424496 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(33.591492)
F: 12646646----T: 12697511 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(34.345036)
F: 12919661----T: 12988060 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(46.184334)
F: 13210210----T: 13265196 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(37.127617)
F: 13265196----T: 13386756 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 13386757----T: 13389362 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13386757----T: 13394997 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13397602----T: 13400207 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13397602----T: 13405842 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13408447----T: 13411052 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13408447----T: 13424142 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13426747----T: 13429352 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13426747----T: 13457470 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13460075----T: 13462680 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13460075----T: 13520911 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13523516----T: 13526121 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13523516----T: 13644605 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13647210----T: 13649815 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13647210----T: 13655450 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13658055----T: 13660660 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13658055----T: 13666295 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13668900----T: 13671505 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13668900----T: 13684595 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13687200----T: 13689805 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13687200----T: 13717923 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13720528----T: 13723133 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13720528----T: 13781364 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13783969----T: 13786574 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13783969----T: 13905058 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13907663----T: 13910268 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13907663----T: 13915903 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13918508----T: 13921113 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13918508----T: 13926748 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13929353----T: 13931958 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13929353----T: 13945048 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13947653----T: 13950258 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13947653----T: 13978376 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13980981----T: 13983586 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13980981----T: 14041817 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 14044422----T: 14047027 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 14044422----T: 14165511 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 14168116----T: 14170721 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 14168116----T: 14176356 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 14178961----T: 14181566 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 14178961----T: 14187201 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 14189806----T: 14192411 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 14189806----T: 14205501 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 14208106----T: 14210711 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 14208106----T: 14238829 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 14241434----T: 14244039 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 14241434----T: 14302270 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 14304875----T: 14307480 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 14304875----T: 14425964 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 6013863(cycle), 4060.677246(us)
Tot_kernel_exec_time_and_fault_time: 15544098(cycle), 10495.676758(us)
Tot_memcpy_h2d_time: 3777839(cycle), 2550.870361(us)
Tot_memcpy_d2h_time: 486240(cycle), 328.318695(us)
Tot_memcpy_time: 4264079(cycle), 2879.188965(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 1020400(cycle), 688.993896(us)
Tot_memcpy_d2h_sync_wb_time: 1528052(cycle), 1031.770386(us)
GPGPU-Sim: *** exit detected ***
