Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 12:13:24 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (52.35,16.54)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0384      1.0500    0.0869      0.0869 r    (52.10,16.54)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0090
  U299/I (INVD1BWP16P90CPD)                                                                               0.0384      1.0700    0.0002      0.0871 r    (51.95,17.73)
  U299/ZN (INVD1BWP16P90CPD)                                                                              0.0416      1.0500    0.0405      0.1276 f    (52.03,17.74)
  n391 (net)                                                                           8      0.0087
  U270/A2 (NR2D1BWP16P90CPD)                                                                              0.0416      1.0700    0.0007      0.1282 f    (49.47,15.18)
  U270/ZN (NR2D1BWP16P90CPD)                                                                              0.0229      1.0500    0.0259      0.1542 r    (49.59,15.18)
  n219 (net)                                                                           3      0.0026
  U273/B1 (IND2D1BWP16P90CPD)                                                                             0.0229      1.0700    0.0001      0.1543 r    (51.18,14.54)
  U273/ZN (IND2D1BWP16P90CPD)                                                                             0.0644      1.0500    0.0502      0.2045 f    (51.20,14.54)
  n217 (net)                                                                           7      0.0074
  U271/B (OAI211D1BWP16P90CPD)                                                                            0.0647      1.0700    0.0002      0.2047 f    (51.28,14.55)
  U271/ZN (OAI211D1BWP16P90CPD)                                                                           0.0282      1.0500    0.0263      0.2309 r    (51.25,14.54)
  n141 (net)                                                                           2      0.0020
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                                                          0.0282      1.0700    0.0001      0.2310 r    (51.63,15.14)
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                                                          0.0219      1.0500    0.0247      0.2557 f    (51.78,15.12)
  n143 (net)                                                                           1      0.0013
  U256/B (IAO21D1BWP16P90CPD)                                                                             0.0219      1.0700    0.0001      0.2558 f    (55.15,13.90)
  U256/ZN (IAO21D1BWP16P90CPD)                                                                            0.0294      1.0500    0.0266      0.2823 r    (55.16,13.96)
  n146 (net)                                                                           4      0.0032
  U255/B (OA21D1BWP16P90CPD)                                                                              0.0294      1.0700    0.0001      0.2824 r    (55.09,13.97)
  U255/Z (OA21D1BWP16P90CPD)                                                                              0.0107      1.0500    0.0301      0.3125 r    (55.22,13.97)
  n456 (net)                                                                           1      0.0015
  U275/B (AOI21D2BWP16P90CPDULVT)                                                                         0.0107      1.0700    0.0001      0.3127 r    (57.51,13.91)
  U275/ZN (AOI21D2BWP16P90CPDULVT)                                                                        0.0087      1.0500    0.0056      0.3183 f    (57.34,13.95)
  n455 (net)                                                                           1      0.0009
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0087      1.0700    0.0001      0.3183 f    (57.67,12.82)
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0093      1.0500    0.0086      0.3269 r    (57.79,12.82)
  n256 (net)                                                                           1      0.0009
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)                                                     0.0093      1.0700    0.0001      0.3270 r    (56.85,11.76)     s, n
  data arrival time                                                                                                                         0.3270

  clock clock (fall edge)                                                                                                       0.5750      0.5750
  clock network delay (ideal)                                                                                                   0.0000      0.5750
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5750 f    (58.62,11.72)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5450
  duty cycle clock jitter                                                                                                      -0.0090      0.5360
  library setup time                                                                                                  1.0000    0.0022      0.5382
  data required time                                                                                                                        0.5382
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5382
  data arrival time                                                                                                                        -0.3270
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2112



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0126      1.0500    0.0077      0.5077 f    (61.75,13.65)
  tdi (net)                                                                            6      0.0091
  U286/I (CKBD8BWP16P90CPD)                                                                               0.0126      1.0700    0.0015      0.5092 f    (59.17,17.61)
  U286/Z (CKBD8BWP16P90CPD)                                                                               0.0511      1.0500    0.0471      0.5562 f    (59.72,17.61)
  dbg_datm_si[0] (net)                                                                 1      0.1004
  dbg_datm_si[0] (out)                                                                                    0.0516      1.0700    0.0086      0.5648 f    (61.75,17.01)
  data arrival time                                                                                                                         0.5648

  clock clock (rise edge)                                                                                                       1.1500      1.1500
  clock network delay (ideal)                                                                                                   0.0000      1.1500
  clock uncertainty                                                                                                            -0.0300      1.1200
  cycle clock jitter                                                                                                           -0.0070      1.1130
  output external delay                                                                                                        -0.5000      0.6130
  data required time                                                                                                                        0.6130
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6130
  data arrival time                                                                                                                        -0.5648
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0482



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_enable_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  trstn (in)                                                                                              0.0107      1.0500    0.0052      0.5052 r    (61.75,11.49)
  trstn (net)                                                                          3      0.0065
  U289/I (BUFFD1BWP16P90CPD)                                                                              0.0109      1.0700    0.0011      0.5064 r    (44.07,10.79)
  U289/Z (BUFFD1BWP16P90CPD)                                                                              0.1075      1.0500    0.0724      0.5788 r    (44.22,10.79)
  n382 (net)                                                                          19      0.0300
  i_img2_jtag_tap_tdo_enable_reg/CDN (DFNCNQD4BWP16P90CPDULVT)                                            0.1072      1.0700    0.0037      0.5825 r    (58.91,12.49)     s, n
  data arrival time                                                                                                                         0.5825

  clock clock (fall edge)                                                                                                       0.5750      0.5750
  clock network delay (ideal)                                                                                                   0.0000      0.5750
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0400      0.9300    0.0000      0.5750 f    (60.02,12.53)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5450
  duty cycle clock jitter                                                                                                      -0.0090      0.5360
  library setup time                                                                                                  1.0000    0.0007      0.5367
  data required time                                                                                                                        0.5367
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5367
  data arrival time                                                                                                                        -0.5825
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0458



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5750      0.5750
  clock network delay (ideal)                                                                                                   0.0000      0.5750

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                   0.0400      1.0700    0.0000      0.5750 f    (58.62,11.72)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                                                     0.0092      1.0500    0.0496      0.6246 r    (58.28,11.72)     s, n
  n405 (net)                                                                           1      0.0037
  U532/I (CKBD14BWP16P90CPDULVT)                                                                          0.0092      1.0700    0.0003      0.6249 r    (60.01,11.95)
  U532/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0216      1.0500    0.0224      0.6473 r    (60.92,11.95)
  tdo (net)                                                                            1      0.1001
  tdo (out)                                                                                               0.0224      1.0700    0.0057      0.6530 r    (61.75,11.97)
  data arrival time                                                                                                                         0.6530

  clock clock (rise edge)                                                                                                       1.1500      1.1500
  clock network delay (ideal)                                                                                                   0.0000      1.1500
  clock uncertainty                                                                                                            -0.0300      1.1200
  duty cycle clock jitter                                                                                                      -0.0090      1.1110
  output external delay                                                                                                        -0.5000      0.6110
  data required time                                                                                                                        0.6110
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6110
  data arrival time                                                                                                                        -0.6530
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0420


1
