
ubuntu-preinstalled/volname:     file format elf32-littlearm


Disassembly of section .init:

000005cc <.init>:
 5cc:	push	{r3, lr}
 5d0:	bl	80c <abort@plt+0x16c>
 5d4:	pop	{r3, pc}

Disassembly of section .plt:

000005d8 <__cxa_finalize@plt-0x14>:
 5d8:	push	{lr}		; (str lr, [sp, #-4]!)
 5dc:	ldr	lr, [pc, #4]	; 5e8 <__cxa_finalize@plt-0x4>
 5e0:	add	lr, pc, lr
 5e4:	ldr	pc, [lr, #8]!
 5e8:	andeq	r0, r1, r8, lsr #19

000005ec <__cxa_finalize@plt>:
 5ec:	add	ip, pc, #0, 12
 5f0:	add	ip, ip, #16, 20	; 0x10000
 5f4:	ldr	pc, [ip, #2472]!	; 0x9a8

000005f8 <read@plt>:
 5f8:	add	ip, pc, #0, 12
 5fc:	add	ip, ip, #16, 20	; 0x10000
 600:	ldr	pc, [ip, #2464]!	; 0x9a0

00000604 <lseek@plt>:
 604:	add	ip, pc, #0, 12
 608:	add	ip, ip, #16, 20	; 0x10000
 60c:	ldr	pc, [ip, #2456]!	; 0x998

00000610 <dcgettext@plt>:
 610:	add	ip, pc, #0, 12
 614:	add	ip, ip, #16, 20	; 0x10000
 618:	ldr	pc, [ip, #2448]!	; 0x990

0000061c <__stack_chk_fail@plt>:
 61c:	add	ip, pc, #0, 12
 620:	add	ip, ip, #16, 20	; 0x10000
 624:	ldr	pc, [ip, #2440]!	; 0x988

00000628 <textdomain@plt>:
 628:	add	ip, pc, #0, 12
 62c:	add	ip, ip, #16, 20	; 0x10000
 630:	ldr	pc, [ip, #2432]!	; 0x980

00000634 <perror@plt>:
 634:	add	ip, pc, #0, 12
 638:	add	ip, ip, #16, 20	; 0x10000
 63c:	ldr	pc, [ip, #2424]!	; 0x978

00000640 <__libc_start_main@plt>:
 640:	add	ip, pc, #0, 12
 644:	add	ip, ip, #16, 20	; 0x10000
 648:	ldr	pc, [ip, #2416]!	; 0x970

0000064c <__gmon_start__@plt>:
 64c:	add	ip, pc, #0, 12
 650:	add	ip, ip, #16, 20	; 0x10000
 654:	ldr	pc, [ip, #2408]!	; 0x968

00000658 <open@plt>:
 658:	add	ip, pc, #0, 12
 65c:	add	ip, ip, #16, 20	; 0x10000
 660:	ldr	pc, [ip, #2400]!	; 0x960

00000664 <exit@plt>:
 664:	add	ip, pc, #0, 12
 668:	add	ip, ip, #16, 20	; 0x10000
 66c:	ldr	pc, [ip, #2392]!	; 0x958

00000670 <__printf_chk@plt>:
 670:	add	ip, pc, #0, 12
 674:	add	ip, ip, #16, 20	; 0x10000
 678:	ldr	pc, [ip, #2384]!	; 0x950

0000067c <__fprintf_chk@plt>:
 67c:	add	ip, pc, #0, 12
 680:	add	ip, ip, #16, 20	; 0x10000
 684:	ldr	pc, [ip, #2376]!	; 0x948

00000688 <setlocale@plt>:
 688:	add	ip, pc, #0, 12
 68c:	add	ip, ip, #16, 20	; 0x10000
 690:	ldr	pc, [ip, #2368]!	; 0x940

00000694 <bindtextdomain@plt>:
 694:	add	ip, pc, #0, 12
 698:	add	ip, ip, #16, 20	; 0x10000
 69c:	ldr	pc, [ip, #2360]!	; 0x938

000006a0 <abort@plt>:
 6a0:	add	ip, pc, #0, 12
 6a4:	add	ip, ip, #16, 20	; 0x10000
 6a8:	ldr	pc, [ip, #2352]!	; 0x930

Disassembly of section .text:

000006ac <.text>:
 6ac:	blmi	e12f90 <_IO_stdin_used@@Base+0xe12670>
 6b0:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
 6b4:			; <UNDEFINED> instruction: 0x460d4f37
 6b8:	addlt	r4, fp, r7, lsr r9
 6bc:	ldrbtmi	r5, [pc], #-2259	; 6c4 <abort@plt+0x24>
 6c0:			; <UNDEFINED> instruction: 0x46044479
 6c4:	ldmdavs	fp, {r1, r2, sp}
 6c8:			; <UNDEFINED> instruction: 0xf04f9309
 6cc:			; <UNDEFINED> instruction: 0xf7ff0300
 6d0:			; <UNDEFINED> instruction: 0x4638efdc
 6d4:	svc	0x00a8f7ff
 6d8:			; <UNDEFINED> instruction: 0x46384930
 6dc:	ldrbtmi	r4, [r9], #-3632	; 0xfffff1d0
 6e0:	svc	0x00d8f7ff
 6e4:	ldrbtmi	r2, [lr], #-3074	; 0xfffff3fe
 6e8:	stmdavs	r8!, {r0, r1, r2, r3, r8, ip, lr, pc}^
 6ec:			; <UNDEFINED> instruction: 0xf7ff2100
 6f0:	mcrrne	15, 11, lr, r3, cr4
 6f4:	tstle	lr, r4, lsl #12
 6f8:	andcs	r4, r5, #688128	; 0xa8000
 6fc:	andcs	r4, r0, r9, ror r4
 700:	svc	0x0086f7ff
 704:	svc	0x0096f7ff
 708:	stccs	0, cr14, [r1], {15}
 70c:	blmi	9b4754 <_IO_stdin_used@@Base+0x9b3e34>
 710:	stmdbmi	r6!, {r0, r2, r9, sp}
 714:	ldmpl	r3!, {sp}^
 718:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
 71c:	svc	0x0078f7ff
 720:	strmi	r2, [r2], -r1, lsl #2
 724:			; <UNDEFINED> instruction: 0xf7ff4620
 728:	andcs	lr, r1, sl, lsr #31
 72c:	svc	0x009af7ff
 730:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
 734:	andcs	lr, r0, #57147392	; 0x3680000
 738:	msreq	R8_fiq, r8
 73c:	svc	0x0062f7ff
 740:	tstle	r3, r1
 744:	andcs	r4, r5, #442368	; 0x6c000
 748:			; <UNDEFINED> instruction: 0xe7d84479
 74c:	eorcs	r4, r0, #114294784	; 0x6d00000
 750:	strtmi	r4, [r0], -r9, lsr #12
 754:	svc	0x0050f7ff
 758:	tstle	r3, r1
 75c:	andcs	r4, r5, #360448	; 0x58000
 760:			; <UNDEFINED> instruction: 0xe7cc4479
 764:			; <UNDEFINED> instruction: 0x462a4915
 768:	ldrbtmi	r2, [r9], #-1
 76c:	svc	0x0080f7ff
 770:	blmi	1d2fc4 <_IO_stdin_used@@Base+0x1d26a4>
 774:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 778:	blls	25a7e8 <_IO_stdin_used@@Base+0x259ec8>
 77c:	andle	r4, r1, sl, asr r0
 780:	svc	0x004cf7ff
 784:	andlt	r2, fp, r0
 788:	svclt	0x0000bdf0
 78c:	ldrdeq	r0, [r1], -sl
 790:	andeq	r0, r0, r8, asr r0
 794:	andeq	r0, r0, sp, ror #4
 798:	andeq	r0, r0, r2, lsr #5
 79c:	andeq	r0, r0, r3, asr r2
 7a0:	andeq	r0, r1, r6, lsr #17
 7a4:	andeq	r0, r0, r7, ror #4
 7a8:	andeq	r0, r0, ip, asr r0
 7ac:	andeq	r0, r0, fp, lsr #4
 7b0:	andeq	r0, r0, lr, ror #3
 7b4:	andeq	r0, r0, fp, lsl r2
 7b8:	andeq	r0, r0, r3, lsl #4
 7bc:	andeq	r0, r0, r1, lsl #4
 7c0:	andeq	r0, r1, r8, lsl r8
 7c4:	bleq	3c908 <_IO_stdin_used@@Base+0x3bfe8>
 7c8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 7cc:	strbtmi	fp, [sl], -r2, lsl #24
 7d0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 7d4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 7d8:	ldrmi	sl, [sl], #776	; 0x308
 7dc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 7e0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 7e4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 7e8:			; <UNDEFINED> instruction: 0xf85a4b06
 7ec:	stmdami	r6, {r0, r1, ip, sp}
 7f0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 7f4:	svc	0x0024f7ff
 7f8:	svc	0x0052f7ff
 7fc:	muleq	r1, r4, r7
 800:	andeq	r0, r0, ip, asr #32
 804:	andeq	r0, r0, r4, rrx
 808:	andeq	r0, r0, r8, rrx
 80c:	ldr	r3, [pc, #20]	; 828 <abort@plt+0x188>
 810:	ldr	r2, [pc, #20]	; 82c <abort@plt+0x18c>
 814:	add	r3, pc, r3
 818:	ldr	r2, [r3, r2]
 81c:	cmp	r2, #0
 820:	bxeq	lr
 824:	b	64c <__gmon_start__@plt>
 828:	andeq	r0, r1, r4, ror r7
 82c:	andeq	r0, r0, r0, rrx
 830:	blmi	1d2850 <_IO_stdin_used@@Base+0x1d1f30>
 834:	bmi	1d1a1c <_IO_stdin_used@@Base+0x1d10fc>
 838:	addmi	r4, r3, #2063597568	; 0x7b000000
 83c:	andle	r4, r3, sl, ror r4
 840:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 844:	ldrmi	fp, [r8, -r3, lsl #2]
 848:	svclt	0x00004770
 84c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
 850:	andeq	r0, r1, ip, asr #15
 854:	andeq	r0, r1, r0, asr r7
 858:	andeq	r0, r0, r4, asr r0
 85c:	stmdbmi	r9, {r3, fp, lr}
 860:	bmi	251a48 <_IO_stdin_used@@Base+0x251128>
 864:	bne	251a50 <_IO_stdin_used@@Base+0x251130>
 868:	svceq	0x00cb447a
 86c:			; <UNDEFINED> instruction: 0x01a1eb03
 870:	andle	r1, r3, r9, asr #32
 874:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 878:	ldrmi	fp, [r8, -r3, lsl #2]
 87c:	svclt	0x00004770
 880:	andeq	r0, r1, r4, lsr #15
 884:	andeq	r0, r1, r0, lsr #15
 888:	andeq	r0, r1, r4, lsr #14
 88c:	andeq	r0, r0, ip, rrx
 890:	blmi	2adcb8 <_IO_stdin_used@@Base+0x2ad398>
 894:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 898:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 89c:	blmi	26ee50 <_IO_stdin_used@@Base+0x26e530>
 8a0:	ldrdlt	r5, [r3, -r3]!
 8a4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 8a8:			; <UNDEFINED> instruction: 0xf7ff6818
 8ac:			; <UNDEFINED> instruction: 0xf7ffeea0
 8b0:	blmi	1c07b4 <_IO_stdin_used@@Base+0x1bfe94>
 8b4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 8b8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 8bc:	andeq	r0, r1, lr, ror #14
 8c0:	strdeq	r0, [r1], -r4
 8c4:	andeq	r0, r0, r0, asr r0
 8c8:	andeq	r0, r1, sl, asr r7
 8cc:	andeq	r0, r1, lr, asr #14
 8d0:	svclt	0x0000e7c4
 8d4:	mvnsmi	lr, #737280	; 0xb4000
 8d8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 8dc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 8e0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 8e4:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
 8e8:	blne	1d91ae4 <_IO_stdin_used@@Base+0x1d911c4>
 8ec:	strhle	r1, [sl], -r6
 8f0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 8f4:			; <UNDEFINED> instruction: 0xf8553401
 8f8:	strbmi	r3, [sl], -r4, lsl #30
 8fc:	ldrtmi	r4, [r8], -r1, asr #12
 900:	adcmi	r4, r6, #152, 14	; 0x2600000
 904:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 908:	svclt	0x000083f8
 90c:	andeq	r0, r1, r6, lsr #11
 910:	muleq	r1, ip, r5
 914:	svclt	0x00004770

Disassembly of section .fini:

00000918 <.fini>:
 918:	push	{r3, lr}
 91c:	pop	{r3, pc}
