Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,1956
design__instance__area,35048.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002561003901064396
power__switching__total,0.0006447978084906936
power__leakage__total,0.000001942456037795637
power__total,0.0032077443320304155
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.33760059592332753
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.35252804451195097
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10100059963147257
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.186179854580764
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101001
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.864588
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.46107571843366624
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.49595418065038865
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5845447624727732
timing__setup__ws__corner:nom_slow_1p08V_125C,14.384808418244118
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.584545
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.266507
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.3841984339415616
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4080410846923666
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28053549166616615
timing__setup__ws__corner:nom_typ_1p20V_25C,14.882430820058488
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.280535
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.917490
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.33760059592332753
clock__skew__worst_setup,0.35252804451195097
timing__hold__ws,0.10100059963147257
timing__setup__ws,14.384808418244118
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101001
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.266507
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1956
design__instance__area__stdcell,35048.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.583084
design__instance__utilization__stdcell,0.583084
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,8
design__instance__area__class:buffer,61.6896
design__instance__count__class:inverter,60
design__instance__area__class:inverter,328.406
design__instance__count__class:sequential_cell,309
design__instance__area__class:sequential_cell,14576.9
design__instance__count__class:multi_input_combinational_cell,919
design__instance__area__class:multi_input_combinational_cell,10331.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,598
design__instance__area__class:timing_repair_buffer,9220.78
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,39605
design__violations,0
design__instance__count__class:clock_buffer,55
design__instance__area__class:clock_buffer,486.259
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,479
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,5
design__instance__count__class:antenna_cell,5
design__instance__area__class:antenna_cell,27.216
route__net,2270
route__net__special,2
route__drc_errors__iter:0,539
route__wirelength__iter:0,41337
route__drc_errors__iter:1,187
route__wirelength__iter:1,41058
route__drc_errors__iter:2,180
route__wirelength__iter:2,40996
route__drc_errors__iter:3,33
route__wirelength__iter:3,40928
route__drc_errors__iter:4,10
route__wirelength__iter:4,40922
route__drc_errors__iter:5,0
route__wirelength__iter:5,40903
route__drc_errors,0
route__wirelength,40903
route__vias,10879
route__vias__singlecut,10879
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,387.635
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,332
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,332
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,332
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,332
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000319743
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000344539
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000184762
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000344539
design_powergrid__voltage__worst,0.0000344539
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000344539
design_powergrid__drop__worst__net:VPWR,0.0000319743
design_powergrid__voltage__worst__net:VGND,0.0000344539
design_powergrid__drop__worst__net:VGND,0.0000344539
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000019499999999999999646983772638719756287173368036746978759765625
ir__drop__worst,0.0000319999999999999985519395784283602779396460391581058502197265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
