// Seed: 1556561193
module module_0 (
    output tri id_0,
    output wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    input wor id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    output supply1 id_13,
    output supply0 id_14,
    output supply1 id_15,
    output tri0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    output tri id_19,
    output tri id_20,
    output supply0 id_21
);
  uwire id_23 = 1'd0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1
    , id_7,
    input tri1 id_2,
    input supply1 id_3,
    output wand id_4,
    output tri1 id_5
);
  id_8 :
  assert property (@(posedge 1 or 1) 1)
  else id_1 = id_3;
  module_0(
      id_1,
      id_5,
      id_3,
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1,
      id_5,
      id_0,
      id_3,
      id_3,
      id_0,
      id_4,
      id_0
  );
endmodule
