-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "02/26/2016 15:10:49"

-- 
-- Device: Altera EP4CE40F29C6 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	core_flattened IS
    PORT (
	clk : IN std_logic;
	n_reset : IN std_logic;
	net_packet_flat_i : IN std_logic_vector(64 DOWNTO 0);
	net_packet_flat_o : OUT std_logic_vector(64 DOWNTO 0);
	from_mem_flat_i : IN std_logic_vector(33 DOWNTO 0);
	to_mem_flat_o : OUT std_logic_vector(35 DOWNTO 0);
	barrier_o : OUT std_logic_vector(2 DOWNTO 0);
	exception_o : OUT std_logic;
	debug_flat_o : OUT std_logic_vector(33 DOWNTO 0);
	data_mem_addr : OUT std_logic_vector(31 DOWNTO 0)
	);
END core_flattened;

-- Design Ports Information
-- net_packet_flat_o[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[2]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[8]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[9]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[10]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[11]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[12]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[13]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[14]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[15]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[16]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[17]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[18]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[19]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[20]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[21]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[22]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[23]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[24]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[25]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[26]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[27]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[28]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[29]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[30]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[31]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[32]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[33]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[34]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[35]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[36]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[37]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[38]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[39]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[40]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[41]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[42]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[43]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[44]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[45]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[46]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[47]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[48]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[49]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[50]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[51]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[52]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[53]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[54]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[55]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[56]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[57]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[58]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[59]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[60]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[61]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[62]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[63]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[64]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[0]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[1]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[2]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[4]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[5]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[6]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[7]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[8]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[9]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[10]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[11]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[12]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[13]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[14]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[15]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[16]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[17]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[18]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[19]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[20]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[21]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[22]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[23]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[24]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[25]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[26]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[27]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[28]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[29]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[30]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[31]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[32]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[33]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[34]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[35]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- barrier_o[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- barrier_o[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- barrier_o[2]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- exception_o	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[0]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[4]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[5]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[6]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[7]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[8]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[9]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[10]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[11]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[12]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[13]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[14]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[15]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[16]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[17]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[18]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[19]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[20]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[21]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[22]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[23]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[24]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[25]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[26]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[27]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[28]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[29]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[30]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[31]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[32]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[33]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[0]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[1]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[2]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[3]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[4]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[5]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[7]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[9]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[10]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[11]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[12]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[13]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[14]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[15]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[16]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[17]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[18]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[19]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[20]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[21]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[22]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[23]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[24]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[25]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[26]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[27]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[28]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[29]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[30]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[31]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[1]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[2]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[3]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[4]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[6]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[7]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[8]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[9]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[10]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[11]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[12]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[13]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[15]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[16]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[17]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[18]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[19]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[20]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[21]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[22]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[23]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[24]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[25]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[26]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[27]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[28]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[30]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[31]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[32]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[33]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[34]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[35]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[36]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[37]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[38]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[39]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[40]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[41]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[42]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[43]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[44]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[45]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[46]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[47]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[48]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[49]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[50]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[51]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[52]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[53]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[54]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[55]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[56]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[57]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[58]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[59]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[60]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[61]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[62]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[63]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[64]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[1]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- n_reset	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[2]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[3]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[4]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[5]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[6]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[7]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[8]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[9]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[10]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[11]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[12]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[13]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[14]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[15]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[16]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[17]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[18]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[19]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[20]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[21]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[22]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[23]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[24]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[25]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[26]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[27]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[28]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[29]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[30]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[31]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[32]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[33]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF core_flattened IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_n_reset : std_logic;
SIGNAL ww_net_packet_flat_i : std_logic_vector(64 DOWNTO 0);
SIGNAL ww_net_packet_flat_o : std_logic_vector(64 DOWNTO 0);
SIGNAL ww_from_mem_flat_i : std_logic_vector(33 DOWNTO 0);
SIGNAL ww_to_mem_flat_o : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_barrier_o : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_exception_o : std_logic;
SIGNAL ww_debug_flat_o : std_logic_vector(33 DOWNTO 0);
SIGNAL ww_data_mem_addr : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \net_packet_flat_o[0]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[1]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[2]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[3]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[4]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[5]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[6]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[7]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[8]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[9]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[10]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[11]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[12]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[13]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[14]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[15]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[16]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[17]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[18]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[19]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[20]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[21]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[22]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[23]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[24]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[25]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[26]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[27]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[28]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[29]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[30]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[31]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[32]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[33]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[34]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[35]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[36]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[37]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[38]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[39]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[40]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[41]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[42]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[43]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[44]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[45]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[46]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[47]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[48]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[49]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[50]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[51]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[52]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[53]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[54]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[55]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[56]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[57]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[58]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[59]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[60]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[61]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[62]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[63]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[64]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[0]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[1]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[2]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[3]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[4]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[5]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[6]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[7]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[8]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[9]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[10]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[11]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[12]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[13]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[14]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[15]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[16]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[17]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[18]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[19]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[20]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[21]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[22]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[23]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[24]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[25]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[26]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[27]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[28]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[29]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[30]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[31]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[32]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[33]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[34]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[35]~output_o\ : std_logic;
SIGNAL \barrier_o[0]~output_o\ : std_logic;
SIGNAL \barrier_o[1]~output_o\ : std_logic;
SIGNAL \barrier_o[2]~output_o\ : std_logic;
SIGNAL \exception_o~output_o\ : std_logic;
SIGNAL \debug_flat_o[0]~output_o\ : std_logic;
SIGNAL \debug_flat_o[1]~output_o\ : std_logic;
SIGNAL \debug_flat_o[2]~output_o\ : std_logic;
SIGNAL \debug_flat_o[3]~output_o\ : std_logic;
SIGNAL \debug_flat_o[4]~output_o\ : std_logic;
SIGNAL \debug_flat_o[5]~output_o\ : std_logic;
SIGNAL \debug_flat_o[6]~output_o\ : std_logic;
SIGNAL \debug_flat_o[7]~output_o\ : std_logic;
SIGNAL \debug_flat_o[8]~output_o\ : std_logic;
SIGNAL \debug_flat_o[9]~output_o\ : std_logic;
SIGNAL \debug_flat_o[10]~output_o\ : std_logic;
SIGNAL \debug_flat_o[11]~output_o\ : std_logic;
SIGNAL \debug_flat_o[12]~output_o\ : std_logic;
SIGNAL \debug_flat_o[13]~output_o\ : std_logic;
SIGNAL \debug_flat_o[14]~output_o\ : std_logic;
SIGNAL \debug_flat_o[15]~output_o\ : std_logic;
SIGNAL \debug_flat_o[16]~output_o\ : std_logic;
SIGNAL \debug_flat_o[17]~output_o\ : std_logic;
SIGNAL \debug_flat_o[18]~output_o\ : std_logic;
SIGNAL \debug_flat_o[19]~output_o\ : std_logic;
SIGNAL \debug_flat_o[20]~output_o\ : std_logic;
SIGNAL \debug_flat_o[21]~output_o\ : std_logic;
SIGNAL \debug_flat_o[22]~output_o\ : std_logic;
SIGNAL \debug_flat_o[23]~output_o\ : std_logic;
SIGNAL \debug_flat_o[24]~output_o\ : std_logic;
SIGNAL \debug_flat_o[25]~output_o\ : std_logic;
SIGNAL \debug_flat_o[26]~output_o\ : std_logic;
SIGNAL \debug_flat_o[27]~output_o\ : std_logic;
SIGNAL \debug_flat_o[28]~output_o\ : std_logic;
SIGNAL \debug_flat_o[29]~output_o\ : std_logic;
SIGNAL \debug_flat_o[30]~output_o\ : std_logic;
SIGNAL \debug_flat_o[31]~output_o\ : std_logic;
SIGNAL \debug_flat_o[32]~output_o\ : std_logic;
SIGNAL \debug_flat_o[33]~output_o\ : std_logic;
SIGNAL \data_mem_addr[0]~output_o\ : std_logic;
SIGNAL \data_mem_addr[1]~output_o\ : std_logic;
SIGNAL \data_mem_addr[2]~output_o\ : std_logic;
SIGNAL \data_mem_addr[3]~output_o\ : std_logic;
SIGNAL \data_mem_addr[4]~output_o\ : std_logic;
SIGNAL \data_mem_addr[5]~output_o\ : std_logic;
SIGNAL \data_mem_addr[6]~output_o\ : std_logic;
SIGNAL \data_mem_addr[7]~output_o\ : std_logic;
SIGNAL \data_mem_addr[8]~output_o\ : std_logic;
SIGNAL \data_mem_addr[9]~output_o\ : std_logic;
SIGNAL \data_mem_addr[10]~output_o\ : std_logic;
SIGNAL \data_mem_addr[11]~output_o\ : std_logic;
SIGNAL \data_mem_addr[12]~output_o\ : std_logic;
SIGNAL \data_mem_addr[13]~output_o\ : std_logic;
SIGNAL \data_mem_addr[14]~output_o\ : std_logic;
SIGNAL \data_mem_addr[15]~output_o\ : std_logic;
SIGNAL \data_mem_addr[16]~output_o\ : std_logic;
SIGNAL \data_mem_addr[17]~output_o\ : std_logic;
SIGNAL \data_mem_addr[18]~output_o\ : std_logic;
SIGNAL \data_mem_addr[19]~output_o\ : std_logic;
SIGNAL \data_mem_addr[20]~output_o\ : std_logic;
SIGNAL \data_mem_addr[21]~output_o\ : std_logic;
SIGNAL \data_mem_addr[22]~output_o\ : std_logic;
SIGNAL \data_mem_addr[23]~output_o\ : std_logic;
SIGNAL \data_mem_addr[24]~output_o\ : std_logic;
SIGNAL \data_mem_addr[25]~output_o\ : std_logic;
SIGNAL \data_mem_addr[26]~output_o\ : std_logic;
SIGNAL \data_mem_addr[27]~output_o\ : std_logic;
SIGNAL \data_mem_addr[28]~output_o\ : std_logic;
SIGNAL \data_mem_addr[29]~output_o\ : std_logic;
SIGNAL \data_mem_addr[30]~output_o\ : std_logic;
SIGNAL \data_mem_addr[31]~output_o\ : std_logic;
SIGNAL \net_packet_flat_i[0]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[1]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[2]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[3]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[4]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[5]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[6]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[7]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[8]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[9]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[10]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[11]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[12]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[13]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[14]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[15]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[16]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[17]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[18]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[19]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[20]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[21]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[22]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[23]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[24]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[25]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[26]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[27]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[28]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[29]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[30]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[31]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[32]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[33]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[34]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[35]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[36]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[37]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[38]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[39]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[40]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[41]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[42]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[43]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[44]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[45]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[46]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[47]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[48]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[49]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[50]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[51]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[52]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[53]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[54]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[55]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[56]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[57]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[58]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[59]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[60]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[61]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[62]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[63]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[64]~input_o\ : std_logic;
SIGNAL \core1|Equal6~1_combout\ : std_logic;
SIGNAL \core1|Equal6~0_combout\ : std_logic;
SIGNAL \core1|Equal6~2_combout\ : std_logic;
SIGNAL \core1|net_reg_write_cmd~combout\ : std_logic;
SIGNAL \from_mem_flat_i[1]~input_o\ : std_logic;
SIGNAL \core1|imem_wen~combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \n_reset~input_o\ : std_logic;
SIGNAL \core1|net_PC_write_cmd~combout\ : std_logic;
SIGNAL \from_mem_flat_i[0]~input_o\ : std_logic;
SIGNAL \core1|mem_stage_r~0_combout\ : std_logic;
SIGNAL \core1|mem_stage_r~1_combout\ : std_logic;
SIGNAL \core1|imem_addr[0]~0_combout\ : std_logic;
SIGNAL \core1|imem_addr[0]~1_combout\ : std_logic;
SIGNAL \core1|PC_r~0_combout\ : std_logic;
SIGNAL \core1|pc_plus1[0]~1\ : std_logic;
SIGNAL \core1|pc_plus1[1]~3\ : std_logic;
SIGNAL \core1|pc_plus1[2]~5\ : std_logic;
SIGNAL \core1|pc_plus1[3]~6_combout\ : std_logic;
SIGNAL \core1|pc_1_r~4_combout\ : std_logic;
SIGNAL \core1|pc_1_r[6]~1_combout\ : std_logic;
SIGNAL \core1|pc_2_r~4_combout\ : std_logic;
SIGNAL \core1|pc_2_r[6]~1_combout\ : std_logic;
SIGNAL \core1|pc_plus1[3]~7\ : std_logic;
SIGNAL \core1|pc_plus1[4]~9\ : std_logic;
SIGNAL \core1|pc_plus1[5]~10_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~13_combout\ : std_logic;
SIGNAL \core1|instruction_2_r.rd[2]~1_combout\ : std_logic;
SIGNAL \core1|pc_1_r~6_combout\ : std_logic;
SIGNAL \core1|pc_2_r~6_combout\ : std_logic;
SIGNAL \core1|pc_1_r~5_combout\ : std_logic;
SIGNAL \core1|pc_2_r~5_combout\ : std_logic;
SIGNAL \core1|pc_1_r~7_combout\ : std_logic;
SIGNAL \core1|pc_2_r~7_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[5]~11\ : std_logic;
SIGNAL \core1|imm_jump_add[6]~12_combout\ : std_logic;
SIGNAL \core1|pc_plus1[5]~11\ : std_logic;
SIGNAL \core1|pc_plus1[6]~12_combout\ : std_logic;
SIGNAL \core1|PC_n[6]~14_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~3_combout\ : std_logic;
SIGNAL \core1|pc_plus1[6]~13\ : std_logic;
SIGNAL \core1|pc_plus1[7]~14_combout\ : std_logic;
SIGNAL \core1|pc_1_r~8_combout\ : std_logic;
SIGNAL \core1|pc_2_r~8_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[6]~13\ : std_logic;
SIGNAL \core1|imm_jump_add[7]~14_combout\ : std_logic;
SIGNAL \core1|PC_n[7]~16_combout\ : std_logic;
SIGNAL \from_mem_flat_i[9]~input_o\ : std_logic;
SIGNAL \core1|decode|WideNor2~1_combout\ : std_logic;
SIGNAL \core1|is_load_op_2_r~q\ : std_logic;
SIGNAL \core1|rf_wd[6]~36_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~37_combout\ : std_logic;
SIGNAL \core1|pc_1_r~3_combout\ : std_logic;
SIGNAL \core1|pc_2_r~3_combout\ : std_logic;
SIGNAL \core1|pc_1_r~2_combout\ : std_logic;
SIGNAL \core1|pc_2_r~2_combout\ : std_logic;
SIGNAL \core1|pc_1_r~0_combout\ : std_logic;
SIGNAL \core1|pc_2_r~0_combout\ : std_logic;
SIGNAL \core1|Add2~1\ : std_logic;
SIGNAL \core1|Add2~3\ : std_logic;
SIGNAL \core1|Add2~5\ : std_logic;
SIGNAL \core1|Add2~7\ : std_logic;
SIGNAL \core1|Add2~9\ : std_logic;
SIGNAL \core1|Add2~11\ : std_logic;
SIGNAL \core1|Add2~13\ : std_logic;
SIGNAL \core1|Add2~14_combout\ : std_logic;
SIGNAL \core1|rf_wd[7]~52_combout\ : std_logic;
SIGNAL \core1|rf_wd[7]~53_combout\ : std_logic;
SIGNAL \core1|rf_wen~combout\ : std_logic;
SIGNAL \core1|Add2~0_combout\ : std_logic;
SIGNAL \from_mem_flat_i[2]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[0]~38_combout\ : std_logic;
SIGNAL \core1|pc_1_r~9_combout\ : std_logic;
SIGNAL \core1|pc_2_r~9_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[7]~15\ : std_logic;
SIGNAL \core1|imm_jump_add[8]~16_combout\ : std_logic;
SIGNAL \core1|pc_plus1[7]~15\ : std_logic;
SIGNAL \core1|pc_plus1[8]~16_combout\ : std_logic;
SIGNAL \core1|PC_n[8]~18_combout\ : std_logic;
SIGNAL \core1|pc_plus1[8]~17\ : std_logic;
SIGNAL \core1|pc_plus1[9]~18_combout\ : std_logic;
SIGNAL \core1|pc_1_r~10_combout\ : std_logic;
SIGNAL \core1|pc_2_r~10_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[8]~17\ : std_logic;
SIGNAL \core1|imm_jump_add[9]~18_combout\ : std_logic;
SIGNAL \core1|PC_n[9]~20_combout\ : std_logic;
SIGNAL \from_mem_flat_i[5]~input_o\ : std_logic;
SIGNAL \core1|Add2~6_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~24_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~25_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~2_combout\ : std_logic;
SIGNAL \core1|w_addr[3]~2_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~4_combout\ : std_logic;
SIGNAL \core1|w_addr[4]~4_combout\ : std_logic;
SIGNAL \core1|w_addr[5]~5_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \from_mem_flat_i[3]~input_o\ : std_logic;
SIGNAL \core1|Add2~2_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~5_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~6_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~7_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~8_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~9_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~10_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~11_combout\ : std_logic;
SIGNAL \core1|Add2~4_combout\ : std_logic;
SIGNAL \from_mem_flat_i[4]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[2]~42_combout\ : std_logic;
SIGNAL \core1|rf_wd[2]~43_combout\ : std_logic;
SIGNAL \core1|Add2~8_combout\ : std_logic;
SIGNAL \from_mem_flat_i[6]~input_o\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[7]~input_o\ : std_logic;
SIGNAL \core1|Add2~10_combout\ : std_logic;
SIGNAL \core1|Add2~12_combout\ : std_logic;
SIGNAL \from_mem_flat_i[8]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[6]~50_combout\ : std_logic;
SIGNAL \core1|rf_wd[6]~51_combout\ : std_logic;
SIGNAL \core1|Add2~15\ : std_logic;
SIGNAL \core1|Add2~16_combout\ : std_logic;
SIGNAL \from_mem_flat_i[10]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[8]~54_combout\ : std_logic;
SIGNAL \core1|rf_wd[8]~55_combout\ : std_logic;
SIGNAL \from_mem_flat_i[11]~input_o\ : std_logic;
SIGNAL \core1|Add2~17\ : std_logic;
SIGNAL \core1|Add2~18_combout\ : std_logic;
SIGNAL \core1|rf_wd[9]~56_combout\ : std_logic;
SIGNAL \core1|rf_wd[9]~57_combout\ : std_logic;
SIGNAL \core1|Add2~19\ : std_logic;
SIGNAL \core1|Add2~20_combout\ : std_logic;
SIGNAL \core1|rf_wd[10]~58_combout\ : std_logic;
SIGNAL \from_mem_flat_i[12]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[13]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[14]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[15]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[16]~input_o\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[17]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[18]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[19]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[20]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[21]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[22]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[23]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[24]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[25]~input_o\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[26]~input_o\ : std_logic;
SIGNAL \core1|alu_1|Selector23~2_combout\ : std_logic;
SIGNAL \from_mem_flat_i[27]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[28]~input_o\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[29]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[30]~input_o\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[41]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[31]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[32]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[31]~303_combout\ : std_logic;
SIGNAL \from_mem_flat_i[33]~input_o\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \core1|rs_val_2_r[31]~31_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[28]~32_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[28]~33_combout\ : std_logic;
SIGNAL \core1|always3~0_combout\ : std_logic;
SIGNAL \core1|always3~1_combout\ : std_logic;
SIGNAL \core1|Equal1~0_combout\ : std_logic;
SIGNAL \core1|always3~2_combout\ : std_logic;
SIGNAL \core1|always3~3_combout\ : std_logic;
SIGNAL \core1|alu_1|WideNor11~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r.rd[2]~0_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[28]~34_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~6_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~7_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~8_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \core1|rs_val_2_r[6]~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~1_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~145_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \core1|rd_val_2_r[28]~28_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[21]~32_combout\ : std_logic;
SIGNAL \core1|always3~6_combout\ : std_logic;
SIGNAL \core1|always3~5_combout\ : std_logic;
SIGNAL \core1|always3~4_combout\ : std_logic;
SIGNAL \core1|always3~7_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[21]~33_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \core1|rd_val_2_r[29]~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~137_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~45_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \core1|rd_val_2_r[26]~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~124_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~101_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~102_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~2_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \core1|rd_val_2_r[14]~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~71_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \core1|rd_val_2_r[12]~12_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \core1|rd_val_2_r[9]~9_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \core1|rd_val_2_r[8]~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~112_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~3_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \core1|rd_val_2_r[2]~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \core1|rd_val_2_r[1]~1_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~104_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \core1|rd_val_2_r[4]~4_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \core1|rd_val_2_r[5]~5_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~3_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \core1|rd_val_2_r[17]~17_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~84_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \core1|rd_val_2_r[21]~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \core1|rd_val_2_r[23]~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~120_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~85_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~19_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~304_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~305_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~16_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~307_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~9_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \core1|rs_val_2_r[18]~18_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[16]~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~94_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~146_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~147_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~148_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~149_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~12_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~306_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[43]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[30]~30_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \core1|rs_val_2_r[27]~27_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[39]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \core1|rs_val_2_r[26]~26_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[25]~25_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[37]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \core1|rs_val_2_r[24]~24_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \core1|rs_val_2_r[22]~22_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \core1|rs_val_2_r[20]~20_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[19]~19_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \core1|rs_val_2_r[15]~15_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \core1|rs_val_2_r[13]~13_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \core1|rs_val_2_r[11]~11_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \core1|rs_val_2_r[10]~10_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \core1|rs_val_2_r[9]~9_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[8]~8_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[7]~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~1\ : std_logic;
SIGNAL \core1|alu_1|Add0~3\ : std_logic;
SIGNAL \core1|alu_1|Add0~5\ : std_logic;
SIGNAL \core1|alu_1|Add0~7\ : std_logic;
SIGNAL \core1|alu_1|Add0~9\ : std_logic;
SIGNAL \core1|alu_1|Add0~11\ : std_logic;
SIGNAL \core1|alu_1|Add0~13\ : std_logic;
SIGNAL \core1|alu_1|Add0~15\ : std_logic;
SIGNAL \core1|alu_1|Add0~17\ : std_logic;
SIGNAL \core1|alu_1|Add0~19\ : std_logic;
SIGNAL \core1|alu_1|Add0~21\ : std_logic;
SIGNAL \core1|alu_1|Add0~23\ : std_logic;
SIGNAL \core1|alu_1|Add0~25\ : std_logic;
SIGNAL \core1|alu_1|Add0~27\ : std_logic;
SIGNAL \core1|alu_1|Add0~29\ : std_logic;
SIGNAL \core1|alu_1|Add0~31\ : std_logic;
SIGNAL \core1|alu_1|Add0~33\ : std_logic;
SIGNAL \core1|alu_1|Add0~35\ : std_logic;
SIGNAL \core1|alu_1|Add0~37\ : std_logic;
SIGNAL \core1|alu_1|Add0~39\ : std_logic;
SIGNAL \core1|alu_1|Add0~41\ : std_logic;
SIGNAL \core1|alu_1|Add0~43\ : std_logic;
SIGNAL \core1|alu_1|Add0~45\ : std_logic;
SIGNAL \core1|alu_1|Add0~47\ : std_logic;
SIGNAL \core1|alu_1|Add0~49\ : std_logic;
SIGNAL \core1|alu_1|Add0~51\ : std_logic;
SIGNAL \core1|alu_1|Add0~53\ : std_logic;
SIGNAL \core1|alu_1|Add0~55\ : std_logic;
SIGNAL \core1|alu_1|Add0~57\ : std_logic;
SIGNAL \core1|alu_1|Add0~59\ : std_logic;
SIGNAL \core1|alu_1|Add0~61\ : std_logic;
SIGNAL \core1|alu_1|Add0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~1\ : std_logic;
SIGNAL \core1|alu_1|Add1~3\ : std_logic;
SIGNAL \core1|alu_1|Add1~5\ : std_logic;
SIGNAL \core1|alu_1|Add1~7\ : std_logic;
SIGNAL \core1|alu_1|Add1~9\ : std_logic;
SIGNAL \core1|alu_1|Add1~11\ : std_logic;
SIGNAL \core1|alu_1|Add1~13\ : std_logic;
SIGNAL \core1|alu_1|Add1~15\ : std_logic;
SIGNAL \core1|alu_1|Add1~17\ : std_logic;
SIGNAL \core1|alu_1|Add1~19\ : std_logic;
SIGNAL \core1|alu_1|Add1~21\ : std_logic;
SIGNAL \core1|alu_1|Add1~23\ : std_logic;
SIGNAL \core1|alu_1|Add1~25\ : std_logic;
SIGNAL \core1|alu_1|Add1~27\ : std_logic;
SIGNAL \core1|alu_1|Add1~29\ : std_logic;
SIGNAL \core1|alu_1|Add1~31\ : std_logic;
SIGNAL \core1|alu_1|Add1~33\ : std_logic;
SIGNAL \core1|alu_1|Add1~35\ : std_logic;
SIGNAL \core1|alu_1|Add1~37\ : std_logic;
SIGNAL \core1|alu_1|Add1~39\ : std_logic;
SIGNAL \core1|alu_1|Add1~41\ : std_logic;
SIGNAL \core1|alu_1|Add1~43\ : std_logic;
SIGNAL \core1|alu_1|Add1~45\ : std_logic;
SIGNAL \core1|alu_1|Add1~47\ : std_logic;
SIGNAL \core1|alu_1|Add1~49\ : std_logic;
SIGNAL \core1|alu_1|Add1~51\ : std_logic;
SIGNAL \core1|alu_1|Add1~53\ : std_logic;
SIGNAL \core1|alu_1|Add1~55\ : std_logic;
SIGNAL \core1|alu_1|Add1~57\ : std_logic;
SIGNAL \core1|alu_1|Add1~59\ : std_logic;
SIGNAL \core1|alu_1|Add1~61\ : std_logic;
SIGNAL \core1|alu_1|Add1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~18_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~308_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~309_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~310_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \core1|rd_val_2_r[30]~30_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~60_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~116_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~141_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~142_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~143_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~144_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~319_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~293_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~321_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~183_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~4_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~184_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~185_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~6_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~294_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~127_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~12_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~320_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~295_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~186_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~103_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~53_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~111_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~95_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~82_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~119_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~83_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~123_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~100_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~187_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~188_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~296_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~297_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~298_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~182_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~299_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~300_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~322_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~301_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~302_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[29]~29_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~37_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~115_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~282_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~47_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~138_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~139_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~153_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~136_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~140_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~283_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~323_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~58_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~178_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~104_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~47_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~177_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~180_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~179_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~284_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~40_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~318_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~285_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~74_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~110_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~87_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~122_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~97_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~118_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~80_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~98_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~181_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~286_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~287_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~288_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~289_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~290_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~324_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~291_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~292_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \core1|rs_val_2_r[28]~28_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~56_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~173_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~13_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~102_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~133_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~134_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~135_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~172_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~174_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~175_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~273_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~19_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~317_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~274_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~73_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~79_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~121_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~95_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~96_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~109_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~79_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~176_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~275_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~276_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~277_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~278_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~279_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~124_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~316_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~272_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~56_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~325_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~326_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~280_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~281_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \core1|rd_val_2_r[27]~27_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~54_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~122_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~261_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~262_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~327_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~69_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~168_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~169_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~171_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~170_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~263_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~50_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~315_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~264_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~74_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~77_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~116_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~93_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~108_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~94_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~197_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~265_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~266_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~267_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~268_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~269_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~328_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~270_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~271_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \core1|rs_val_2_r[0]~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~6_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~10_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~112_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~249_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~52_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~250_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~52_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~165_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~62_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~164_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~167_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~166_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~76_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~115_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~91_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~107_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~92_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~196_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~251_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~314_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~252_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~253_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~254_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~255_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~256_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~257_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~258_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~259_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~260_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \core1|rd_val_2_r[25]~25_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~50_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~237_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~238_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~50_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~161_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~53_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~54_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~160_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~163_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~162_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~239_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~42_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~313_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~240_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~105_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~114_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~89_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~90_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~195_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~241_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~242_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~243_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~244_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~245_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~246_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~247_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~248_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \core1|rd_val_2_r[24]~24_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~225_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~226_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~157_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~11_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~49_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~156_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~159_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~158_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~227_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~18_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~312_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~228_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~113_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~86_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~87_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~88_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~194_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~229_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~230_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~231_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~232_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~233_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~48_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~234_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~235_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~236_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \core1|rs_val_2_r[23]~23_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~104_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~105_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~106_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~213_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~214_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~151_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~95_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~85_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~120_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~96_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~150_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~153_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~152_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~215_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~70_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~216_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~98_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~154_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~155_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~217_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~218_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~219_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~220_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~221_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~222_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~223_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~224_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \core1|rd_val_2_r[22]~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~44_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~96_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~94_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~16_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~22_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~95_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~97_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~201_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~202_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~145_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~79_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~89_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~90_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~91_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~144_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~146_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~147_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~203_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~98_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~69_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~204_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~148_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~149_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~205_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~206_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~207_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~208_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~209_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~210_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~211_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~212_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \core1|rs_val_2_r[21]~21_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~42_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~139_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~35_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~86_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~138_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~140_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~141_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~190_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~85_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~84_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~87_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~54_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~191_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~192_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~68_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~142_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~143_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~193_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~194_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~195_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~196_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~197_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~83_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~86_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~188_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~42_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~189_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~198_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~199_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~200_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \core1|rd_val_2_r[20]~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~17_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~74_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~73_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~120_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~174_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~175_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~133_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~115_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~80_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~132_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~134_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~135_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~176_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~177_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~76_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~178_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~179_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~136_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~67_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~137_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~180_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~181_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~182_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~183_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~184_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~185_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~186_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~187_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \core1|rd_val_2_r[19]~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~33_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~119_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~162_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~163_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~111_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~32_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~125_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~126_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~128_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~127_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~130_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~129_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~189_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~131_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~164_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~165_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~166_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~167_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~168_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~169_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~170_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~171_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~172_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~173_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \core1|rd_val_2_r[18]~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~53_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~58_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~150_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~151_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~108_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~25_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~119_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~120_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~122_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~121_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~152_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~30_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~153_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~75_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~123_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~124_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~154_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~155_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~156_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~157_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~158_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~159_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~160_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~161_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \core1|rs_val_2_r[17]~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~45_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~41_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~43_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~46_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~138_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~139_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~113_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~106_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~111_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~112_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~114_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~115_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~140_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~311_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~141_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~45_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~116_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~117_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~118_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~142_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~143_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~144_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~145_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~146_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~147_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~148_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~149_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \core1|rd_val_2_r[16]~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~15_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~118_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~32_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~125_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~126_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~106_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~107_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~108_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~128_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~129_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~73_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~109_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~110_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~130_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~131_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~132_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~103_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~52_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~105_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~133_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~134_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~135_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~136_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~137_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \core1|rd_val_2_r[15]~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~101_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~102_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~30_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~111_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~112_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~83_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~119_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~97_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~98_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~100_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~101_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~102_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~103_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~104_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~113_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~114_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~115_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~116_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~117_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~118_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~119_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~120_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~121_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~122_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~123_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~124_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \core1|rs_val_2_r[14]~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~28_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~91_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~90_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~92_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~125_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~28_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~98_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~99_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~92_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~94_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~93_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~64_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~96_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~100_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~101_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~102_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~103_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~104_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~105_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~77_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~118_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~90_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~99_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~91_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~106_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~107_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~108_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~109_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~110_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \core1|rd_val_2_r[13]~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~77_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~114_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~26_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~86_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~87_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~84_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~82_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~116_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~82_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~67_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~83_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~85_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~86_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~88_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~88_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~89_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~89_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~90_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~91_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~92_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~93_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~94_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~95_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~96_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~97_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[12]~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~123_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~24_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~73_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~74_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~76_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~77_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~78_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~75_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~76_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~77_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~80_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~81_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~78_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~79_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~80_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~76_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~114_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~74_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~75_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~81_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~82_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~83_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~84_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~85_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~22_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~28_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~121_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~22_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~61_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~62_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~113_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~73_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~67_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~68_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~71_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~70_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~63_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~72_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~64_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~73_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~65_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~66_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~67_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~68_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~69_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~70_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~71_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~72_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \core1|rd_val_2_r[10]~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~111_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~113_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~0_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~110_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~66_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~20_combout\ : std_logic;
SIGNAL \core1|rf_wd[10]~59_combout\ : std_logic;
SIGNAL \core1|rf_wd[10]~60_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[5]~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~10_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~10_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~31_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~79_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~80_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~82_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~107_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~84_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~105_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~87_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~191_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~44_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~43_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~55_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~45_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~combout\ : std_logic;
SIGNAL \core1|rf_wd[5]~48_combout\ : std_logic;
SIGNAL \core1|rf_wd[5]~49_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \core1|rs_val_2_r[4]~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~22_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~67_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~19_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~152_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~100_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~101_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~81_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~190_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~39_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~40_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~53_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~41_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~combout\ : std_logic;
SIGNAL \core1|rf_wd[4]~46_combout\ : std_logic;
SIGNAL \core1|rf_wd[4]~47_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \core1|rs_val_2_r[1]~1_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~27_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~35_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~33_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~37_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~39_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~40_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~56_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~60_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~19_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~20_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~22_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~41_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~43_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~39_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~44_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~24_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~combout\ : std_logic;
SIGNAL \core1|rf_wd[1]~40_combout\ : std_logic;
SIGNAL \core1|rf_wd[1]~41_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \core1|rd_val_2_r[3]~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~6_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~63_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~151_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~112_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~74_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~33_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~35_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~51_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~37_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~combout\ : std_logic;
SIGNAL \core1|rf_wd[3]~44_combout\ : std_logic;
SIGNAL \core1|rf_wd[3]~45_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \core1|rs_val_2_r[3]~3_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~110_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~109_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~18_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~64_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~62_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~63_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~65_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~106_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~combout\ : std_logic;
SIGNAL \core1|PC_n[9]~21_combout\ : std_logic;
SIGNAL \core1|PC_r~11_combout\ : std_logic;
SIGNAL \core1|imem_addr[9]~20_combout\ : std_logic;
SIGNAL \core1|imem_addr[9]~21_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~22_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~23_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~3_combout\ : std_logic;
SIGNAL \core1|w_addr[2]~3_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \core1|rd_val_2_r[31]~31_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~108_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~107_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~16_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~16_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~43_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~56_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~57_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~60_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~59_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~17_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~59_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~61_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~25_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~21_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~23_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~24_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~combout\ : std_logic;
SIGNAL \core1|PC_n[8]~19_combout\ : std_logic;
SIGNAL \core1|PC_r~10_combout\ : std_logic;
SIGNAL \core1|imem_addr[8]~18_combout\ : std_logic;
SIGNAL \core1|imem_addr[8]~19_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~20_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~21_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~0_combout\ : std_logic;
SIGNAL \core1|w_addr[1]~0_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \core1|rd_val_2_r[0]~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~47_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~23_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~24_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~28_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~25_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~26_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~8_combout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~1_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~3_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~5_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~7_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~9_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~11_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~13_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~15_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~17_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~19_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~21_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~23_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~25_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~27_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~29_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~31_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~33_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~35_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~37_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~39_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~41_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~43_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~45_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~47_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~49_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~51_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~53_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~55_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~57_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~59_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~61_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~6_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~27_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~28_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~31_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~11_combout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~1_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~3_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~5_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~7_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~9_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~11_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~13_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~15_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~17_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~19_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~21_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~23_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~25_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~27_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~29_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~31_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~33_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~35_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~37_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~39_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~41_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~43_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~45_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~47_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~49_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~51_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~53_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~55_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~57_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~59_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~61_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~32_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~27_combout\ : std_logic;
SIGNAL \core1|rf_wd[0]~39_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \core1|rd_val_2_r[7]~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~100_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~103_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~93_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~97_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~193_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~51_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~52_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~53_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~54_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~55_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~60_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~combout\ : std_logic;
SIGNAL \core1|PC_n[7]~17_combout\ : std_logic;
SIGNAL \core1|PC_r~9_combout\ : std_logic;
SIGNAL \core1|imem_addr[7]~16_combout\ : std_logic;
SIGNAL \core1|imem_addr[7]~17_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~18_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~19_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~1_combout\ : std_logic;
SIGNAL \core1|w_addr[0]~1_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~4_combout\ : std_logic;
SIGNAL \core1|rf|RF~5_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~6_combout\ : std_logic;
SIGNAL \core1|rf|RF~7_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \core1|rd_val_2_r[6]~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~12_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~89_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~88_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~93_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~12_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~46_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~48_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~47_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~57_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~49_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~7_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~109_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~88_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~92_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~192_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~combout\ : std_logic;
SIGNAL \core1|PC_n[6]~15_combout\ : std_logic;
SIGNAL \core1|PC_r~8_combout\ : std_logic;
SIGNAL \core1|imem_addr[6]~14_combout\ : std_logic;
SIGNAL \core1|imem_addr[6]~15_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~14_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~15_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~12_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~10_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~9_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~8_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[0]~1\ : std_logic;
SIGNAL \core1|imm_jump_add[1]~3\ : std_logic;
SIGNAL \core1|imm_jump_add[2]~5\ : std_logic;
SIGNAL \core1|imm_jump_add[3]~7\ : std_logic;
SIGNAL \core1|imm_jump_add[4]~9\ : std_logic;
SIGNAL \core1|imm_jump_add[5]~10_combout\ : std_logic;
SIGNAL \core1|PC_n[5]~12_combout\ : std_logic;
SIGNAL \core1|PC_n[5]~13_combout\ : std_logic;
SIGNAL \core1|PC_r~7_combout\ : std_logic;
SIGNAL \core1|imem_addr[5]~12_combout\ : std_logic;
SIGNAL \core1|imem_addr[5]~13_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~1_combout\ : std_logic;
SIGNAL \core1|alu_1|WideNor11~1_combout\ : std_logic;
SIGNAL \core1|alu_1|WideNor11~2_combout\ : std_logic;
SIGNAL \core1|PC_n[5]~0_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[4]~8_combout\ : std_logic;
SIGNAL \core1|pc_plus1[4]~8_combout\ : std_logic;
SIGNAL \core1|PC_n[4]~10_combout\ : std_logic;
SIGNAL \core1|PC_n[4]~11_combout\ : std_logic;
SIGNAL \core1|PC_r~6_combout\ : std_logic;
SIGNAL \core1|imem_addr[4]~10_combout\ : std_logic;
SIGNAL \core1|imem_addr[4]~11_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~12_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~13_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~11_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[3]~6_combout\ : std_logic;
SIGNAL \core1|PC_n[3]~8_combout\ : std_logic;
SIGNAL \core1|PC_n[3]~9_combout\ : std_logic;
SIGNAL \core1|PC_r~5_combout\ : std_logic;
SIGNAL \core1|imem_addr[3]~8_combout\ : std_logic;
SIGNAL \core1|imem_addr[3]~9_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~16_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~17_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~0_combout\ : std_logic;
SIGNAL \core1|rf|RF~3_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[2]~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~45_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~52_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~150_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~27_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~28_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~29_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~47_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~31_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~7_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~67_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~26_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~combout\ : std_logic;
SIGNAL \core1|imm_jump_add[2]~4_combout\ : std_logic;
SIGNAL \core1|pc_plus1[2]~4_combout\ : std_logic;
SIGNAL \core1|PC_n[2]~6_combout\ : std_logic;
SIGNAL \core1|PC_n[2]~7_combout\ : std_logic;
SIGNAL \core1|PC_r~4_combout\ : std_logic;
SIGNAL \core1|imem_addr[2]~6_combout\ : std_logic;
SIGNAL \core1|imem_addr[2]~7_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~4_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector32~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector32~1_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~4_combout\ : std_logic;
SIGNAL \core1|PC_n[5]~1_combout\ : std_logic;
SIGNAL \core1|pc_plus1[1]~2_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[1]~2_combout\ : std_logic;
SIGNAL \core1|PC_n[1]~4_combout\ : std_logic;
SIGNAL \core1|PC_n[1]~5_combout\ : std_logic;
SIGNAL \core1|PC_r~3_combout\ : std_logic;
SIGNAL \core1|imem_addr[1]~4_combout\ : std_logic;
SIGNAL \core1|imem_addr[1]~5_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~3_combout\ : std_logic;
SIGNAL \core1|decode|WideNor2~0_combout\ : std_logic;
SIGNAL \core1|is_mem_op_2_r~q\ : std_logic;
SIGNAL \core1|to_mem_o.valid~combout\ : std_logic;
SIGNAL \core1|mem_stage_r~2_combout\ : std_logic;
SIGNAL \core1|mem_stage_r~3_combout\ : std_logic;
SIGNAL \core1|stall~4_combout\ : std_logic;
SIGNAL \core1|exception_n~0_combout\ : std_logic;
SIGNAL \core1|exception_o~q\ : std_logic;
SIGNAL \core1|state_machine|state_o[1]~5_combout\ : std_logic;
SIGNAL \core1|stall~2_combout\ : std_logic;
SIGNAL \core1|stall~3_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~26_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~27_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~5_combout\ : std_logic;
SIGNAL \core1|barrier_n~1_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~14_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~15_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~1_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~2_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~3_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~4_combout\ : std_logic;
SIGNAL \core1|net_PC_write_cmd_IDLE~0_combout\ : std_logic;
SIGNAL \core1|PC_r~1_combout\ : std_logic;
SIGNAL \core1|pc_plus1[0]~0_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[0]~0_combout\ : std_logic;
SIGNAL \core1|PC_n[0]~2_combout\ : std_logic;
SIGNAL \core1|PC_n[0]~3_combout\ : std_logic;
SIGNAL \core1|PC_r~2_combout\ : std_logic;
SIGNAL \core1|imem_addr[0]~2_combout\ : std_logic;
SIGNAL \core1|imem_addr[0]~3_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~2_combout\ : std_logic;
SIGNAL \core1|always2~2_combout\ : std_logic;
SIGNAL \core1|always2~0_combout\ : std_logic;
SIGNAL \core1|always2~1_combout\ : std_logic;
SIGNAL \core1|always2~3_combout\ : std_logic;
SIGNAL \core1|always2~4_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~1_combout\ : std_logic;
SIGNAL \core1|decode|WideNor20~0_combout\ : std_logic;
SIGNAL \core1|op_writes_rf_2_r~0_combout\ : std_logic;
SIGNAL \core1|op_writes_rf_2_r~1_combout\ : std_logic;
SIGNAL \core1|op_writes_rf_2_r~q\ : std_logic;
SIGNAL \core1|to_mem_o.yumi~0_combout\ : std_logic;
SIGNAL \core1|decode|WideNor25~0_combout\ : std_logic;
SIGNAL \core1|is_byte_op_2_r~q\ : std_logic;
SIGNAL \core1|is_store_op_2_r~0_combout\ : std_logic;
SIGNAL \core1|is_store_op_2_r~q\ : std_logic;
SIGNAL \core1|barrier_r~0_combout\ : std_logic;
SIGNAL \core1|barrier_n~0_combout\ : std_logic;
SIGNAL \core1|barrier_r[1]~1_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r~0_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r[2]~1_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r[2]~2_combout\ : std_logic;
SIGNAL \core1|barrier_r~2_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r~3_combout\ : std_logic;
SIGNAL \core1|barrier_r~3_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r~4_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[0]~0_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[1]~1_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[2]~2_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[3]~3_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[4]~4_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[5]~5_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[6]~6_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[7]~7_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[8]~8_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[9]~9_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[10]~10_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[11]~11_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[12]~12_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[13]~13_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[14]~14_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[15]~15_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[16]~16_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[17]~17_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[18]~18_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[19]~19_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[20]~20_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[21]~21_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[22]~22_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[23]~23_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[24]~24_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[25]~25_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[26]~26_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[27]~27_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[28]~28_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[29]~29_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[30]~30_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[31]~31_combout\ : std_logic;
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \core1|rs_val_2_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|barrier_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core1|mem_stage_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|state_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \core1|barrier_o\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core1|rd_val_2_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|barrier_mask_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core1|PC_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|instruction_1_r.opcode\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|instruction_2_r.opcode\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0_bypass\ : std_logic_vector(0 TO 44);
SIGNAL \core1|pc_2_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|instruction_2_r.rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|instruction_1_r.rs_imm\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rd_addr_2_r\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|instruction_2_r.rs_imm\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1_bypass\ : std_logic_vector(0 TO 44);
SIGNAL \core1|instruction_1_r.rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|pc_1_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|ALT_INV_to_mem_o.valid~combout\ : std_logic;
SIGNAL \ALT_INV_n_reset~input_o\ : std_logic;

BEGIN

ww_clk <= clk;
ww_n_reset <= n_reset;
ww_net_packet_flat_i <= net_packet_flat_i;
net_packet_flat_o <= ww_net_packet_flat_o;
ww_from_mem_flat_i <= from_mem_flat_i;
to_mem_flat_o <= ww_to_mem_flat_o;
barrier_o <= ww_barrier_o;
exception_o <= ww_exception_o;
debug_flat_o <= ww_debug_flat_o;
data_mem_addr <= ww_data_mem_addr;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\net_packet_flat_i[0]~input_o\ & \net_packet_flat_i[1]~input_o\ & \net_packet_flat_i[2]~input_o\ & \net_packet_flat_i[3]~input_o\ & \net_packet_flat_i[4]~input_o\ & 
\net_packet_flat_i[5]~input_o\ & \net_packet_flat_i[6]~input_o\ & \net_packet_flat_i[7]~input_o\ & \net_packet_flat_i[8]~input_o\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\core1|imem_addr[9]~21_combout\ & \core1|imem_addr[8]~19_combout\ & \core1|imem_addr[7]~17_combout\ & \core1|imem_addr[6]~15_combout\ & \core1|imem_addr[5]~13_combout\ & 
\core1|imem_addr[4]~11_combout\ & \core1|imem_addr[3]~9_combout\ & \core1|imem_addr[2]~7_combout\ & \core1|imem_addr[1]~5_combout\ & \core1|imem_addr[0]~3_combout\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(4);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(5);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(6);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(7);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(8);

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \net_packet_flat_i[9]~input_o\ & \net_packet_flat_i[10]~input_o\ & \net_packet_flat_i[11]~input_o\ & \net_packet_flat_i[12]~input_o\ & 
\net_packet_flat_i[13]~input_o\ & \net_packet_flat_i[14]~input_o\ & \net_packet_flat_i[15]~input_o\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\core1|imem_addr[9]~21_combout\ & \core1|imem_addr[8]~19_combout\ & \core1|imem_addr[7]~17_combout\ & \core1|imem_addr[6]~15_combout\ & \core1|imem_addr[5]~13_combout\ & 
\core1|imem_addr[4]~11_combout\ & \core1|imem_addr[3]~9_combout\ & \core1|imem_addr[2]~7_combout\ & \core1|imem_addr[1]~5_combout\ & \core1|imem_addr[0]~3_combout\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \core1|rf_wd[31]~310_combout\ & \core1|rf_wd[30]~302_combout\ & \core1|rf_wd[29]~292_combout\ & \core1|rf_wd[28]~281_combout\ & \core1|rf_wd[27]~271_combout\ & 
\core1|rf_wd[26]~260_combout\ & \core1|rf_wd[25]~248_combout\ & \core1|rf_wd[24]~236_combout\ & \core1|rf_wd[23]~224_combout\ & \core1|rf_wd[22]~212_combout\ & \core1|rf_wd[21]~200_combout\ & \core1|rf_wd[20]~187_combout\ & \core1|rf_wd[19]~173_combout\
& \core1|rf_wd[18]~161_combout\ & \core1|rf_wd[17]~149_combout\ & \core1|rf_wd[16]~137_combout\ & \core1|rf_wd[15]~124_combout\ & \core1|rf_wd[14]~110_combout\ & \core1|rf_wd[13]~97_combout\ & \core1|rf_wd[12]~85_combout\ & \core1|rf_wd[11]~72_combout\ & 
\core1|rf_wd[10]~60_combout\ & \core1|rf_wd[9]~57_combout\ & \core1|rf_wd[8]~55_combout\ & \core1|rf_wd[7]~53_combout\ & \core1|rf_wd[6]~51_combout\ & \core1|rf_wd[5]~49_combout\ & \core1|rf_wd[4]~47_combout\ & \core1|rf_wd[3]~45_combout\ & 
\core1|rf_wd[2]~43_combout\ & \core1|rf_wd[1]~41_combout\ & \core1|rf_wd[0]~39_combout\);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\core1|w_addr[5]~5_combout\ & \core1|w_addr[4]~4_combout\ & \core1|w_addr[3]~2_combout\ & \core1|w_addr[2]~3_combout\ & \core1|w_addr[1]~0_combout\ & \core1|w_addr[0]~1_combout\);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\core1|instruction_1_r~17_combout\ & \core1|instruction_1_r~15_combout\ & \core1|instruction_1_r~13_combout\ & \core1|instruction_1_r~11_combout\ & \core1|instruction_1_r~9_combout\ & 
\core1|instruction_1_r~7_combout\);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a1\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a2\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a3\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a4\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a5\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a6\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a7\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a8\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a9\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a10\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a11\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a12\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a13\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a14\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a15\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a16\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a17\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a18\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a19\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a20\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a21\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a22\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a23\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a24\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a25\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a26\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a27\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a28\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a29\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a30\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a31\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \core1|rf_wd[31]~310_combout\ & \core1|rf_wd[30]~302_combout\ & \core1|rf_wd[29]~292_combout\ & \core1|rf_wd[28]~281_combout\ & \core1|rf_wd[27]~271_combout\ & 
\core1|rf_wd[26]~260_combout\ & \core1|rf_wd[25]~248_combout\ & \core1|rf_wd[24]~236_combout\ & \core1|rf_wd[23]~224_combout\ & \core1|rf_wd[22]~212_combout\ & \core1|rf_wd[21]~200_combout\ & \core1|rf_wd[20]~187_combout\ & \core1|rf_wd[19]~173_combout\
& \core1|rf_wd[18]~161_combout\ & \core1|rf_wd[17]~149_combout\ & \core1|rf_wd[16]~137_combout\ & \core1|rf_wd[15]~124_combout\ & \core1|rf_wd[14]~110_combout\ & \core1|rf_wd[13]~97_combout\ & \core1|rf_wd[12]~85_combout\ & \core1|rf_wd[11]~72_combout\ & 
\core1|rf_wd[10]~60_combout\ & \core1|rf_wd[9]~57_combout\ & \core1|rf_wd[8]~55_combout\ & \core1|rf_wd[7]~53_combout\ & \core1|rf_wd[6]~51_combout\ & \core1|rf_wd[5]~49_combout\ & \core1|rf_wd[4]~47_combout\ & \core1|rf_wd[3]~45_combout\ & 
\core1|rf_wd[2]~43_combout\ & \core1|rf_wd[1]~41_combout\ & \core1|rf_wd[0]~39_combout\);

\core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\core1|w_addr[5]~5_combout\ & \core1|w_addr[4]~4_combout\ & \core1|w_addr[3]~2_combout\ & \core1|w_addr[2]~3_combout\ & \core1|w_addr[1]~0_combout\ & \core1|w_addr[0]~1_combout\);

\core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \core1|instruction_1_r~27_combout\ & \core1|instruction_1_r~25_combout\ & \core1|instruction_1_r~23_combout\ & \core1|instruction_1_r~21_combout\ & 
\core1|instruction_1_r~19_combout\);

\core1|rf|RF_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a1\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a2\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a3\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a4\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a5\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a6\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a7\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a8\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a9\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a10\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a11\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a12\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a13\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a14\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a15\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a16\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a17\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a18\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a19\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a20\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a21\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a22\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a23\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a24\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a25\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a26\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a27\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a28\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a29\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a30\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a31\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\core1|ALT_INV_to_mem_o.valid~combout\ <= NOT \core1|to_mem_o.valid~combout\;
\ALT_INV_n_reset~input_o\ <= NOT \n_reset~input_o\;

-- Location: IOOBUF_X41_Y0_N16
\net_packet_flat_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[0]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[0]~output_o\);

-- Location: IOOBUF_X45_Y0_N2
\net_packet_flat_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[1]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[1]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\net_packet_flat_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[2]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[2]~output_o\);

-- Location: IOOBUF_X54_Y0_N30
\net_packet_flat_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[3]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[3]~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\net_packet_flat_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[4]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[4]~output_o\);

-- Location: IOOBUF_X27_Y43_N9
\net_packet_flat_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[5]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\net_packet_flat_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[6]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[6]~output_o\);

-- Location: IOOBUF_X0_Y17_N16
\net_packet_flat_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[7]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[7]~output_o\);

-- Location: IOOBUF_X48_Y0_N30
\net_packet_flat_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[8]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[8]~output_o\);

-- Location: IOOBUF_X0_Y33_N2
\net_packet_flat_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[9]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[9]~output_o\);

-- Location: IOOBUF_X63_Y0_N30
\net_packet_flat_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[10]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[10]~output_o\);

-- Location: IOOBUF_X67_Y8_N23
\net_packet_flat_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[11]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[11]~output_o\);

-- Location: IOOBUF_X16_Y43_N2
\net_packet_flat_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[12]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[12]~output_o\);

-- Location: IOOBUF_X0_Y16_N2
\net_packet_flat_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[13]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[13]~output_o\);

-- Location: IOOBUF_X41_Y0_N9
\net_packet_flat_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[14]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[14]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\net_packet_flat_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[15]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[15]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\net_packet_flat_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[16]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[16]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\net_packet_flat_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[17]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[17]~output_o\);

-- Location: IOOBUF_X1_Y0_N30
\net_packet_flat_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[18]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[18]~output_o\);

-- Location: IOOBUF_X0_Y16_N23
\net_packet_flat_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[19]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[19]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\net_packet_flat_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[20]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[20]~output_o\);

-- Location: IOOBUF_X0_Y17_N23
\net_packet_flat_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[21]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[21]~output_o\);

-- Location: IOOBUF_X43_Y0_N23
\net_packet_flat_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[22]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[22]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\net_packet_flat_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[23]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[23]~output_o\);

-- Location: IOOBUF_X0_Y13_N2
\net_packet_flat_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[24]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[24]~output_o\);

-- Location: IOOBUF_X52_Y0_N30
\net_packet_flat_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[25]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[25]~output_o\);

-- Location: IOOBUF_X0_Y28_N2
\net_packet_flat_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[26]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[26]~output_o\);

-- Location: IOOBUF_X0_Y29_N2
\net_packet_flat_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[27]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[27]~output_o\);

-- Location: IOOBUF_X22_Y43_N23
\net_packet_flat_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[28]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[28]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\net_packet_flat_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[29]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[29]~output_o\);

-- Location: IOOBUF_X59_Y0_N2
\net_packet_flat_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[30]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[30]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\net_packet_flat_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[31]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[31]~output_o\);

-- Location: IOOBUF_X34_Y0_N30
\net_packet_flat_o[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[32]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[32]~output_o\);

-- Location: IOOBUF_X50_Y0_N2
\net_packet_flat_o[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[33]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[33]~output_o\);

-- Location: IOOBUF_X0_Y20_N23
\net_packet_flat_o[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[34]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[34]~output_o\);

-- Location: IOOBUF_X20_Y43_N30
\net_packet_flat_o[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[35]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[35]~output_o\);

-- Location: IOOBUF_X25_Y43_N23
\net_packet_flat_o[36]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[36]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[36]~output_o\);

-- Location: IOOBUF_X0_Y17_N2
\net_packet_flat_o[37]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[37]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[37]~output_o\);

-- Location: IOOBUF_X27_Y43_N30
\net_packet_flat_o[38]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[38]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[38]~output_o\);

-- Location: IOOBUF_X29_Y43_N2
\net_packet_flat_o[39]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[39]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[39]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\net_packet_flat_o[40]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[40]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[40]~output_o\);

-- Location: IOOBUF_X3_Y0_N30
\net_packet_flat_o[41]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[41]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[41]~output_o\);

-- Location: IOOBUF_X43_Y43_N16
\net_packet_flat_o[42]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[42]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[42]~output_o\);

-- Location: IOOBUF_X48_Y43_N30
\net_packet_flat_o[43]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[43]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[43]~output_o\);

-- Location: IOOBUF_X0_Y30_N23
\net_packet_flat_o[44]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[44]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[44]~output_o\);

-- Location: IOOBUF_X1_Y43_N9
\net_packet_flat_o[45]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[45]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[45]~output_o\);

-- Location: IOOBUF_X67_Y3_N2
\net_packet_flat_o[46]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[46]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[46]~output_o\);

-- Location: IOOBUF_X48_Y43_N23
\net_packet_flat_o[47]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[47]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[47]~output_o\);

-- Location: IOOBUF_X0_Y38_N9
\net_packet_flat_o[48]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[48]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[48]~output_o\);

-- Location: IOOBUF_X14_Y43_N9
\net_packet_flat_o[49]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[49]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[49]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\net_packet_flat_o[50]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[50]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[50]~output_o\);

-- Location: IOOBUF_X0_Y35_N23
\net_packet_flat_o[51]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[51]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[51]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\net_packet_flat_o[52]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[52]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[52]~output_o\);

-- Location: IOOBUF_X27_Y43_N16
\net_packet_flat_o[53]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[53]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[53]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\net_packet_flat_o[54]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[54]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[54]~output_o\);

-- Location: IOOBUF_X32_Y43_N2
\net_packet_flat_o[55]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[55]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[55]~output_o\);

-- Location: IOOBUF_X38_Y43_N16
\net_packet_flat_o[56]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[56]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[56]~output_o\);

-- Location: IOOBUF_X38_Y43_N30
\net_packet_flat_o[57]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[57]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[57]~output_o\);

-- Location: IOOBUF_X36_Y43_N2
\net_packet_flat_o[58]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[58]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[58]~output_o\);

-- Location: IOOBUF_X41_Y43_N16
\net_packet_flat_o[59]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[59]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[59]~output_o\);

-- Location: IOOBUF_X38_Y43_N23
\net_packet_flat_o[60]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[60]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[60]~output_o\);

-- Location: IOOBUF_X32_Y43_N9
\net_packet_flat_o[61]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[61]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[61]~output_o\);

-- Location: IOOBUF_X36_Y43_N23
\net_packet_flat_o[62]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[62]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[62]~output_o\);

-- Location: IOOBUF_X29_Y43_N9
\net_packet_flat_o[63]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[63]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[63]~output_o\);

-- Location: IOOBUF_X32_Y43_N30
\net_packet_flat_o[64]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[64]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[64]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\to_mem_flat_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|to_mem_o.yumi~0_combout\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[0]~output_o\);

-- Location: IOOBUF_X22_Y0_N23
\to_mem_flat_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|is_byte_op_2_r~q\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[1]~output_o\);

-- Location: IOOBUF_X0_Y2_N23
\to_mem_flat_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|is_store_op_2_r~q\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[2]~output_o\);

-- Location: IOOBUF_X29_Y0_N30
\to_mem_flat_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|ALT_INV_to_mem_o.valid~combout\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[3]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\to_mem_flat_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(0),
	devoe => ww_devoe,
	o => \to_mem_flat_o[4]~output_o\);

-- Location: IOOBUF_X0_Y19_N16
\to_mem_flat_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(1),
	devoe => ww_devoe,
	o => \to_mem_flat_o[5]~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\to_mem_flat_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(2),
	devoe => ww_devoe,
	o => \to_mem_flat_o[6]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\to_mem_flat_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(3),
	devoe => ww_devoe,
	o => \to_mem_flat_o[7]~output_o\);

-- Location: IOOBUF_X0_Y16_N9
\to_mem_flat_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(4),
	devoe => ww_devoe,
	o => \to_mem_flat_o[8]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\to_mem_flat_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(5),
	devoe => ww_devoe,
	o => \to_mem_flat_o[9]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\to_mem_flat_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(6),
	devoe => ww_devoe,
	o => \to_mem_flat_o[10]~output_o\);

-- Location: IOOBUF_X0_Y8_N2
\to_mem_flat_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(7),
	devoe => ww_devoe,
	o => \to_mem_flat_o[11]~output_o\);

-- Location: IOOBUF_X0_Y6_N16
\to_mem_flat_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(8),
	devoe => ww_devoe,
	o => \to_mem_flat_o[12]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\to_mem_flat_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(9),
	devoe => ww_devoe,
	o => \to_mem_flat_o[13]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\to_mem_flat_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(10),
	devoe => ww_devoe,
	o => \to_mem_flat_o[14]~output_o\);

-- Location: IOOBUF_X0_Y14_N2
\to_mem_flat_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(11),
	devoe => ww_devoe,
	o => \to_mem_flat_o[15]~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\to_mem_flat_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(12),
	devoe => ww_devoe,
	o => \to_mem_flat_o[16]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\to_mem_flat_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(13),
	devoe => ww_devoe,
	o => \to_mem_flat_o[17]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\to_mem_flat_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(14),
	devoe => ww_devoe,
	o => \to_mem_flat_o[18]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\to_mem_flat_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(15),
	devoe => ww_devoe,
	o => \to_mem_flat_o[19]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\to_mem_flat_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(16),
	devoe => ww_devoe,
	o => \to_mem_flat_o[20]~output_o\);

-- Location: IOOBUF_X0_Y2_N9
\to_mem_flat_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(17),
	devoe => ww_devoe,
	o => \to_mem_flat_o[21]~output_o\);

-- Location: IOOBUF_X3_Y0_N16
\to_mem_flat_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(18),
	devoe => ww_devoe,
	o => \to_mem_flat_o[22]~output_o\);

-- Location: IOOBUF_X14_Y0_N30
\to_mem_flat_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(19),
	devoe => ww_devoe,
	o => \to_mem_flat_o[23]~output_o\);

-- Location: IOOBUF_X0_Y8_N16
\to_mem_flat_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(20),
	devoe => ww_devoe,
	o => \to_mem_flat_o[24]~output_o\);

-- Location: IOOBUF_X0_Y4_N16
\to_mem_flat_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(21),
	devoe => ww_devoe,
	o => \to_mem_flat_o[25]~output_o\);

-- Location: IOOBUF_X0_Y5_N23
\to_mem_flat_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(22),
	devoe => ww_devoe,
	o => \to_mem_flat_o[26]~output_o\);

-- Location: IOOBUF_X0_Y9_N23
\to_mem_flat_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(23),
	devoe => ww_devoe,
	o => \to_mem_flat_o[27]~output_o\);

-- Location: IOOBUF_X0_Y9_N2
\to_mem_flat_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(24),
	devoe => ww_devoe,
	o => \to_mem_flat_o[28]~output_o\);

-- Location: IOOBUF_X0_Y2_N2
\to_mem_flat_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(25),
	devoe => ww_devoe,
	o => \to_mem_flat_o[29]~output_o\);

-- Location: IOOBUF_X0_Y2_N16
\to_mem_flat_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(26),
	devoe => ww_devoe,
	o => \to_mem_flat_o[30]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\to_mem_flat_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(27),
	devoe => ww_devoe,
	o => \to_mem_flat_o[31]~output_o\);

-- Location: IOOBUF_X0_Y6_N9
\to_mem_flat_o[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(28),
	devoe => ww_devoe,
	o => \to_mem_flat_o[32]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\to_mem_flat_o[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(29),
	devoe => ww_devoe,
	o => \to_mem_flat_o[33]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\to_mem_flat_o[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(30),
	devoe => ww_devoe,
	o => \to_mem_flat_o[34]~output_o\);

-- Location: IOOBUF_X9_Y0_N30
\to_mem_flat_o[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(31),
	devoe => ww_devoe,
	o => \to_mem_flat_o[35]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\barrier_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_o\(0),
	devoe => ww_devoe,
	o => \barrier_o[0]~output_o\);

-- Location: IOOBUF_X41_Y0_N30
\barrier_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_o\(1),
	devoe => ww_devoe,
	o => \barrier_o[1]~output_o\);

-- Location: IOOBUF_X27_Y0_N23
\barrier_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_o\(2),
	devoe => ww_devoe,
	o => \barrier_o[2]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\exception_o~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|exception_o~q\,
	devoe => ww_devoe,
	o => \exception_o~output_o\);

-- Location: IOOBUF_X25_Y0_N16
\debug_flat_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[0]~output_o\);

-- Location: IOOBUF_X50_Y0_N30
\debug_flat_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[1]~output_o\);

-- Location: IOOBUF_X32_Y0_N9
\debug_flat_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_r\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[2]~output_o\);

-- Location: IOOBUF_X34_Y0_N23
\debug_flat_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_mask_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[3]~output_o\);

-- Location: IOOBUF_X34_Y0_N9
\debug_flat_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_mask_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[4]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\debug_flat_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_mask_r\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[5]~output_o\);

-- Location: IOOBUF_X27_Y0_N16
\debug_flat_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|state_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[6]~output_o\);

-- Location: IOOBUF_X27_Y0_N2
\debug_flat_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|state_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[7]~output_o\);

-- Location: IOOBUF_X25_Y0_N23
\debug_flat_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \debug_flat_o[8]~output_o\);

-- Location: IOOBUF_X48_Y0_N2
\debug_flat_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \debug_flat_o[9]~output_o\);

-- Location: IOOBUF_X41_Y0_N2
\debug_flat_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \debug_flat_o[10]~output_o\);

-- Location: IOOBUF_X29_Y43_N23
\debug_flat_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \debug_flat_o[11]~output_o\);

-- Location: IOOBUF_X22_Y43_N16
\debug_flat_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \debug_flat_o[12]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\debug_flat_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \debug_flat_o[13]~output_o\);

-- Location: IOOBUF_X27_Y43_N2
\debug_flat_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \debug_flat_o[14]~output_o\);

-- Location: IOOBUF_X34_Y0_N16
\debug_flat_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \debug_flat_o[15]~output_o\);

-- Location: IOOBUF_X50_Y0_N23
\debug_flat_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \debug_flat_o[16]~output_o\);

-- Location: IOOBUF_X38_Y0_N23
\debug_flat_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \debug_flat_o[17]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\debug_flat_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \debug_flat_o[18]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\debug_flat_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \debug_flat_o[19]~output_o\);

-- Location: IOOBUF_X48_Y0_N9
\debug_flat_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \debug_flat_o[20]~output_o\);

-- Location: IOOBUF_X38_Y0_N30
\debug_flat_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[21]~output_o\);

-- Location: IOOBUF_X22_Y0_N9
\debug_flat_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[22]~output_o\);

-- Location: IOOBUF_X50_Y0_N16
\debug_flat_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[23]~output_o\);

-- Location: IOOBUF_X0_Y3_N2
\debug_flat_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[24]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\debug_flat_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[25]~output_o\);

-- Location: IOOBUF_X20_Y43_N9
\debug_flat_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[26]~output_o\);

-- Location: IOOBUF_X43_Y0_N16
\debug_flat_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(3),
	devoe => ww_devoe,
	o => \debug_flat_o[27]~output_o\);

-- Location: IOOBUF_X38_Y0_N16
\debug_flat_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(4),
	devoe => ww_devoe,
	o => \debug_flat_o[28]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\debug_flat_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(5),
	devoe => ww_devoe,
	o => \debug_flat_o[29]~output_o\);

-- Location: IOOBUF_X43_Y0_N9
\debug_flat_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(6),
	devoe => ww_devoe,
	o => \debug_flat_o[30]~output_o\);

-- Location: IOOBUF_X45_Y0_N9
\debug_flat_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(7),
	devoe => ww_devoe,
	o => \debug_flat_o[31]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\debug_flat_o[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(8),
	devoe => ww_devoe,
	o => \debug_flat_o[32]~output_o\);

-- Location: IOOBUF_X43_Y43_N30
\debug_flat_o[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(9),
	devoe => ww_devoe,
	o => \debug_flat_o[33]~output_o\);

-- Location: IOOBUF_X11_Y43_N2
\data_mem_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[0]~0_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[0]~output_o\);

-- Location: IOOBUF_X0_Y11_N9
\data_mem_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[1]~1_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[1]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\data_mem_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[2]~2_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[2]~output_o\);

-- Location: IOOBUF_X0_Y7_N2
\data_mem_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[3]~3_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[3]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\data_mem_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[4]~4_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[4]~output_o\);

-- Location: IOOBUF_X14_Y0_N16
\data_mem_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[5]~5_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[5]~output_o\);

-- Location: IOOBUF_X0_Y15_N9
\data_mem_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[6]~6_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[6]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\data_mem_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[7]~7_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[7]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\data_mem_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[8]~8_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[8]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\data_mem_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[9]~9_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[9]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\data_mem_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[10]~10_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[10]~output_o\);

-- Location: IOOBUF_X0_Y14_N9
\data_mem_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[11]~11_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[11]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\data_mem_addr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[12]~12_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[12]~output_o\);

-- Location: IOOBUF_X0_Y14_N16
\data_mem_addr[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[13]~13_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[13]~output_o\);

-- Location: IOOBUF_X0_Y36_N23
\data_mem_addr[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[14]~14_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[14]~output_o\);

-- Location: IOOBUF_X0_Y5_N9
\data_mem_addr[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[15]~15_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[15]~output_o\);

-- Location: IOOBUF_X0_Y7_N16
\data_mem_addr[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[16]~16_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[16]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\data_mem_addr[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[17]~17_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[17]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\data_mem_addr[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[18]~18_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[18]~output_o\);

-- Location: IOOBUF_X14_Y0_N23
\data_mem_addr[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[19]~19_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[19]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\data_mem_addr[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[20]~20_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[20]~output_o\);

-- Location: IOOBUF_X7_Y0_N30
\data_mem_addr[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[21]~21_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[21]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\data_mem_addr[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[22]~22_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[22]~output_o\);

-- Location: IOOBUF_X0_Y7_N23
\data_mem_addr[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[23]~23_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[23]~output_o\);

-- Location: IOOBUF_X11_Y0_N30
\data_mem_addr[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[24]~24_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[24]~output_o\);

-- Location: IOOBUF_X5_Y0_N30
\data_mem_addr[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[25]~25_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[25]~output_o\);

-- Location: IOOBUF_X0_Y13_N23
\data_mem_addr[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[26]~26_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[26]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\data_mem_addr[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[27]~27_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[27]~output_o\);

-- Location: IOOBUF_X0_Y10_N9
\data_mem_addr[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[28]~28_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[28]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\data_mem_addr[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[29]~29_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[29]~output_o\);

-- Location: IOOBUF_X0_Y12_N9
\data_mem_addr[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[30]~30_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[30]~output_o\);

-- Location: IOOBUF_X0_Y5_N2
\data_mem_addr[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[31]~31_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[31]~output_o\);

-- Location: IOIBUF_X41_Y0_N22
\net_packet_flat_i[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(0),
	o => \net_packet_flat_i[0]~input_o\);

-- Location: IOIBUF_X45_Y0_N22
\net_packet_flat_i[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(1),
	o => \net_packet_flat_i[1]~input_o\);

-- Location: IOIBUF_X52_Y0_N22
\net_packet_flat_i[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(2),
	o => \net_packet_flat_i[2]~input_o\);

-- Location: IOIBUF_X56_Y0_N15
\net_packet_flat_i[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(3),
	o => \net_packet_flat_i[3]~input_o\);

-- Location: IOIBUF_X0_Y27_N8
\net_packet_flat_i[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(4),
	o => \net_packet_flat_i[4]~input_o\);

-- Location: IOIBUF_X25_Y43_N1
\net_packet_flat_i[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(5),
	o => \net_packet_flat_i[5]~input_o\);

-- Location: IOIBUF_X54_Y0_N22
\net_packet_flat_i[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(6),
	o => \net_packet_flat_i[6]~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\net_packet_flat_i[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(7),
	o => \net_packet_flat_i[7]~input_o\);

-- Location: IOIBUF_X45_Y0_N29
\net_packet_flat_i[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(8),
	o => \net_packet_flat_i[8]~input_o\);

-- Location: IOIBUF_X0_Y32_N1
\net_packet_flat_i[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(9),
	o => \net_packet_flat_i[9]~input_o\);

-- Location: IOIBUF_X63_Y0_N22
\net_packet_flat_i[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(10),
	o => \net_packet_flat_i[10]~input_o\);

-- Location: IOIBUF_X67_Y8_N1
\net_packet_flat_i[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(11),
	o => \net_packet_flat_i[11]~input_o\);

-- Location: IOIBUF_X20_Y43_N22
\net_packet_flat_i[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(12),
	o => \net_packet_flat_i[12]~input_o\);

-- Location: IOIBUF_X0_Y16_N15
\net_packet_flat_i[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(13),
	o => \net_packet_flat_i[13]~input_o\);

-- Location: IOIBUF_X43_Y0_N29
\net_packet_flat_i[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(14),
	o => \net_packet_flat_i[14]~input_o\);

-- Location: IOIBUF_X0_Y19_N8
\net_packet_flat_i[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(15),
	o => \net_packet_flat_i[15]~input_o\);

-- Location: IOIBUF_X3_Y0_N8
\net_packet_flat_i[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(16),
	o => \net_packet_flat_i[16]~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\net_packet_flat_i[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(17),
	o => \net_packet_flat_i[17]~input_o\);

-- Location: IOIBUF_X1_Y0_N8
\net_packet_flat_i[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(18),
	o => \net_packet_flat_i[18]~input_o\);

-- Location: IOIBUF_X0_Y28_N22
\net_packet_flat_i[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(19),
	o => \net_packet_flat_i[19]~input_o\);

-- Location: IOIBUF_X3_Y0_N22
\net_packet_flat_i[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(20),
	o => \net_packet_flat_i[20]~input_o\);

-- Location: IOIBUF_X0_Y15_N1
\net_packet_flat_i[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(21),
	o => \net_packet_flat_i[21]~input_o\);

-- Location: IOIBUF_X43_Y0_N1
\net_packet_flat_i[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(22),
	o => \net_packet_flat_i[22]~input_o\);

-- Location: IOIBUF_X63_Y0_N15
\net_packet_flat_i[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(23),
	o => \net_packet_flat_i[23]~input_o\);

-- Location: IOIBUF_X0_Y13_N15
\net_packet_flat_i[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(24),
	o => \net_packet_flat_i[24]~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\net_packet_flat_i[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(25),
	o => \net_packet_flat_i[25]~input_o\);

-- Location: IOIBUF_X0_Y29_N8
\net_packet_flat_i[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(26),
	o => \net_packet_flat_i[26]~input_o\);

-- Location: IOIBUF_X0_Y29_N15
\net_packet_flat_i[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(27),
	o => \net_packet_flat_i[27]~input_o\);

-- Location: IOIBUF_X22_Y43_N1
\net_packet_flat_i[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(28),
	o => \net_packet_flat_i[28]~input_o\);

-- Location: IOIBUF_X59_Y0_N15
\net_packet_flat_i[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(29),
	o => \net_packet_flat_i[29]~input_o\);

-- Location: IOIBUF_X59_Y0_N22
\net_packet_flat_i[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(30),
	o => \net_packet_flat_i[30]~input_o\);

-- Location: IOIBUF_X0_Y12_N22
\net_packet_flat_i[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(31),
	o => \net_packet_flat_i[31]~input_o\);

-- Location: IOIBUF_X38_Y0_N1
\net_packet_flat_i[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(32),
	o => \net_packet_flat_i[32]~input_o\);

-- Location: IOIBUF_X48_Y0_N15
\net_packet_flat_i[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(33),
	o => \net_packet_flat_i[33]~input_o\);

-- Location: IOIBUF_X0_Y20_N1
\net_packet_flat_i[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(34),
	o => \net_packet_flat_i[34]~input_o\);

-- Location: IOIBUF_X22_Y43_N29
\net_packet_flat_i[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(35),
	o => \net_packet_flat_i[35]~input_o\);

-- Location: IOIBUF_X25_Y43_N29
\net_packet_flat_i[36]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(36),
	o => \net_packet_flat_i[36]~input_o\);

-- Location: IOIBUF_X0_Y20_N15
\net_packet_flat_i[37]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(37),
	o => \net_packet_flat_i[37]~input_o\);

-- Location: IOIBUF_X25_Y43_N8
\net_packet_flat_i[38]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(38),
	o => \net_packet_flat_i[38]~input_o\);

-- Location: IOIBUF_X25_Y43_N15
\net_packet_flat_i[39]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(39),
	o => \net_packet_flat_i[39]~input_o\);

-- Location: IOIBUF_X0_Y27_N1
\net_packet_flat_i[40]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(40),
	o => \net_packet_flat_i[40]~input_o\);

-- Location: IOIBUF_X1_Y0_N22
\net_packet_flat_i[41]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(41),
	o => \net_packet_flat_i[41]~input_o\);

-- Location: IOIBUF_X45_Y43_N8
\net_packet_flat_i[42]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(42),
	o => \net_packet_flat_i[42]~input_o\);

-- Location: IOIBUF_X48_Y43_N8
\net_packet_flat_i[43]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(43),
	o => \net_packet_flat_i[43]~input_o\);

-- Location: IOIBUF_X0_Y30_N15
\net_packet_flat_i[44]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(44),
	o => \net_packet_flat_i[44]~input_o\);

-- Location: IOIBUF_X1_Y43_N15
\net_packet_flat_i[45]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(45),
	o => \net_packet_flat_i[45]~input_o\);

-- Location: IOIBUF_X67_Y3_N8
\net_packet_flat_i[46]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(46),
	o => \net_packet_flat_i[46]~input_o\);

-- Location: IOIBUF_X48_Y43_N1
\net_packet_flat_i[47]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(47),
	o => \net_packet_flat_i[47]~input_o\);

-- Location: IOIBUF_X0_Y38_N15
\net_packet_flat_i[48]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(48),
	o => \net_packet_flat_i[48]~input_o\);

-- Location: IOIBUF_X14_Y43_N29
\net_packet_flat_i[49]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(49),
	o => \net_packet_flat_i[49]~input_o\);

-- Location: IOIBUF_X65_Y0_N29
\net_packet_flat_i[50]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(50),
	o => \net_packet_flat_i[50]~input_o\);

-- Location: IOIBUF_X0_Y35_N1
\net_packet_flat_i[51]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(51),
	o => \net_packet_flat_i[51]~input_o\);

-- Location: IOIBUF_X50_Y0_N8
\net_packet_flat_i[52]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(52),
	o => \net_packet_flat_i[52]~input_o\);

-- Location: IOIBUF_X27_Y43_N22
\net_packet_flat_i[53]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(53),
	o => \net_packet_flat_i[53]~input_o\);

-- Location: IOIBUF_X56_Y0_N8
\net_packet_flat_i[54]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(54),
	o => \net_packet_flat_i[54]~input_o\);

-- Location: IOIBUF_X36_Y43_N15
\net_packet_flat_i[55]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(55),
	o => \net_packet_flat_i[55]~input_o\);

-- Location: IOIBUF_X41_Y43_N8
\net_packet_flat_i[56]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(56),
	o => \net_packet_flat_i[56]~input_o\);

-- Location: IOIBUF_X38_Y43_N1
\net_packet_flat_i[57]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(57),
	o => \net_packet_flat_i[57]~input_o\);

-- Location: IOIBUF_X36_Y43_N8
\net_packet_flat_i[58]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(58),
	o => \net_packet_flat_i[58]~input_o\);

-- Location: IOIBUF_X41_Y43_N1
\net_packet_flat_i[59]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(59),
	o => \net_packet_flat_i[59]~input_o\);

-- Location: IOIBUF_X38_Y43_N8
\net_packet_flat_i[60]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(60),
	o => \net_packet_flat_i[60]~input_o\);

-- Location: IOIBUF_X34_Y43_N1
\net_packet_flat_i[61]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(61),
	o => \net_packet_flat_i[61]~input_o\);

-- Location: IOIBUF_X34_Y43_N8
\net_packet_flat_i[62]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(62),
	o => \net_packet_flat_i[62]~input_o\);

-- Location: IOIBUF_X32_Y43_N15
\net_packet_flat_i[63]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(63),
	o => \net_packet_flat_i[63]~input_o\);

-- Location: IOIBUF_X32_Y43_N22
\net_packet_flat_i[64]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(64),
	o => \net_packet_flat_i[64]~input_o\);

-- Location: LCCOMB_X36_Y42_N16
\core1|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal6~1_combout\ = (!\net_packet_flat_i[61]~input_o\ & (!\net_packet_flat_i[60]~input_o\ & (!\net_packet_flat_i[62]~input_o\ & !\net_packet_flat_i[59]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[61]~input_o\,
	datab => \net_packet_flat_i[60]~input_o\,
	datac => \net_packet_flat_i[62]~input_o\,
	datad => \net_packet_flat_i[59]~input_o\,
	combout => \core1|Equal6~1_combout\);

-- Location: LCCOMB_X37_Y42_N16
\core1|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal6~0_combout\ = (!\net_packet_flat_i[58]~input_o\ & (\net_packet_flat_i[55]~input_o\ & (!\net_packet_flat_i[57]~input_o\ & !\net_packet_flat_i[56]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[58]~input_o\,
	datab => \net_packet_flat_i[55]~input_o\,
	datac => \net_packet_flat_i[57]~input_o\,
	datad => \net_packet_flat_i[56]~input_o\,
	combout => \core1|Equal6~0_combout\);

-- Location: LCCOMB_X32_Y42_N12
\core1|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal6~2_combout\ = (\core1|Equal6~1_combout\ & (!\net_packet_flat_i[63]~input_o\ & (!\net_packet_flat_i[64]~input_o\ & \core1|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Equal6~1_combout\,
	datab => \net_packet_flat_i[63]~input_o\,
	datac => \net_packet_flat_i[64]~input_o\,
	datad => \core1|Equal6~0_combout\,
	combout => \core1|Equal6~2_combout\);

-- Location: LCCOMB_X27_Y4_N12
\core1|net_reg_write_cmd\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|net_reg_write_cmd~combout\ = (\core1|Equal6~2_combout\ & (\net_packet_flat_i[53]~input_o\ & (!\net_packet_flat_i[54]~input_o\ & !\net_packet_flat_i[52]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Equal6~2_combout\,
	datab => \net_packet_flat_i[53]~input_o\,
	datac => \net_packet_flat_i[54]~input_o\,
	datad => \net_packet_flat_i[52]~input_o\,
	combout => \core1|net_reg_write_cmd~combout\);

-- Location: IOIBUF_X32_Y0_N1
\from_mem_flat_i[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(1),
	o => \from_mem_flat_i[1]~input_o\);

-- Location: LCCOMB_X27_Y4_N26
\core1|imem_wen\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_wen~combout\ = (\core1|Equal6~2_combout\ & (!\net_packet_flat_i[53]~input_o\ & (!\net_packet_flat_i[54]~input_o\ & \net_packet_flat_i[52]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Equal6~2_combout\,
	datab => \net_packet_flat_i[53]~input_o\,
	datac => \net_packet_flat_i[54]~input_o\,
	datad => \net_packet_flat_i[52]~input_o\,
	combout => \core1|imem_wen~combout\);

-- Location: IOIBUF_X0_Y21_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X22_Y0_N15
\n_reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_n_reset,
	o => \n_reset~input_o\);

-- Location: LCCOMB_X27_Y4_N14
\core1|net_PC_write_cmd\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|net_PC_write_cmd~combout\ = (\core1|Equal6~2_combout\ & (\net_packet_flat_i[53]~input_o\ & (!\net_packet_flat_i[54]~input_o\ & \net_packet_flat_i[52]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Equal6~2_combout\,
	datab => \net_packet_flat_i[53]~input_o\,
	datac => \net_packet_flat_i[54]~input_o\,
	datad => \net_packet_flat_i[52]~input_o\,
	combout => \core1|net_PC_write_cmd~combout\);

-- Location: IOIBUF_X67_Y22_N8
\from_mem_flat_i[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(0),
	o => \from_mem_flat_i[0]~input_o\);

-- Location: LCCOMB_X28_Y4_N22
\core1|mem_stage_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~0_combout\ = (!\core1|to_mem_o.yumi~0_combout\ & ((\from_mem_flat_i[0]~input_o\) # ((\core1|mem_stage_r\(1) & \core1|to_mem_o.valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|to_mem_o.yumi~0_combout\,
	datab => \core1|mem_stage_r\(1),
	datac => \from_mem_flat_i[0]~input_o\,
	datad => \core1|to_mem_o.valid~combout\,
	combout => \core1|mem_stage_r~0_combout\);

-- Location: LCCOMB_X28_Y4_N8
\core1|mem_stage_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~1_combout\ = (\n_reset~input_o\ & \core1|mem_stage_r~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|mem_stage_r~0_combout\,
	combout => \core1|mem_stage_r~1_combout\);

-- Location: FF_X28_Y4_N9
\core1|mem_stage_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|mem_stage_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|mem_stage_r\(1));

-- Location: LCCOMB_X23_Y7_N20
\core1|imem_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~0_combout\ = (!\core1|imem_wen~combout\ & ((\core1|net_PC_write_cmd_IDLE~0_combout\) # (!\core1|stall~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datac => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|imem_addr[0]~0_combout\);

-- Location: LCCOMB_X23_Y7_N10
\core1|imem_addr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~1_combout\ = (!\core1|imem_wen~combout\ & (!\core1|net_PC_write_cmd_IDLE~0_combout\ & \core1|stall~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datac => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|imem_addr[0]~1_combout\);

-- Location: LCCOMB_X23_Y5_N24
\core1|PC_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~0_combout\ = (\n_reset~input_o\ & ((\core1|net_PC_write_cmd_IDLE~0_combout\) # (!\core1|stall~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|stall~3_combout\,
	combout => \core1|PC_r~0_combout\);

-- Location: LCCOMB_X21_Y7_N6
\core1|pc_plus1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[0]~0_combout\ = \core1|PC_r\(0) $ (VCC)
-- \core1|pc_plus1[0]~1\ = CARRY(\core1|PC_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(0),
	datad => VCC,
	combout => \core1|pc_plus1[0]~0_combout\,
	cout => \core1|pc_plus1[0]~1\);

-- Location: LCCOMB_X21_Y7_N8
\core1|pc_plus1[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[1]~2_combout\ = (\core1|PC_r\(1) & (!\core1|pc_plus1[0]~1\)) # (!\core1|PC_r\(1) & ((\core1|pc_plus1[0]~1\) # (GND)))
-- \core1|pc_plus1[1]~3\ = CARRY((!\core1|pc_plus1[0]~1\) # (!\core1|PC_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(1),
	datad => VCC,
	cin => \core1|pc_plus1[0]~1\,
	combout => \core1|pc_plus1[1]~2_combout\,
	cout => \core1|pc_plus1[1]~3\);

-- Location: LCCOMB_X21_Y7_N10
\core1|pc_plus1[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[2]~4_combout\ = (\core1|PC_r\(2) & (\core1|pc_plus1[1]~3\ $ (GND))) # (!\core1|PC_r\(2) & (!\core1|pc_plus1[1]~3\ & VCC))
-- \core1|pc_plus1[2]~5\ = CARRY((\core1|PC_r\(2) & !\core1|pc_plus1[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(2),
	datad => VCC,
	cin => \core1|pc_plus1[1]~3\,
	combout => \core1|pc_plus1[2]~4_combout\,
	cout => \core1|pc_plus1[2]~5\);

-- Location: LCCOMB_X21_Y7_N12
\core1|pc_plus1[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[3]~6_combout\ = (\core1|PC_r\(3) & (!\core1|pc_plus1[2]~5\)) # (!\core1|PC_r\(3) & ((\core1|pc_plus1[2]~5\) # (GND)))
-- \core1|pc_plus1[3]~7\ = CARRY((!\core1|pc_plus1[2]~5\) # (!\core1|PC_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(3),
	datad => VCC,
	cin => \core1|pc_plus1[2]~5\,
	combout => \core1|pc_plus1[3]~6_combout\,
	cout => \core1|pc_plus1[3]~7\);

-- Location: LCCOMB_X25_Y4_N22
\core1|pc_1_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~4_combout\ = (\n_reset~input_o\ & \core1|PC_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|PC_r\(3),
	combout => \core1|pc_1_r~4_combout\);

-- Location: LCCOMB_X23_Y3_N0
\core1|pc_1_r[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r[6]~1_combout\ = ((!\core1|stall~3_combout\ & !\core1|always2~4_combout\)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|stall~3_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|always2~4_combout\,
	combout => \core1|pc_1_r[6]~1_combout\);

-- Location: FF_X25_Y4_N23
\core1|pc_1_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~4_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(3));

-- Location: LCCOMB_X25_Y4_N26
\core1|pc_2_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~4_combout\ = (\core1|pc_1_r\(3) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_1_r\(3),
	datac => \n_reset~input_o\,
	combout => \core1|pc_2_r~4_combout\);

-- Location: LCCOMB_X25_Y4_N28
\core1|pc_2_r[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r[6]~1_combout\ = ((!\core1|stall~3_combout\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\)))) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~3_combout\,
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|alu_1|Selector32~0_combout\,
	combout => \core1|pc_2_r[6]~1_combout\);

-- Location: FF_X25_Y4_N27
\core1|pc_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~4_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(3));

-- Location: LCCOMB_X21_Y7_N14
\core1|pc_plus1[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[4]~8_combout\ = (\core1|PC_r\(4) & (\core1|pc_plus1[3]~7\ $ (GND))) # (!\core1|PC_r\(4) & (!\core1|pc_plus1[3]~7\ & VCC))
-- \core1|pc_plus1[4]~9\ = CARRY((\core1|PC_r\(4) & !\core1|pc_plus1[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(4),
	datad => VCC,
	cin => \core1|pc_plus1[3]~7\,
	combout => \core1|pc_plus1[4]~8_combout\,
	cout => \core1|pc_plus1[4]~9\);

-- Location: LCCOMB_X21_Y7_N16
\core1|pc_plus1[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[5]~10_combout\ = (\core1|PC_r\(5) & (!\core1|pc_plus1[4]~9\)) # (!\core1|PC_r\(5) & ((\core1|pc_plus1[4]~9\) # (GND)))
-- \core1|pc_plus1[5]~11\ = CARRY((!\core1|pc_plus1[4]~9\) # (!\core1|PC_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(5),
	datad => VCC,
	cin => \core1|pc_plus1[4]~9\,
	combout => \core1|pc_plus1[5]~10_combout\,
	cout => \core1|pc_plus1[5]~11\);

-- Location: FF_X25_Y6_N11
\core1|instruction_1_r.rs_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(5));

-- Location: LCCOMB_X26_Y5_N28
\core1|instruction_2_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~13_combout\ = (\core1|instruction_1_r.rs_imm\(5) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~1_combout\) # (!\core1|alu_1|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(5),
	datab => \n_reset~input_o\,
	datac => \core1|alu_1|Selector32~0_combout\,
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|instruction_2_r~13_combout\);

-- Location: LCCOMB_X27_Y6_N4
\core1|instruction_2_r.rd[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r.rd[2]~1_combout\ = (!\core1|stall~3_combout\) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_2_r.rd[2]~1_combout\);

-- Location: FF_X26_Y5_N29
\core1|instruction_2_r.rs_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~13_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(5));

-- Location: LCCOMB_X23_Y3_N18
\core1|pc_1_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~6_combout\ = (\n_reset~input_o\ & \core1|PC_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|PC_r\(5),
	combout => \core1|pc_1_r~6_combout\);

-- Location: FF_X23_Y3_N19
\core1|pc_1_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~6_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(5));

-- Location: LCCOMB_X23_Y3_N20
\core1|pc_2_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~6_combout\ = (\n_reset~input_o\ & \core1|pc_1_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|pc_1_r\(5),
	combout => \core1|pc_2_r~6_combout\);

-- Location: FF_X23_Y3_N21
\core1|pc_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~6_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(5));

-- Location: LCCOMB_X25_Y4_N20
\core1|pc_1_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~5_combout\ = (\n_reset~input_o\ & \core1|PC_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(4),
	combout => \core1|pc_1_r~5_combout\);

-- Location: FF_X25_Y4_N21
\core1|pc_1_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~5_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(4));

-- Location: LCCOMB_X25_Y4_N12
\core1|pc_2_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~5_combout\ = (\n_reset~input_o\ & \core1|pc_1_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|pc_1_r\(4),
	combout => \core1|pc_2_r~5_combout\);

-- Location: FF_X25_Y4_N13
\core1|pc_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~5_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(4));

-- Location: LCCOMB_X23_Y3_N28
\core1|pc_1_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~7_combout\ = (\core1|PC_r\(6) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(6),
	datac => \n_reset~input_o\,
	combout => \core1|pc_1_r~7_combout\);

-- Location: FF_X23_Y3_N29
\core1|pc_1_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~7_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(6));

-- Location: LCCOMB_X23_Y3_N22
\core1|pc_2_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~7_combout\ = (\n_reset~input_o\ & \core1|pc_1_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|pc_1_r\(6),
	combout => \core1|pc_2_r~7_combout\);

-- Location: FF_X23_Y3_N23
\core1|pc_2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~7_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(6));

-- Location: LCCOMB_X23_Y4_N12
\core1|imm_jump_add[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[5]~10_combout\ = (\core1|instruction_2_r.rs_imm\(5) & ((\core1|pc_2_r\(5) & (\core1|imm_jump_add[4]~9\ & VCC)) # (!\core1|pc_2_r\(5) & (!\core1|imm_jump_add[4]~9\)))) # (!\core1|instruction_2_r.rs_imm\(5) & ((\core1|pc_2_r\(5) & 
-- (!\core1|imm_jump_add[4]~9\)) # (!\core1|pc_2_r\(5) & ((\core1|imm_jump_add[4]~9\) # (GND)))))
-- \core1|imm_jump_add[5]~11\ = CARRY((\core1|instruction_2_r.rs_imm\(5) & (!\core1|pc_2_r\(5) & !\core1|imm_jump_add[4]~9\)) # (!\core1|instruction_2_r.rs_imm\(5) & ((!\core1|imm_jump_add[4]~9\) # (!\core1|pc_2_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(5),
	datab => \core1|pc_2_r\(5),
	datad => VCC,
	cin => \core1|imm_jump_add[4]~9\,
	combout => \core1|imm_jump_add[5]~10_combout\,
	cout => \core1|imm_jump_add[5]~11\);

-- Location: LCCOMB_X23_Y4_N14
\core1|imm_jump_add[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[6]~12_combout\ = ((\core1|instruction_2_r.rs_imm\(5) $ (\core1|pc_2_r\(6) $ (!\core1|imm_jump_add[5]~11\)))) # (GND)
-- \core1|imm_jump_add[6]~13\ = CARRY((\core1|instruction_2_r.rs_imm\(5) & ((\core1|pc_2_r\(6)) # (!\core1|imm_jump_add[5]~11\))) # (!\core1|instruction_2_r.rs_imm\(5) & (\core1|pc_2_r\(6) & !\core1|imm_jump_add[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(5),
	datab => \core1|pc_2_r\(6),
	datad => VCC,
	cin => \core1|imm_jump_add[5]~11\,
	combout => \core1|imm_jump_add[6]~12_combout\,
	cout => \core1|imm_jump_add[6]~13\);

-- Location: LCCOMB_X21_Y7_N18
\core1|pc_plus1[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[6]~12_combout\ = (\core1|PC_r\(6) & (\core1|pc_plus1[5]~11\ $ (GND))) # (!\core1|PC_r\(6) & (!\core1|pc_plus1[5]~11\ & VCC))
-- \core1|pc_plus1[6]~13\ = CARRY((\core1|PC_r\(6) & !\core1|pc_plus1[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(6),
	datad => VCC,
	cin => \core1|pc_plus1[5]~11\,
	combout => \core1|pc_plus1[6]~12_combout\,
	cout => \core1|pc_plus1[6]~13\);

-- Location: LCCOMB_X23_Y7_N4
\core1|PC_n[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[6]~14_combout\ = (\core1|PC_n[5]~1_combout\ & (((\core1|pc_plus1[6]~12_combout\) # (\core1|PC_n[5]~0_combout\)))) # (!\core1|PC_n[5]~1_combout\ & (\core1|imm_jump_add[6]~12_combout\ & ((!\core1|PC_n[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~1_combout\,
	datab => \core1|imm_jump_add[6]~12_combout\,
	datac => \core1|pc_plus1[6]~12_combout\,
	datad => \core1|PC_n[5]~0_combout\,
	combout => \core1|PC_n[6]~14_combout\);

-- Location: LCCOMB_X25_Y5_N2
\core1|instruction_2_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~2_combout\ = (\n_reset~input_o\ & (\core1|instruction_1_r.opcode\(4) & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector32~1_combout\,
	datab => \n_reset~input_o\,
	datac => \core1|alu_1|Selector32~0_combout\,
	datad => \core1|instruction_1_r.opcode\(4),
	combout => \core1|instruction_2_r~2_combout\);

-- Location: FF_X25_Y5_N3
\core1|instruction_2_r.opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~2_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(4));

-- Location: LCCOMB_X26_Y5_N22
\core1|alu_1|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~3_combout\ = (\core1|instruction_2_r.opcode\(3)) # ((\core1|instruction_2_r.opcode\(2)) # (\core1|instruction_2_r.opcode\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|Selector23~3_combout\);

-- Location: LCCOMB_X21_Y7_N20
\core1|pc_plus1[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[7]~14_combout\ = (\core1|PC_r\(7) & (!\core1|pc_plus1[6]~13\)) # (!\core1|PC_r\(7) & ((\core1|pc_plus1[6]~13\) # (GND)))
-- \core1|pc_plus1[7]~15\ = CARRY((!\core1|pc_plus1[6]~13\) # (!\core1|PC_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(7),
	datad => VCC,
	cin => \core1|pc_plus1[6]~13\,
	combout => \core1|pc_plus1[7]~14_combout\,
	cout => \core1|pc_plus1[7]~15\);

-- Location: LCCOMB_X23_Y3_N10
\core1|pc_1_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~8_combout\ = (\core1|PC_r\(7) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(7),
	datac => \n_reset~input_o\,
	combout => \core1|pc_1_r~8_combout\);

-- Location: FF_X23_Y3_N11
\core1|pc_1_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~8_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(7));

-- Location: LCCOMB_X23_Y3_N8
\core1|pc_2_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~8_combout\ = (\n_reset~input_o\ & \core1|pc_1_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|pc_1_r\(7),
	combout => \core1|pc_2_r~8_combout\);

-- Location: FF_X23_Y3_N9
\core1|pc_2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~8_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(7));

-- Location: LCCOMB_X23_Y4_N16
\core1|imm_jump_add[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[7]~14_combout\ = (\core1|instruction_2_r.rs_imm\(5) & ((\core1|pc_2_r\(7) & (\core1|imm_jump_add[6]~13\ & VCC)) # (!\core1|pc_2_r\(7) & (!\core1|imm_jump_add[6]~13\)))) # (!\core1|instruction_2_r.rs_imm\(5) & ((\core1|pc_2_r\(7) & 
-- (!\core1|imm_jump_add[6]~13\)) # (!\core1|pc_2_r\(7) & ((\core1|imm_jump_add[6]~13\) # (GND)))))
-- \core1|imm_jump_add[7]~15\ = CARRY((\core1|instruction_2_r.rs_imm\(5) & (!\core1|pc_2_r\(7) & !\core1|imm_jump_add[6]~13\)) # (!\core1|instruction_2_r.rs_imm\(5) & ((!\core1|imm_jump_add[6]~13\) # (!\core1|pc_2_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(5),
	datab => \core1|pc_2_r\(7),
	datad => VCC,
	cin => \core1|imm_jump_add[6]~13\,
	combout => \core1|imm_jump_add[7]~14_combout\,
	cout => \core1|imm_jump_add[7]~15\);

-- Location: LCCOMB_X23_Y5_N8
\core1|PC_n[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[7]~16_combout\ = (\core1|PC_n[5]~0_combout\ & ((\net_packet_flat_i[39]~input_o\) # ((\core1|PC_n[5]~1_combout\)))) # (!\core1|PC_n[5]~0_combout\ & (((\core1|imm_jump_add[7]~14_combout\ & !\core1|PC_n[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[39]~input_o\,
	datab => \core1|imm_jump_add[7]~14_combout\,
	datac => \core1|PC_n[5]~0_combout\,
	datad => \core1|PC_n[5]~1_combout\,
	combout => \core1|PC_n[7]~16_combout\);

-- Location: IOIBUF_X52_Y0_N15
\from_mem_flat_i[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(9),
	o => \from_mem_flat_i[9]~input_o\);

-- Location: LCCOMB_X22_Y3_N12
\core1|decode|WideNor2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor2~1_combout\ = (!\core1|instruction_1_r.opcode\(2) & (\core1|instruction_1_r.opcode\(4) & (\core1|instruction_1_r.opcode\(3) & !\core1|instruction_1_r.opcode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(2),
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|instruction_1_r.opcode\(3),
	datad => \core1|instruction_1_r.opcode\(1),
	combout => \core1|decode|WideNor2~1_combout\);

-- Location: FF_X22_Y3_N13
\core1|is_load_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|decode|WideNor2~1_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_load_op_2_r~q\);

-- Location: LCCOMB_X17_Y6_N16
\core1|rf_wd[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[6]~36_combout\ = (\core1|net_reg_write_cmd~combout\) # ((\core1|is_load_op_2_r~q\ & !\core1|alu_1|WideNor11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_1|WideNor11~2_combout\,
	combout => \core1|rf_wd[6]~36_combout\);

-- Location: LCCOMB_X14_Y5_N14
\core1|rf_wd[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~37_combout\ = (!\core1|net_reg_write_cmd~combout\ & !\core1|alu_1|WideNor11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|alu_1|WideNor11~2_combout\,
	combout => \core1|rf_wd[11]~37_combout\);

-- Location: LCCOMB_X25_Y4_N4
\core1|pc_1_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~3_combout\ = (\n_reset~input_o\ & \core1|PC_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|PC_r\(2),
	combout => \core1|pc_1_r~3_combout\);

-- Location: FF_X25_Y4_N5
\core1|pc_1_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~3_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(2));

-- Location: LCCOMB_X25_Y4_N16
\core1|pc_2_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~3_combout\ = (\core1|pc_1_r\(2) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_1_r\(2),
	datac => \n_reset~input_o\,
	combout => \core1|pc_2_r~3_combout\);

-- Location: FF_X25_Y4_N17
\core1|pc_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~3_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(2));

-- Location: LCCOMB_X25_Y4_N2
\core1|pc_1_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~2_combout\ = (\core1|PC_r\(1) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(1),
	datac => \n_reset~input_o\,
	combout => \core1|pc_1_r~2_combout\);

-- Location: FF_X25_Y4_N3
\core1|pc_1_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~2_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(1));

-- Location: LCCOMB_X25_Y4_N10
\core1|pc_2_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~2_combout\ = (\n_reset~input_o\ & \core1|pc_1_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|pc_1_r\(1),
	combout => \core1|pc_2_r~2_combout\);

-- Location: FF_X25_Y4_N11
\core1|pc_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~2_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(1));

-- Location: LCCOMB_X25_Y4_N18
\core1|pc_1_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~0_combout\ = (\n_reset~input_o\ & \core1|PC_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(0),
	combout => \core1|pc_1_r~0_combout\);

-- Location: FF_X25_Y4_N19
\core1|pc_1_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~0_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(0));

-- Location: LCCOMB_X25_Y4_N24
\core1|pc_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~0_combout\ = (\n_reset~input_o\ & \core1|pc_1_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|pc_1_r\(0),
	combout => \core1|pc_2_r~0_combout\);

-- Location: FF_X25_Y4_N25
\core1|pc_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~0_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(0));

-- Location: LCCOMB_X21_Y4_N0
\core1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~0_combout\ = \core1|pc_2_r\(0) $ (VCC)
-- \core1|Add2~1\ = CARRY(\core1|pc_2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(0),
	datad => VCC,
	combout => \core1|Add2~0_combout\,
	cout => \core1|Add2~1\);

-- Location: LCCOMB_X21_Y4_N2
\core1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~2_combout\ = (\core1|pc_2_r\(1) & (!\core1|Add2~1\)) # (!\core1|pc_2_r\(1) & ((\core1|Add2~1\) # (GND)))
-- \core1|Add2~3\ = CARRY((!\core1|Add2~1\) # (!\core1|pc_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(1),
	datad => VCC,
	cin => \core1|Add2~1\,
	combout => \core1|Add2~2_combout\,
	cout => \core1|Add2~3\);

-- Location: LCCOMB_X21_Y4_N4
\core1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~4_combout\ = (\core1|pc_2_r\(2) & (\core1|Add2~3\ $ (GND))) # (!\core1|pc_2_r\(2) & (!\core1|Add2~3\ & VCC))
-- \core1|Add2~5\ = CARRY((\core1|pc_2_r\(2) & !\core1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(2),
	datad => VCC,
	cin => \core1|Add2~3\,
	combout => \core1|Add2~4_combout\,
	cout => \core1|Add2~5\);

-- Location: LCCOMB_X21_Y4_N6
\core1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~6_combout\ = (\core1|pc_2_r\(3) & (!\core1|Add2~5\)) # (!\core1|pc_2_r\(3) & ((\core1|Add2~5\) # (GND)))
-- \core1|Add2~7\ = CARRY((!\core1|Add2~5\) # (!\core1|pc_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(3),
	datad => VCC,
	cin => \core1|Add2~5\,
	combout => \core1|Add2~6_combout\,
	cout => \core1|Add2~7\);

-- Location: LCCOMB_X21_Y4_N8
\core1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~8_combout\ = (\core1|pc_2_r\(4) & (\core1|Add2~7\ $ (GND))) # (!\core1|pc_2_r\(4) & (!\core1|Add2~7\ & VCC))
-- \core1|Add2~9\ = CARRY((\core1|pc_2_r\(4) & !\core1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_2_r\(4),
	datad => VCC,
	cin => \core1|Add2~7\,
	combout => \core1|Add2~8_combout\,
	cout => \core1|Add2~9\);

-- Location: LCCOMB_X21_Y4_N10
\core1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~10_combout\ = (\core1|pc_2_r\(5) & (!\core1|Add2~9\)) # (!\core1|pc_2_r\(5) & ((\core1|Add2~9\) # (GND)))
-- \core1|Add2~11\ = CARRY((!\core1|Add2~9\) # (!\core1|pc_2_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(5),
	datad => VCC,
	cin => \core1|Add2~9\,
	combout => \core1|Add2~10_combout\,
	cout => \core1|Add2~11\);

-- Location: LCCOMB_X21_Y4_N12
\core1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~12_combout\ = (\core1|pc_2_r\(6) & (\core1|Add2~11\ $ (GND))) # (!\core1|pc_2_r\(6) & (!\core1|Add2~11\ & VCC))
-- \core1|Add2~13\ = CARRY((\core1|pc_2_r\(6) & !\core1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(6),
	datad => VCC,
	cin => \core1|Add2~11\,
	combout => \core1|Add2~12_combout\,
	cout => \core1|Add2~13\);

-- Location: LCCOMB_X21_Y4_N14
\core1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~14_combout\ = (\core1|pc_2_r\(7) & (!\core1|Add2~13\)) # (!\core1|pc_2_r\(7) & ((\core1|Add2~13\) # (GND)))
-- \core1|Add2~15\ = CARRY((!\core1|Add2~13\) # (!\core1|pc_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_2_r\(7),
	datad => VCC,
	cin => \core1|Add2~13\,
	combout => \core1|Add2~14_combout\,
	cout => \core1|Add2~15\);

-- Location: LCCOMB_X23_Y5_N28
\core1|rf_wd[7]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[7]~52_combout\ = (\core1|rf_wd[11]~37_combout\ & (((!\core1|rf_wd[6]~36_combout\ & \core1|alu_1|Selector24~combout\)))) # (!\core1|rf_wd[11]~37_combout\ & ((\core1|Add2~14_combout\) # ((\core1|rf_wd[6]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \core1|Add2~14_combout\,
	datac => \core1|rf_wd[6]~36_combout\,
	datad => \core1|alu_1|Selector24~combout\,
	combout => \core1|rf_wd[7]~52_combout\);

-- Location: LCCOMB_X23_Y5_N18
\core1|rf_wd[7]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[7]~53_combout\ = (\core1|rf_wd[6]~36_combout\ & ((\core1|rf_wd[7]~52_combout\ & ((\net_packet_flat_i[7]~input_o\))) # (!\core1|rf_wd[7]~52_combout\ & (\from_mem_flat_i[9]~input_o\)))) # (!\core1|rf_wd[6]~36_combout\ & 
-- (((\core1|rf_wd[7]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[9]~input_o\,
	datab => \net_packet_flat_i[7]~input_o\,
	datac => \core1|rf_wd[6]~36_combout\,
	datad => \core1|rf_wd[7]~52_combout\,
	combout => \core1|rf_wd[7]~53_combout\);

-- Location: FF_X23_Y5_N19
\core1|rf|RF_rtl_1_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(20));

-- Location: LCCOMB_X27_Y6_N10
\core1|rf_wen\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wen~combout\ = (\core1|net_reg_write_cmd~combout\) # ((\core1|op_writes_rf_2_r~q\ & !\core1|stall~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \core1|op_writes_rf_2_r~q\,
	datad => \core1|stall~3_combout\,
	combout => \core1|rf_wen~combout\);

-- Location: IOIBUF_X67_Y22_N1
\from_mem_flat_i[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(2),
	o => \from_mem_flat_i[2]~input_o\);

-- Location: LCCOMB_X23_Y12_N24
\core1|rf_wd[0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[0]~38_combout\ = (\core1|rf_wd[11]~37_combout\ & (((\from_mem_flat_i[2]~input_o\) # (!\core1|rf_wd[6]~36_combout\)))) # (!\core1|rf_wd[11]~37_combout\ & (\net_packet_flat_i[0]~input_o\ & ((\core1|rf_wd[6]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[0]~input_o\,
	datab => \from_mem_flat_i[2]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[6]~36_combout\,
	combout => \core1|rf_wd[0]~38_combout\);

-- Location: LCCOMB_X23_Y3_N24
\core1|pc_1_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~9_combout\ = (\n_reset~input_o\ & \core1|PC_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|PC_r\(8),
	combout => \core1|pc_1_r~9_combout\);

-- Location: FF_X23_Y3_N25
\core1|pc_1_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~9_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(8));

-- Location: LCCOMB_X23_Y3_N26
\core1|pc_2_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~9_combout\ = (\n_reset~input_o\ & \core1|pc_1_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|pc_1_r\(8),
	combout => \core1|pc_2_r~9_combout\);

-- Location: FF_X23_Y3_N27
\core1|pc_2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~9_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(8));

-- Location: LCCOMB_X23_Y4_N18
\core1|imm_jump_add[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[8]~16_combout\ = ((\core1|instruction_2_r.rs_imm\(5) $ (\core1|pc_2_r\(8) $ (!\core1|imm_jump_add[7]~15\)))) # (GND)
-- \core1|imm_jump_add[8]~17\ = CARRY((\core1|instruction_2_r.rs_imm\(5) & ((\core1|pc_2_r\(8)) # (!\core1|imm_jump_add[7]~15\))) # (!\core1|instruction_2_r.rs_imm\(5) & (\core1|pc_2_r\(8) & !\core1|imm_jump_add[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(5),
	datab => \core1|pc_2_r\(8),
	datad => VCC,
	cin => \core1|imm_jump_add[7]~15\,
	combout => \core1|imm_jump_add[8]~16_combout\,
	cout => \core1|imm_jump_add[8]~17\);

-- Location: LCCOMB_X21_Y7_N22
\core1|pc_plus1[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[8]~16_combout\ = (\core1|PC_r\(8) & (\core1|pc_plus1[7]~15\ $ (GND))) # (!\core1|PC_r\(8) & (!\core1|pc_plus1[7]~15\ & VCC))
-- \core1|pc_plus1[8]~17\ = CARRY((\core1|PC_r\(8) & !\core1|pc_plus1[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(8),
	datad => VCC,
	cin => \core1|pc_plus1[7]~15\,
	combout => \core1|pc_plus1[8]~16_combout\,
	cout => \core1|pc_plus1[8]~17\);

-- Location: LCCOMB_X23_Y7_N8
\core1|PC_n[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[8]~18_combout\ = (\core1|PC_n[5]~1_combout\ & (((\core1|pc_plus1[8]~16_combout\) # (\core1|PC_n[5]~0_combout\)))) # (!\core1|PC_n[5]~1_combout\ & (\core1|imm_jump_add[8]~16_combout\ & ((!\core1|PC_n[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~1_combout\,
	datab => \core1|imm_jump_add[8]~16_combout\,
	datac => \core1|pc_plus1[8]~16_combout\,
	datad => \core1|PC_n[5]~0_combout\,
	combout => \core1|PC_n[8]~18_combout\);

-- Location: LCCOMB_X21_Y7_N24
\core1|pc_plus1[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[9]~18_combout\ = \core1|pc_plus1[8]~17\ $ (\core1|PC_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \core1|PC_r\(9),
	cin => \core1|pc_plus1[8]~17\,
	combout => \core1|pc_plus1[9]~18_combout\);

-- Location: LCCOMB_X23_Y3_N2
\core1|pc_1_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r~10_combout\ = (\n_reset~input_o\ & \core1|PC_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|PC_r\(9),
	combout => \core1|pc_1_r~10_combout\);

-- Location: FF_X23_Y3_N3
\core1|pc_1_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_1_r~10_combout\,
	ena => \core1|pc_1_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(9));

-- Location: LCCOMB_X23_Y3_N12
\core1|pc_2_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r~10_combout\ = (\n_reset~input_o\ & \core1|pc_1_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|pc_1_r\(9),
	combout => \core1|pc_2_r~10_combout\);

-- Location: FF_X23_Y3_N13
\core1|pc_2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|pc_2_r~10_combout\,
	ena => \core1|pc_2_r[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(9));

-- Location: LCCOMB_X23_Y4_N20
\core1|imm_jump_add[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[9]~18_combout\ = \core1|pc_2_r\(9) $ (\core1|imm_jump_add[8]~17\ $ (\core1|instruction_2_r.rs_imm\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(9),
	datad => \core1|instruction_2_r.rs_imm\(5),
	cin => \core1|imm_jump_add[8]~17\,
	combout => \core1|imm_jump_add[9]~18_combout\);

-- Location: LCCOMB_X21_Y5_N8
\core1|PC_n[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[9]~20_combout\ = (\core1|PC_n[5]~1_combout\ & (((\core1|PC_n[5]~0_combout\)))) # (!\core1|PC_n[5]~1_combout\ & ((\core1|PC_n[5]~0_combout\ & ((\net_packet_flat_i[41]~input_o\))) # (!\core1|PC_n[5]~0_combout\ & 
-- (\core1|imm_jump_add[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imm_jump_add[9]~18_combout\,
	datab => \net_packet_flat_i[41]~input_o\,
	datac => \core1|PC_n[5]~1_combout\,
	datad => \core1|PC_n[5]~0_combout\,
	combout => \core1|PC_n[9]~20_combout\);

-- Location: IOIBUF_X20_Y43_N1
\from_mem_flat_i[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(5),
	o => \from_mem_flat_i[5]~input_o\);

-- Location: M9K_X24_Y5_N0
\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|instr_mem:imem|altsyncram:mem[0].opcode[4]__1|altsyncram_gg81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|imem_wen~combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y6_N22
\core1|instruction_1_r~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~24_combout\ = (\core1|stall~3_combout\ & (((\core1|instruction_1_r.rd\(3))))) # (!\core1|stall~3_combout\ & (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6) & (!\core1|always2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~3_combout\,
	datab => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6),
	datac => \core1|always2~4_combout\,
	datad => \core1|instruction_1_r.rd\(3),
	combout => \core1|instruction_1_r~24_combout\);

-- Location: LCCOMB_X26_Y6_N30
\core1|instruction_1_r~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~25_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|instruction_1_r~24_combout\,
	combout => \core1|instruction_1_r~25_combout\);

-- Location: FF_X26_Y6_N31
\core1|instruction_1_r.rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(3));

-- Location: LCCOMB_X26_Y6_N0
\core1|rd_addr_2_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~2_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rd\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r.rd\(3),
	combout => \core1|rd_addr_2_r~2_combout\);

-- Location: FF_X26_Y6_N1
\core1|rd_addr_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~2_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(3));

-- Location: LCCOMB_X26_Y6_N6
\core1|w_addr[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[3]~2_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[35]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|rd_addr_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \net_packet_flat_i[35]~input_o\,
	datad => \core1|rd_addr_2_r\(3),
	combout => \core1|w_addr[3]~2_combout\);

-- Location: LCCOMB_X22_Y6_N26
\core1|rd_addr_2_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~4_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rd\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r.rd\(4),
	combout => \core1|rd_addr_2_r~4_combout\);

-- Location: FF_X22_Y6_N27
\core1|rd_addr_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~4_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(4));

-- Location: LCCOMB_X22_Y6_N0
\core1|w_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[4]~4_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[36]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|rd_addr_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \core1|rd_addr_2_r\(4),
	datad => \net_packet_flat_i[36]~input_o\,
	combout => \core1|w_addr[4]~4_combout\);

-- Location: LCCOMB_X26_Y6_N18
\core1|w_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[5]~5_combout\ = (\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[37]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \net_packet_flat_i[37]~input_o\,
	combout => \core1|w_addr[5]~5_combout\);

-- Location: LCCOMB_X25_Y8_N2
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: IOIBUF_X0_Y6_N1
\from_mem_flat_i[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(3),
	o => \from_mem_flat_i[3]~input_o\);

-- Location: LCCOMB_X21_Y6_N16
\core1|rf|RF_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[14]~feeder_combout\ = \core1|rf_wd[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~41_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X21_Y6_N17
\core1|rf|RF_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(14));

-- Location: M9K_X24_Y6_N0
\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|instr_mem:imem|altsyncram:mem[0].opcode[4]__1|altsyncram_gg81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|imem_wen~combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: FF_X25_Y6_N1
\core1|instruction_1_r.rs_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(0));

-- Location: LCCOMB_X25_Y6_N4
\core1|instruction_1_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~5_combout\ = (\core1|instruction_1_r.rs_imm\(0) & \core1|stall~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.rs_imm\(0),
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_1_r~5_combout\);

-- Location: LCCOMB_X25_Y6_N18
\core1|instruction_1_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~6_combout\ = (!\core1|always2~4_combout\ & !\core1|stall~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~4_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_1_r~6_combout\);

-- Location: LCCOMB_X25_Y6_N0
\core1|instruction_1_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~7_combout\ = (\n_reset~input_o\ & ((\core1|instruction_1_r~5_combout\) # ((\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15) & \core1|instruction_1_r~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15),
	datab => \n_reset~input_o\,
	datac => \core1|instruction_1_r~5_combout\,
	datad => \core1|instruction_1_r~6_combout\,
	combout => \core1|instruction_1_r~7_combout\);

-- Location: FF_X25_Y6_N31
\core1|instruction_1_r.rs_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(1));

-- Location: LCCOMB_X25_Y6_N24
\core1|instruction_1_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~8_combout\ = (\core1|instruction_1_r.rs_imm\(1) & \core1|stall~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_1_r.rs_imm\(1),
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_1_r~8_combout\);

-- Location: LCCOMB_X25_Y6_N30
\core1|instruction_1_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~9_combout\ = (\n_reset~input_o\ & ((\core1|instruction_1_r~8_combout\) # ((\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14) & \core1|instruction_1_r~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|instruction_1_r~8_combout\,
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14),
	datad => \core1|instruction_1_r~6_combout\,
	combout => \core1|instruction_1_r~9_combout\);

-- Location: FF_X25_Y6_N9
\core1|instruction_1_r.rs_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(2));

-- Location: LCCOMB_X25_Y6_N6
\core1|instruction_1_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~10_combout\ = (\core1|stall~3_combout\ & (((\core1|instruction_1_r.rs_imm\(2))))) # (!\core1|stall~3_combout\ & (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13) & ((!\core1|always2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13),
	datab => \core1|instruction_1_r.rs_imm\(2),
	datac => \core1|always2~4_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_1_r~10_combout\);

-- Location: LCCOMB_X25_Y6_N8
\core1|instruction_1_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~11_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datad => \core1|instruction_1_r~10_combout\,
	combout => \core1|instruction_1_r~11_combout\);

-- Location: IOIBUF_X20_Y0_N15
\from_mem_flat_i[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(4),
	o => \from_mem_flat_i[4]~input_o\);

-- Location: LCCOMB_X20_Y5_N20
\core1|rf_wd[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[2]~42_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|rf_wd[6]~36_combout\ & (\from_mem_flat_i[4]~input_o\)) # (!\core1|rf_wd[6]~36_combout\ & ((\core1|alu_1|Selector29~combout\))))) # (!\core1|rf_wd[11]~37_combout\ & 
-- (\core1|rf_wd[6]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \core1|rf_wd[6]~36_combout\,
	datac => \from_mem_flat_i[4]~input_o\,
	datad => \core1|alu_1|Selector29~combout\,
	combout => \core1|rf_wd[2]~42_combout\);

-- Location: LCCOMB_X19_Y8_N12
\core1|rf_wd[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[2]~43_combout\ = (\core1|rf_wd[11]~37_combout\ & (((\core1|rf_wd[2]~42_combout\)))) # (!\core1|rf_wd[11]~37_combout\ & ((\core1|rf_wd[2]~42_combout\ & (\net_packet_flat_i[2]~input_o\)) # (!\core1|rf_wd[2]~42_combout\ & 
-- ((\core1|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \net_packet_flat_i[2]~input_o\,
	datac => \core1|Add2~4_combout\,
	datad => \core1|rf_wd[2]~42_combout\,
	combout => \core1|rf_wd[2]~43_combout\);

-- Location: IOIBUF_X0_Y10_N1
\from_mem_flat_i[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(6),
	o => \from_mem_flat_i[6]~input_o\);

-- Location: LCCOMB_X21_Y10_N10
\core1|rf|RF_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[17]~feeder_combout\ = \core1|rf_wd[4]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~47_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X21_Y10_N11
\core1|rf|RF_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(17));

-- Location: IOIBUF_X0_Y18_N8
\from_mem_flat_i[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(7),
	o => \from_mem_flat_i[7]~input_o\);

-- Location: IOIBUF_X20_Y0_N8
\from_mem_flat_i[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(8),
	o => \from_mem_flat_i[8]~input_o\);

-- Location: LCCOMB_X21_Y7_N28
\core1|rf_wd[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[6]~50_combout\ = (\core1|rf_wd[6]~36_combout\ & ((\from_mem_flat_i[8]~input_o\) # ((!\core1|rf_wd[11]~37_combout\)))) # (!\core1|rf_wd[6]~36_combout\ & (((\core1|rf_wd[11]~37_combout\ & \core1|alu_1|Selector25~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~36_combout\,
	datab => \from_mem_flat_i[8]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|alu_1|Selector25~combout\,
	combout => \core1|rf_wd[6]~50_combout\);

-- Location: LCCOMB_X21_Y7_N30
\core1|rf_wd[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[6]~51_combout\ = (\core1|rf_wd[11]~37_combout\ & (((\core1|rf_wd[6]~50_combout\)))) # (!\core1|rf_wd[11]~37_combout\ & ((\core1|rf_wd[6]~50_combout\ & ((\net_packet_flat_i[6]~input_o\))) # (!\core1|rf_wd[6]~50_combout\ & 
-- (\core1|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \core1|Add2~12_combout\,
	datac => \net_packet_flat_i[6]~input_o\,
	datad => \core1|rf_wd[6]~50_combout\,
	combout => \core1|rf_wd[6]~51_combout\);

-- Location: LCCOMB_X21_Y4_N16
\core1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~16_combout\ = (\core1|pc_2_r\(8) & (\core1|Add2~15\ $ (GND))) # (!\core1|pc_2_r\(8) & (!\core1|Add2~15\ & VCC))
-- \core1|Add2~17\ = CARRY((\core1|pc_2_r\(8) & !\core1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(8),
	datad => VCC,
	cin => \core1|Add2~15\,
	combout => \core1|Add2~16_combout\,
	cout => \core1|Add2~17\);

-- Location: IOIBUF_X45_Y0_N15
\from_mem_flat_i[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(10),
	o => \from_mem_flat_i[10]~input_o\);

-- Location: LCCOMB_X23_Y9_N2
\core1|rf_wd[8]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[8]~54_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|rf_wd[6]~36_combout\ & (\from_mem_flat_i[10]~input_o\)) # (!\core1|rf_wd[6]~36_combout\ & ((\core1|alu_1|Selector23~combout\))))) # (!\core1|rf_wd[11]~37_combout\ & 
-- (\core1|rf_wd[6]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \core1|rf_wd[6]~36_combout\,
	datac => \from_mem_flat_i[10]~input_o\,
	datad => \core1|alu_1|Selector23~combout\,
	combout => \core1|rf_wd[8]~54_combout\);

-- Location: LCCOMB_X23_Y9_N4
\core1|rf_wd[8]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[8]~55_combout\ = (\core1|rf_wd[11]~37_combout\ & (((\core1|rf_wd[8]~54_combout\)))) # (!\core1|rf_wd[11]~37_combout\ & ((\core1|rf_wd[8]~54_combout\ & (\net_packet_flat_i[8]~input_o\)) # (!\core1|rf_wd[8]~54_combout\ & 
-- ((\core1|Add2~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[8]~input_o\,
	datab => \core1|Add2~16_combout\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[8]~54_combout\,
	combout => \core1|rf_wd[8]~55_combout\);

-- Location: IOIBUF_X20_Y0_N22
\from_mem_flat_i[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(11),
	o => \from_mem_flat_i[11]~input_o\);

-- Location: LCCOMB_X21_Y4_N18
\core1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~18_combout\ = (\core1|pc_2_r\(9) & (!\core1|Add2~17\)) # (!\core1|pc_2_r\(9) & ((\core1|Add2~17\) # (GND)))
-- \core1|Add2~19\ = CARRY((!\core1|Add2~17\) # (!\core1|pc_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(9),
	datad => VCC,
	cin => \core1|Add2~17\,
	combout => \core1|Add2~18_combout\,
	cout => \core1|Add2~19\);

-- Location: LCCOMB_X20_Y5_N0
\core1|rf_wd[9]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[9]~56_combout\ = (\core1|rf_wd[6]~36_combout\ & (((!\core1|rf_wd[11]~37_combout\)))) # (!\core1|rf_wd[6]~36_combout\ & ((\core1|rf_wd[11]~37_combout\ & ((\core1|alu_1|Selector22~combout\))) # (!\core1|rf_wd[11]~37_combout\ & 
-- (\core1|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~18_combout\,
	datab => \core1|rf_wd[6]~36_combout\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|alu_1|Selector22~combout\,
	combout => \core1|rf_wd[9]~56_combout\);

-- Location: LCCOMB_X20_Y5_N14
\core1|rf_wd[9]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[9]~57_combout\ = (\core1|rf_wd[6]~36_combout\ & ((\core1|rf_wd[9]~56_combout\ & ((\net_packet_flat_i[9]~input_o\))) # (!\core1|rf_wd[9]~56_combout\ & (\from_mem_flat_i[11]~input_o\)))) # (!\core1|rf_wd[6]~36_combout\ & 
-- (((\core1|rf_wd[9]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[11]~input_o\,
	datab => \core1|rf_wd[6]~36_combout\,
	datac => \net_packet_flat_i[9]~input_o\,
	datad => \core1|rf_wd[9]~56_combout\,
	combout => \core1|rf_wd[9]~57_combout\);

-- Location: LCCOMB_X21_Y4_N20
\core1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~20_combout\ = !\core1|Add2~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core1|Add2~19\,
	combout => \core1|Add2~20_combout\);

-- Location: LCCOMB_X17_Y4_N0
\core1|rf_wd[10]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[10]~58_combout\ = (\core1|alu_1|WideNor11~2_combout\ & \core1|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|WideNor11~2_combout\,
	datad => \core1|Add2~20_combout\,
	combout => \core1|rf_wd[10]~58_combout\);

-- Location: IOIBUF_X9_Y0_N8
\from_mem_flat_i[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(12),
	o => \from_mem_flat_i[12]~input_o\);

-- Location: FF_X17_Y5_N27
\core1|rf|RF_rtl_1_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[10]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(23));

-- Location: IOIBUF_X0_Y12_N1
\from_mem_flat_i[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(13),
	o => \from_mem_flat_i[13]~input_o\);

-- Location: FF_X21_Y12_N25
\core1|rf|RF_rtl_1_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[11]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(24));

-- Location: IOIBUF_X0_Y18_N1
\from_mem_flat_i[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(14),
	o => \from_mem_flat_i[14]~input_o\);

-- Location: IOIBUF_X0_Y11_N22
\from_mem_flat_i[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(15),
	o => \from_mem_flat_i[15]~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\from_mem_flat_i[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(16),
	o => \from_mem_flat_i[16]~input_o\);

-- Location: LCCOMB_X23_Y6_N16
\core1|rf|RF_rtl_0_bypass[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[27]~feeder_combout\ = \core1|rf_wd[14]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~110_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X23_Y6_N17
\core1|rf|RF_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(27));

-- Location: IOIBUF_X20_Y43_N15
\from_mem_flat_i[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(17),
	o => \from_mem_flat_i[17]~input_o\);

-- Location: FF_X21_Y9_N9
\core1|rf|RF_rtl_1_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[15]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(28));

-- Location: IOIBUF_X0_Y7_N8
\from_mem_flat_i[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(18),
	o => \from_mem_flat_i[18]~input_o\);

-- Location: FF_X22_Y7_N9
\core1|rf|RF_rtl_1_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[16]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(29));

-- Location: IOIBUF_X22_Y43_N8
\from_mem_flat_i[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(19),
	o => \from_mem_flat_i[19]~input_o\);

-- Location: FF_X23_Y10_N9
\core1|rf|RF_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~149_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(30));

-- Location: IOIBUF_X11_Y0_N8
\from_mem_flat_i[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(20),
	o => \from_mem_flat_i[20]~input_o\);

-- Location: IOIBUF_X48_Y0_N22
\from_mem_flat_i[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(21),
	o => \from_mem_flat_i[21]~input_o\);

-- Location: IOIBUF_X0_Y8_N8
\from_mem_flat_i[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(22),
	o => \from_mem_flat_i[22]~input_o\);

-- Location: FF_X14_Y8_N7
\core1|rf|RF_rtl_1_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[20]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(33));

-- Location: IOIBUF_X0_Y10_N22
\from_mem_flat_i[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(23),
	o => \from_mem_flat_i[23]~input_o\);

-- Location: FF_X22_Y10_N9
\core1|rf|RF_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~200_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(34));

-- Location: IOIBUF_X0_Y6_N22
\from_mem_flat_i[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(24),
	o => \from_mem_flat_i[24]~input_o\);

-- Location: FF_X14_Y6_N31
\core1|rf|RF_rtl_1_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[22]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(35));

-- Location: IOIBUF_X54_Y0_N8
\from_mem_flat_i[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(25),
	o => \from_mem_flat_i[25]~input_o\);

-- Location: LCCOMB_X23_Y9_N22
\core1|rf|RF_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[36]~feeder_combout\ = \core1|rf_wd[23]~224_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~224_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X23_Y9_N23
\core1|rf|RF_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(36));

-- Location: IOIBUF_X0_Y11_N1
\from_mem_flat_i[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(26),
	o => \from_mem_flat_i[26]~input_o\);

-- Location: LCCOMB_X15_Y11_N30
\core1|alu_1|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~2_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(4)) # (!\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector23~2_combout\);

-- Location: IOIBUF_X67_Y7_N22
\from_mem_flat_i[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(27),
	o => \from_mem_flat_i[27]~input_o\);

-- Location: FF_X19_Y7_N9
\core1|rf|RF_rtl_1_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[25]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(38));

-- Location: IOIBUF_X7_Y43_N15
\from_mem_flat_i[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(28),
	o => \from_mem_flat_i[28]~input_o\);

-- Location: LCCOMB_X22_Y4_N6
\core1|rf|RF_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[13]~feeder_combout\ = \core1|rf_wd[0]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~39_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X22_Y4_N7
\core1|rf|RF_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(13));

-- Location: IOIBUF_X18_Y43_N29
\from_mem_flat_i[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(29),
	o => \from_mem_flat_i[29]~input_o\);

-- Location: FF_X18_Y11_N13
\core1|rf|RF_rtl_1_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[27]~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(40));

-- Location: IOIBUF_X0_Y18_N15
\from_mem_flat_i[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(30),
	o => \from_mem_flat_i[30]~input_o\);

-- Location: LCCOMB_X23_Y11_N8
\core1|rf|RF_rtl_0_bypass[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[41]~feeder_combout\ = \core1|rf_wd[28]~281_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~281_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[41]~feeder_combout\);

-- Location: FF_X23_Y11_N9
\core1|rf|RF_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(41));

-- Location: IOIBUF_X32_Y0_N15
\from_mem_flat_i[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(31),
	o => \from_mem_flat_i[31]~input_o\);

-- Location: IOIBUF_X59_Y0_N8
\from_mem_flat_i[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(32),
	o => \from_mem_flat_i[32]~input_o\);

-- Location: FF_X22_Y8_N7
\core1|rf|RF_rtl_1_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[30]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(43));

-- Location: LCCOMB_X14_Y5_N16
\core1|rf_wd[31]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~303_combout\ = (\net_packet_flat_i[31]~input_o\ & \core1|net_reg_write_cmd~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[31]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	combout => \core1|rf_wd[31]~303_combout\);

-- Location: IOIBUF_X18_Y0_N22
\from_mem_flat_i[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(33),
	o => \from_mem_flat_i[33]~input_o\);

-- Location: LCCOMB_X21_Y5_N26
\core1|rf|RF_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[44]~feeder_combout\ = \core1|rf_wd[31]~310_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~310_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[44]~feeder_combout\);

-- Location: FF_X21_Y5_N27
\core1|rf|RF_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(44));

-- Location: M9K_X24_Y7_N0
\core1|rf|RF_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|reg_file:rf|altsyncram:RF_rtl_0|altsyncram_2dc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|rf_wen~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \core1|rf_wen~combout\,
	portadatain => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y5_N24
\core1|rs_val_2_r[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[31]~31_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(44))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(44),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a31\,
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[31]~31_combout\);

-- Location: LCCOMB_X25_Y6_N16
\core1|rs_val_2_r[28]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[28]~32_combout\ = (!\core1|instruction_1_r.rs_imm\(1) & (!\core1|instruction_1_r.rs_imm\(2) & (!\core1|instruction_1_r.rs_imm\(3) & !\core1|instruction_1_r.rs_imm\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(1),
	datab => \core1|instruction_1_r.rs_imm\(2),
	datac => \core1|instruction_1_r.rs_imm\(3),
	datad => \core1|instruction_1_r.rs_imm\(0),
	combout => \core1|rs_val_2_r[28]~32_combout\);

-- Location: LCCOMB_X22_Y6_N20
\core1|rs_val_2_r[28]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[28]~33_combout\ = (\core1|rs_val_2_r[28]~32_combout\ & (!\core1|instruction_1_r.rs_imm\(5) & !\core1|instruction_1_r.rs_imm\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[28]~32_combout\,
	datab => \core1|instruction_1_r.rs_imm\(5),
	datac => \core1|instruction_1_r.rs_imm\(4),
	combout => \core1|rs_val_2_r[28]~33_combout\);

-- Location: LCCOMB_X25_Y6_N12
\core1|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~0_combout\ = (\core1|instruction_1_r.rs_imm\(1) & (\core1|w_addr[1]~0_combout\ & (\core1|instruction_1_r.rs_imm\(0) $ (!\core1|w_addr[0]~1_combout\)))) # (!\core1|instruction_1_r.rs_imm\(1) & (!\core1|w_addr[1]~0_combout\ & 
-- (\core1|instruction_1_r.rs_imm\(0) $ (!\core1|w_addr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(1),
	datab => \core1|instruction_1_r.rs_imm\(0),
	datac => \core1|w_addr[0]~1_combout\,
	datad => \core1|w_addr[1]~0_combout\,
	combout => \core1|always3~0_combout\);

-- Location: LCCOMB_X25_Y6_N14
\core1|always3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~1_combout\ = (\core1|w_addr[3]~2_combout\ & (\core1|instruction_1_r.rs_imm\(3) & (\core1|instruction_1_r.rs_imm\(2) $ (!\core1|w_addr[2]~3_combout\)))) # (!\core1|w_addr[3]~2_combout\ & (!\core1|instruction_1_r.rs_imm\(3) & 
-- (\core1|instruction_1_r.rs_imm\(2) $ (!\core1|w_addr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|w_addr[3]~2_combout\,
	datab => \core1|instruction_1_r.rs_imm\(3),
	datac => \core1|instruction_1_r.rs_imm\(2),
	datad => \core1|w_addr[2]~3_combout\,
	combout => \core1|always3~1_combout\);

-- Location: LCCOMB_X22_Y6_N4
\core1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal1~0_combout\ = \core1|instruction_1_r.rs_imm\(4) $ (((\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[36]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|rd_addr_2_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \core1|instruction_1_r.rs_imm\(4),
	datad => \net_packet_flat_i[36]~input_o\,
	combout => \core1|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y6_N4
\core1|always3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~2_combout\ = (\core1|op_writes_rf_2_r~q\ & (\core1|instruction_1_r.rs_imm\(5) $ (((!\net_packet_flat_i[37]~input_o\) # (!\core1|net_reg_write_cmd~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \core1|instruction_1_r.rs_imm\(5),
	datac => \core1|op_writes_rf_2_r~q\,
	datad => \net_packet_flat_i[37]~input_o\,
	combout => \core1|always3~2_combout\);

-- Location: LCCOMB_X25_Y6_N28
\core1|always3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~3_combout\ = (\core1|always3~0_combout\ & (\core1|always3~1_combout\ & (!\core1|Equal1~0_combout\ & \core1|always3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always3~0_combout\,
	datab => \core1|always3~1_combout\,
	datac => \core1|Equal1~0_combout\,
	datad => \core1|always3~2_combout\,
	combout => \core1|always3~3_combout\);

-- Location: LCCOMB_X25_Y5_N24
\core1|alu_1|WideNor11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|WideNor11~0_combout\ = (!\core1|instruction_2_r.opcode\(3) & \core1|instruction_2_r.opcode\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|WideNor11~0_combout\);

-- Location: LCCOMB_X22_Y6_N24
\core1|instruction_2_r.rd[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r.rd[2]~0_combout\ = ((\core1|alu_1|WideNor11~0_combout\ & (!\core1|instruction_2_r.opcode\(2) & \core1|alu_1|Selector32~0_combout\))) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_1|Selector32~0_combout\,
	combout => \core1|instruction_2_r.rd[2]~0_combout\);

-- Location: LCCOMB_X22_Y6_N22
\core1|rs_val_2_r[28]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[28]~34_combout\ = (\core1|instruction_2_r.rd[2]~0_combout\) # ((\core1|rs_val_2_r[28]~33_combout\ & !\core1|always3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[28]~33_combout\,
	datac => \core1|always3~3_combout\,
	datad => \core1|instruction_2_r.rd[2]~0_combout\,
	combout => \core1|rs_val_2_r[28]~34_combout\);

-- Location: FF_X21_Y5_N25
\core1|rs_val_2_r[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[31]~31_combout\,
	asdata => \core1|rf_wd[31]~310_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(31));

-- Location: LCCOMB_X12_Y5_N24
\core1|alu_1|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~6_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(31) $ (((\core1|rd_val_2_r\(31) & \core1|instruction_2_r.opcode\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(31),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector0~6_combout\);

-- Location: LCCOMB_X26_Y5_N24
\core1|instruction_2_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~7_combout\ = (\core1|instruction_1_r.rd\(3) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(3),
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|alu_1|Selector32~0_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~7_combout\);

-- Location: FF_X26_Y5_N25
\core1|instruction_2_r.rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(3));

-- Location: LCCOMB_X26_Y5_N18
\core1|instruction_2_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~6_combout\ = (\core1|instruction_1_r.rd\(2) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(2),
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|alu_1|Selector32~0_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~6_combout\);

-- Location: FF_X26_Y5_N19
\core1|instruction_2_r.rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~6_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(2));

-- Location: LCCOMB_X25_Y5_N28
\core1|alu_1|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~7_combout\ = (!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.rd\(3) & (\core1|instruction_2_r.rd\(4) & !\core1|instruction_2_r.rd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.rd\(3),
	datac => \core1|instruction_2_r.rd\(4),
	datad => \core1|instruction_2_r.rd\(2),
	combout => \core1|alu_1|Selector0~7_combout\);

-- Location: LCCOMB_X12_Y5_N26
\core1|alu_1|Selector0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~8_combout\ = (\core1|alu_1|Selector0~6_combout\) # ((\core1|instruction_2_r.opcode\(2) & (\core1|rs_val_2_r\(31) & \core1|alu_1|Selector0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|alu_1|Selector0~6_combout\,
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|alu_1|Selector0~7_combout\,
	combout => \core1|alu_1|Selector0~8_combout\);

-- Location: LCCOMB_X21_Y7_N2
\core1|rf|RF_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[19]~feeder_combout\ = \core1|rf_wd[6]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~51_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X21_Y7_N3
\core1|rf|RF_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(19));

-- Location: LCCOMB_X21_Y7_N4
\core1|rs_val_2_r[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[6]~6_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(19))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(19),
	datab => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a6\,
	combout => \core1|rs_val_2_r[6]~6_combout\);

-- Location: FF_X21_Y7_N5
\core1|rs_val_2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[6]~6_combout\,
	asdata => \core1|rf_wd[6]~51_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(6));

-- Location: LCCOMB_X18_Y5_N12
\core1|alu_1|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~1_combout\ = (\core1|rs_val_2_r\(2)) # ((\core1|rs_val_2_r\(0)) # ((\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|Add2~1_combout\);

-- Location: LCCOMB_X19_Y6_N20
\core1|alu_1|ShiftLeft0~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~145_combout\ = (!\core1|alu_1|Add2~1_combout\ & !\core1|rs_val_2_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftLeft0~145_combout\);

-- Location: M9K_X24_Y8_N0
\core1|rf|RF_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|reg_file:rf|altsyncram:RF_rtl_1|altsyncram_2dc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|rf_wen~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \core1|rf_wen~combout\,
	portadatain => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X23_Y11_N31
\core1|rf|RF_rtl_1_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[28]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(41));

-- Location: LCCOMB_X22_Y8_N16
\core1|rd_val_2_r[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[28]~28_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(41)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a28\,
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1_bypass\(41),
	combout => \core1|rd_val_2_r[28]~28_combout\);

-- Location: LCCOMB_X26_Y6_N24
\core1|rd_val_2_r[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[21]~32_combout\ = (!\core1|instruction_1_r.rd\(2) & (!\core1|instruction_1_r.rd\(3) & (!\core1|instruction_1_r.rd\(1) & !\core1|instruction_1_r.rd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(2),
	datab => \core1|instruction_1_r.rd\(3),
	datac => \core1|instruction_1_r.rd\(1),
	datad => \core1|instruction_1_r.rd\(0),
	combout => \core1|rd_val_2_r[21]~32_combout\);

-- Location: LCCOMB_X25_Y6_N26
\core1|always3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~6_combout\ = (\core1|op_writes_rf_2_r~q\ & (!\core1|w_addr[5]~5_combout\ & (\core1|w_addr[4]~4_combout\ $ (!\core1|instruction_1_r.rd\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|op_writes_rf_2_r~q\,
	datab => \core1|w_addr[5]~5_combout\,
	datac => \core1|w_addr[4]~4_combout\,
	datad => \core1|instruction_1_r.rd\(4),
	combout => \core1|always3~6_combout\);

-- Location: LCCOMB_X26_Y6_N14
\core1|always3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~5_combout\ = (\core1|instruction_1_r.rd\(2) & (\core1|w_addr[2]~3_combout\ & (\core1|w_addr[3]~2_combout\ $ (!\core1|instruction_1_r.rd\(3))))) # (!\core1|instruction_1_r.rd\(2) & (!\core1|w_addr[2]~3_combout\ & (\core1|w_addr[3]~2_combout\ 
-- $ (!\core1|instruction_1_r.rd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(2),
	datab => \core1|w_addr[3]~2_combout\,
	datac => \core1|w_addr[2]~3_combout\,
	datad => \core1|instruction_1_r.rd\(3),
	combout => \core1|always3~5_combout\);

-- Location: LCCOMB_X27_Y6_N22
\core1|always3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~4_combout\ = (\core1|instruction_1_r.rd\(1) & (\core1|w_addr[1]~0_combout\ & (\core1|instruction_1_r.rd\(0) $ (!\core1|w_addr[0]~1_combout\)))) # (!\core1|instruction_1_r.rd\(1) & (!\core1|w_addr[1]~0_combout\ & 
-- (\core1|instruction_1_r.rd\(0) $ (!\core1|w_addr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(1),
	datab => \core1|w_addr[1]~0_combout\,
	datac => \core1|instruction_1_r.rd\(0),
	datad => \core1|w_addr[0]~1_combout\,
	combout => \core1|always3~4_combout\);

-- Location: LCCOMB_X26_Y6_N2
\core1|always3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~7_combout\ = (\core1|always3~6_combout\ & (\core1|always3~5_combout\ & \core1|always3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always3~6_combout\,
	datab => \core1|always3~5_combout\,
	datad => \core1|always3~4_combout\,
	combout => \core1|always3~7_combout\);

-- Location: LCCOMB_X22_Y3_N4
\core1|rd_val_2_r[21]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[21]~33_combout\ = (\core1|instruction_2_r.rd[2]~0_combout\) # ((!\core1|instruction_1_r.rd\(4) & (\core1|rd_val_2_r[21]~32_combout\ & !\core1|always3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(4),
	datab => \core1|rd_val_2_r[21]~32_combout\,
	datac => \core1|always3~7_combout\,
	datad => \core1|instruction_2_r.rd[2]~0_combout\,
	combout => \core1|rd_val_2_r[21]~33_combout\);

-- Location: FF_X22_Y8_N17
\core1|rd_val_2_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[28]~28_combout\,
	asdata => \core1|rf_wd[28]~281_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(28));

-- Location: FF_X25_Y8_N15
\core1|rf|RF_rtl_1_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[29]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(42));

-- Location: LCCOMB_X22_Y8_N10
\core1|rd_val_2_r[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[29]~29_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(42))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(42),
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a29\,
	combout => \core1|rd_val_2_r[29]~29_combout\);

-- Location: FF_X22_Y8_N11
\core1|rd_val_2_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[29]~29_combout\,
	asdata => \core1|rf_wd[29]~292_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(29));

-- Location: LCCOMB_X21_Y4_N22
\core1|alu_1|ShiftLeft0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~137_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(28))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(28),
	datac => \core1|rd_val_2_r\(29),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~137_combout\);

-- Location: LCCOMB_X19_Y11_N0
\core1|alu_1|ShiftRight2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~45_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rs_val_2_r\(1) & \core1|rs_val_2_r\(2))) # (!\core1|rs_val_2_r\(0) & (!\core1|rs_val_2_r\(1) & !\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight2~45_combout\);

-- Location: FF_X16_Y5_N23
\core1|rf|RF_rtl_1_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[26]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(39));

-- Location: LCCOMB_X19_Y7_N14
\core1|rd_val_2_r[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[26]~26_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(39))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(39),
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a26\,
	combout => \core1|rd_val_2_r[26]~26_combout\);

-- Location: FF_X19_Y7_N15
\core1|rd_val_2_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[26]~26_combout\,
	asdata => \core1|rf_wd[26]~260_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(26));

-- Location: LCCOMB_X18_Y6_N16
\core1|alu_1|ShiftLeft0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~127_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(26)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rd_val_2_r\(26),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X18_Y6_N4
\core1|alu_1|ShiftLeft0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~119_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(24)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|rd_val_2_r\(24),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X18_Y6_N30
\core1|alu_1|ShiftLeft1~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~124_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~127_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~119_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft0~119_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~127_combout\,
	datac => \core1|alu_1|ShiftLeft0~119_combout\,
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~124_combout\);

-- Location: LCCOMB_X19_Y11_N26
\core1|alu_1|ShiftRight2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~44_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0)) # (!\core1|rs_val_2_r\(2)))) # (!\core1|rs_val_2_r\(1) & (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight2~44_combout\);

-- Location: LCCOMB_X18_Y6_N0
\core1|alu_1|ShiftLeft1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~101_combout\ = (\core1|alu_1|ShiftRight2~45_combout\ & ((\core1|alu_1|ShiftRight2~44_combout\ & (\core1|rd_val_2_r\(30))) # (!\core1|alu_1|ShiftRight2~44_combout\ & ((\core1|rd_val_2_r\(31)))))) # 
-- (!\core1|alu_1|ShiftRight2~45_combout\ & (((\core1|alu_1|ShiftRight2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftRight2~45_combout\,
	datad => \core1|alu_1|ShiftRight2~44_combout\,
	combout => \core1|alu_1|ShiftLeft1~101_combout\);

-- Location: LCCOMB_X18_Y6_N26
\core1|alu_1|ShiftLeft1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~102_combout\ = (\core1|alu_1|ShiftRight2~45_combout\ & (((\core1|alu_1|ShiftLeft1~101_combout\)))) # (!\core1|alu_1|ShiftRight2~45_combout\ & ((\core1|alu_1|ShiftLeft1~101_combout\ & ((\core1|alu_1|ShiftLeft1~124_combout\))) # 
-- (!\core1|alu_1|ShiftLeft1~101_combout\ & (\core1|alu_1|ShiftLeft0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~137_combout\,
	datab => \core1|alu_1|ShiftRight2~45_combout\,
	datac => \core1|alu_1|ShiftLeft1~124_combout\,
	datad => \core1|alu_1|ShiftLeft1~101_combout\,
	combout => \core1|alu_1|ShiftLeft1~102_combout\);

-- Location: LCCOMB_X18_Y8_N22
\core1|alu_1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~4_combout\ = \core1|rs_val_2_r\(3) $ (((\core1|rs_val_2_r\(2)) # ((\core1|rs_val_2_r\(0)) # (\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|Add2~4_combout\);

-- Location: LCCOMB_X18_Y8_N16
\core1|alu_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~0_combout\ = (\core1|rs_val_2_r\(1)) # ((\core1|rs_val_2_r\(2)) # (\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|Add2~0_combout\);

-- Location: LCCOMB_X21_Y10_N26
\core1|alu_1|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~5_combout\ = \core1|rs_val_2_r\(4) $ (((\core1|rs_val_2_r\(3)) # (\core1|alu_1|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|Add2~5_combout\);

-- Location: LCCOMB_X18_Y8_N6
\core1|alu_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~2_combout\ = \core1|rs_val_2_r\(2) $ (((\core1|rs_val_2_r\(0)) # (\core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|Add2~2_combout\);

-- Location: FF_X23_Y6_N5
\core1|rf|RF_rtl_1_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[14]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(27));

-- Location: LCCOMB_X22_Y6_N8
\core1|rd_val_2_r[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[14]~14_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(27)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a14\,
	datab => \core1|rf|RF_rtl_1_bypass\(27),
	datad => \core1|rf|RF~7_combout\,
	combout => \core1|rd_val_2_r[14]~14_combout\);

-- Location: FF_X22_Y6_N9
\core1|rd_val_2_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[14]~14_combout\,
	asdata => \core1|rf_wd[14]~110_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(14));

-- Location: LCCOMB_X18_Y10_N26
\core1|alu_1|ShiftLeft0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~66_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(14))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|rd_val_2_r\(15),
	combout => \core1|alu_1|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X17_Y9_N10
\core1|alu_1|ShiftLeft0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~49_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(10))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X18_Y10_N16
\core1|alu_1|ShiftLeft1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~71_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~49_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~66_combout\,
	datad => \core1|alu_1|ShiftLeft0~49_combout\,
	combout => \core1|alu_1|ShiftLeft1~71_combout\);

-- Location: FF_X15_Y11_N13
\core1|rf|RF_rtl_1_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[12]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(25));

-- Location: LCCOMB_X18_Y9_N26
\core1|rd_val_2_r[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[12]~12_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(25)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a12\,
	datad => \core1|rf|RF_rtl_1_bypass\(25),
	combout => \core1|rd_val_2_r[12]~12_combout\);

-- Location: FF_X18_Y9_N27
\core1|rd_val_2_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[12]~12_combout\,
	asdata => \core1|rf_wd[12]~85_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(12));

-- Location: LCCOMB_X17_Y10_N26
\core1|alu_1|ShiftLeft0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~58_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(12)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~58_combout\);

-- Location: FF_X20_Y5_N15
\core1|rf|RF_rtl_1_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[9]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(22));

-- Location: LCCOMB_X17_Y9_N4
\core1|rd_val_2_r[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[9]~9_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(22)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a9\,
	datad => \core1|rf|RF_rtl_1_bypass\(22),
	combout => \core1|rd_val_2_r[9]~9_combout\);

-- Location: FF_X17_Y9_N5
\core1|rd_val_2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[9]~9_combout\,
	asdata => \core1|rf_wd[9]~57_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(9));

-- Location: FF_X23_Y9_N5
\core1|rf|RF_rtl_1_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[8]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(21));

-- Location: LCCOMB_X19_Y9_N4
\core1|rd_val_2_r[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[8]~8_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(21))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(21),
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a8\,
	datad => \core1|rf|RF~7_combout\,
	combout => \core1|rd_val_2_r[8]~8_combout\);

-- Location: FF_X19_Y9_N5
\core1|rd_val_2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[8]~8_combout\,
	asdata => \core1|rf_wd[8]~55_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(8));

-- Location: LCCOMB_X17_Y9_N28
\core1|alu_1|ShiftLeft0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~39_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(9),
	datac => \core1|rd_val_2_r\(8),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X17_Y10_N2
\core1|alu_1|ShiftLeft1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~69_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~39_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~58_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~39_combout\,
	combout => \core1|alu_1|ShiftLeft1~69_combout\);

-- Location: LCCOMB_X15_Y9_N12
\core1|alu_1|ShiftLeft1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~112_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~71_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~69_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft1~69_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~71_combout\,
	datad => \core1|alu_1|ShiftLeft1~69_combout\,
	combout => \core1|alu_1|ShiftLeft1~112_combout\);

-- Location: LCCOMB_X18_Y6_N8
\core1|alu_1|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~3_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~112_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~102_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftLeft1~112_combout\,
	combout => \core1|alu_1|Selector0~3_combout\);

-- Location: FF_X19_Y8_N13
\core1|rf|RF_rtl_1_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[2]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(15));

-- Location: LCCOMB_X19_Y8_N30
\core1|rd_val_2_r[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[2]~2_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(15))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(15),
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a2\,
	combout => \core1|rd_val_2_r[2]~2_combout\);

-- Location: FF_X19_Y8_N31
\core1|rd_val_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[2]~2_combout\,
	asdata => \core1|rf_wd[2]~43_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(2));

-- Location: LCCOMB_X19_Y8_N26
\core1|alu_1|ShiftLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~15_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(2)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(3),
	datac => \core1|rd_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft0~15_combout\);

-- Location: FF_X21_Y6_N15
\core1|rf|RF_rtl_1_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(14));

-- Location: LCCOMB_X19_Y8_N20
\core1|rd_val_2_r[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[1]~1_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(14)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a1\,
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1_bypass\(14),
	combout => \core1|rd_val_2_r[1]~1_combout\);

-- Location: FF_X19_Y8_N21
\core1|rd_val_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[1]~1_combout\,
	asdata => \core1|rf_wd[1]~41_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(1));

-- Location: LCCOMB_X22_Y12_N0
\core1|alu_1|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~10_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(0)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(1),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X15_Y9_N26
\core1|alu_1|ShiftLeft1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~104_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~15_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~10_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft0~10_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft0~15_combout\,
	datad => \core1|alu_1|ShiftLeft0~10_combout\,
	combout => \core1|alu_1|ShiftLeft1~104_combout\);

-- Location: FF_X21_Y10_N31
\core1|rf|RF_rtl_1_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[4]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(17));

-- Location: LCCOMB_X19_Y8_N22
\core1|rd_val_2_r[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[4]~4_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(17))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(17),
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a4\,
	combout => \core1|rd_val_2_r[4]~4_combout\);

-- Location: FF_X19_Y8_N23
\core1|rd_val_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[4]~4_combout\,
	asdata => \core1|rf_wd[4]~47_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(4));

-- Location: FF_X23_Y8_N31
\core1|rf|RF_rtl_1_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[5]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(18));

-- Location: LCCOMB_X23_Y8_N28
\core1|rd_val_2_r[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[5]~5_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(18)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a5\,
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1_bypass\(18),
	combout => \core1|rd_val_2_r[5]~5_combout\);

-- Location: FF_X23_Y8_N29
\core1|rd_val_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[5]~5_combout\,
	asdata => \core1|rf_wd[5]~49_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(5));

-- Location: LCCOMB_X19_Y8_N0
\core1|alu_1|ShiftLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~21_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(4),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X19_Y9_N12
\core1|alu_1|ShiftLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~28_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(6))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(7),
	combout => \core1|alu_1|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X18_Y8_N20
\core1|alu_1|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~3_combout\ = \core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|Add2~3_combout\);

-- Location: LCCOMB_X15_Y9_N20
\core1|alu_1|ShiftLeft1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~54_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~21_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft0~21_combout\,
	datac => \core1|alu_1|ShiftLeft0~28_combout\,
	datad => \core1|alu_1|Add2~3_combout\,
	combout => \core1|alu_1|ShiftLeft1~54_combout\);

-- Location: LCCOMB_X15_Y9_N14
\core1|alu_1|ShiftLeft1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~55_combout\ = (\core1|alu_1|ShiftLeft1~54_combout\) # ((\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~104_combout\,
	datad => \core1|alu_1|ShiftLeft1~54_combout\,
	combout => \core1|alu_1|ShiftLeft1~55_combout\);

-- Location: LCCOMB_X17_Y8_N16
\core1|alu_1|ShiftLeft0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~85_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(18)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|alu_1|ShiftLeft0~85_combout\);

-- Location: FF_X23_Y10_N25
\core1|rf|RF_rtl_1_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[17]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(30));

-- Location: LCCOMB_X22_Y6_N6
\core1|rd_val_2_r[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[17]~17_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(30))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(30),
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a17\,
	combout => \core1|rd_val_2_r[17]~17_combout\);

-- Location: FF_X22_Y6_N7
\core1|rd_val_2_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[17]~17_combout\,
	asdata => \core1|rf_wd[17]~149_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(17));

-- Location: LCCOMB_X18_Y10_N0
\core1|alu_1|ShiftLeft0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~75_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(16))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(16),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|alu_1|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X15_Y9_N8
\core1|alu_1|ShiftLeft1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~84_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~75_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftLeft0~85_combout\,
	datac => \core1|alu_1|ShiftLeft0~75_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~84_combout\);

-- Location: FF_X22_Y10_N15
\core1|rf|RF_rtl_1_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[21]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(34));

-- Location: LCCOMB_X21_Y8_N12
\core1|rd_val_2_r[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[21]~21_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(34))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|rf|RF_rtl_1_bypass\(34),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a21\,
	combout => \core1|rd_val_2_r[21]~21_combout\);

-- Location: FF_X21_Y8_N13
\core1|rd_val_2_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[21]~21_combout\,
	asdata => \core1|rf_wd[21]~200_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(21));

-- Location: LCCOMB_X14_Y8_N8
\core1|alu_1|ShiftLeft0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~97_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(20))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(20),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(21),
	combout => \core1|alu_1|ShiftLeft0~97_combout\);

-- Location: FF_X23_Y9_N31
\core1|rf|RF_rtl_1_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[23]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(36));

-- Location: LCCOMB_X21_Y8_N8
\core1|rd_val_2_r[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[23]~23_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(36))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|rf|RF_rtl_1_bypass\(36),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a23\,
	combout => \core1|rd_val_2_r[23]~23_combout\);

-- Location: FF_X21_Y8_N9
\core1|rd_val_2_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[23]~23_combout\,
	asdata => \core1|rf_wd[23]~224_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(23));

-- Location: LCCOMB_X18_Y6_N24
\core1|alu_1|ShiftLeft0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~109_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(22)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(23),
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X18_Y6_N10
\core1|alu_1|ShiftLeft1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~120_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~109_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~97_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft0~97_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~109_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft0~97_combout\,
	datad => \core1|alu_1|ShiftLeft0~109_combout\,
	combout => \core1|alu_1|ShiftLeft1~120_combout\);

-- Location: LCCOMB_X15_Y9_N18
\core1|alu_1|ShiftLeft1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~85_combout\ = (\core1|alu_1|ShiftLeft1~84_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~84_combout\,
	datad => \core1|alu_1|ShiftLeft1~120_combout\,
	combout => \core1|alu_1|ShiftLeft1~85_combout\);

-- Location: LCCOMB_X16_Y6_N8
\core1|alu_1|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~2_combout\ = (\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~55_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftLeft1~55_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftLeft1~85_combout\,
	combout => \core1|alu_1|Selector0~2_combout\);

-- Location: LCCOMB_X18_Y6_N2
\core1|alu_1|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~4_combout\ = (\core1|alu_1|Selector0~3_combout\) # ((\core1|alu_1|Selector0~2_combout\) # ((\core1|alu_1|ShiftLeft0~145_combout\ & \core1|rd_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~145_combout\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|Selector0~3_combout\,
	datad => \core1|alu_1|Selector0~2_combout\,
	combout => \core1|alu_1|Selector0~4_combout\);

-- Location: LCCOMB_X18_Y6_N28
\core1|alu_1|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~5_combout\ = (\core1|instruction_2_r.opcode\(2) & (\core1|rs_val_2_r\(17) $ ((\core1|rs_val_2_r\(6))))) # (!\core1|instruction_2_r.opcode\(2) & (((\core1|alu_1|Selector0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|rs_val_2_r\(6),
	datad => \core1|alu_1|Selector0~4_combout\,
	combout => \core1|alu_1|Selector0~5_combout\);

-- Location: LCCOMB_X21_Y5_N2
\core1|alu_1|Selector0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~19_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector0~5_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & (((\core1|alu_1|Selector0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Selector0~8_combout\,
	datad => \core1|alu_1|Selector0~5_combout\,
	combout => \core1|alu_1|Selector0~19_combout\);

-- Location: LCCOMB_X21_Y5_N16
\core1|rf_wd[31]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~304_combout\ = (\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[33]~input_o\)) # (!\core1|is_load_op_2_r~q\ & (((\core1|instruction_2_r.opcode\(4)) # (\core1|alu_1|Selector0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[33]~input_o\,
	datac => \core1|instruction_2_r.opcode\(4),
	datad => \core1|alu_1|Selector0~19_combout\,
	combout => \core1|rf_wd[31]~304_combout\);

-- Location: LCCOMB_X21_Y5_N30
\core1|rf_wd[31]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~305_combout\ = (\core1|rf_wd[31]~303_combout\) # ((\core1|rf_wd[11]~37_combout\ & ((\core1|rf_wd[31]~304_combout\) # (!\core1|is_load_op_2_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|rf_wd[31]~303_combout\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[31]~304_combout\,
	combout => \core1|rf_wd[31]~305_combout\);

-- Location: LCCOMB_X12_Y5_N20
\core1|alu_1|Selector0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~16_combout\ = (!\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(31)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(31),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector0~16_combout\);

-- Location: LCCOMB_X25_Y5_N14
\core1|rf_wd[31]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~307_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|alu_1|Selector0~16_combout\) # ((!\core1|instruction_2_r.opcode\(4))))) # (!\core1|instruction_2_r.opcode\(3) & (((!\core1|instruction_2_r.opcode\(2) & 
-- !\core1|instruction_2_r.opcode\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector0~16_combout\,
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|rf_wd[31]~307_combout\);

-- Location: LCCOMB_X14_Y5_N26
\core1|alu_1|Selector0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~15_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (!\core1|rs_val_2_r\(31) & !\core1|rd_val_2_r\(31))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(31) & 
-- \core1|rd_val_2_r\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|Selector0~15_combout\);

-- Location: LCCOMB_X19_Y6_N26
\core1|alu_1|Selector0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~13_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(31)) # (\core1|rd_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|Selector0~13_combout\);

-- Location: LCCOMB_X19_Y6_N24
\core1|alu_1|Selector0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~14_combout\ = (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector0~13_combout\) # ((\core1|rd_val_2_r\(31) & \core1|alu_1|ShiftLeft0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|ShiftLeft0~145_combout\,
	datac => \core1|alu_1|Selector0~13_combout\,
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector0~14_combout\);

-- Location: LCCOMB_X19_Y5_N16
\core1|alu_1|Selector0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~9_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & \core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rs_val_2_r\(31),
	combout => \core1|alu_1|Selector0~9_combout\);

-- Location: LCCOMB_X14_Y5_N28
\core1|rf|RF_rtl_0_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[31]~feeder_combout\ = \core1|rf_wd[18]~161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~161_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X14_Y5_N29
\core1|rf|RF_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(31));

-- Location: LCCOMB_X14_Y5_N4
\core1|rs_val_2_r[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[18]~18_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(31))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(31),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a18\,
	combout => \core1|rs_val_2_r[18]~18_combout\);

-- Location: FF_X14_Y5_N5
\core1|rs_val_2_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[18]~18_combout\,
	asdata => \core1|rf_wd[18]~161_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(18));

-- Location: LCCOMB_X22_Y7_N28
\core1|rf|RF_rtl_0_bypass[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[29]~feeder_combout\ = \core1|rf_wd[16]~137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~137_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X22_Y7_N29
\core1|rf|RF_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(29));

-- Location: LCCOMB_X22_Y7_N22
\core1|rs_val_2_r[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[16]~16_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(29)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a16\,
	datab => \core1|rf|RF_rtl_0_bypass\(29),
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[16]~16_combout\);

-- Location: FF_X22_Y7_N23
\core1|rs_val_2_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[16]~16_combout\,
	asdata => \core1|rf_wd[16]~137_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(16));

-- Location: LCCOMB_X18_Y9_N4
\core1|alu_1|Selector31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~2_combout\ = (\core1|rs_val_2_r\(4) & (\core1|rs_val_2_r\(3) & \core1|alu_1|Add2~0_combout\)) # (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & !\core1|alu_1|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|Selector31~2_combout\);

-- Location: LCCOMB_X16_Y12_N30
\core1|alu_1|ShiftRight2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~94_combout\ = (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(31) & !\core1|rs_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight2~94_combout\);

-- Location: LCCOMB_X16_Y7_N4
\core1|alu_1|ShiftLeft0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~8_combout\ = (\core1|rs_val_2_r\(2)) # ((\core1|rs_val_2_r\(0) & !\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X22_Y9_N20
\core1|alu_1|ShiftLeft0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~146_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & (\core1|rd_val_2_r\(31) & ((!\core1|alu_1|ShiftLeft0~8_combout\)))) # (!\core1|alu_1|ShiftRight0~21_combout\ & (((\core1|alu_1|ShiftLeft0~137_combout\) # 
-- (\core1|alu_1|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|ShiftLeft0~137_combout\,
	datac => \core1|alu_1|ShiftRight0~21_combout\,
	datad => \core1|alu_1|ShiftLeft0~8_combout\,
	combout => \core1|alu_1|ShiftLeft0~146_combout\);

-- Location: LCCOMB_X18_Y6_N22
\core1|alu_1|ShiftLeft0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~128_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~119_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~119_combout\,
	datad => \core1|alu_1|ShiftLeft0~127_combout\,
	combout => \core1|alu_1|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X22_Y9_N26
\core1|alu_1|ShiftLeft0~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~147_combout\ = (\core1|alu_1|ShiftLeft0~8_combout\ & ((\core1|alu_1|ShiftLeft0~146_combout\ & ((\core1|alu_1|ShiftLeft0~128_combout\))) # (!\core1|alu_1|ShiftLeft0~146_combout\ & (\core1|rd_val_2_r\(30))))) # 
-- (!\core1|alu_1|ShiftLeft0~8_combout\ & (\core1|alu_1|ShiftLeft0~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~8_combout\,
	datab => \core1|alu_1|ShiftLeft0~146_combout\,
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|alu_1|ShiftLeft0~128_combout\,
	combout => \core1|alu_1|ShiftLeft0~147_combout\);

-- Location: LCCOMB_X17_Y10_N8
\core1|alu_1|ShiftLeft0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~59_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~39_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~58_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~39_combout\,
	combout => \core1|alu_1|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X18_Y12_N6
\core1|alu_1|ShiftLeft0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~67_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~49_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~49_combout\,
	datad => \core1|alu_1|ShiftLeft0~66_combout\,
	combout => \core1|alu_1|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X22_Y9_N24
\core1|alu_1|ShiftLeft0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~68_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~59_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~59_combout\,
	datad => \core1|alu_1|ShiftLeft0~67_combout\,
	combout => \core1|alu_1|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X22_Y9_N8
\core1|alu_1|ShiftLeft0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~148_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~68_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~147_combout\,
	datad => \core1|alu_1|ShiftLeft0~68_combout\,
	combout => \core1|alu_1|ShiftLeft0~148_combout\);

-- Location: LCCOMB_X22_Y12_N18
\core1|alu_1|ShiftLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~29_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~21_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~28_combout\,
	datac => \core1|alu_1|ShiftLeft0~21_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X22_Y12_N12
\core1|alu_1|ShiftLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~16_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~10_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~10_combout\,
	datad => \core1|alu_1|ShiftLeft0~15_combout\,
	combout => \core1|alu_1|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X22_Y12_N14
\core1|alu_1|ShiftLeft0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~31_combout\ = (\core1|alu_1|ShiftLeft0~29_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~29_combout\,
	datad => \core1|alu_1|ShiftLeft0~16_combout\,
	combout => \core1|alu_1|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X18_Y6_N14
\core1|alu_1|ShiftLeft0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~110_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~97_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~109_combout\,
	datac => \core1|alu_1|ShiftLeft0~97_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X22_Y12_N16
\core1|alu_1|ShiftLeft0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~108_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~75_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|alu_1|ShiftLeft0~75_combout\,
	combout => \core1|alu_1|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X22_Y12_N6
\core1|alu_1|ShiftLeft0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~111_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~108_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~110_combout\,
	datad => \core1|alu_1|ShiftLeft0~108_combout\,
	combout => \core1|alu_1|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X22_Y12_N20
\core1|alu_1|ShiftLeft0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~112_combout\ = (\core1|alu_1|ShiftLeft0~111_combout\) # ((\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~31_combout\,
	datad => \core1|alu_1|ShiftLeft0~111_combout\,
	combout => \core1|alu_1|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X22_Y9_N2
\core1|alu_1|ShiftLeft0~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~149_combout\ = (\core1|alu_1|ShiftLeft0~148_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~148_combout\,
	datad => \core1|alu_1|ShiftLeft0~112_combout\,
	combout => \core1|alu_1|ShiftLeft0~149_combout\);

-- Location: LCCOMB_X22_Y9_N16
\core1|alu_1|Selector0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~10_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|ShiftLeft0~149_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftRight2~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datab => \core1|alu_1|ShiftRight2~94_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftLeft0~149_combout\,
	combout => \core1|alu_1|Selector0~10_combout\);

-- Location: LCCOMB_X22_Y9_N6
\core1|alu_1|Selector0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~11_combout\ = (\core1|alu_1|Selector0~10_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(16),
	datad => \core1|alu_1|Selector0~10_combout\,
	combout => \core1|alu_1|Selector0~11_combout\);

-- Location: LCCOMB_X22_Y5_N28
\core1|alu_1|Selector0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~12_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Selector0~9_combout\) # ((!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|Selector0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector0~9_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|Selector0~11_combout\,
	combout => \core1|alu_1|Selector0~12_combout\);

-- Location: LCCOMB_X21_Y5_N4
\core1|rf_wd[31]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~306_combout\ = (\core1|instruction_2_r.opcode\(4) & (((\core1|alu_1|Selector0~12_combout\)))) # (!\core1|instruction_2_r.opcode\(4) & ((\core1|alu_1|Selector0~15_combout\) # ((\core1|alu_1|Selector0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector0~15_combout\,
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector0~14_combout\,
	datad => \core1|alu_1|Selector0~12_combout\,
	combout => \core1|rf_wd[31]~306_combout\);

-- Location: LCCOMB_X22_Y8_N8
\core1|rf|RF_rtl_0_bypass[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[43]~feeder_combout\ = \core1|rf_wd[30]~302_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~302_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[43]~feeder_combout\);

-- Location: FF_X22_Y8_N9
\core1|rf|RF_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(43));

-- Location: LCCOMB_X23_Y6_N22
\core1|rs_val_2_r[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[30]~30_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(43)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a30\,
	datad => \core1|rf|RF_rtl_0_bypass\(43),
	combout => \core1|rs_val_2_r[30]~30_combout\);

-- Location: FF_X23_Y6_N23
\core1|rs_val_2_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[30]~30_combout\,
	asdata => \core1|rf_wd[30]~302_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(30));

-- Location: LCCOMB_X18_Y11_N26
\core1|rf|RF_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[40]~feeder_combout\ = \core1|rf_wd[27]~271_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~271_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[40]~feeder_combout\);

-- Location: FF_X18_Y11_N27
\core1|rf|RF_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(40));

-- Location: LCCOMB_X17_Y11_N16
\core1|rs_val_2_r[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[27]~27_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(40))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(40),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a27\,
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[27]~27_combout\);

-- Location: FF_X17_Y11_N17
\core1|rs_val_2_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[27]~27_combout\,
	asdata => \core1|rf_wd[27]~271_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(27));

-- Location: LCCOMB_X16_Y5_N26
\core1|rf|RF_rtl_0_bypass[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[39]~feeder_combout\ = \core1|rf_wd[26]~260_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~260_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[39]~feeder_combout\);

-- Location: FF_X16_Y5_N27
\core1|rf|RF_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(39));

-- Location: LCCOMB_X16_Y5_N0
\core1|rs_val_2_r[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[26]~26_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(39))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(39),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a26\,
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[26]~26_combout\);

-- Location: FF_X16_Y5_N1
\core1|rs_val_2_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[26]~26_combout\,
	asdata => \core1|rf_wd[26]~260_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(26));

-- Location: LCCOMB_X19_Y7_N26
\core1|rf|RF_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[38]~feeder_combout\ = \core1|rf_wd[25]~248_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~248_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X19_Y7_N27
\core1|rf|RF_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(38));

-- Location: LCCOMB_X12_Y7_N8
\core1|rs_val_2_r[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[25]~25_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(38)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a25\,
	datab => \core1|rf|RF_rtl_0_bypass\(38),
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[25]~25_combout\);

-- Location: FF_X12_Y7_N9
\core1|rs_val_2_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[25]~25_combout\,
	asdata => \core1|rf_wd[25]~248_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(25));

-- Location: LCCOMB_X18_Y11_N8
\core1|rf|RF_rtl_0_bypass[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[37]~feeder_combout\ = \core1|rf_wd[24]~236_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~236_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[37]~feeder_combout\);

-- Location: FF_X18_Y11_N9
\core1|rf|RF_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(37));

-- Location: LCCOMB_X23_Y11_N16
\core1|rs_val_2_r[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[24]~24_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(37))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(37),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a24\,
	combout => \core1|rs_val_2_r[24]~24_combout\);

-- Location: FF_X23_Y11_N17
\core1|rs_val_2_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[24]~24_combout\,
	asdata => \core1|rf_wd[24]~236_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(24));

-- Location: FF_X14_Y6_N15
\core1|rf|RF_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~212_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(35));

-- Location: LCCOMB_X14_Y5_N12
\core1|rs_val_2_r[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[22]~22_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(35)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a22\,
	datad => \core1|rf|RF_rtl_0_bypass\(35),
	combout => \core1|rs_val_2_r[22]~22_combout\);

-- Location: FF_X14_Y5_N13
\core1|rs_val_2_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[22]~22_combout\,
	asdata => \core1|rf_wd[22]~212_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(22));

-- Location: LCCOMB_X14_Y8_N26
\core1|rf|RF_rtl_0_bypass[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[33]~feeder_combout\ = \core1|rf_wd[20]~187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~187_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[33]~feeder_combout\);

-- Location: FF_X14_Y8_N27
\core1|rf|RF_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(33));

-- Location: LCCOMB_X14_Y5_N2
\core1|rs_val_2_r[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[20]~20_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(33))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(33),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a20\,
	combout => \core1|rs_val_2_r[20]~20_combout\);

-- Location: FF_X14_Y5_N3
\core1|rs_val_2_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[20]~20_combout\,
	asdata => \core1|rf_wd[20]~187_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(20));

-- Location: LCCOMB_X21_Y5_N28
\core1|rf|RF_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[32]~feeder_combout\ = \core1|rf_wd[19]~173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~173_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X21_Y5_N29
\core1|rf|RF_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(32));

-- Location: LCCOMB_X21_Y5_N22
\core1|rs_val_2_r[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[19]~19_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(32)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a19\,
	datab => \core1|rf|RF_rtl_0_bypass\(32),
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[19]~19_combout\);

-- Location: FF_X21_Y5_N23
\core1|rs_val_2_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[19]~19_combout\,
	asdata => \core1|rf_wd[19]~173_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(19));

-- Location: LCCOMB_X21_Y9_N30
\core1|rf|RF_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[28]~feeder_combout\ = \core1|rf_wd[15]~124_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~124_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X21_Y9_N31
\core1|rf|RF_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(28));

-- Location: LCCOMB_X25_Y9_N16
\core1|rs_val_2_r[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[15]~15_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(28))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(28),
	datab => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a15\,
	combout => \core1|rs_val_2_r[15]~15_combout\);

-- Location: FF_X25_Y9_N17
\core1|rs_val_2_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[15]~15_combout\,
	asdata => \core1|rf_wd[15]~124_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(15));

-- Location: FF_X19_Y11_N1
\core1|rf|RF_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~97_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(26));

-- Location: LCCOMB_X23_Y11_N20
\core1|rs_val_2_r[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[13]~13_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(26))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(26),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a13\,
	combout => \core1|rs_val_2_r[13]~13_combout\);

-- Location: FF_X23_Y11_N21
\core1|rs_val_2_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[13]~13_combout\,
	asdata => \core1|rf_wd[13]~97_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(13));

-- Location: LCCOMB_X21_Y12_N30
\core1|rf|RF_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\ = \core1|rf_wd[11]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~72_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X21_Y12_N31
\core1|rf|RF_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(24));

-- Location: LCCOMB_X21_Y12_N8
\core1|rs_val_2_r[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[11]~11_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(24))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(24),
	datab => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a11\,
	combout => \core1|rs_val_2_r[11]~11_combout\);

-- Location: FF_X21_Y12_N9
\core1|rs_val_2_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[11]~11_combout\,
	asdata => \core1|rf_wd[11]~72_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(11));

-- Location: LCCOMB_X21_Y5_N14
\core1|rf|RF_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[23]~feeder_combout\ = \core1|rf_wd[10]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~60_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X21_Y5_N15
\core1|rf|RF_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(23));

-- Location: LCCOMB_X21_Y5_N0
\core1|rs_val_2_r[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[10]~10_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(23))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(23),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a10\,
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[10]~10_combout\);

-- Location: FF_X21_Y5_N1
\core1|rs_val_2_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[10]~10_combout\,
	asdata => \core1|rf_wd[10]~60_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(10));

-- Location: LCCOMB_X20_Y5_N22
\core1|rf|RF_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[22]~feeder_combout\ = \core1|rf_wd[9]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~57_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X20_Y5_N23
\core1|rf|RF_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(22));

-- Location: LCCOMB_X20_Y5_N8
\core1|rs_val_2_r[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[9]~9_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(22))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(22),
	datab => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a9\,
	combout => \core1|rs_val_2_r[9]~9_combout\);

-- Location: FF_X20_Y5_N9
\core1|rs_val_2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[9]~9_combout\,
	asdata => \core1|rf_wd[9]~57_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(9));

-- Location: LCCOMB_X23_Y9_N28
\core1|rf|RF_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\ = \core1|rf_wd[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~55_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X23_Y9_N29
\core1|rf|RF_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(21));

-- Location: LCCOMB_X23_Y9_N12
\core1|rs_val_2_r[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[8]~8_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(21)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a8\,
	datab => \core1|rf|RF_rtl_0_bypass\(21),
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[8]~8_combout\);

-- Location: FF_X23_Y9_N13
\core1|rs_val_2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[8]~8_combout\,
	asdata => \core1|rf_wd[8]~55_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(8));

-- Location: LCCOMB_X23_Y5_N30
\core1|rf|RF_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[20]~feeder_combout\ = \core1|rf_wd[7]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~53_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X23_Y5_N31
\core1|rf|RF_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(20));

-- Location: LCCOMB_X22_Y5_N0
\core1|rs_val_2_r[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[7]~7_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(20)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a7\,
	datab => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_0_bypass\(20),
	combout => \core1|rs_val_2_r[7]~7_combout\);

-- Location: FF_X22_Y5_N1
\core1|rs_val_2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[7]~7_combout\,
	asdata => \core1|rf_wd[7]~53_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(7));

-- Location: LCCOMB_X15_Y6_N0
\core1|alu_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~0_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(0) $ (VCC))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(0) & VCC))
-- \core1|alu_1|Add0~1\ = CARRY((\core1|rs_val_2_r\(0) & \core1|rd_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(0),
	datad => VCC,
	combout => \core1|alu_1|Add0~0_combout\,
	cout => \core1|alu_1|Add0~1\);

-- Location: LCCOMB_X15_Y6_N2
\core1|alu_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~2_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(1) & (\core1|alu_1|Add0~1\ & VCC)) # (!\core1|rd_val_2_r\(1) & (!\core1|alu_1|Add0~1\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(1) & (!\core1|alu_1|Add0~1\)) # 
-- (!\core1|rd_val_2_r\(1) & ((\core1|alu_1|Add0~1\) # (GND)))))
-- \core1|alu_1|Add0~3\ = CARRY((\core1|rs_val_2_r\(1) & (!\core1|rd_val_2_r\(1) & !\core1|alu_1|Add0~1\)) # (!\core1|rs_val_2_r\(1) & ((!\core1|alu_1|Add0~1\) # (!\core1|rd_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rd_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|Add0~1\,
	combout => \core1|alu_1|Add0~2_combout\,
	cout => \core1|alu_1|Add0~3\);

-- Location: LCCOMB_X15_Y6_N4
\core1|alu_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~4_combout\ = ((\core1|rd_val_2_r\(2) $ (\core1|rs_val_2_r\(2) $ (!\core1|alu_1|Add0~3\)))) # (GND)
-- \core1|alu_1|Add0~5\ = CARRY((\core1|rd_val_2_r\(2) & ((\core1|rs_val_2_r\(2)) # (!\core1|alu_1|Add0~3\))) # (!\core1|rd_val_2_r\(2) & (\core1|rs_val_2_r\(2) & !\core1|alu_1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datab => \core1|rs_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|Add0~3\,
	combout => \core1|alu_1|Add0~4_combout\,
	cout => \core1|alu_1|Add0~5\);

-- Location: LCCOMB_X15_Y6_N6
\core1|alu_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~6_combout\ = (\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|Add0~5\ & VCC)) # (!\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add0~5\)))) # (!\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add0~5\)) # 
-- (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|Add0~5\) # (GND)))))
-- \core1|alu_1|Add0~7\ = CARRY((\core1|rd_val_2_r\(3) & (!\core1|rs_val_2_r\(3) & !\core1|alu_1|Add0~5\)) # (!\core1|rd_val_2_r\(3) & ((!\core1|alu_1|Add0~5\) # (!\core1|rs_val_2_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(3),
	datab => \core1|rs_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|Add0~5\,
	combout => \core1|alu_1|Add0~6_combout\,
	cout => \core1|alu_1|Add0~7\);

-- Location: LCCOMB_X15_Y6_N8
\core1|alu_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~8_combout\ = ((\core1|rd_val_2_r\(4) $ (\core1|rs_val_2_r\(4) $ (!\core1|alu_1|Add0~7\)))) # (GND)
-- \core1|alu_1|Add0~9\ = CARRY((\core1|rd_val_2_r\(4) & ((\core1|rs_val_2_r\(4)) # (!\core1|alu_1|Add0~7\))) # (!\core1|rd_val_2_r\(4) & (\core1|rs_val_2_r\(4) & !\core1|alu_1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rs_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|Add0~7\,
	combout => \core1|alu_1|Add0~8_combout\,
	cout => \core1|alu_1|Add0~9\);

-- Location: LCCOMB_X15_Y6_N10
\core1|alu_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~10_combout\ = (\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5) & (\core1|alu_1|Add0~9\ & VCC)) # (!\core1|rd_val_2_r\(5) & (!\core1|alu_1|Add0~9\)))) # (!\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5) & (!\core1|alu_1|Add0~9\)) # 
-- (!\core1|rd_val_2_r\(5) & ((\core1|alu_1|Add0~9\) # (GND)))))
-- \core1|alu_1|Add0~11\ = CARRY((\core1|rs_val_2_r\(5) & (!\core1|rd_val_2_r\(5) & !\core1|alu_1|Add0~9\)) # (!\core1|rs_val_2_r\(5) & ((!\core1|alu_1|Add0~9\) # (!\core1|rd_val_2_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|rd_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|Add0~9\,
	combout => \core1|alu_1|Add0~10_combout\,
	cout => \core1|alu_1|Add0~11\);

-- Location: LCCOMB_X15_Y6_N12
\core1|alu_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~12_combout\ = ((\core1|rd_val_2_r\(6) $ (\core1|rs_val_2_r\(6) $ (!\core1|alu_1|Add0~11\)))) # (GND)
-- \core1|alu_1|Add0~13\ = CARRY((\core1|rd_val_2_r\(6) & ((\core1|rs_val_2_r\(6)) # (!\core1|alu_1|Add0~11\))) # (!\core1|rd_val_2_r\(6) & (\core1|rs_val_2_r\(6) & !\core1|alu_1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(6),
	datab => \core1|rs_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|Add0~11\,
	combout => \core1|alu_1|Add0~12_combout\,
	cout => \core1|alu_1|Add0~13\);

-- Location: LCCOMB_X15_Y6_N14
\core1|alu_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~14_combout\ = (\core1|rd_val_2_r\(7) & ((\core1|rs_val_2_r\(7) & (\core1|alu_1|Add0~13\ & VCC)) # (!\core1|rs_val_2_r\(7) & (!\core1|alu_1|Add0~13\)))) # (!\core1|rd_val_2_r\(7) & ((\core1|rs_val_2_r\(7) & (!\core1|alu_1|Add0~13\)) # 
-- (!\core1|rs_val_2_r\(7) & ((\core1|alu_1|Add0~13\) # (GND)))))
-- \core1|alu_1|Add0~15\ = CARRY((\core1|rd_val_2_r\(7) & (!\core1|rs_val_2_r\(7) & !\core1|alu_1|Add0~13\)) # (!\core1|rd_val_2_r\(7) & ((!\core1|alu_1|Add0~13\) # (!\core1|rs_val_2_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|Add0~13\,
	combout => \core1|alu_1|Add0~14_combout\,
	cout => \core1|alu_1|Add0~15\);

-- Location: LCCOMB_X15_Y6_N16
\core1|alu_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~16_combout\ = ((\core1|rd_val_2_r\(8) $ (\core1|rs_val_2_r\(8) $ (!\core1|alu_1|Add0~15\)))) # (GND)
-- \core1|alu_1|Add0~17\ = CARRY((\core1|rd_val_2_r\(8) & ((\core1|rs_val_2_r\(8)) # (!\core1|alu_1|Add0~15\))) # (!\core1|rd_val_2_r\(8) & (\core1|rs_val_2_r\(8) & !\core1|alu_1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(8),
	datab => \core1|rs_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|Add0~15\,
	combout => \core1|alu_1|Add0~16_combout\,
	cout => \core1|alu_1|Add0~17\);

-- Location: LCCOMB_X15_Y6_N18
\core1|alu_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~18_combout\ = (\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9) & (\core1|alu_1|Add0~17\ & VCC)) # (!\core1|rs_val_2_r\(9) & (!\core1|alu_1|Add0~17\)))) # (!\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9) & (!\core1|alu_1|Add0~17\)) # 
-- (!\core1|rs_val_2_r\(9) & ((\core1|alu_1|Add0~17\) # (GND)))))
-- \core1|alu_1|Add0~19\ = CARRY((\core1|rd_val_2_r\(9) & (!\core1|rs_val_2_r\(9) & !\core1|alu_1|Add0~17\)) # (!\core1|rd_val_2_r\(9) & ((!\core1|alu_1|Add0~17\) # (!\core1|rs_val_2_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rs_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|Add0~17\,
	combout => \core1|alu_1|Add0~18_combout\,
	cout => \core1|alu_1|Add0~19\);

-- Location: LCCOMB_X15_Y6_N20
\core1|alu_1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~20_combout\ = ((\core1|rs_val_2_r\(10) $ (\core1|rd_val_2_r\(10) $ (!\core1|alu_1|Add0~19\)))) # (GND)
-- \core1|alu_1|Add0~21\ = CARRY((\core1|rs_val_2_r\(10) & ((\core1|rd_val_2_r\(10)) # (!\core1|alu_1|Add0~19\))) # (!\core1|rs_val_2_r\(10) & (\core1|rd_val_2_r\(10) & !\core1|alu_1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rd_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|Add0~19\,
	combout => \core1|alu_1|Add0~20_combout\,
	cout => \core1|alu_1|Add0~21\);

-- Location: LCCOMB_X15_Y6_N22
\core1|alu_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~22_combout\ = (\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11) & (\core1|alu_1|Add0~21\ & VCC)) # (!\core1|rs_val_2_r\(11) & (!\core1|alu_1|Add0~21\)))) # (!\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11) & (!\core1|alu_1|Add0~21\)) 
-- # (!\core1|rs_val_2_r\(11) & ((\core1|alu_1|Add0~21\) # (GND)))))
-- \core1|alu_1|Add0~23\ = CARRY((\core1|rd_val_2_r\(11) & (!\core1|rs_val_2_r\(11) & !\core1|alu_1|Add0~21\)) # (!\core1|rd_val_2_r\(11) & ((!\core1|alu_1|Add0~21\) # (!\core1|rs_val_2_r\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datab => \core1|rs_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|Add0~21\,
	combout => \core1|alu_1|Add0~22_combout\,
	cout => \core1|alu_1|Add0~23\);

-- Location: LCCOMB_X15_Y6_N24
\core1|alu_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~24_combout\ = ((\core1|rd_val_2_r\(12) $ (\core1|rs_val_2_r\(12) $ (!\core1|alu_1|Add0~23\)))) # (GND)
-- \core1|alu_1|Add0~25\ = CARRY((\core1|rd_val_2_r\(12) & ((\core1|rs_val_2_r\(12)) # (!\core1|alu_1|Add0~23\))) # (!\core1|rd_val_2_r\(12) & (\core1|rs_val_2_r\(12) & !\core1|alu_1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datab => \core1|rs_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|Add0~23\,
	combout => \core1|alu_1|Add0~24_combout\,
	cout => \core1|alu_1|Add0~25\);

-- Location: LCCOMB_X15_Y6_N26
\core1|alu_1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~26_combout\ = (\core1|rs_val_2_r\(13) & ((\core1|rd_val_2_r\(13) & (\core1|alu_1|Add0~25\ & VCC)) # (!\core1|rd_val_2_r\(13) & (!\core1|alu_1|Add0~25\)))) # (!\core1|rs_val_2_r\(13) & ((\core1|rd_val_2_r\(13) & (!\core1|alu_1|Add0~25\)) 
-- # (!\core1|rd_val_2_r\(13) & ((\core1|alu_1|Add0~25\) # (GND)))))
-- \core1|alu_1|Add0~27\ = CARRY((\core1|rs_val_2_r\(13) & (!\core1|rd_val_2_r\(13) & !\core1|alu_1|Add0~25\)) # (!\core1|rs_val_2_r\(13) & ((!\core1|alu_1|Add0~25\) # (!\core1|rd_val_2_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datab => \core1|rd_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|Add0~25\,
	combout => \core1|alu_1|Add0~26_combout\,
	cout => \core1|alu_1|Add0~27\);

-- Location: LCCOMB_X15_Y6_N28
\core1|alu_1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~28_combout\ = ((\core1|rd_val_2_r\(14) $ (\core1|rs_val_2_r\(14) $ (!\core1|alu_1|Add0~27\)))) # (GND)
-- \core1|alu_1|Add0~29\ = CARRY((\core1|rd_val_2_r\(14) & ((\core1|rs_val_2_r\(14)) # (!\core1|alu_1|Add0~27\))) # (!\core1|rd_val_2_r\(14) & (\core1|rs_val_2_r\(14) & !\core1|alu_1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rs_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|Add0~27\,
	combout => \core1|alu_1|Add0~28_combout\,
	cout => \core1|alu_1|Add0~29\);

-- Location: LCCOMB_X15_Y6_N30
\core1|alu_1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~30_combout\ = (\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15) & (\core1|alu_1|Add0~29\ & VCC)) # (!\core1|rd_val_2_r\(15) & (!\core1|alu_1|Add0~29\)))) # (!\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15) & (!\core1|alu_1|Add0~29\)) 
-- # (!\core1|rd_val_2_r\(15) & ((\core1|alu_1|Add0~29\) # (GND)))))
-- \core1|alu_1|Add0~31\ = CARRY((\core1|rs_val_2_r\(15) & (!\core1|rd_val_2_r\(15) & !\core1|alu_1|Add0~29\)) # (!\core1|rs_val_2_r\(15) & ((!\core1|alu_1|Add0~29\) # (!\core1|rd_val_2_r\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datab => \core1|rd_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|Add0~29\,
	combout => \core1|alu_1|Add0~30_combout\,
	cout => \core1|alu_1|Add0~31\);

-- Location: LCCOMB_X15_Y5_N0
\core1|alu_1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~32_combout\ = ((\core1|rs_val_2_r\(16) $ (\core1|rd_val_2_r\(16) $ (!\core1|alu_1|Add0~31\)))) # (GND)
-- \core1|alu_1|Add0~33\ = CARRY((\core1|rs_val_2_r\(16) & ((\core1|rd_val_2_r\(16)) # (!\core1|alu_1|Add0~31\))) # (!\core1|rs_val_2_r\(16) & (\core1|rd_val_2_r\(16) & !\core1|alu_1|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \core1|rd_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|Add0~31\,
	combout => \core1|alu_1|Add0~32_combout\,
	cout => \core1|alu_1|Add0~33\);

-- Location: LCCOMB_X15_Y5_N2
\core1|alu_1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~34_combout\ = (\core1|rd_val_2_r\(17) & ((\core1|rs_val_2_r\(17) & (\core1|alu_1|Add0~33\ & VCC)) # (!\core1|rs_val_2_r\(17) & (!\core1|alu_1|Add0~33\)))) # (!\core1|rd_val_2_r\(17) & ((\core1|rs_val_2_r\(17) & (!\core1|alu_1|Add0~33\)) 
-- # (!\core1|rs_val_2_r\(17) & ((\core1|alu_1|Add0~33\) # (GND)))))
-- \core1|alu_1|Add0~35\ = CARRY((\core1|rd_val_2_r\(17) & (!\core1|rs_val_2_r\(17) & !\core1|alu_1|Add0~33\)) # (!\core1|rd_val_2_r\(17) & ((!\core1|alu_1|Add0~33\) # (!\core1|rs_val_2_r\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(17),
	datab => \core1|rs_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|Add0~33\,
	combout => \core1|alu_1|Add0~34_combout\,
	cout => \core1|alu_1|Add0~35\);

-- Location: LCCOMB_X15_Y5_N4
\core1|alu_1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~36_combout\ = ((\core1|rd_val_2_r\(18) $ (\core1|rs_val_2_r\(18) $ (!\core1|alu_1|Add0~35\)))) # (GND)
-- \core1|alu_1|Add0~37\ = CARRY((\core1|rd_val_2_r\(18) & ((\core1|rs_val_2_r\(18)) # (!\core1|alu_1|Add0~35\))) # (!\core1|rd_val_2_r\(18) & (\core1|rs_val_2_r\(18) & !\core1|alu_1|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datab => \core1|rs_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|Add0~35\,
	combout => \core1|alu_1|Add0~36_combout\,
	cout => \core1|alu_1|Add0~37\);

-- Location: LCCOMB_X15_Y5_N6
\core1|alu_1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~38_combout\ = (\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19) & (\core1|alu_1|Add0~37\ & VCC)) # (!\core1|rd_val_2_r\(19) & (!\core1|alu_1|Add0~37\)))) # (!\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19) & (!\core1|alu_1|Add0~37\)) 
-- # (!\core1|rd_val_2_r\(19) & ((\core1|alu_1|Add0~37\) # (GND)))))
-- \core1|alu_1|Add0~39\ = CARRY((\core1|rs_val_2_r\(19) & (!\core1|rd_val_2_r\(19) & !\core1|alu_1|Add0~37\)) # (!\core1|rs_val_2_r\(19) & ((!\core1|alu_1|Add0~37\) # (!\core1|rd_val_2_r\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rd_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|Add0~37\,
	combout => \core1|alu_1|Add0~38_combout\,
	cout => \core1|alu_1|Add0~39\);

-- Location: LCCOMB_X15_Y5_N8
\core1|alu_1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~40_combout\ = ((\core1|rs_val_2_r\(20) $ (\core1|rd_val_2_r\(20) $ (!\core1|alu_1|Add0~39\)))) # (GND)
-- \core1|alu_1|Add0~41\ = CARRY((\core1|rs_val_2_r\(20) & ((\core1|rd_val_2_r\(20)) # (!\core1|alu_1|Add0~39\))) # (!\core1|rs_val_2_r\(20) & (\core1|rd_val_2_r\(20) & !\core1|alu_1|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rd_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|Add0~39\,
	combout => \core1|alu_1|Add0~40_combout\,
	cout => \core1|alu_1|Add0~41\);

-- Location: LCCOMB_X15_Y5_N10
\core1|alu_1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~42_combout\ = (\core1|rs_val_2_r\(21) & ((\core1|rd_val_2_r\(21) & (\core1|alu_1|Add0~41\ & VCC)) # (!\core1|rd_val_2_r\(21) & (!\core1|alu_1|Add0~41\)))) # (!\core1|rs_val_2_r\(21) & ((\core1|rd_val_2_r\(21) & (!\core1|alu_1|Add0~41\)) 
-- # (!\core1|rd_val_2_r\(21) & ((\core1|alu_1|Add0~41\) # (GND)))))
-- \core1|alu_1|Add0~43\ = CARRY((\core1|rs_val_2_r\(21) & (!\core1|rd_val_2_r\(21) & !\core1|alu_1|Add0~41\)) # (!\core1|rs_val_2_r\(21) & ((!\core1|alu_1|Add0~41\) # (!\core1|rd_val_2_r\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|rd_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|Add0~41\,
	combout => \core1|alu_1|Add0~42_combout\,
	cout => \core1|alu_1|Add0~43\);

-- Location: LCCOMB_X15_Y5_N12
\core1|alu_1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~44_combout\ = ((\core1|rs_val_2_r\(22) $ (\core1|rd_val_2_r\(22) $ (!\core1|alu_1|Add0~43\)))) # (GND)
-- \core1|alu_1|Add0~45\ = CARRY((\core1|rs_val_2_r\(22) & ((\core1|rd_val_2_r\(22)) # (!\core1|alu_1|Add0~43\))) # (!\core1|rs_val_2_r\(22) & (\core1|rd_val_2_r\(22) & !\core1|alu_1|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datab => \core1|rd_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|Add0~43\,
	combout => \core1|alu_1|Add0~44_combout\,
	cout => \core1|alu_1|Add0~45\);

-- Location: LCCOMB_X15_Y5_N14
\core1|alu_1|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~46_combout\ = (\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23) & (\core1|alu_1|Add0~45\ & VCC)) # (!\core1|rd_val_2_r\(23) & (!\core1|alu_1|Add0~45\)))) # (!\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23) & (!\core1|alu_1|Add0~45\)) 
-- # (!\core1|rd_val_2_r\(23) & ((\core1|alu_1|Add0~45\) # (GND)))))
-- \core1|alu_1|Add0~47\ = CARRY((\core1|rs_val_2_r\(23) & (!\core1|rd_val_2_r\(23) & !\core1|alu_1|Add0~45\)) # (!\core1|rs_val_2_r\(23) & ((!\core1|alu_1|Add0~45\) # (!\core1|rd_val_2_r\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|Add0~45\,
	combout => \core1|alu_1|Add0~46_combout\,
	cout => \core1|alu_1|Add0~47\);

-- Location: LCCOMB_X15_Y5_N16
\core1|alu_1|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~48_combout\ = ((\core1|rd_val_2_r\(24) $ (\core1|rs_val_2_r\(24) $ (!\core1|alu_1|Add0~47\)))) # (GND)
-- \core1|alu_1|Add0~49\ = CARRY((\core1|rd_val_2_r\(24) & ((\core1|rs_val_2_r\(24)) # (!\core1|alu_1|Add0~47\))) # (!\core1|rd_val_2_r\(24) & (\core1|rs_val_2_r\(24) & !\core1|alu_1|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|rs_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|Add0~47\,
	combout => \core1|alu_1|Add0~48_combout\,
	cout => \core1|alu_1|Add0~49\);

-- Location: LCCOMB_X15_Y5_N18
\core1|alu_1|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~50_combout\ = (\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25) & (\core1|alu_1|Add0~49\ & VCC)) # (!\core1|rs_val_2_r\(25) & (!\core1|alu_1|Add0~49\)))) # (!\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25) & (!\core1|alu_1|Add0~49\)) 
-- # (!\core1|rs_val_2_r\(25) & ((\core1|alu_1|Add0~49\) # (GND)))))
-- \core1|alu_1|Add0~51\ = CARRY((\core1|rd_val_2_r\(25) & (!\core1|rs_val_2_r\(25) & !\core1|alu_1|Add0~49\)) # (!\core1|rd_val_2_r\(25) & ((!\core1|alu_1|Add0~49\) # (!\core1|rs_val_2_r\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(25),
	datab => \core1|rs_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|Add0~49\,
	combout => \core1|alu_1|Add0~50_combout\,
	cout => \core1|alu_1|Add0~51\);

-- Location: LCCOMB_X15_Y5_N20
\core1|alu_1|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~52_combout\ = ((\core1|rd_val_2_r\(26) $ (\core1|rs_val_2_r\(26) $ (!\core1|alu_1|Add0~51\)))) # (GND)
-- \core1|alu_1|Add0~53\ = CARRY((\core1|rd_val_2_r\(26) & ((\core1|rs_val_2_r\(26)) # (!\core1|alu_1|Add0~51\))) # (!\core1|rd_val_2_r\(26) & (\core1|rs_val_2_r\(26) & !\core1|alu_1|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datab => \core1|rs_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|Add0~51\,
	combout => \core1|alu_1|Add0~52_combout\,
	cout => \core1|alu_1|Add0~53\);

-- Location: LCCOMB_X15_Y5_N22
\core1|alu_1|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~54_combout\ = (\core1|rs_val_2_r\(27) & ((\core1|rd_val_2_r\(27) & (\core1|alu_1|Add0~53\ & VCC)) # (!\core1|rd_val_2_r\(27) & (!\core1|alu_1|Add0~53\)))) # (!\core1|rs_val_2_r\(27) & ((\core1|rd_val_2_r\(27) & (!\core1|alu_1|Add0~53\)) 
-- # (!\core1|rd_val_2_r\(27) & ((\core1|alu_1|Add0~53\) # (GND)))))
-- \core1|alu_1|Add0~55\ = CARRY((\core1|rs_val_2_r\(27) & (!\core1|rd_val_2_r\(27) & !\core1|alu_1|Add0~53\)) # (!\core1|rs_val_2_r\(27) & ((!\core1|alu_1|Add0~53\) # (!\core1|rd_val_2_r\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|rd_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|Add0~53\,
	combout => \core1|alu_1|Add0~54_combout\,
	cout => \core1|alu_1|Add0~55\);

-- Location: LCCOMB_X15_Y5_N24
\core1|alu_1|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~56_combout\ = ((\core1|rs_val_2_r\(28) $ (\core1|rd_val_2_r\(28) $ (!\core1|alu_1|Add0~55\)))) # (GND)
-- \core1|alu_1|Add0~57\ = CARRY((\core1|rs_val_2_r\(28) & ((\core1|rd_val_2_r\(28)) # (!\core1|alu_1|Add0~55\))) # (!\core1|rs_val_2_r\(28) & (\core1|rd_val_2_r\(28) & !\core1|alu_1|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rd_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|Add0~55\,
	combout => \core1|alu_1|Add0~56_combout\,
	cout => \core1|alu_1|Add0~57\);

-- Location: LCCOMB_X15_Y5_N26
\core1|alu_1|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~58_combout\ = (\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (\core1|alu_1|Add0~57\ & VCC)) # (!\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add0~57\)))) # (!\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add0~57\)) 
-- # (!\core1|rd_val_2_r\(29) & ((\core1|alu_1|Add0~57\) # (GND)))))
-- \core1|alu_1|Add0~59\ = CARRY((\core1|rs_val_2_r\(29) & (!\core1|rd_val_2_r\(29) & !\core1|alu_1|Add0~57\)) # (!\core1|rs_val_2_r\(29) & ((!\core1|alu_1|Add0~57\) # (!\core1|rd_val_2_r\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datab => \core1|rd_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|Add0~57\,
	combout => \core1|alu_1|Add0~58_combout\,
	cout => \core1|alu_1|Add0~59\);

-- Location: LCCOMB_X15_Y5_N28
\core1|alu_1|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~60_combout\ = ((\core1|rs_val_2_r\(30) $ (\core1|rd_val_2_r\(30) $ (!\core1|alu_1|Add0~59\)))) # (GND)
-- \core1|alu_1|Add0~61\ = CARRY((\core1|rs_val_2_r\(30) & ((\core1|rd_val_2_r\(30)) # (!\core1|alu_1|Add0~59\))) # (!\core1|rs_val_2_r\(30) & (\core1|rd_val_2_r\(30) & !\core1|alu_1|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|rd_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|Add0~59\,
	combout => \core1|alu_1|Add0~60_combout\,
	cout => \core1|alu_1|Add0~61\);

-- Location: LCCOMB_X15_Y5_N30
\core1|alu_1|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~62_combout\ = \core1|rd_val_2_r\(31) $ (\core1|alu_1|Add0~61\ $ (\core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(31),
	cin => \core1|alu_1|Add0~61\,
	combout => \core1|alu_1|Add0~62_combout\);

-- Location: LCCOMB_X22_Y9_N4
\core1|alu_1|Selector0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~17_combout\ = (\core1|instruction_2_r.opcode\(0) & (((\core1|instruction_2_r.opcode\(1))))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|ShiftLeft0~149_combout\))) # 
-- (!\core1|instruction_2_r.opcode\(1) & (\core1|alu_1|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~62_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|ShiftLeft0~149_combout\,
	combout => \core1|alu_1|Selector0~17_combout\);

-- Location: LCCOMB_X19_Y4_N0
\core1|alu_1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~0_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(0) $ (VCC))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(0)) # (GND)))
-- \core1|alu_1|Add1~1\ = CARRY((\core1|rd_val_2_r\(0)) # (!\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(0),
	datad => VCC,
	combout => \core1|alu_1|Add1~0_combout\,
	cout => \core1|alu_1|Add1~1\);

-- Location: LCCOMB_X19_Y4_N2
\core1|alu_1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~2_combout\ = (\core1|rd_val_2_r\(1) & ((\core1|rs_val_2_r\(1) & (!\core1|alu_1|Add1~1\)) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|Add1~1\ & VCC)))) # (!\core1|rd_val_2_r\(1) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|Add1~1\) # (GND))) 
-- # (!\core1|rs_val_2_r\(1) & (!\core1|alu_1|Add1~1\))))
-- \core1|alu_1|Add1~3\ = CARRY((\core1|rd_val_2_r\(1) & (\core1|rs_val_2_r\(1) & !\core1|alu_1|Add1~1\)) # (!\core1|rd_val_2_r\(1) & ((\core1|rs_val_2_r\(1)) # (!\core1|alu_1|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|rs_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|Add1~1\,
	combout => \core1|alu_1|Add1~2_combout\,
	cout => \core1|alu_1|Add1~3\);

-- Location: LCCOMB_X19_Y4_N4
\core1|alu_1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~4_combout\ = ((\core1|rs_val_2_r\(2) $ (\core1|rd_val_2_r\(2) $ (\core1|alu_1|Add1~3\)))) # (GND)
-- \core1|alu_1|Add1~5\ = CARRY((\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(2) & !\core1|alu_1|Add1~3\)) # (!\core1|rs_val_2_r\(2) & ((\core1|rd_val_2_r\(2)) # (!\core1|alu_1|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|Add1~3\,
	combout => \core1|alu_1|Add1~4_combout\,
	cout => \core1|alu_1|Add1~5\);

-- Location: LCCOMB_X19_Y4_N6
\core1|alu_1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~6_combout\ = (\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add1~5\)) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|Add1~5\ & VCC)))) # (!\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|Add1~5\) # (GND))) 
-- # (!\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add1~5\))))
-- \core1|alu_1|Add1~7\ = CARRY((\core1|rd_val_2_r\(3) & (\core1|rs_val_2_r\(3) & !\core1|alu_1|Add1~5\)) # (!\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3)) # (!\core1|alu_1|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(3),
	datab => \core1|rs_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|Add1~5\,
	combout => \core1|alu_1|Add1~6_combout\,
	cout => \core1|alu_1|Add1~7\);

-- Location: LCCOMB_X19_Y4_N8
\core1|alu_1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~8_combout\ = ((\core1|rs_val_2_r\(4) $ (\core1|rd_val_2_r\(4) $ (\core1|alu_1|Add1~7\)))) # (GND)
-- \core1|alu_1|Add1~9\ = CARRY((\core1|rs_val_2_r\(4) & (\core1|rd_val_2_r\(4) & !\core1|alu_1|Add1~7\)) # (!\core1|rs_val_2_r\(4) & ((\core1|rd_val_2_r\(4)) # (!\core1|alu_1|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rd_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|Add1~7\,
	combout => \core1|alu_1|Add1~8_combout\,
	cout => \core1|alu_1|Add1~9\);

-- Location: LCCOMB_X19_Y4_N10
\core1|alu_1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~10_combout\ = (\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5) & (!\core1|alu_1|Add1~9\)) # (!\core1|rd_val_2_r\(5) & ((\core1|alu_1|Add1~9\) # (GND))))) # (!\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5) & (\core1|alu_1|Add1~9\ & VCC)) 
-- # (!\core1|rd_val_2_r\(5) & (!\core1|alu_1|Add1~9\))))
-- \core1|alu_1|Add1~11\ = CARRY((\core1|rs_val_2_r\(5) & ((!\core1|alu_1|Add1~9\) # (!\core1|rd_val_2_r\(5)))) # (!\core1|rs_val_2_r\(5) & (!\core1|rd_val_2_r\(5) & !\core1|alu_1|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|rd_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|Add1~9\,
	combout => \core1|alu_1|Add1~10_combout\,
	cout => \core1|alu_1|Add1~11\);

-- Location: LCCOMB_X19_Y4_N12
\core1|alu_1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~12_combout\ = ((\core1|rd_val_2_r\(6) $ (\core1|rs_val_2_r\(6) $ (\core1|alu_1|Add1~11\)))) # (GND)
-- \core1|alu_1|Add1~13\ = CARRY((\core1|rd_val_2_r\(6) & ((!\core1|alu_1|Add1~11\) # (!\core1|rs_val_2_r\(6)))) # (!\core1|rd_val_2_r\(6) & (!\core1|rs_val_2_r\(6) & !\core1|alu_1|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(6),
	datab => \core1|rs_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|Add1~11\,
	combout => \core1|alu_1|Add1~12_combout\,
	cout => \core1|alu_1|Add1~13\);

-- Location: LCCOMB_X19_Y4_N14
\core1|alu_1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~14_combout\ = (\core1|rd_val_2_r\(7) & ((\core1|rs_val_2_r\(7) & (!\core1|alu_1|Add1~13\)) # (!\core1|rs_val_2_r\(7) & (\core1|alu_1|Add1~13\ & VCC)))) # (!\core1|rd_val_2_r\(7) & ((\core1|rs_val_2_r\(7) & ((\core1|alu_1|Add1~13\) # 
-- (GND))) # (!\core1|rs_val_2_r\(7) & (!\core1|alu_1|Add1~13\))))
-- \core1|alu_1|Add1~15\ = CARRY((\core1|rd_val_2_r\(7) & (\core1|rs_val_2_r\(7) & !\core1|alu_1|Add1~13\)) # (!\core1|rd_val_2_r\(7) & ((\core1|rs_val_2_r\(7)) # (!\core1|alu_1|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|Add1~13\,
	combout => \core1|alu_1|Add1~14_combout\,
	cout => \core1|alu_1|Add1~15\);

-- Location: LCCOMB_X19_Y4_N16
\core1|alu_1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~16_combout\ = ((\core1|rs_val_2_r\(8) $ (\core1|rd_val_2_r\(8) $ (\core1|alu_1|Add1~15\)))) # (GND)
-- \core1|alu_1|Add1~17\ = CARRY((\core1|rs_val_2_r\(8) & (\core1|rd_val_2_r\(8) & !\core1|alu_1|Add1~15\)) # (!\core1|rs_val_2_r\(8) & ((\core1|rd_val_2_r\(8)) # (!\core1|alu_1|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datab => \core1|rd_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|Add1~15\,
	combout => \core1|alu_1|Add1~16_combout\,
	cout => \core1|alu_1|Add1~17\);

-- Location: LCCOMB_X19_Y4_N18
\core1|alu_1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~18_combout\ = (\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9) & (!\core1|alu_1|Add1~17\)) # (!\core1|rs_val_2_r\(9) & (\core1|alu_1|Add1~17\ & VCC)))) # (!\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9) & ((\core1|alu_1|Add1~17\) # 
-- (GND))) # (!\core1|rs_val_2_r\(9) & (!\core1|alu_1|Add1~17\))))
-- \core1|alu_1|Add1~19\ = CARRY((\core1|rd_val_2_r\(9) & (\core1|rs_val_2_r\(9) & !\core1|alu_1|Add1~17\)) # (!\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9)) # (!\core1|alu_1|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rs_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|Add1~17\,
	combout => \core1|alu_1|Add1~18_combout\,
	cout => \core1|alu_1|Add1~19\);

-- Location: LCCOMB_X19_Y4_N20
\core1|alu_1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~20_combout\ = ((\core1|rd_val_2_r\(10) $ (\core1|rs_val_2_r\(10) $ (\core1|alu_1|Add1~19\)))) # (GND)
-- \core1|alu_1|Add1~21\ = CARRY((\core1|rd_val_2_r\(10) & ((!\core1|alu_1|Add1~19\) # (!\core1|rs_val_2_r\(10)))) # (!\core1|rd_val_2_r\(10) & (!\core1|rs_val_2_r\(10) & !\core1|alu_1|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datab => \core1|rs_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|Add1~19\,
	combout => \core1|alu_1|Add1~20_combout\,
	cout => \core1|alu_1|Add1~21\);

-- Location: LCCOMB_X19_Y4_N22
\core1|alu_1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~22_combout\ = (\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11) & (!\core1|alu_1|Add1~21\)) # (!\core1|rs_val_2_r\(11) & (\core1|alu_1|Add1~21\ & VCC)))) # (!\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11) & ((\core1|alu_1|Add1~21\) # 
-- (GND))) # (!\core1|rs_val_2_r\(11) & (!\core1|alu_1|Add1~21\))))
-- \core1|alu_1|Add1~23\ = CARRY((\core1|rd_val_2_r\(11) & (\core1|rs_val_2_r\(11) & !\core1|alu_1|Add1~21\)) # (!\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11)) # (!\core1|alu_1|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datab => \core1|rs_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|Add1~21\,
	combout => \core1|alu_1|Add1~22_combout\,
	cout => \core1|alu_1|Add1~23\);

-- Location: LCCOMB_X19_Y4_N24
\core1|alu_1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~24_combout\ = ((\core1|rs_val_2_r\(12) $ (\core1|rd_val_2_r\(12) $ (\core1|alu_1|Add1~23\)))) # (GND)
-- \core1|alu_1|Add1~25\ = CARRY((\core1|rs_val_2_r\(12) & (\core1|rd_val_2_r\(12) & !\core1|alu_1|Add1~23\)) # (!\core1|rs_val_2_r\(12) & ((\core1|rd_val_2_r\(12)) # (!\core1|alu_1|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(12),
	datab => \core1|rd_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|Add1~23\,
	combout => \core1|alu_1|Add1~24_combout\,
	cout => \core1|alu_1|Add1~25\);

-- Location: LCCOMB_X19_Y4_N26
\core1|alu_1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~26_combout\ = (\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13) & (!\core1|alu_1|Add1~25\)) # (!\core1|rs_val_2_r\(13) & (\core1|alu_1|Add1~25\ & VCC)))) # (!\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13) & ((\core1|alu_1|Add1~25\) # 
-- (GND))) # (!\core1|rs_val_2_r\(13) & (!\core1|alu_1|Add1~25\))))
-- \core1|alu_1|Add1~27\ = CARRY((\core1|rd_val_2_r\(13) & (\core1|rs_val_2_r\(13) & !\core1|alu_1|Add1~25\)) # (!\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13)) # (!\core1|alu_1|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|rs_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|Add1~25\,
	combout => \core1|alu_1|Add1~26_combout\,
	cout => \core1|alu_1|Add1~27\);

-- Location: LCCOMB_X19_Y4_N28
\core1|alu_1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~28_combout\ = ((\core1|rs_val_2_r\(14) $ (\core1|rd_val_2_r\(14) $ (\core1|alu_1|Add1~27\)))) # (GND)
-- \core1|alu_1|Add1~29\ = CARRY((\core1|rs_val_2_r\(14) & (\core1|rd_val_2_r\(14) & !\core1|alu_1|Add1~27\)) # (!\core1|rs_val_2_r\(14) & ((\core1|rd_val_2_r\(14)) # (!\core1|alu_1|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datab => \core1|rd_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|Add1~27\,
	combout => \core1|alu_1|Add1~28_combout\,
	cout => \core1|alu_1|Add1~29\);

-- Location: LCCOMB_X19_Y4_N30
\core1|alu_1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~30_combout\ = (\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15) & (!\core1|alu_1|Add1~29\)) # (!\core1|rs_val_2_r\(15) & (\core1|alu_1|Add1~29\ & VCC)))) # (!\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15) & ((\core1|alu_1|Add1~29\) # 
-- (GND))) # (!\core1|rs_val_2_r\(15) & (!\core1|alu_1|Add1~29\))))
-- \core1|alu_1|Add1~31\ = CARRY((\core1|rd_val_2_r\(15) & (\core1|rs_val_2_r\(15) & !\core1|alu_1|Add1~29\)) # (!\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15)) # (!\core1|alu_1|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datab => \core1|rs_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|Add1~29\,
	combout => \core1|alu_1|Add1~30_combout\,
	cout => \core1|alu_1|Add1~31\);

-- Location: LCCOMB_X19_Y3_N0
\core1|alu_1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~32_combout\ = ((\core1|rd_val_2_r\(16) $ (\core1|rs_val_2_r\(16) $ (\core1|alu_1|Add1~31\)))) # (GND)
-- \core1|alu_1|Add1~33\ = CARRY((\core1|rd_val_2_r\(16) & ((!\core1|alu_1|Add1~31\) # (!\core1|rs_val_2_r\(16)))) # (!\core1|rd_val_2_r\(16) & (!\core1|rs_val_2_r\(16) & !\core1|alu_1|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|Add1~31\,
	combout => \core1|alu_1|Add1~32_combout\,
	cout => \core1|alu_1|Add1~33\);

-- Location: LCCOMB_X19_Y3_N2
\core1|alu_1|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~34_combout\ = (\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17) & (!\core1|alu_1|Add1~33\)) # (!\core1|rd_val_2_r\(17) & ((\core1|alu_1|Add1~33\) # (GND))))) # (!\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17) & (\core1|alu_1|Add1~33\ 
-- & VCC)) # (!\core1|rd_val_2_r\(17) & (!\core1|alu_1|Add1~33\))))
-- \core1|alu_1|Add1~35\ = CARRY((\core1|rs_val_2_r\(17) & ((!\core1|alu_1|Add1~33\) # (!\core1|rd_val_2_r\(17)))) # (!\core1|rs_val_2_r\(17) & (!\core1|rd_val_2_r\(17) & !\core1|alu_1|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|rd_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|Add1~33\,
	combout => \core1|alu_1|Add1~34_combout\,
	cout => \core1|alu_1|Add1~35\);

-- Location: LCCOMB_X19_Y3_N4
\core1|alu_1|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~36_combout\ = ((\core1|rd_val_2_r\(18) $ (\core1|rs_val_2_r\(18) $ (\core1|alu_1|Add1~35\)))) # (GND)
-- \core1|alu_1|Add1~37\ = CARRY((\core1|rd_val_2_r\(18) & ((!\core1|alu_1|Add1~35\) # (!\core1|rs_val_2_r\(18)))) # (!\core1|rd_val_2_r\(18) & (!\core1|rs_val_2_r\(18) & !\core1|alu_1|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datab => \core1|rs_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|Add1~35\,
	combout => \core1|alu_1|Add1~36_combout\,
	cout => \core1|alu_1|Add1~37\);

-- Location: LCCOMB_X19_Y3_N6
\core1|alu_1|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~38_combout\ = (\core1|rd_val_2_r\(19) & ((\core1|rs_val_2_r\(19) & (!\core1|alu_1|Add1~37\)) # (!\core1|rs_val_2_r\(19) & (\core1|alu_1|Add1~37\ & VCC)))) # (!\core1|rd_val_2_r\(19) & ((\core1|rs_val_2_r\(19) & ((\core1|alu_1|Add1~37\) # 
-- (GND))) # (!\core1|rs_val_2_r\(19) & (!\core1|alu_1|Add1~37\))))
-- \core1|alu_1|Add1~39\ = CARRY((\core1|rd_val_2_r\(19) & (\core1|rs_val_2_r\(19) & !\core1|alu_1|Add1~37\)) # (!\core1|rd_val_2_r\(19) & ((\core1|rs_val_2_r\(19)) # (!\core1|alu_1|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|rs_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|Add1~37\,
	combout => \core1|alu_1|Add1~38_combout\,
	cout => \core1|alu_1|Add1~39\);

-- Location: LCCOMB_X19_Y3_N8
\core1|alu_1|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~40_combout\ = ((\core1|rd_val_2_r\(20) $ (\core1|rs_val_2_r\(20) $ (\core1|alu_1|Add1~39\)))) # (GND)
-- \core1|alu_1|Add1~41\ = CARRY((\core1|rd_val_2_r\(20) & ((!\core1|alu_1|Add1~39\) # (!\core1|rs_val_2_r\(20)))) # (!\core1|rd_val_2_r\(20) & (!\core1|rs_val_2_r\(20) & !\core1|alu_1|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datab => \core1|rs_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|Add1~39\,
	combout => \core1|alu_1|Add1~40_combout\,
	cout => \core1|alu_1|Add1~41\);

-- Location: LCCOMB_X19_Y3_N10
\core1|alu_1|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~42_combout\ = (\core1|rs_val_2_r\(21) & ((\core1|rd_val_2_r\(21) & (!\core1|alu_1|Add1~41\)) # (!\core1|rd_val_2_r\(21) & ((\core1|alu_1|Add1~41\) # (GND))))) # (!\core1|rs_val_2_r\(21) & ((\core1|rd_val_2_r\(21) & (\core1|alu_1|Add1~41\ 
-- & VCC)) # (!\core1|rd_val_2_r\(21) & (!\core1|alu_1|Add1~41\))))
-- \core1|alu_1|Add1~43\ = CARRY((\core1|rs_val_2_r\(21) & ((!\core1|alu_1|Add1~41\) # (!\core1|rd_val_2_r\(21)))) # (!\core1|rs_val_2_r\(21) & (!\core1|rd_val_2_r\(21) & !\core1|alu_1|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|rd_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|Add1~41\,
	combout => \core1|alu_1|Add1~42_combout\,
	cout => \core1|alu_1|Add1~43\);

-- Location: LCCOMB_X19_Y3_N12
\core1|alu_1|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~44_combout\ = ((\core1|rd_val_2_r\(22) $ (\core1|rs_val_2_r\(22) $ (\core1|alu_1|Add1~43\)))) # (GND)
-- \core1|alu_1|Add1~45\ = CARRY((\core1|rd_val_2_r\(22) & ((!\core1|alu_1|Add1~43\) # (!\core1|rs_val_2_r\(22)))) # (!\core1|rd_val_2_r\(22) & (!\core1|rs_val_2_r\(22) & !\core1|alu_1|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datab => \core1|rs_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|Add1~43\,
	combout => \core1|alu_1|Add1~44_combout\,
	cout => \core1|alu_1|Add1~45\);

-- Location: LCCOMB_X19_Y3_N14
\core1|alu_1|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~46_combout\ = (\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23) & (!\core1|alu_1|Add1~45\)) # (!\core1|rd_val_2_r\(23) & ((\core1|alu_1|Add1~45\) # (GND))))) # (!\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23) & (\core1|alu_1|Add1~45\ 
-- & VCC)) # (!\core1|rd_val_2_r\(23) & (!\core1|alu_1|Add1~45\))))
-- \core1|alu_1|Add1~47\ = CARRY((\core1|rs_val_2_r\(23) & ((!\core1|alu_1|Add1~45\) # (!\core1|rd_val_2_r\(23)))) # (!\core1|rs_val_2_r\(23) & (!\core1|rd_val_2_r\(23) & !\core1|alu_1|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|Add1~45\,
	combout => \core1|alu_1|Add1~46_combout\,
	cout => \core1|alu_1|Add1~47\);

-- Location: LCCOMB_X19_Y3_N16
\core1|alu_1|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~48_combout\ = ((\core1|rd_val_2_r\(24) $ (\core1|rs_val_2_r\(24) $ (\core1|alu_1|Add1~47\)))) # (GND)
-- \core1|alu_1|Add1~49\ = CARRY((\core1|rd_val_2_r\(24) & ((!\core1|alu_1|Add1~47\) # (!\core1|rs_val_2_r\(24)))) # (!\core1|rd_val_2_r\(24) & (!\core1|rs_val_2_r\(24) & !\core1|alu_1|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|rs_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|Add1~47\,
	combout => \core1|alu_1|Add1~48_combout\,
	cout => \core1|alu_1|Add1~49\);

-- Location: LCCOMB_X19_Y3_N18
\core1|alu_1|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~50_combout\ = (\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25) & (!\core1|alu_1|Add1~49\)) # (!\core1|rs_val_2_r\(25) & (\core1|alu_1|Add1~49\ & VCC)))) # (!\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25) & ((\core1|alu_1|Add1~49\) # 
-- (GND))) # (!\core1|rs_val_2_r\(25) & (!\core1|alu_1|Add1~49\))))
-- \core1|alu_1|Add1~51\ = CARRY((\core1|rd_val_2_r\(25) & (\core1|rs_val_2_r\(25) & !\core1|alu_1|Add1~49\)) # (!\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25)) # (!\core1|alu_1|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(25),
	datab => \core1|rs_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|Add1~49\,
	combout => \core1|alu_1|Add1~50_combout\,
	cout => \core1|alu_1|Add1~51\);

-- Location: LCCOMB_X19_Y3_N20
\core1|alu_1|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~52_combout\ = ((\core1|rs_val_2_r\(26) $ (\core1|rd_val_2_r\(26) $ (\core1|alu_1|Add1~51\)))) # (GND)
-- \core1|alu_1|Add1~53\ = CARRY((\core1|rs_val_2_r\(26) & (\core1|rd_val_2_r\(26) & !\core1|alu_1|Add1~51\)) # (!\core1|rs_val_2_r\(26) & ((\core1|rd_val_2_r\(26)) # (!\core1|alu_1|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datab => \core1|rd_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|Add1~51\,
	combout => \core1|alu_1|Add1~52_combout\,
	cout => \core1|alu_1|Add1~53\);

-- Location: LCCOMB_X19_Y3_N22
\core1|alu_1|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~54_combout\ = (\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27) & (!\core1|alu_1|Add1~53\)) # (!\core1|rs_val_2_r\(27) & (\core1|alu_1|Add1~53\ & VCC)))) # (!\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27) & ((\core1|alu_1|Add1~53\) # 
-- (GND))) # (!\core1|rs_val_2_r\(27) & (!\core1|alu_1|Add1~53\))))
-- \core1|alu_1|Add1~55\ = CARRY((\core1|rd_val_2_r\(27) & (\core1|rs_val_2_r\(27) & !\core1|alu_1|Add1~53\)) # (!\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27)) # (!\core1|alu_1|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rs_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|Add1~53\,
	combout => \core1|alu_1|Add1~54_combout\,
	cout => \core1|alu_1|Add1~55\);

-- Location: LCCOMB_X19_Y3_N24
\core1|alu_1|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~56_combout\ = ((\core1|rs_val_2_r\(28) $ (\core1|rd_val_2_r\(28) $ (\core1|alu_1|Add1~55\)))) # (GND)
-- \core1|alu_1|Add1~57\ = CARRY((\core1|rs_val_2_r\(28) & (\core1|rd_val_2_r\(28) & !\core1|alu_1|Add1~55\)) # (!\core1|rs_val_2_r\(28) & ((\core1|rd_val_2_r\(28)) # (!\core1|alu_1|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rd_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|Add1~55\,
	combout => \core1|alu_1|Add1~56_combout\,
	cout => \core1|alu_1|Add1~57\);

-- Location: LCCOMB_X19_Y3_N26
\core1|alu_1|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~58_combout\ = (\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add1~57\)) # (!\core1|rd_val_2_r\(29) & ((\core1|alu_1|Add1~57\) # (GND))))) # (!\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (\core1|alu_1|Add1~57\ 
-- & VCC)) # (!\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add1~57\))))
-- \core1|alu_1|Add1~59\ = CARRY((\core1|rs_val_2_r\(29) & ((!\core1|alu_1|Add1~57\) # (!\core1|rd_val_2_r\(29)))) # (!\core1|rs_val_2_r\(29) & (!\core1|rd_val_2_r\(29) & !\core1|alu_1|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datab => \core1|rd_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|Add1~57\,
	combout => \core1|alu_1|Add1~58_combout\,
	cout => \core1|alu_1|Add1~59\);

-- Location: LCCOMB_X19_Y3_N28
\core1|alu_1|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~60_combout\ = ((\core1|rd_val_2_r\(30) $ (\core1|rs_val_2_r\(30) $ (\core1|alu_1|Add1~59\)))) # (GND)
-- \core1|alu_1|Add1~61\ = CARRY((\core1|rd_val_2_r\(30) & ((!\core1|alu_1|Add1~59\) # (!\core1|rs_val_2_r\(30)))) # (!\core1|rd_val_2_r\(30) & (!\core1|rs_val_2_r\(30) & !\core1|alu_1|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rs_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|Add1~59\,
	combout => \core1|alu_1|Add1~60_combout\,
	cout => \core1|alu_1|Add1~61\);

-- Location: LCCOMB_X19_Y3_N30
\core1|alu_1|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~62_combout\ = \core1|rs_val_2_r\(31) $ (\core1|alu_1|Add1~61\ $ (!\core1|rd_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(31),
	datad => \core1|rd_val_2_r\(31),
	cin => \core1|alu_1|Add1~61\,
	combout => \core1|alu_1|Add1~62_combout\);

-- Location: LCCOMB_X22_Y9_N22
\core1|alu_1|Selector0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~18_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector0~17_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Selector0~17_combout\ & ((\core1|alu_1|Add1~62_combout\))))) # (!\core1|instruction_2_r.opcode\(0) 
-- & (((\core1|alu_1|Selector0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector0~17_combout\,
	datad => \core1|alu_1|Add1~62_combout\,
	combout => \core1|alu_1|Selector0~18_combout\);

-- Location: LCCOMB_X21_Y5_N10
\core1|rf_wd[31]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~308_combout\ = (\core1|instruction_2_r.opcode\(3) & (((\core1|rf_wd[31]~304_combout\)) # (!\core1|rf_wd[31]~307_combout\))) # (!\core1|instruction_2_r.opcode\(3) & (\core1|rf_wd[31]~307_combout\ & (\core1|alu_1|Selector0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|rf_wd[31]~307_combout\,
	datac => \core1|alu_1|Selector0~18_combout\,
	datad => \core1|rf_wd[31]~304_combout\,
	combout => \core1|rf_wd[31]~308_combout\);

-- Location: LCCOMB_X21_Y5_N20
\core1|rf_wd[31]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~309_combout\ = (\core1|rf_wd[31]~307_combout\ & ((\core1|rf_wd[31]~308_combout\))) # (!\core1|rf_wd[31]~307_combout\ & (\core1|rf_wd[31]~306_combout\ & !\core1|rf_wd[31]~308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf_wd[31]~307_combout\,
	datac => \core1|rf_wd[31]~306_combout\,
	datad => \core1|rf_wd[31]~308_combout\,
	combout => \core1|rf_wd[31]~309_combout\);

-- Location: LCCOMB_X21_Y5_N18
\core1|rf_wd[31]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~310_combout\ = (\core1|rf_wd[31]~305_combout\ & ((\core1|is_load_op_2_r~q\) # ((\core1|rf_wd[31]~303_combout\) # (\core1|rf_wd[31]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|rf_wd[31]~303_combout\,
	datac => \core1|rf_wd[31]~305_combout\,
	datad => \core1|rf_wd[31]~309_combout\,
	combout => \core1|rf_wd[31]~310_combout\);

-- Location: LCCOMB_X22_Y8_N20
\core1|rd_val_2_r[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[30]~30_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(43))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(43),
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a30\,
	combout => \core1|rd_val_2_r[30]~30_combout\);

-- Location: FF_X22_Y8_N21
\core1|rd_val_2_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[30]~30_combout\,
	asdata => \core1|rf_wd[30]~302_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(30));

-- Location: LCCOMB_X19_Y6_N28
\core1|alu_1|ShiftRight0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~116_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|rd_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|ShiftRight0~116_combout\);

-- Location: LCCOMB_X21_Y9_N22
\core1|alu_1|ShiftLeft0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~70_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(15)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rd_val_2_r\(15),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X14_Y9_N18
\core1|alu_1|ShiftLeft0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~80_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(17))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|alu_1|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X20_Y7_N4
\core1|alu_1|ShiftLeft0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~102_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~70_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~70_combout\,
	datad => \core1|alu_1|ShiftLeft0~80_combout\,
	combout => \core1|alu_1|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X15_Y10_N2
\core1|alu_1|ShiftLeft0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~91_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(19)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datac => \core1|rd_val_2_r\(19),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X16_Y11_N18
\core1|alu_1|ShiftLeft0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~103_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(21))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(22),
	combout => \core1|alu_1|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X16_Y11_N12
\core1|alu_1|ShiftLeft0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~104_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~91_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~91_combout\,
	datad => \core1|alu_1|ShiftLeft0~103_combout\,
	combout => \core1|alu_1|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X20_Y7_N26
\core1|alu_1|ShiftLeft0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~105_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~102_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~102_combout\,
	datad => \core1|alu_1|ShiftLeft0~104_combout\,
	combout => \core1|alu_1|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X19_Y8_N10
\core1|alu_1|ShiftLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~24_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(6),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X19_Y8_N2
\core1|alu_1|ShiftLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~17_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(3)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(4),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X20_Y7_N12
\core1|alu_1|ShiftLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~25_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~17_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~24_combout\,
	datad => \core1|alu_1|ShiftLeft0~17_combout\,
	combout => \core1|alu_1|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X19_Y8_N14
\core1|alu_1|ShiftLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~13_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(1))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(1),
	datac => \core1|rd_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X12_Y8_N18
\core1|alu_1|ShiftLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~14_combout\ = (\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(0))))) # (!\core1|rs_val_2_r\(1) & (((\core1|alu_1|ShiftLeft0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft0~13_combout\,
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X20_Y7_N28
\core1|alu_1|ShiftLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~27_combout\ = (\core1|alu_1|ShiftLeft0~25_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~25_combout\,
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~14_combout\,
	combout => \core1|alu_1|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X20_Y7_N24
\core1|alu_1|ShiftLeft0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~106_combout\ = (\core1|alu_1|ShiftLeft0~105_combout\) # ((\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~105_combout\,
	datad => \core1|alu_1|ShiftLeft0~27_combout\,
	combout => \core1|alu_1|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X16_Y11_N16
\core1|alu_1|ShiftLeft0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~132_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(27))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(27),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|alu_1|ShiftLeft0~132_combout\);

-- Location: LCCOMB_X16_Y7_N8
\core1|alu_1|ShiftLeft0~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~141_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & (\core1|rd_val_2_r\(30) & (!\core1|alu_1|ShiftLeft0~8_combout\))) # (!\core1|alu_1|ShiftRight0~21_combout\ & (((\core1|alu_1|ShiftLeft0~8_combout\) # 
-- (\core1|alu_1|ShiftLeft0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|rd_val_2_r\(30),
	datac => \core1|alu_1|ShiftLeft0~8_combout\,
	datad => \core1|alu_1|ShiftLeft0~132_combout\,
	combout => \core1|alu_1|ShiftLeft0~141_combout\);

-- Location: LCCOMB_X16_Y11_N10
\core1|alu_1|ShiftLeft0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~115_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(23)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(23),
	combout => \core1|alu_1|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X19_Y7_N22
\core1|alu_1|ShiftLeft0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~123_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(25))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X16_Y11_N6
\core1|alu_1|ShiftLeft0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~124_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~115_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~115_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~123_combout\,
	combout => \core1|alu_1|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X16_Y7_N14
\core1|alu_1|ShiftLeft0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~142_combout\ = (\core1|alu_1|ShiftLeft0~8_combout\ & ((\core1|alu_1|ShiftLeft0~141_combout\ & ((\core1|alu_1|ShiftLeft0~124_combout\))) # (!\core1|alu_1|ShiftLeft0~141_combout\ & (\core1|rd_val_2_r\(29))))) # 
-- (!\core1|alu_1|ShiftLeft0~8_combout\ & (((\core1|alu_1|ShiftLeft0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|alu_1|ShiftLeft0~8_combout\,
	datac => \core1|alu_1|ShiftLeft0~141_combout\,
	datad => \core1|alu_1|ShiftLeft0~124_combout\,
	combout => \core1|alu_1|ShiftLeft0~142_combout\);

-- Location: LCCOMB_X18_Y9_N30
\core1|alu_1|ShiftLeft0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~54_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(11))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(11),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X19_Y9_N14
\core1|alu_1|ShiftLeft0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~33_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(7)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(8),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(7),
	combout => \core1|alu_1|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X12_Y9_N4
\core1|alu_1|ShiftLeft0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~55_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~33_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~54_combout\,
	datad => \core1|alu_1|ShiftLeft0~33_combout\,
	combout => \core1|alu_1|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X17_Y9_N16
\core1|alu_1|ShiftLeft0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~44_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(9))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(9),
	datac => \core1|rd_val_2_r\(10),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X14_Y9_N0
\core1|alu_1|ShiftLeft0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~62_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(13))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(13),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(14),
	combout => \core1|alu_1|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X12_Y9_N20
\core1|alu_1|ShiftLeft0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~63_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~44_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~44_combout\,
	datad => \core1|alu_1|ShiftLeft0~62_combout\,
	combout => \core1|alu_1|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X12_Y9_N6
\core1|alu_1|ShiftLeft0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~64_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~55_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~55_combout\,
	datad => \core1|alu_1|ShiftLeft0~63_combout\,
	combout => \core1|alu_1|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X16_Y7_N24
\core1|alu_1|ShiftLeft0~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~143_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~64_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~142_combout\,
	datad => \core1|alu_1|ShiftLeft0~64_combout\,
	combout => \core1|alu_1|ShiftLeft0~143_combout\);

-- Location: LCCOMB_X20_Y7_N30
\core1|alu_1|ShiftLeft0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~144_combout\ = (\core1|alu_1|ShiftLeft0~143_combout\) # ((\core1|alu_1|ShiftLeft0~106_combout\ & \core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~106_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~143_combout\,
	combout => \core1|alu_1|ShiftLeft0~144_combout\);

-- Location: LCCOMB_X19_Y6_N10
\core1|rf_wd[30]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~319_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rd_val_2_r\(31))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|ShiftLeft0~144_combout\))))) # (!\core1|instruction_2_r.opcode\(1) 
-- & (((\core1|alu_1|ShiftLeft0~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|ShiftLeft0~144_combout\,
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|rf_wd[30]~319_combout\);

-- Location: LCCOMB_X19_Y6_N18
\core1|rf_wd[30]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~293_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((!\core1|rf_wd[30]~319_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & (\core1|alu_1|WideNor11~1_combout\ & (!\core1|alu_1|ShiftRight0~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~116_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|rf_wd[30]~319_combout\,
	combout => \core1|rf_wd[30]~293_combout\);

-- Location: LCCOMB_X19_Y6_N6
\core1|rf_wd[30]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~321_combout\ = (!\core1|rf_wd[30]~293_combout\ & ((\core1|alu_1|Add0~60_combout\) # ((\core1|alu_1|WideNor11~1_combout\) # (\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~60_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|rf_wd[30]~293_combout\,
	combout => \core1|rf_wd[30]~321_combout\);

-- Location: LCCOMB_X25_Y5_N20
\core1|alu_1|Selector23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~13_combout\ = (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(4) & (\core1|instruction_2_r.opcode\(3))) # (!\core1|instruction_2_r.opcode\(4) & (!\core1|instruction_2_r.opcode\(3) & 
-- \core1|instruction_2_r.opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector23~13_combout\);

-- Location: LCCOMB_X25_Y5_N0
\core1|alu_1|Selector23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~11_combout\ = (!\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(3) & !\core1|instruction_2_r.opcode\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|Selector23~11_combout\);

-- Location: LCCOMB_X25_Y5_N18
\core1|alu_1|Selector31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~5_combout\ = (!\core1|instruction_2_r.rd\(3) & (\core1|instruction_2_r.rd\(4) & !\core1|instruction_2_r.rd\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.rd\(3),
	datac => \core1|instruction_2_r.rd\(4),
	datad => \core1|instruction_2_r.rd\(2),
	combout => \core1|alu_1|Selector31~5_combout\);

-- Location: LCCOMB_X25_Y5_N22
\core1|alu_1|Selector23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~12_combout\ = (\core1|alu_1|Selector23~11_combout\ & ((\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(2))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(2) & 
-- \core1|alu_1|Selector31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Selector23~11_combout\,
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_1|Selector31~5_combout\,
	combout => \core1|alu_1|Selector23~12_combout\);

-- Location: LCCOMB_X25_Y5_N30
\core1|alu_1|Selector23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~14_combout\ = (\core1|alu_1|Selector23~12_combout\) # ((\core1|alu_1|WideNor11~2_combout\) # ((!\core1|instruction_2_r.opcode\(2) & \core1|alu_1|Selector23~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|alu_1|Selector23~13_combout\,
	datac => \core1|alu_1|Selector23~12_combout\,
	datad => \core1|alu_1|WideNor11~2_combout\,
	combout => \core1|alu_1|Selector23~14_combout\);

-- Location: LCCOMB_X25_Y5_N16
\core1|alu_1|Selector23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~9_combout\ = (\core1|instruction_2_r.opcode\(2) & (((\core1|instruction_2_r.opcode\(0)) # (!\core1|instruction_2_r.opcode\(4))) # (!\core1|instruction_2_r.opcode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector23~9_combout\);

-- Location: LCCOMB_X25_Y5_N10
\core1|alu_1|Selector23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~10_combout\ = (\core1|instruction_2_r.opcode\(3)) # (\core1|alu_1|Selector23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|Selector23~9_combout\,
	combout => \core1|alu_1|Selector23~10_combout\);

-- Location: LCCOMB_X25_Y8_N20
\core1|alu_1|result_o~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~183_combout\ = \core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(15),
	datad => \core1|rs_val_2_r\(17),
	combout => \core1|alu_1|result_o~183_combout\);

-- Location: LCCOMB_X25_Y5_N26
\core1|alu_1|Selector23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~8_combout\ = (\core1|instruction_2_r.opcode\(4) & ((\core1|instruction_2_r.opcode\(0)) # (\core1|instruction_2_r.opcode\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|Selector23~8_combout\);

-- Location: LCCOMB_X25_Y5_N8
\core1|alu_1|Selector23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~7_combout\ = ((!\core1|instruction_2_r.opcode\(2) & \core1|instruction_2_r.opcode\(3))) # (!\core1|instruction_2_r.opcode\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|Selector23~7_combout\);

-- Location: LCCOMB_X17_Y5_N12
\core1|alu_1|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(3) & \core1|instruction_2_r.opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector23~4_combout\);

-- Location: LCCOMB_X20_Y8_N24
\core1|alu_1|result_o~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~184_combout\ = \core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(16),
	datad => \core1|rs_val_2_r\(5),
	combout => \core1|alu_1|result_o~184_combout\);

-- Location: LCCOMB_X14_Y4_N16
\core1|alu_1|result_o~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~185_combout\ = \core1|rd_val_2_r\(30) $ (\core1|rs_val_2_r\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|rs_val_2_r\(30),
	combout => \core1|alu_1|result_o~185_combout\);

-- Location: LCCOMB_X22_Y5_N4
\core1|alu_1|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~5_combout\ = ((!\core1|instruction_2_r.opcode\(2) & \core1|instruction_2_r.opcode\(1))) # (!\core1|instruction_2_r.opcode\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(3),
	combout => \core1|alu_1|Selector23~5_combout\);

-- Location: LCCOMB_X22_Y5_N26
\core1|alu_1|Selector23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~6_combout\ = (\core1|instruction_2_r.opcode\(3) & (((\core1|instruction_2_r.opcode\(0)) # (!\core1|instruction_2_r.opcode\(1))) # (!\core1|instruction_2_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector23~6_combout\);

-- Location: LCCOMB_X19_Y6_N4
\core1|rf_wd[30]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~294_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(30)) # (\core1|rd_val_2_r\(30)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(30) & (\core1|rd_val_2_r\(30) & 
-- \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rs_val_2_r\(30),
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|rf_wd[30]~294_combout\);

-- Location: LCCOMB_X22_Y10_N22
\core1|rf_wd[16]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~127_combout\ = (!\core1|rs_val_2_r\(4) & !\core1|instruction_2_r.opcode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[16]~127_combout\);

-- Location: LCCOMB_X22_Y8_N0
\core1|alu_1|ShiftRight1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~12_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(30),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~12_combout\);

-- Location: LCCOMB_X19_Y6_N0
\core1|rf_wd[30]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~320_combout\ = (!\core1|rs_val_2_r\(2) & (\core1|rf_wd[16]~127_combout\ & (\core1|alu_1|ShiftRight1~12_combout\ & !\core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rf_wd[16]~127_combout\,
	datac => \core1|alu_1|ShiftRight1~12_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|rf_wd[30]~320_combout\);

-- Location: LCCOMB_X19_Y6_N2
\core1|rf_wd[30]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~295_combout\ = (\core1|rf_wd[30]~294_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (!\core1|rs_val_2_r\(3) & \core1|rf_wd[30]~320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rf_wd[30]~294_combout\,
	datad => \core1|rf_wd[30]~320_combout\,
	combout => \core1|rf_wd[30]~295_combout\);

-- Location: LCCOMB_X16_Y8_N20
\core1|alu_1|result_o~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~186_combout\ = (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~21_combout\ & (\core1|alu_1|ShiftRight1~12_combout\ & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~21_combout\,
	datac => \core1|alu_1|ShiftRight1~12_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~186_combout\);

-- Location: LCCOMB_X15_Y10_N8
\core1|alu_1|ShiftLeft1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~52_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~17_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~17_combout\,
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_1|ShiftLeft1~52_combout\);

-- Location: LCCOMB_X15_Y10_N20
\core1|alu_1|ShiftLeft1~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~103_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~13_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(0)))))) # (!\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft0~13_combout\,
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~103_combout\);

-- Location: LCCOMB_X15_Y10_N30
\core1|alu_1|ShiftLeft1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~53_combout\ = (\core1|alu_1|ShiftLeft1~52_combout\) # ((\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~52_combout\,
	datad => \core1|alu_1|ShiftLeft1~103_combout\,
	combout => \core1|alu_1|ShiftLeft1~53_combout\);

-- Location: LCCOMB_X15_Y8_N24
\core1|alu_1|ShiftLeft1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~68_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~33_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~33_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~54_combout\,
	combout => \core1|alu_1|ShiftLeft1~68_combout\);

-- Location: LCCOMB_X18_Y9_N24
\core1|alu_1|ShiftLeft1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~70_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~44_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~44_combout\,
	datac => \core1|alu_1|ShiftLeft0~62_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~70_combout\);

-- Location: LCCOMB_X15_Y8_N6
\core1|alu_1|ShiftLeft1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~111_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~70_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~68_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~68_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft1~68_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft1~70_combout\,
	combout => \core1|alu_1|ShiftLeft1~111_combout\);

-- Location: LCCOMB_X15_Y8_N8
\core1|alu_1|result_o~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~95_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~53_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~53_combout\,
	datad => \core1|alu_1|ShiftLeft1~111_combout\,
	combout => \core1|alu_1|result_o~95_combout\);

-- Location: LCCOMB_X15_Y8_N14
\core1|alu_1|ShiftLeft1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~82_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~70_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~70_combout\,
	datad => \core1|alu_1|ShiftLeft0~80_combout\,
	combout => \core1|alu_1|ShiftLeft1~82_combout\);

-- Location: LCCOMB_X16_Y11_N28
\core1|alu_1|ShiftLeft1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~119_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~103_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~91_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft0~91_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~103_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft0~91_combout\,
	datad => \core1|alu_1|ShiftLeft0~103_combout\,
	combout => \core1|alu_1|ShiftLeft1~119_combout\);

-- Location: LCCOMB_X15_Y8_N4
\core1|alu_1|ShiftLeft1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~83_combout\ = (\core1|alu_1|ShiftLeft1~82_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~82_combout\,
	datad => \core1|alu_1|ShiftLeft1~119_combout\,
	combout => \core1|alu_1|ShiftLeft1~83_combout\);

-- Location: LCCOMB_X12_Y8_N22
\core1|alu_1|ShiftLeft1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~99_combout\ = (\core1|alu_1|ShiftRight2~45_combout\ & (!\core1|alu_1|ShiftRight2~44_combout\ & (\core1|rd_val_2_r\(30)))) # (!\core1|alu_1|ShiftRight2~45_combout\ & ((\core1|alu_1|ShiftRight2~44_combout\) # 
-- ((\core1|alu_1|ShiftLeft0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~45_combout\,
	datab => \core1|alu_1|ShiftRight2~44_combout\,
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|alu_1|ShiftLeft0~132_combout\,
	combout => \core1|alu_1|ShiftLeft1~99_combout\);

-- Location: LCCOMB_X16_Y11_N4
\core1|alu_1|ShiftLeft1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~123_combout\ = (\core1|alu_1|ShiftLeft0~115_combout\ & ((\core1|alu_1|ShiftLeft0~123_combout\) # (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0))))) # (!\core1|alu_1|ShiftLeft0~115_combout\ & (\core1|alu_1|ShiftLeft0~123_combout\ & 
-- (\core1|rs_val_2_r\(1) $ (!\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~115_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft0~123_combout\,
	combout => \core1|alu_1|ShiftLeft1~123_combout\);

-- Location: LCCOMB_X12_Y8_N12
\core1|alu_1|ShiftLeft1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~100_combout\ = (\core1|alu_1|ShiftRight2~44_combout\ & ((\core1|alu_1|ShiftLeft1~99_combout\ & ((\core1|alu_1|ShiftLeft1~123_combout\))) # (!\core1|alu_1|ShiftLeft1~99_combout\ & (\core1|rd_val_2_r\(29))))) # 
-- (!\core1|alu_1|ShiftRight2~44_combout\ & (((\core1|alu_1|ShiftLeft1~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|alu_1|ShiftRight2~44_combout\,
	datac => \core1|alu_1|ShiftLeft1~99_combout\,
	datad => \core1|alu_1|ShiftLeft1~123_combout\,
	combout => \core1|alu_1|ShiftLeft1~100_combout\);

-- Location: LCCOMB_X15_Y8_N28
\core1|alu_1|result_o~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~187_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~83_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~83_combout\,
	datad => \core1|alu_1|ShiftLeft1~100_combout\,
	combout => \core1|alu_1|result_o~187_combout\);

-- Location: LCCOMB_X15_Y8_N18
\core1|alu_1|result_o~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~188_combout\ = (\core1|alu_1|result_o~186_combout\) # ((\core1|alu_1|result_o~187_combout\) # ((\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~186_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~95_combout\,
	datad => \core1|alu_1|result_o~187_combout\,
	combout => \core1|alu_1|result_o~188_combout\);

-- Location: LCCOMB_X15_Y8_N0
\core1|rf_wd[30]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~296_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~188_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[30]~295_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|rf_wd[30]~295_combout\,
	datad => \core1|alu_1|result_o~188_combout\,
	combout => \core1|rf_wd[30]~296_combout\);

-- Location: LCCOMB_X15_Y8_N22
\core1|rf_wd[30]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~297_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[30]~296_combout\ & ((\core1|alu_1|result_o~185_combout\))) # (!\core1|rf_wd[30]~296_combout\ & (\core1|alu_1|result_o~184_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[30]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~184_combout\,
	datac => \core1|alu_1|result_o~185_combout\,
	datad => \core1|rf_wd[30]~296_combout\,
	combout => \core1|rf_wd[30]~297_combout\);

-- Location: LCCOMB_X22_Y8_N30
\core1|rf_wd[30]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~298_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(30) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[30]~297_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|rd_val_2_r\(30),
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[30]~297_combout\,
	combout => \core1|rf_wd[30]~298_combout\);

-- Location: LCCOMB_X20_Y7_N0
\core1|alu_1|result_o~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~182_combout\ = (\core1|alu_1|ShiftLeft0~144_combout\) # ((\core1|alu_1|ShiftRight2~45_combout\ & (\core1|alu_1|ShiftRight1~12_combout\ & \core1|alu_1|Selector31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~45_combout\,
	datab => \core1|alu_1|ShiftRight1~12_combout\,
	datac => \core1|alu_1|ShiftLeft0~144_combout\,
	datad => \core1|alu_1|Selector31~2_combout\,
	combout => \core1|alu_1|result_o~182_combout\);

-- Location: LCCOMB_X22_Y8_N12
\core1|rf_wd[30]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~299_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[30]~298_combout\ & (\core1|alu_1|result_o~183_combout\)) # (!\core1|rf_wd[30]~298_combout\ & ((\core1|alu_1|result_o~182_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[30]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~183_combout\,
	datac => \core1|rf_wd[30]~298_combout\,
	datad => \core1|alu_1|result_o~182_combout\,
	combout => \core1|rf_wd[30]~299_combout\);

-- Location: LCCOMB_X22_Y8_N2
\core1|rf_wd[30]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~300_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(30)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|rf_wd[30]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|rf_wd[30]~299_combout\,
	combout => \core1|rf_wd[30]~300_combout\);

-- Location: LCCOMB_X22_Y8_N18
\core1|rf_wd[30]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~322_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[30]~300_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[30]~300_combout\ & (\core1|alu_1|Add1~60_combout\)) # (!\core1|rf_wd[30]~300_combout\ & 
-- ((\core1|rf_wd[30]~321_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~60_combout\,
	datac => \core1|rf_wd[30]~321_combout\,
	datad => \core1|rf_wd[30]~300_combout\,
	combout => \core1|rf_wd[30]~322_combout\);

-- Location: LCCOMB_X22_Y8_N24
\core1|rf_wd[30]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~301_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[32]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[30]~322_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[32]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[30]~322_combout\,
	combout => \core1|rf_wd[30]~301_combout\);

-- Location: LCCOMB_X22_Y8_N6
\core1|rf_wd[30]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~302_combout\ = (\core1|rf_wd[30]~301_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[30]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[30]~input_o\,
	datad => \core1|rf_wd[30]~301_combout\,
	combout => \core1|rf_wd[30]~302_combout\);

-- Location: LCCOMB_X25_Y8_N30
\core1|rf|RF_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[42]~feeder_combout\ = \core1|rf_wd[29]~292_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[29]~292_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[42]~feeder_combout\);

-- Location: FF_X25_Y8_N31
\core1|rf|RF_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(42));

-- Location: LCCOMB_X25_Y8_N4
\core1|rs_val_2_r[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[29]~29_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(42)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a29\,
	datab => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_0_bypass\(42),
	combout => \core1|rs_val_2_r[29]~29_combout\);

-- Location: FF_X25_Y8_N5
\core1|rs_val_2_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[29]~29_combout\,
	asdata => \core1|rf_wd[29]~292_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(29));

-- Location: LCCOMB_X18_Y8_N18
\core1|alu_1|ShiftRight1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~37_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(30)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(29),
	datad => \core1|rd_val_2_r\(30),
	combout => \core1|alu_1|ShiftRight1~37_combout\);

-- Location: LCCOMB_X14_Y11_N6
\core1|alu_1|ShiftRight0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~115_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|alu_1|ShiftRight1~37_combout\))) # (!\core1|alu_1|ShiftRight0~21_combout\ & 
-- (\core1|rd_val_2_r\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftRight1~37_combout\,
	datad => \core1|alu_1|ShiftRight0~21_combout\,
	combout => \core1|alu_1|ShiftRight0~115_combout\);

-- Location: LCCOMB_X25_Y8_N28
\core1|rf_wd[29]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~282_combout\ = (\core1|alu_1|Selector23~2_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftRight0~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|ShiftRight0~115_combout\,
	combout => \core1|rf_wd[29]~282_combout\);

-- Location: LCCOMB_X18_Y8_N14
\core1|alu_1|ShiftRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~34_combout\ = (!\core1|rs_val_2_r\(2) & !\core1|rs_val_2_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~34_combout\);

-- Location: LCCOMB_X18_Y8_N2
\core1|alu_1|ShiftRight0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~47_combout\ = (\core1|rs_val_2_r\(3)) # ((\core1|rs_val_2_r\(1) & !\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~47_combout\);

-- Location: LCCOMB_X18_Y6_N6
\core1|alu_1|ShiftLeft0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~120_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~109_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~119_combout\,
	datad => \core1|alu_1|ShiftLeft0~109_combout\,
	combout => \core1|alu_1|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X18_Y6_N12
\core1|alu_1|ShiftLeft0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~138_combout\ = (\core1|alu_1|ShiftRight0~34_combout\ & (\core1|alu_1|ShiftLeft0~137_combout\ & (!\core1|alu_1|ShiftRight0~47_combout\))) # (!\core1|alu_1|ShiftRight0~34_combout\ & (((\core1|alu_1|ShiftRight0~47_combout\) # 
-- (\core1|alu_1|ShiftLeft0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~137_combout\,
	datab => \core1|alu_1|ShiftRight0~34_combout\,
	datac => \core1|alu_1|ShiftRight0~47_combout\,
	datad => \core1|alu_1|ShiftLeft0~120_combout\,
	combout => \core1|alu_1|ShiftLeft0~138_combout\);

-- Location: LCCOMB_X18_Y10_N20
\core1|alu_1|ShiftLeft0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~96_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~66_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~66_combout\,
	datab => \core1|alu_1|ShiftLeft0~75_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X17_Y10_N24
\core1|alu_1|ShiftLeft0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~98_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~85_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|alu_1|ShiftLeft0~97_combout\,
	combout => \core1|alu_1|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X17_Y10_N14
\core1|alu_1|ShiftLeft0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~99_combout\ = (\core1|alu_1|ShiftLeft0~96_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~96_combout\,
	datad => \core1|alu_1|ShiftLeft0~98_combout\,
	combout => \core1|alu_1|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X18_Y6_N18
\core1|alu_1|ShiftLeft0~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~139_combout\ = (\core1|alu_1|ShiftLeft0~138_combout\ & ((\core1|alu_1|ShiftLeft0~99_combout\) # ((!\core1|alu_1|ShiftRight0~47_combout\)))) # (!\core1|alu_1|ShiftLeft0~138_combout\ & (((\core1|alu_1|ShiftRight0~47_combout\ & 
-- \core1|alu_1|ShiftLeft0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~138_combout\,
	datab => \core1|alu_1|ShiftLeft0~99_combout\,
	datac => \core1|alu_1|ShiftRight0~47_combout\,
	datad => \core1|alu_1|ShiftLeft0~127_combout\,
	combout => \core1|alu_1|ShiftLeft0~139_combout\);

-- Location: LCCOMB_X22_Y12_N2
\core1|alu_1|ShiftLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~22_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~10_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~21_combout\,
	datab => \core1|alu_1|ShiftLeft0~10_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X22_Y12_N10
\core1|alu_1|ShiftLeft0~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~153_combout\ = (\core1|alu_1|ShiftLeft0~22_combout\) # ((!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~15_combout\ & \core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~15_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~22_combout\,
	combout => \core1|alu_1|ShiftLeft0~153_combout\);

-- Location: LCCOMB_X18_Y12_N18
\core1|alu_1|ShiftLeft0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~50_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~28_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~28_combout\,
	datad => \core1|alu_1|ShiftLeft0~49_combout\,
	combout => \core1|alu_1|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X17_Y10_N30
\core1|alu_1|ShiftLeft0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~60_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~50_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~59_combout\,
	datad => \core1|alu_1|ShiftLeft0~50_combout\,
	combout => \core1|alu_1|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X25_Y8_N16
\core1|alu_1|ShiftLeft0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~136_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~153_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~153_combout\,
	datab => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~60_combout\,
	combout => \core1|alu_1|ShiftLeft0~136_combout\);

-- Location: LCCOMB_X25_Y8_N18
\core1|alu_1|ShiftLeft0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~140_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~136_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~139_combout\,
	datad => \core1|alu_1|ShiftLeft0~136_combout\,
	combout => \core1|alu_1|ShiftLeft0~140_combout\);

-- Location: LCCOMB_X25_Y8_N26
\core1|rf_wd[29]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~283_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((!\core1|rf_wd[29]~282_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Selector23~2_combout\ & ((!\core1|alu_1|ShiftLeft0~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|rf_wd[29]~282_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftLeft0~140_combout\,
	combout => \core1|rf_wd[29]~283_combout\);

-- Location: LCCOMB_X25_Y8_N22
\core1|rf_wd[29]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~323_combout\ = (!\core1|rf_wd[29]~283_combout\ & ((\core1|alu_1|Add0~58_combout\) # ((\core1|alu_1|WideNor11~1_combout\) # (\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~58_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|rf_wd[29]~283_combout\,
	datad => \core1|alu_1|Selector23~2_combout\,
	combout => \core1|rf_wd[29]~323_combout\);

-- Location: LCCOMB_X23_Y6_N30
\core1|alu_1|result_o~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~178_combout\ = \core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(16),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~178_combout\);

-- Location: LCCOMB_X21_Y11_N14
\core1|alu_1|ShiftRight2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~104_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~37_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(31)))))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~37_combout\ 
-- & ((!\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~37_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight2~104_combout\);

-- Location: LCCOMB_X16_Y10_N30
\core1|alu_1|ShiftLeft1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~47_combout\ = (\core1|rs_val_2_r\(3) & (((!\core1|rs_val_2_r\(1) & !\core1|rs_val_2_r\(0))) # (!\core1|rs_val_2_r\(2)))) # (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(1)) # ((\core1|rs_val_2_r\(2)) # (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~47_combout\);

-- Location: LCCOMB_X25_Y8_N8
\core1|alu_1|result_o~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~177_combout\ = (\core1|alu_1|ShiftLeft0~140_combout\) # ((\core1|alu_1|ShiftRight2~104_combout\ & (!\core1|alu_1|ShiftLeft1~47_combout\ & !\core1|alu_1|Add2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~104_combout\,
	datab => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftLeft0~140_combout\,
	combout => \core1|alu_1|result_o~177_combout\);

-- Location: LCCOMB_X22_Y11_N26
\core1|alu_1|result_o~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~180_combout\ = \core1|rd_val_2_r\(29) $ (\core1|rs_val_2_r\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datad => \core1|rs_val_2_r\(29),
	combout => \core1|alu_1|result_o~180_combout\);

-- Location: LCCOMB_X14_Y10_N24
\core1|alu_1|result_o~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~179_combout\ = \core1|rs_val_2_r\(4) $ (\core1|rs_val_2_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~179_combout\);

-- Location: LCCOMB_X22_Y11_N24
\core1|rf_wd[29]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~284_combout\ = (\core1|rd_val_2_r\(29) & ((\core1|instruction_2_r.opcode\(1)) # (\core1|rs_val_2_r\(29)))) # (!\core1|rd_val_2_r\(29) & (\core1|instruction_2_r.opcode\(1) & \core1|rs_val_2_r\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(29),
	combout => \core1|rf_wd[29]~284_combout\);

-- Location: LCCOMB_X18_Y8_N4
\core1|alu_1|ShiftRight1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~40_combout\ = (\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(1) & (((\core1|alu_1|ShiftRight1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight1~37_combout\,
	combout => \core1|alu_1|ShiftRight1~40_combout\);

-- Location: LCCOMB_X23_Y10_N30
\core1|rf_wd[29]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~318_combout\ = (!\core1|rs_val_2_r\(2) & (\core1|rf_wd[16]~127_combout\ & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rf_wd[16]~127_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight1~40_combout\,
	combout => \core1|rf_wd[29]~318_combout\);

-- Location: LCCOMB_X23_Y10_N14
\core1|rf_wd[29]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~285_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[29]~284_combout\ $ (((\core1|instruction_2_r.opcode\(1)))))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[29]~318_combout\) # ((\core1|rf_wd[29]~284_combout\ & 
-- \core1|instruction_2_r.opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[29]~284_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[29]~318_combout\,
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[29]~285_combout\);

-- Location: LCCOMB_X23_Y10_N28
\core1|alu_1|ShiftRight1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~74_combout\ = (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight1~40_combout\,
	combout => \core1|alu_1|ShiftRight1~74_combout\);

-- Location: LCCOMB_X22_Y12_N26
\core1|alu_1|ShiftLeft1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~50_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~10_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~21_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft0~10_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~50_combout\);

-- Location: LCCOMB_X22_Y12_N24
\core1|alu_1|ShiftLeft1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~51_combout\ = (\core1|alu_1|ShiftLeft1~50_combout\) # ((!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|Add2~3_combout\ & \core1|alu_1|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft1~50_combout\,
	datad => \core1|alu_1|ShiftLeft0~15_combout\,
	combout => \core1|alu_1|ShiftLeft1~51_combout\);

-- Location: LCCOMB_X17_Y9_N20
\core1|alu_1|ShiftLeft1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~65_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~28_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~49_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~28_combout\,
	combout => \core1|alu_1|ShiftLeft1~65_combout\);

-- Location: LCCOMB_X17_Y10_N22
\core1|alu_1|ShiftLeft1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~110_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~69_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~65_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~65_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~65_combout\,
	datad => \core1|alu_1|ShiftLeft1~69_combout\,
	combout => \core1|alu_1|ShiftLeft1~110_combout\);

-- Location: LCCOMB_X22_Y10_N0
\core1|alu_1|result_o~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~87_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~51_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~51_combout\,
	datad => \core1|alu_1|ShiftLeft1~110_combout\,
	combout => \core1|alu_1|result_o~87_combout\);

-- Location: LCCOMB_X16_Y11_N8
\core1|alu_1|ShiftLeft1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~46_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0))) # (!\core1|rs_val_2_r\(3)))) # (!\core1|rs_val_2_r\(2) & (\core1|rs_val_2_r\(3) $ (((\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft1~46_combout\);

-- Location: LCCOMB_X18_Y6_N20
\core1|alu_1|ShiftLeft1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~122_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~119_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~109_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft0~109_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft0~119_combout\,
	datad => \core1|alu_1|ShiftLeft0~109_combout\,
	combout => \core1|alu_1|ShiftLeft1~122_combout\);

-- Location: LCCOMB_X21_Y10_N8
\core1|alu_1|ShiftLeft1~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~97_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftLeft1~47_combout\)))) # (!\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftLeft1~47_combout\ & ((\core1|alu_1|ShiftLeft1~122_combout\))) # 
-- (!\core1|alu_1|ShiftLeft1~47_combout\ & (\core1|alu_1|ShiftLeft0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|ShiftLeft0~137_combout\,
	datac => \core1|alu_1|ShiftLeft1~47_combout\,
	datad => \core1|alu_1|ShiftLeft1~122_combout\,
	combout => \core1|alu_1|ShiftLeft1~97_combout\);

-- Location: LCCOMB_X14_Y8_N22
\core1|alu_1|ShiftLeft1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~118_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~97_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~85_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft0~85_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|alu_1|ShiftLeft0~97_combout\,
	combout => \core1|alu_1|ShiftLeft1~118_combout\);

-- Location: LCCOMB_X14_Y10_N6
\core1|alu_1|ShiftLeft1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~80_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~66_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~75_combout\,
	datad => \core1|alu_1|ShiftLeft0~66_combout\,
	combout => \core1|alu_1|ShiftLeft1~80_combout\);

-- Location: LCCOMB_X14_Y10_N20
\core1|alu_1|ShiftLeft1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~81_combout\ = (\core1|alu_1|ShiftLeft1~80_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~118_combout\,
	datad => \core1|alu_1|ShiftLeft1~80_combout\,
	combout => \core1|alu_1|ShiftLeft1~81_combout\);

-- Location: LCCOMB_X21_Y10_N2
\core1|alu_1|ShiftLeft1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~98_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftLeft1~97_combout\ & ((\core1|alu_1|ShiftLeft1~81_combout\))) # (!\core1|alu_1|ShiftLeft1~97_combout\ & (\core1|alu_1|ShiftLeft0~127_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftLeft1~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|ShiftLeft0~127_combout\,
	datac => \core1|alu_1|ShiftLeft1~97_combout\,
	datad => \core1|alu_1|ShiftLeft1~81_combout\,
	combout => \core1|alu_1|ShiftLeft1~98_combout\);

-- Location: LCCOMB_X21_Y10_N12
\core1|alu_1|result_o~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~181_combout\ = (\core1|alu_1|ShiftRight1~74_combout\) # ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|result_o~87_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftRight1~74_combout\,
	datac => \core1|alu_1|result_o~87_combout\,
	datad => \core1|alu_1|ShiftLeft1~98_combout\,
	combout => \core1|alu_1|result_o~181_combout\);

-- Location: LCCOMB_X21_Y10_N6
\core1|rf_wd[29]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~286_combout\ = (\core1|alu_1|Selector23~6_combout\ & (((\core1|alu_1|Selector23~5_combout\ & \core1|alu_1|result_o~181_combout\)))) # (!\core1|alu_1|Selector23~6_combout\ & ((\core1|rf_wd[29]~285_combout\) # 
-- ((!\core1|alu_1|Selector23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[29]~285_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|Selector23~5_combout\,
	datad => \core1|alu_1|result_o~181_combout\,
	combout => \core1|rf_wd[29]~286_combout\);

-- Location: LCCOMB_X21_Y10_N28
\core1|rf_wd[29]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~287_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[29]~286_combout\ & (\core1|alu_1|result_o~180_combout\)) # (!\core1|rf_wd[29]~286_combout\ & ((\core1|alu_1|result_o~179_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[29]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~180_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~179_combout\,
	datad => \core1|rf_wd[29]~286_combout\,
	combout => \core1|rf_wd[29]~287_combout\);

-- Location: LCCOMB_X25_Y8_N10
\core1|rf_wd[29]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~288_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|alu_1|Selector23~7_combout\ & (\core1|rd_val_2_r\(29)))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[29]~287_combout\)) # (!\core1|alu_1|Selector23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|rd_val_2_r\(29),
	datad => \core1|rf_wd[29]~287_combout\,
	combout => \core1|rf_wd[29]~288_combout\);

-- Location: LCCOMB_X25_Y8_N24
\core1|rf_wd[29]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~289_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[29]~288_combout\ & (\core1|alu_1|result_o~178_combout\)) # (!\core1|rf_wd[29]~288_combout\ & ((\core1|alu_1|result_o~177_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[29]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~178_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~177_combout\,
	datad => \core1|rf_wd[29]~288_combout\,
	combout => \core1|rf_wd[29]~289_combout\);

-- Location: LCCOMB_X25_Y8_N6
\core1|rf_wd[29]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~290_combout\ = (\core1|alu_1|Selector23~14_combout\ & (((\core1|rs_val_2_r\(29))) # (!\core1|alu_1|Selector23~10_combout\))) # (!\core1|alu_1|Selector23~14_combout\ & (\core1|alu_1|Selector23~10_combout\ & 
-- ((\core1|rf_wd[29]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~14_combout\,
	datab => \core1|alu_1|Selector23~10_combout\,
	datac => \core1|rs_val_2_r\(29),
	datad => \core1|rf_wd[29]~289_combout\,
	combout => \core1|rf_wd[29]~290_combout\);

-- Location: LCCOMB_X25_Y8_N12
\core1|rf_wd[29]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~324_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[29]~290_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[29]~290_combout\ & ((\core1|alu_1|Add1~58_combout\))) # (!\core1|rf_wd[29]~290_combout\ & 
-- (\core1|rf_wd[29]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[29]~323_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Add1~58_combout\,
	datad => \core1|rf_wd[29]~290_combout\,
	combout => \core1|rf_wd[29]~324_combout\);

-- Location: LCCOMB_X25_Y8_N0
\core1|rf_wd[29]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~291_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[31]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[29]~324_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \from_mem_flat_i[31]~input_o\,
	datad => \core1|rf_wd[29]~324_combout\,
	combout => \core1|rf_wd[29]~291_combout\);

-- Location: LCCOMB_X25_Y8_N14
\core1|rf_wd[29]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~292_combout\ = (\core1|rf_wd[29]~291_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[29]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[29]~input_o\,
	datad => \core1|rf_wd[29]~291_combout\,
	combout => \core1|rf_wd[29]~292_combout\);

-- Location: LCCOMB_X23_Y11_N6
\core1|rs_val_2_r[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[28]~28_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(41))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(41),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a28\,
	combout => \core1|rs_val_2_r[28]~28_combout\);

-- Location: FF_X23_Y11_N7
\core1|rs_val_2_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[28]~28_combout\,
	asdata => \core1|rf_wd[28]~281_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(28));

-- Location: LCCOMB_X23_Y11_N4
\core1|alu_1|result_o~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~173_combout\ = \core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(15),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|result_o~173_combout\);

-- Location: LCCOMB_X22_Y8_N22
\core1|alu_1|ShiftRight1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~13_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(29))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|rd_val_2_r\(28),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~13_combout\);

-- Location: LCCOMB_X22_Y8_N28
\core1|alu_1|ShiftRight2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~102_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~13_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~12_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) 
-- & ((\core1|alu_1|ShiftRight1~12_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~13_combout\,
	datad => \core1|alu_1|ShiftRight1~12_combout\,
	combout => \core1|alu_1|ShiftRight2~102_combout\);

-- Location: LCCOMB_X12_Y9_N30
\core1|alu_1|ShiftLeft0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~45_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~24_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~44_combout\,
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_1|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X12_Y9_N26
\core1|alu_1|ShiftLeft0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~56_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~45_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~55_combout\,
	datac => \core1|alu_1|ShiftLeft0~45_combout\,
	combout => \core1|alu_1|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X16_Y10_N26
\core1|alu_1|ShiftLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~18_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~13_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~17_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~13_combout\,
	combout => \core1|alu_1|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X16_Y10_N4
\core1|alu_1|ShiftLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~19_combout\ = (\core1|alu_1|ShiftLeft0~18_combout\) # ((\core1|rs_val_2_r\(2) & (!\core1|alu_1|Add2~6_combout\ & \core1|rd_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|Add2~6_combout\,
	datac => \core1|alu_1|ShiftLeft0~18_combout\,
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X14_Y11_N30
\core1|alu_1|ShiftLeft0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~131_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~19_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~56_combout\,
	datad => \core1|alu_1|ShiftLeft0~19_combout\,
	combout => \core1|alu_1|ShiftLeft0~131_combout\);

-- Location: LCCOMB_X16_Y11_N0
\core1|alu_1|ShiftLeft0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~116_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~103_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~103_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~115_combout\,
	combout => \core1|alu_1|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X16_Y11_N26
\core1|alu_1|ShiftLeft0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~133_combout\ = (\core1|alu_1|ShiftRight0~47_combout\ & (((!\core1|alu_1|ShiftRight0~34_combout\)))) # (!\core1|alu_1|ShiftRight0~47_combout\ & ((\core1|alu_1|ShiftRight0~34_combout\ & ((\core1|alu_1|ShiftLeft0~132_combout\))) # 
-- (!\core1|alu_1|ShiftRight0~34_combout\ & (\core1|alu_1|ShiftLeft0~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~47_combout\,
	datab => \core1|alu_1|ShiftLeft0~116_combout\,
	datac => \core1|alu_1|ShiftRight0~34_combout\,
	datad => \core1|alu_1|ShiftLeft0~132_combout\,
	combout => \core1|alu_1|ShiftLeft0~133_combout\);

-- Location: LCCOMB_X15_Y10_N12
\core1|alu_1|ShiftLeft0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~92_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~80_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~91_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~80_combout\,
	combout => \core1|alu_1|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X14_Y11_N10
\core1|alu_1|ShiftLeft0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~90_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~62_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~62_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~70_combout\,
	combout => \core1|alu_1|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X14_Y11_N8
\core1|alu_1|ShiftLeft0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~93_combout\ = (\core1|alu_1|ShiftLeft0~90_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~92_combout\,
	datad => \core1|alu_1|ShiftLeft0~90_combout\,
	combout => \core1|alu_1|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X14_Y11_N16
\core1|alu_1|ShiftLeft0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~134_combout\ = (\core1|alu_1|ShiftRight0~47_combout\ & ((\core1|alu_1|ShiftLeft0~133_combout\ & ((\core1|alu_1|ShiftLeft0~93_combout\))) # (!\core1|alu_1|ShiftLeft0~133_combout\ & (\core1|alu_1|ShiftLeft0~123_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~47_combout\ & (((\core1|alu_1|ShiftLeft0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~47_combout\,
	datab => \core1|alu_1|ShiftLeft0~123_combout\,
	datac => \core1|alu_1|ShiftLeft0~133_combout\,
	datad => \core1|alu_1|ShiftLeft0~93_combout\,
	combout => \core1|alu_1|ShiftLeft0~134_combout\);

-- Location: LCCOMB_X14_Y11_N14
\core1|alu_1|ShiftLeft0~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~135_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~131_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~131_combout\,
	datad => \core1|alu_1|ShiftLeft0~134_combout\,
	combout => \core1|alu_1|ShiftLeft0~135_combout\);

-- Location: LCCOMB_X23_Y11_N22
\core1|alu_1|result_o~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~172_combout\ = (\core1|alu_1|ShiftLeft0~135_combout\) # ((!\core1|alu_1|ShiftLeft1~47_combout\ & (!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~47_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~102_combout\,
	datad => \core1|alu_1|ShiftLeft0~135_combout\,
	combout => \core1|alu_1|result_o~172_combout\);

-- Location: LCCOMB_X17_Y4_N14
\core1|alu_1|result_o~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~174_combout\ = \core1|rs_val_2_r\(3) $ (\core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~174_combout\);

-- Location: LCCOMB_X23_Y11_N26
\core1|alu_1|result_o~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~175_combout\ = \core1|rd_val_2_r\(28) $ (\core1|rs_val_2_r\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(28),
	datad => \core1|rs_val_2_r\(28),
	combout => \core1|alu_1|result_o~175_combout\);

-- Location: LCCOMB_X12_Y11_N30
\core1|rf_wd[28]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~273_combout\ = (\core1|rd_val_2_r\(28) & ((\core1|rs_val_2_r\(28)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rd_val_2_r\(28) & (\core1|rs_val_2_r\(28) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(28),
	datac => \core1|rs_val_2_r\(28),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[28]~273_combout\);

-- Location: LCCOMB_X22_Y8_N4
\core1|alu_1|ShiftRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~19_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~12_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~13_combout\,
	datad => \core1|alu_1|ShiftRight1~12_combout\,
	combout => \core1|alu_1|ShiftRight0~19_combout\);

-- Location: LCCOMB_X12_Y11_N6
\core1|rf_wd[28]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~317_combout\ = (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(3) & (\core1|rf_wd[16]~127_combout\ & \core1|alu_1|ShiftRight0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rf_wd[16]~127_combout\,
	datad => \core1|alu_1|ShiftRight0~19_combout\,
	combout => \core1|rf_wd[28]~317_combout\);

-- Location: LCCOMB_X12_Y11_N0
\core1|rf_wd[28]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~274_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[28]~273_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[28]~317_combout\) # ((\core1|instruction_2_r.opcode\(1) & 
-- \core1|rf_wd[28]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[28]~273_combout\,
	datad => \core1|rf_wd[28]~317_combout\,
	combout => \core1|rf_wd[28]~274_combout\);

-- Location: LCCOMB_X16_Y11_N2
\core1|alu_1|ShiftRight1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~73_combout\ = (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~19_combout\ & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~19_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftRight1~73_combout\);

-- Location: LCCOMB_X15_Y10_N22
\core1|alu_1|ShiftLeft1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~78_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~62_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~62_combout\,
	datad => \core1|alu_1|ShiftLeft0~70_combout\,
	combout => \core1|alu_1|ShiftLeft1~78_combout\);

-- Location: LCCOMB_X15_Y10_N18
\core1|alu_1|ShiftLeft1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~117_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~91_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~80_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft0~80_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~91_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft0~80_combout\,
	combout => \core1|alu_1|ShiftLeft1~117_combout\);

-- Location: LCCOMB_X15_Y10_N0
\core1|alu_1|ShiftLeft1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~79_combout\ = (\core1|alu_1|ShiftLeft1~78_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~78_combout\,
	datad => \core1|alu_1|ShiftLeft1~117_combout\,
	combout => \core1|alu_1|ShiftLeft1~79_combout\);

-- Location: LCCOMB_X16_Y11_N30
\core1|alu_1|ShiftLeft1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~121_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~115_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~103_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft0~103_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~103_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft0~115_combout\,
	combout => \core1|alu_1|ShiftLeft1~121_combout\);

-- Location: LCCOMB_X16_Y11_N20
\core1|alu_1|ShiftLeft1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~95_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftLeft1~47_combout\)))) # (!\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftLeft1~47_combout\ & (\core1|alu_1|ShiftLeft1~121_combout\)) # 
-- (!\core1|alu_1|ShiftLeft1~47_combout\ & ((\core1|alu_1|ShiftLeft0~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~121_combout\,
	datab => \core1|alu_1|ShiftLeft0~132_combout\,
	datac => \core1|alu_1|ShiftLeft1~46_combout\,
	datad => \core1|alu_1|ShiftLeft1~47_combout\,
	combout => \core1|alu_1|ShiftLeft1~95_combout\);

-- Location: LCCOMB_X16_Y11_N22
\core1|alu_1|ShiftLeft1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~96_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftLeft1~95_combout\ & ((\core1|alu_1|ShiftLeft1~79_combout\))) # (!\core1|alu_1|ShiftLeft1~95_combout\ & (\core1|alu_1|ShiftLeft0~123_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftLeft1~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|ShiftLeft0~123_combout\,
	datac => \core1|alu_1|ShiftLeft1~79_combout\,
	datad => \core1|alu_1|ShiftLeft1~95_combout\,
	combout => \core1|alu_1|ShiftLeft1~96_combout\);

-- Location: LCCOMB_X15_Y10_N16
\core1|alu_1|ShiftLeft1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~48_combout\ = (\core1|alu_1|Add2~2_combout\ & (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(0))))) # (!\core1|alu_1|Add2~2_combout\ & (((\core1|alu_1|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|alu_1|ShiftLeft0~17_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~48_combout\);

-- Location: LCCOMB_X15_Y10_N14
\core1|alu_1|ShiftLeft1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~49_combout\ = (\core1|alu_1|Add2~3_combout\ & (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~13_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (((\core1|alu_1|ShiftLeft1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~13_combout\,
	datad => \core1|alu_1|ShiftLeft1~48_combout\,
	combout => \core1|alu_1|ShiftLeft1~49_combout\);

-- Location: LCCOMB_X14_Y9_N10
\core1|alu_1|ShiftLeft1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~63_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~24_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~24_combout\,
	datad => \core1|alu_1|ShiftLeft0~44_combout\,
	combout => \core1|alu_1|ShiftLeft1~63_combout\);

-- Location: LCCOMB_X15_Y8_N16
\core1|alu_1|ShiftLeft1~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~109_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~68_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~63_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~63_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~63_combout\,
	datad => \core1|alu_1|ShiftLeft1~68_combout\,
	combout => \core1|alu_1|ShiftLeft1~109_combout\);

-- Location: LCCOMB_X15_Y8_N30
\core1|alu_1|result_o~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~79_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~49_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~49_combout\,
	datad => \core1|alu_1|ShiftLeft1~109_combout\,
	combout => \core1|alu_1|result_o~79_combout\);

-- Location: LCCOMB_X16_Y11_N24
\core1|alu_1|result_o~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~176_combout\ = (\core1|alu_1|ShiftRight1~73_combout\) # ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|result_o~79_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftRight1~73_combout\,
	datac => \core1|alu_1|ShiftLeft1~96_combout\,
	datad => \core1|alu_1|result_o~79_combout\,
	combout => \core1|alu_1|result_o~176_combout\);

-- Location: LCCOMB_X16_Y11_N14
\core1|rf_wd[28]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~275_combout\ = (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|result_o~176_combout\)))) # (!\core1|alu_1|Selector23~6_combout\ & (((\core1|rf_wd[28]~274_combout\)) # 
-- (!\core1|alu_1|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|rf_wd[28]~274_combout\,
	datad => \core1|alu_1|result_o~176_combout\,
	combout => \core1|rf_wd[28]~275_combout\);

-- Location: LCCOMB_X23_Y11_N0
\core1|rf_wd[28]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~276_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[28]~275_combout\ & ((\core1|alu_1|result_o~175_combout\))) # (!\core1|rf_wd[28]~275_combout\ & (\core1|alu_1|result_o~174_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[28]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~174_combout\,
	datac => \core1|alu_1|result_o~175_combout\,
	datad => \core1|rf_wd[28]~275_combout\,
	combout => \core1|rf_wd[28]~276_combout\);

-- Location: LCCOMB_X23_Y11_N2
\core1|rf_wd[28]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~277_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(28))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|rf_wd[28]~276_combout\))))) # (!\core1|alu_1|Selector23~7_combout\ & 
-- (((!\core1|alu_1|Selector23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|Selector23~8_combout\,
	datad => \core1|rf_wd[28]~276_combout\,
	combout => \core1|rf_wd[28]~277_combout\);

-- Location: LCCOMB_X23_Y11_N24
\core1|rf_wd[28]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~278_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[28]~277_combout\ & (\core1|alu_1|result_o~173_combout\)) # (!\core1|rf_wd[28]~277_combout\ & ((\core1|alu_1|result_o~172_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[28]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~173_combout\,
	datac => \core1|alu_1|result_o~172_combout\,
	datad => \core1|rf_wd[28]~277_combout\,
	combout => \core1|rf_wd[28]~278_combout\);

-- Location: LCCOMB_X23_Y11_N14
\core1|rf_wd[28]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~279_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(28)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|rf_wd[28]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|rf_wd[28]~278_combout\,
	combout => \core1|rf_wd[28]~279_combout\);

-- Location: LCCOMB_X14_Y11_N18
\core1|alu_1|ShiftRight0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~124_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight0~19_combout\,
	combout => \core1|alu_1|ShiftRight0~124_combout\);

-- Location: LCCOMB_X14_Y11_N28
\core1|rf_wd[28]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~316_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rd_val_2_r\(31))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|ShiftLeft0~135_combout\))))) # (!\core1|instruction_2_r.opcode\(1) 
-- & (((\core1|alu_1|ShiftLeft0~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftLeft0~135_combout\,
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|rf_wd[28]~316_combout\);

-- Location: LCCOMB_X14_Y11_N4
\core1|rf_wd[28]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~272_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((!\core1|rf_wd[28]~316_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & (!\core1|alu_1|ShiftRight0~124_combout\ & (\core1|alu_1|WideNor11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~124_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|rf_wd[28]~316_combout\,
	combout => \core1|rf_wd[28]~272_combout\);

-- Location: LCCOMB_X14_Y11_N22
\core1|rf_wd[28]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~325_combout\ = (!\core1|rf_wd[28]~272_combout\ & ((\core1|alu_1|Selector23~2_combout\) # ((\core1|alu_1|WideNor11~1_combout\) # (\core1|alu_1|Add0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|rf_wd[28]~272_combout\,
	datad => \core1|alu_1|Add0~56_combout\,
	combout => \core1|rf_wd[28]~325_combout\);

-- Location: LCCOMB_X23_Y11_N12
\core1|rf_wd[28]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~326_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[28]~279_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[28]~279_combout\ & (\core1|alu_1|Add1~56_combout\)) # (!\core1|rf_wd[28]~279_combout\ & 
-- ((\core1|rf_wd[28]~325_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~56_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|rf_wd[28]~279_combout\,
	datad => \core1|rf_wd[28]~325_combout\,
	combout => \core1|rf_wd[28]~326_combout\);

-- Location: LCCOMB_X23_Y11_N28
\core1|rf_wd[28]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~280_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[30]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[28]~326_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[30]~input_o\,
	datab => \core1|rf_wd[11]~37_combout\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|rf_wd[28]~326_combout\,
	combout => \core1|rf_wd[28]~280_combout\);

-- Location: LCCOMB_X23_Y11_N30
\core1|rf_wd[28]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~281_combout\ = (\core1|rf_wd[28]~280_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[28]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[28]~input_o\,
	datad => \core1|rf_wd[28]~280_combout\,
	combout => \core1|rf_wd[28]~281_combout\);

-- Location: LCCOMB_X18_Y11_N0
\core1|rd_val_2_r[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[27]~27_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(40))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(40),
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a27\,
	datad => \core1|rf|RF~7_combout\,
	combout => \core1|rd_val_2_r[27]~27_combout\);

-- Location: FF_X18_Y11_N1
\core1|rd_val_2_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[27]~27_combout\,
	asdata => \core1|rf_wd[27]~271_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(27));

-- Location: LCCOMB_X20_Y7_N16
\core1|alu_1|ShiftRight1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~36_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(28))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(28),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(27),
	combout => \core1|alu_1|ShiftRight1~36_combout\);

-- Location: LCCOMB_X19_Y10_N6
\core1|alu_1|ShiftRight1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~49_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~37_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~37_combout\,
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight1~49_combout\);

-- Location: LCCOMB_X16_Y12_N18
\core1|alu_1|ShiftRight0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~122_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~49_combout\,
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~122_combout\);

-- Location: LCCOMB_X16_Y12_N2
\core1|rf_wd[27]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~261_combout\ = (\core1|alu_1|Selector23~2_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftRight0~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight0~122_combout\,
	combout => \core1|rf_wd[27]~261_combout\);

-- Location: LCCOMB_X12_Y8_N28
\core1|alu_1|ShiftLeft0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~114_combout\ = (\core1|rs_val_2_r\(4)) # ((\core1|rs_val_2_r\(2) & !\core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X18_Y12_N20
\core1|alu_1|ShiftLeft0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~40_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~21_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~39_combout\,
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~21_combout\,
	combout => \core1|alu_1|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X18_Y12_N0
\core1|alu_1|ShiftLeft0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~51_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~40_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~40_combout\,
	datad => \core1|alu_1|ShiftLeft0~50_combout\,
	combout => \core1|alu_1|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X17_Y12_N30
\core1|alu_1|ShiftLeft0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~52_combout\ = (\core1|rs_val_2_r\(3) & (((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~16_combout\)))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftLeft0~51_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~16_combout\,
	combout => \core1|alu_1|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X17_Y11_N14
\core1|alu_1|ShiftLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~20_combout\ = (\core1|rs_val_2_r\(4)) # (\core1|rs_val_2_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X18_Y12_N4
\core1|alu_1|ShiftLeft0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~86_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~66_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|alu_1|ShiftLeft0~66_combout\,
	combout => \core1|alu_1|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X18_Y12_N16
\core1|alu_1|ShiftLeft0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~76_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~58_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~75_combout\,
	datad => \core1|alu_1|ShiftLeft0~58_combout\,
	combout => \core1|alu_1|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X18_Y12_N26
\core1|alu_1|ShiftLeft0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~87_combout\ = (\core1|alu_1|ShiftLeft0~86_combout\) # ((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~86_combout\,
	datad => \core1|alu_1|ShiftLeft0~76_combout\,
	combout => \core1|alu_1|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X17_Y11_N12
\core1|alu_1|ShiftLeft0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~129_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & (\core1|alu_1|ShiftLeft0~20_combout\)) # (!\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~20_combout\ & (\core1|alu_1|ShiftLeft0~87_combout\)) # 
-- (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~128_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~114_combout\,
	datab => \core1|alu_1|ShiftLeft0~20_combout\,
	datac => \core1|alu_1|ShiftLeft0~87_combout\,
	datad => \core1|alu_1|ShiftLeft0~128_combout\,
	combout => \core1|alu_1|ShiftLeft0~129_combout\);

-- Location: LCCOMB_X17_Y11_N10
\core1|alu_1|ShiftLeft0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~130_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~129_combout\ & ((\core1|alu_1|ShiftLeft0~52_combout\))) # (!\core1|alu_1|ShiftLeft0~129_combout\ & (\core1|alu_1|ShiftLeft0~110_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft0~114_combout\ & (((\core1|alu_1|ShiftLeft0~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~114_combout\,
	datab => \core1|alu_1|ShiftLeft0~110_combout\,
	datac => \core1|alu_1|ShiftLeft0~52_combout\,
	datad => \core1|alu_1|ShiftLeft0~129_combout\,
	combout => \core1|alu_1|ShiftLeft0~130_combout\);

-- Location: LCCOMB_X16_Y12_N0
\core1|rf_wd[27]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~262_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((!\core1|rf_wd[27]~261_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Selector23~2_combout\ & ((!\core1|alu_1|ShiftLeft0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|rf_wd[27]~261_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftLeft0~130_combout\,
	combout => \core1|rf_wd[27]~262_combout\);

-- Location: LCCOMB_X16_Y12_N20
\core1|rf_wd[27]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~327_combout\ = (!\core1|rf_wd[27]~262_combout\ & ((\core1|alu_1|Selector23~2_combout\) # ((\core1|alu_1|WideNor11~1_combout\) # (\core1|alu_1|Add0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Add0~54_combout\,
	datad => \core1|rf_wd[27]~262_combout\,
	combout => \core1|rf_wd[27]~327_combout\);

-- Location: LCCOMB_X19_Y10_N12
\core1|alu_1|ShiftRight2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~68_combout\ = (\core1|alu_1|Add2~2_combout\ & (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Add2~2_combout\ & (((\core1|alu_1|ShiftRight1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight2~68_combout\);

-- Location: LCCOMB_X19_Y10_N14
\core1|alu_1|ShiftRight2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~69_combout\ = (\core1|alu_1|Add2~3_combout\ & (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~37_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (((\core1|alu_1|ShiftRight2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftRight1~37_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftRight2~68_combout\,
	combout => \core1|alu_1|ShiftRight2~69_combout\);

-- Location: LCCOMB_X17_Y11_N28
\core1|alu_1|result_o~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~168_combout\ = (\core1|alu_1|ShiftLeft0~130_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftRight2~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftRight2~69_combout\,
	datad => \core1|alu_1|ShiftLeft0~130_combout\,
	combout => \core1|alu_1|result_o~168_combout\);

-- Location: LCCOMB_X16_Y4_N18
\core1|alu_1|result_o~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~169_combout\ = \core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(12),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~169_combout\);

-- Location: LCCOMB_X17_Y11_N26
\core1|alu_1|result_o~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~171_combout\ = \core1|rd_val_2_r\(27) $ (\core1|rs_val_2_r\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datad => \core1|rs_val_2_r\(27),
	combout => \core1|alu_1|result_o~171_combout\);

-- Location: LCCOMB_X20_Y11_N6
\core1|alu_1|result_o~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~170_combout\ = \core1|rs_val_2_r\(2) $ (\core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(30),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|result_o~170_combout\);

-- Location: LCCOMB_X17_Y11_N8
\core1|rf_wd[27]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~263_combout\ = (\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rd_val_2_r\(27) & (\core1|rs_val_2_r\(27) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rs_val_2_r\(27),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[27]~263_combout\);

-- Location: LCCOMB_X19_Y10_N8
\core1|alu_1|ShiftRight1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~50_combout\ = (\core1|rs_val_2_r\(2) & (!\core1|alu_1|Add2~6_combout\ & (\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(2) & (((\core1|alu_1|ShiftRight1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~6_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight1~49_combout\,
	combout => \core1|alu_1|ShiftRight1~50_combout\);

-- Location: LCCOMB_X17_Y11_N2
\core1|rf_wd[27]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~315_combout\ = (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight1~50_combout\,
	combout => \core1|rf_wd[27]~315_combout\);

-- Location: LCCOMB_X17_Y11_N22
\core1|rf_wd[27]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~264_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[27]~263_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[27]~263_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|rf_wd[27]~315_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[27]~263_combout\,
	datad => \core1|rf_wd[27]~315_combout\,
	combout => \core1|rf_wd[27]~264_combout\);

-- Location: LCCOMB_X18_Y9_N16
\core1|alu_1|ShiftRight2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~75_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|rs_val_2_r\(3) $ (!\core1|alu_1|Add2~0_combout\)) # (!\core1|rs_val_2_r\(4)))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|rs_val_2_r\(4) $ (((\core1|rs_val_2_r\(3)) # 
-- (\core1|alu_1|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|ShiftRight2~75_combout\);

-- Location: LCCOMB_X18_Y10_N18
\core1|alu_1|ShiftLeft1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~74_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~58_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~58_combout\,
	datad => \core1|alu_1|ShiftLeft0~75_combout\,
	combout => \core1|alu_1|ShiftLeft1~74_combout\);

-- Location: LCCOMB_X17_Y8_N2
\core1|alu_1|ShiftLeft1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~77_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~66_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|alu_1|ShiftLeft0~66_combout\,
	combout => \core1|alu_1|ShiftLeft1~77_combout\);

-- Location: LCCOMB_X17_Y8_N14
\core1|alu_1|ShiftLeft1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~116_combout\ = (\core1|alu_1|ShiftLeft1~77_combout\) # ((\core1|alu_1|ShiftLeft1~74_combout\ & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~74_combout\,
	datad => \core1|alu_1|ShiftLeft1~77_combout\,
	combout => \core1|alu_1|ShiftLeft1~116_combout\);

-- Location: LCCOMB_X17_Y11_N4
\core1|alu_1|ShiftLeft1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~93_combout\ = (\core1|alu_1|Selector31~2_combout\ & (!\core1|alu_1|ShiftRight2~75_combout\ & (\core1|alu_1|ShiftLeft1~124_combout\))) # (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftRight2~75_combout\) # 
-- ((\core1|alu_1|ShiftLeft1~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datab => \core1|alu_1|ShiftRight2~75_combout\,
	datac => \core1|alu_1|ShiftLeft1~124_combout\,
	datad => \core1|alu_1|ShiftLeft1~116_combout\,
	combout => \core1|alu_1|ShiftLeft1~93_combout\);

-- Location: LCCOMB_X17_Y9_N22
\core1|alu_1|ShiftLeft1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~61_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~21_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~39_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~21_combout\,
	combout => \core1|alu_1|ShiftLeft1~61_combout\);

-- Location: LCCOMB_X17_Y9_N14
\core1|alu_1|ShiftLeft1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~108_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~65_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~61_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~61_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~61_combout\,
	datad => \core1|alu_1|ShiftLeft1~65_combout\,
	combout => \core1|alu_1|ShiftLeft1~108_combout\);

-- Location: LCCOMB_X17_Y9_N6
\core1|alu_1|ShiftLeft1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~66_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~104_combout\ & (!\core1|alu_1|Add2~2_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftLeft1~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~104_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~108_combout\,
	datad => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|ShiftLeft1~66_combout\);

-- Location: LCCOMB_X17_Y11_N18
\core1|alu_1|ShiftLeft1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~94_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|ShiftLeft1~93_combout\ & ((\core1|alu_1|ShiftLeft1~66_combout\))) # (!\core1|alu_1|ShiftLeft1~93_combout\ & (\core1|alu_1|ShiftLeft1~120_combout\)))) # 
-- (!\core1|alu_1|ShiftRight2~75_combout\ & (((\core1|alu_1|ShiftLeft1~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~120_combout\,
	datab => \core1|alu_1|ShiftRight2~75_combout\,
	datac => \core1|alu_1|ShiftLeft1~93_combout\,
	datad => \core1|alu_1|ShiftLeft1~66_combout\,
	combout => \core1|alu_1|ShiftLeft1~94_combout\);

-- Location: LCCOMB_X17_Y11_N0
\core1|alu_1|result_o~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~197_combout\ = (\core1|alu_1|ShiftLeft1~94_combout\) # ((\core1|alu_1|ShiftRight1~50_combout\ & (!\core1|rs_val_2_r\(3) & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~50_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft1~94_combout\,
	combout => \core1|alu_1|result_o~197_combout\);

-- Location: LCCOMB_X17_Y11_N24
\core1|rf_wd[27]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~265_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~197_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[27]~264_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|rf_wd[27]~264_combout\,
	datad => \core1|alu_1|result_o~197_combout\,
	combout => \core1|rf_wd[27]~265_combout\);

-- Location: LCCOMB_X17_Y11_N6
\core1|rf_wd[27]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~266_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[27]~265_combout\ & (\core1|alu_1|result_o~171_combout\)) # (!\core1|rf_wd[27]~265_combout\ & ((\core1|alu_1|result_o~170_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[27]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~171_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~170_combout\,
	datad => \core1|rf_wd[27]~265_combout\,
	combout => \core1|rf_wd[27]~266_combout\);

-- Location: LCCOMB_X17_Y11_N20
\core1|rf_wd[27]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~267_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(27))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|rf_wd[27]~266_combout\))))) # (!\core1|alu_1|Selector23~7_combout\ & 
-- (((!\core1|alu_1|Selector23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|Selector23~8_combout\,
	datad => \core1|rf_wd[27]~266_combout\,
	combout => \core1|rf_wd[27]~267_combout\);

-- Location: LCCOMB_X17_Y11_N30
\core1|rf_wd[27]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~268_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[27]~267_combout\ & ((\core1|alu_1|result_o~169_combout\))) # (!\core1|rf_wd[27]~267_combout\ & (\core1|alu_1|result_o~168_combout\)))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[27]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~168_combout\,
	datac => \core1|alu_1|result_o~169_combout\,
	datad => \core1|rf_wd[27]~267_combout\,
	combout => \core1|rf_wd[27]~268_combout\);

-- Location: LCCOMB_X18_Y11_N16
\core1|rf_wd[27]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~269_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(27))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[27]~268_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ 
-- & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|rs_val_2_r\(27),
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|rf_wd[27]~268_combout\,
	combout => \core1|rf_wd[27]~269_combout\);

-- Location: LCCOMB_X18_Y11_N10
\core1|rf_wd[27]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~328_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[27]~269_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[27]~269_combout\ & (\core1|alu_1|Add1~54_combout\)) # (!\core1|rf_wd[27]~269_combout\ & 
-- ((\core1|rf_wd[27]~327_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~54_combout\,
	datac => \core1|rf_wd[27]~327_combout\,
	datad => \core1|rf_wd[27]~269_combout\,
	combout => \core1|rf_wd[27]~328_combout\);

-- Location: LCCOMB_X18_Y11_N14
\core1|rf_wd[27]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~270_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[29]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[27]~328_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|rf_wd[11]~37_combout\,
	datac => \from_mem_flat_i[29]~input_o\,
	datad => \core1|rf_wd[27]~328_combout\,
	combout => \core1|rf_wd[27]~270_combout\);

-- Location: LCCOMB_X18_Y11_N12
\core1|rf_wd[27]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~271_combout\ = (\core1|rf_wd[27]~270_combout\) # ((\net_packet_flat_i[27]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[27]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf_wd[27]~271_combout\);

-- Location: LCCOMB_X18_Y8_N0
\core1|rs_val_2_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[0]~0_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(13))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(13),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \core1|rs_val_2_r[0]~0_combout\);

-- Location: FF_X18_Y8_N1
\core1|rs_val_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[0]~0_combout\,
	asdata => \core1|rf_wd[0]~39_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(0));

-- Location: LCCOMB_X19_Y10_N30
\core1|alu_1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~6_combout\ = (\core1|rs_val_2_r\(0)) # (\core1|rs_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|Add2~6_combout\);

-- Location: LCCOMB_X19_Y10_N28
\core1|alu_1|ShiftRight0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~56_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|Add2~6_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Add2~6_combout\ & ((\core1|rd_val_2_r\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~6_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rd_val_2_r\(30),
	combout => \core1|alu_1|ShiftRight0~56_combout\);

-- Location: LCCOMB_X18_Y7_N0
\core1|alu_1|ShiftRight1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~10_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(27)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rd_val_2_r\(27),
	combout => \core1|alu_1|ShiftRight1~10_combout\);

-- Location: LCCOMB_X17_Y8_N18
\core1|alu_1|ShiftRight0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~57_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~13_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~10_combout\,
	datad => \core1|alu_1|ShiftRight1~13_combout\,
	combout => \core1|alu_1|ShiftRight0~57_combout\);

-- Location: LCCOMB_X16_Y5_N12
\core1|alu_1|ShiftRight0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~112_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~56_combout\) # (\core1|alu_1|ShiftRight0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftRight0~56_combout\,
	datad => \core1|alu_1|ShiftRight0~57_combout\,
	combout => \core1|alu_1|ShiftRight0~112_combout\);

-- Location: LCCOMB_X12_Y9_N22
\core1|alu_1|ShiftLeft0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~34_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~17_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~17_combout\,
	datad => \core1|alu_1|ShiftLeft0~33_combout\,
	combout => \core1|alu_1|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X12_Y8_N0
\core1|alu_1|ShiftLeft0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~46_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~34_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~45_combout\,
	datad => \core1|alu_1|ShiftLeft0~34_combout\,
	combout => \core1|alu_1|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X12_Y8_N6
\core1|alu_1|ShiftLeft0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~47_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~14_combout\ & (!\core1|rs_val_2_r\(2)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~14_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~46_combout\,
	combout => \core1|alu_1|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X12_Y9_N8
\core1|alu_1|ShiftLeft0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~71_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~54_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~54_combout\,
	datad => \core1|alu_1|ShiftLeft0~70_combout\,
	combout => \core1|alu_1|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X12_Y9_N16
\core1|alu_1|ShiftLeft0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~81_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~62_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~80_combout\,
	datad => \core1|alu_1|ShiftLeft0~62_combout\,
	combout => \core1|alu_1|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X12_Y9_N10
\core1|alu_1|ShiftLeft0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~82_combout\ = (\core1|alu_1|ShiftLeft0~81_combout\) # ((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~71_combout\,
	datad => \core1|alu_1|ShiftLeft0~81_combout\,
	combout => \core1|alu_1|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X12_Y8_N10
\core1|alu_1|ShiftLeft0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~125_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & (\core1|alu_1|ShiftLeft0~20_combout\)) # (!\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~82_combout\))) # 
-- (!\core1|alu_1|ShiftLeft0~20_combout\ & (\core1|alu_1|ShiftLeft0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~114_combout\,
	datab => \core1|alu_1|ShiftLeft0~20_combout\,
	datac => \core1|alu_1|ShiftLeft0~124_combout\,
	datad => \core1|alu_1|ShiftLeft0~82_combout\,
	combout => \core1|alu_1|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X12_Y8_N8
\core1|alu_1|ShiftLeft0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~126_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~125_combout\ & (\core1|alu_1|ShiftLeft0~47_combout\)) # (!\core1|alu_1|ShiftLeft0~125_combout\ & ((\core1|alu_1|ShiftLeft0~104_combout\))))) # 
-- (!\core1|alu_1|ShiftLeft0~114_combout\ & (((\core1|alu_1|ShiftLeft0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~47_combout\,
	datab => \core1|alu_1|ShiftLeft0~104_combout\,
	datac => \core1|alu_1|ShiftLeft0~114_combout\,
	datad => \core1|alu_1|ShiftLeft0~125_combout\,
	combout => \core1|alu_1|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X16_Y5_N4
\core1|rf_wd[26]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~249_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|rd_val_2_r\(31) & ((\core1|alu_1|Selector23~2_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|ShiftLeft0~126_combout\) # 
-- (!\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftLeft0~126_combout\,
	datad => \core1|alu_1|Selector23~2_combout\,
	combout => \core1|rf_wd[26]~249_combout\);

-- Location: LCCOMB_X16_Y5_N6
\core1|rf_wd[26]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~250_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|rf_wd[26]~249_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|rf_wd[26]~249_combout\ & ((\core1|alu_1|Add0~52_combout\))) # (!\core1|rf_wd[26]~249_combout\ & 
-- (\core1|alu_1|ShiftRight0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~112_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|rf_wd[26]~249_combout\,
	datad => \core1|alu_1|Add0~52_combout\,
	combout => \core1|rf_wd[26]~250_combout\);

-- Location: LCCOMB_X14_Y10_N26
\core1|alu_1|result_o~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~165_combout\ = \core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|result_o~165_combout\);

-- Location: LCCOMB_X17_Y8_N28
\core1|alu_1|ShiftRight2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~61_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~12_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~10_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftRight1~12_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftRight2~61_combout\);

-- Location: LCCOMB_X17_Y8_N26
\core1|alu_1|ShiftRight2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~62_combout\ = (\core1|alu_1|ShiftRight2~61_combout\) # ((!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|Add2~3_combout\ & \core1|alu_1|ShiftRight1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftRight2~61_combout\,
	datad => \core1|alu_1|ShiftRight1~13_combout\,
	combout => \core1|alu_1|ShiftRight2~62_combout\);

-- Location: LCCOMB_X16_Y5_N8
\core1|alu_1|result_o~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~164_combout\ = (\core1|alu_1|ShiftLeft0~126_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftRight2~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~126_combout\,
	datad => \core1|alu_1|ShiftRight2~62_combout\,
	combout => \core1|alu_1|result_o~164_combout\);

-- Location: LCCOMB_X19_Y11_N22
\core1|alu_1|result_o~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~167_combout\ = \core1|rd_val_2_r\(26) $ (\core1|rs_val_2_r\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rs_val_2_r\(26),
	combout => \core1|alu_1|result_o~167_combout\);

-- Location: LCCOMB_X11_Y7_N18
\core1|alu_1|result_o~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~166_combout\ = \core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(29),
	datad => \core1|rs_val_2_r\(12),
	combout => \core1|alu_1|result_o~166_combout\);

-- Location: LCCOMB_X16_Y9_N18
\core1|alu_1|ShiftRight1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~46_combout\ = (\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~13_combout\)))) # (!\core1|rs_val_2_r\(1) & (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~12_combout\,
	datad => \core1|alu_1|ShiftRight1~13_combout\,
	combout => \core1|alu_1|ShiftRight1~46_combout\);

-- Location: LCCOMB_X16_Y9_N4
\core1|alu_1|ShiftRight1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~71_combout\ = (\core1|alu_1|ShiftRight1~46_combout\) # ((!\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~10_combout\,
	datad => \core1|alu_1|ShiftRight1~46_combout\,
	combout => \core1|alu_1|ShiftRight1~71_combout\);

-- Location: LCCOMB_X18_Y9_N14
\core1|alu_1|ShiftLeft1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~72_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~54_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~54_combout\,
	datac => \core1|alu_1|ShiftLeft0~70_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~72_combout\);

-- Location: LCCOMB_X14_Y9_N24
\core1|alu_1|ShiftLeft1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~76_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~62_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftLeft0~80_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~62_combout\,
	combout => \core1|alu_1|ShiftLeft1~76_combout\);

-- Location: LCCOMB_X14_Y9_N30
\core1|alu_1|ShiftLeft1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~115_combout\ = (\core1|alu_1|ShiftLeft1~76_combout\) # ((\core1|alu_1|ShiftLeft1~72_combout\ & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft1~72_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft1~76_combout\,
	combout => \core1|alu_1|ShiftLeft1~115_combout\);

-- Location: LCCOMB_X14_Y9_N4
\core1|alu_1|ShiftLeft1~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~91_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & (!\core1|alu_1|Selector31~2_combout\)) # (!\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftLeft1~123_combout\))) # 
-- (!\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftLeft1~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~75_combout\,
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~115_combout\,
	datad => \core1|alu_1|ShiftLeft1~123_combout\,
	combout => \core1|alu_1|ShiftLeft1~91_combout\);

-- Location: LCCOMB_X19_Y9_N0
\core1|alu_1|ShiftLeft1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~57_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~17_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~33_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~17_combout\,
	combout => \core1|alu_1|ShiftLeft1~57_combout\);

-- Location: LCCOMB_X19_Y9_N2
\core1|alu_1|ShiftLeft1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~107_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~63_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~57_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~57_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft1~57_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft1~63_combout\,
	combout => \core1|alu_1|ShiftLeft1~107_combout\);

-- Location: LCCOMB_X15_Y9_N24
\core1|alu_1|ShiftLeft1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~64_combout\ = (\core1|alu_1|Add2~4_combout\ & (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft1~103_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftLeft1~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft1~103_combout\,
	datac => \core1|alu_1|ShiftLeft1~107_combout\,
	datad => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|ShiftLeft1~64_combout\);

-- Location: LCCOMB_X15_Y9_N6
\core1|alu_1|ShiftLeft1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~92_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|ShiftLeft1~91_combout\ & ((\core1|alu_1|ShiftLeft1~64_combout\))) # (!\core1|alu_1|ShiftLeft1~91_combout\ & (\core1|alu_1|ShiftLeft1~119_combout\)))) # 
-- (!\core1|alu_1|ShiftRight2~75_combout\ & (((\core1|alu_1|ShiftLeft1~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~119_combout\,
	datab => \core1|alu_1|ShiftRight2~75_combout\,
	datac => \core1|alu_1|ShiftLeft1~91_combout\,
	datad => \core1|alu_1|ShiftLeft1~64_combout\,
	combout => \core1|alu_1|ShiftLeft1~92_combout\);

-- Location: LCCOMB_X15_Y9_N30
\core1|alu_1|result_o~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~196_combout\ = (\core1|alu_1|ShiftLeft1~92_combout\) # ((\core1|alu_1|ShiftRight1~71_combout\ & (!\core1|rs_val_2_r\(3) & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~71_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft1~92_combout\,
	combout => \core1|alu_1|result_o~196_combout\);

-- Location: LCCOMB_X14_Y10_N4
\core1|rf_wd[26]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~251_combout\ = (\core1|rs_val_2_r\(26) & ((\core1|rd_val_2_r\(26)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rs_val_2_r\(26) & (\core1|rd_val_2_r\(26) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[26]~251_combout\);

-- Location: LCCOMB_X14_Y10_N2
\core1|rf_wd[26]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~314_combout\ = (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight1~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight1~71_combout\,
	combout => \core1|rf_wd[26]~314_combout\);

-- Location: LCCOMB_X14_Y10_N18
\core1|rf_wd[26]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~252_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[26]~251_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[26]~251_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|rf_wd[26]~314_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[26]~251_combout\,
	datad => \core1|rf_wd[26]~314_combout\,
	combout => \core1|rf_wd[26]~252_combout\);

-- Location: LCCOMB_X15_Y9_N0
\core1|rf_wd[26]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~253_combout\ = (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~196_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (((\core1|rf_wd[26]~252_combout\)) # 
-- (!\core1|alu_1|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|result_o~196_combout\,
	datad => \core1|rf_wd[26]~252_combout\,
	combout => \core1|rf_wd[26]~253_combout\);

-- Location: LCCOMB_X15_Y9_N10
\core1|rf_wd[26]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~254_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[26]~253_combout\ & (\core1|alu_1|result_o~167_combout\)) # (!\core1|rf_wd[26]~253_combout\ & ((\core1|alu_1|result_o~166_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[26]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~167_combout\,
	datac => \core1|alu_1|result_o~166_combout\,
	datad => \core1|rf_wd[26]~253_combout\,
	combout => \core1|rf_wd[26]~254_combout\);

-- Location: LCCOMB_X15_Y9_N16
\core1|rf_wd[26]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~255_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(26))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|rf_wd[26]~254_combout\))))) # (!\core1|alu_1|Selector23~7_combout\ & 
-- (!\core1|alu_1|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~8_combout\,
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rf_wd[26]~254_combout\,
	combout => \core1|rf_wd[26]~255_combout\);

-- Location: LCCOMB_X16_Y5_N10
\core1|rf_wd[26]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~256_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[26]~255_combout\ & (\core1|alu_1|result_o~165_combout\)) # (!\core1|rf_wd[26]~255_combout\ & ((\core1|alu_1|result_o~164_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[26]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~165_combout\,
	datac => \core1|alu_1|result_o~164_combout\,
	datad => \core1|rf_wd[26]~255_combout\,
	combout => \core1|rf_wd[26]~256_combout\);

-- Location: LCCOMB_X16_Y5_N24
\core1|rf_wd[26]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~257_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(26)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|rf_wd[26]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~14_combout\,
	datab => \core1|rs_val_2_r\(26),
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|rf_wd[26]~256_combout\,
	combout => \core1|rf_wd[26]~257_combout\);

-- Location: LCCOMB_X16_Y5_N2
\core1|rf_wd[26]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~258_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[26]~257_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[26]~257_combout\ & ((\core1|alu_1|Add1~52_combout\))) # (!\core1|rf_wd[26]~257_combout\ & 
-- (\core1|rf_wd[26]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[26]~250_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Add1~52_combout\,
	datad => \core1|rf_wd[26]~257_combout\,
	combout => \core1|rf_wd[26]~258_combout\);

-- Location: LCCOMB_X16_Y5_N16
\core1|rf_wd[26]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~259_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[28]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[26]~258_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[28]~input_o\,
	datab => \core1|rf_wd[11]~37_combout\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|rf_wd[26]~258_combout\,
	combout => \core1|rf_wd[26]~259_combout\);

-- Location: LCCOMB_X16_Y5_N22
\core1|rf_wd[26]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~260_combout\ = (\core1|rf_wd[26]~259_combout\) # ((\net_packet_flat_i[26]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[26]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf_wd[26]~260_combout\);

-- Location: LCCOMB_X19_Y7_N0
\core1|rd_val_2_r[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[25]~25_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(38))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(38),
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a25\,
	combout => \core1|rd_val_2_r[25]~25_combout\);

-- Location: FF_X19_Y7_N1
\core1|rd_val_2_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[25]~25_combout\,
	asdata => \core1|rf_wd[25]~248_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(25));

-- Location: LCCOMB_X19_Y10_N4
\core1|rf_wd[25]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~237_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|rd_val_2_r\(31) & \core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftRight0~110_combout\) # 
-- ((!\core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~110_combout\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|WideNor11~1_combout\,
	combout => \core1|rf_wd[25]~237_combout\);

-- Location: LCCOMB_X18_Y12_N14
\core1|alu_1|ShiftLeft0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~38_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~15_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~15_combout\,
	datac => \core1|alu_1|ShiftLeft0~28_combout\,
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X18_Y12_N2
\core1|alu_1|ShiftLeft0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~41_combout\ = (\core1|alu_1|ShiftLeft0~38_combout\) # ((!\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~38_combout\,
	datad => \core1|alu_1|ShiftLeft0~40_combout\,
	combout => \core1|alu_1|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X18_Y12_N12
\core1|alu_1|ShiftLeft0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~42_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~21_combout\ & (\core1|alu_1|ShiftLeft0~10_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~10_combout\,
	datad => \core1|alu_1|ShiftLeft0~41_combout\,
	combout => \core1|alu_1|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X18_Y12_N10
\core1|alu_1|ShiftLeft0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~77_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~67_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~76_combout\,
	datad => \core1|alu_1|ShiftLeft0~67_combout\,
	combout => \core1|alu_1|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X18_Y12_N24
\core1|alu_1|ShiftLeft0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~121_combout\ = (\core1|alu_1|ShiftLeft0~20_combout\ & (((\core1|alu_1|ShiftLeft0~114_combout\) # (\core1|alu_1|ShiftLeft0~77_combout\)))) # (!\core1|alu_1|ShiftLeft0~20_combout\ & (\core1|alu_1|ShiftLeft0~120_combout\ & 
-- (!\core1|alu_1|ShiftLeft0~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~20_combout\,
	datab => \core1|alu_1|ShiftLeft0~120_combout\,
	datac => \core1|alu_1|ShiftLeft0~114_combout\,
	datad => \core1|alu_1|ShiftLeft0~77_combout\,
	combout => \core1|alu_1|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X18_Y12_N22
\core1|alu_1|ShiftLeft0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~122_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~121_combout\ & (\core1|alu_1|ShiftLeft0~42_combout\)) # (!\core1|alu_1|ShiftLeft0~121_combout\ & ((\core1|alu_1|ShiftLeft0~98_combout\))))) # 
-- (!\core1|alu_1|ShiftLeft0~114_combout\ & (((\core1|alu_1|ShiftLeft0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~42_combout\,
	datab => \core1|alu_1|ShiftLeft0~98_combout\,
	datac => \core1|alu_1|ShiftLeft0~114_combout\,
	datad => \core1|alu_1|ShiftLeft0~121_combout\,
	combout => \core1|alu_1|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X19_Y10_N2
\core1|rf_wd[25]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~238_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[25]~237_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[25]~237_combout\ & (\core1|alu_1|Add0~50_combout\)) # (!\core1|rf_wd[25]~237_combout\ & 
-- ((\core1|alu_1|ShiftLeft0~122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~50_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|rf_wd[25]~237_combout\,
	datad => \core1|alu_1|ShiftLeft0~122_combout\,
	combout => \core1|rf_wd[25]~238_combout\);

-- Location: LCCOMB_X11_Y7_N24
\core1|alu_1|result_o~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~161_combout\ = \core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(10),
	datad => \core1|rs_val_2_r\(12),
	combout => \core1|alu_1|result_o~161_combout\);

-- Location: LCCOMB_X19_Y7_N16
\core1|alu_1|ShiftRight1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~38_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(26)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~38_combout\);

-- Location: LCCOMB_X21_Y11_N12
\core1|alu_1|ShiftRight2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~53_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~36_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~36_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~38_combout\,
	combout => \core1|alu_1|ShiftRight2~53_combout\);

-- Location: LCCOMB_X21_Y11_N26
\core1|alu_1|ShiftRight2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~54_combout\ = (\core1|alu_1|ShiftRight2~53_combout\) # ((\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~104_combout\,
	datad => \core1|alu_1|ShiftRight2~53_combout\,
	combout => \core1|alu_1|ShiftRight2~54_combout\);

-- Location: LCCOMB_X19_Y7_N4
\core1|alu_1|result_o~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~160_combout\ = (\core1|alu_1|ShiftLeft0~122_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftRight2~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftRight2~54_combout\,
	datad => \core1|alu_1|ShiftLeft0~122_combout\,
	combout => \core1|alu_1|result_o~160_combout\);

-- Location: LCCOMB_X19_Y7_N12
\core1|alu_1|result_o~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~163_combout\ = \core1|rs_val_2_r\(25) $ (\core1|rd_val_2_r\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datad => \core1|rd_val_2_r\(25),
	combout => \core1|alu_1|result_o~163_combout\);

-- Location: LCCOMB_X19_Y7_N30
\core1|alu_1|result_o~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~162_combout\ = \core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rs_val_2_r\(28),
	combout => \core1|alu_1|result_o~162_combout\);

-- Location: LCCOMB_X16_Y7_N6
\core1|rf_wd[25]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~239_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(25)) # (\core1|rd_val_2_r\(25)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(25) & \core1|rd_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rs_val_2_r\(25),
	datad => \core1|rd_val_2_r\(25),
	combout => \core1|rf_wd[25]~239_combout\);

-- Location: LCCOMB_X20_Y7_N18
\core1|alu_1|ShiftRight1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~42_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~36_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~38_combout\,
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight1~42_combout\);

-- Location: LCCOMB_X20_Y7_N2
\core1|rf_wd[25]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~313_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftRight1~42_combout\) # ((\core1|alu_1|ShiftRight1~40_combout\ & \core1|rs_val_2_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~40_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~20_combout\,
	datad => \core1|alu_1|ShiftRight1~42_combout\,
	combout => \core1|rf_wd[25]~313_combout\);

-- Location: LCCOMB_X20_Y7_N8
\core1|rf_wd[25]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~240_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[25]~239_combout\ $ ((\core1|instruction_2_r.opcode\(1))))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[25]~239_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|rf_wd[25]~313_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rf_wd[25]~239_combout\,
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rf_wd[25]~313_combout\,
	combout => \core1|rf_wd[25]~240_combout\);

-- Location: LCCOMB_X19_Y10_N26
\core1|alu_1|ShiftRight1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~65_combout\ = (\core1|alu_1|ShiftRight1~42_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~40_combout\,
	datad => \core1|alu_1|ShiftRight1~42_combout\,
	combout => \core1|alu_1|ShiftRight1~65_combout\);

-- Location: LCCOMB_X18_Y10_N22
\core1|alu_1|ShiftLeft1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~60_combout\ = (\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~15_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~28_combout\,
	datad => \core1|alu_1|ShiftLeft0~15_combout\,
	combout => \core1|alu_1|ShiftLeft1~60_combout\);

-- Location: LCCOMB_X18_Y10_N6
\core1|alu_1|ShiftLeft1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~105_combout\ = (\core1|alu_1|ShiftLeft1~60_combout\) # ((\core1|alu_1|ShiftLeft1~61_combout\ & (\core1|rs_val_2_r\(0) $ (!\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~60_combout\,
	datad => \core1|alu_1|ShiftLeft1~61_combout\,
	combout => \core1|alu_1|ShiftLeft1~105_combout\);

-- Location: LCCOMB_X18_Y10_N8
\core1|alu_1|ShiftLeft1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~62_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~45_combout\ & (\core1|alu_1|ShiftLeft0~10_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftLeft1~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftRight2~45_combout\,
	datac => \core1|alu_1|ShiftLeft0~10_combout\,
	datad => \core1|alu_1|ShiftLeft1~105_combout\,
	combout => \core1|alu_1|ShiftLeft1~62_combout\);

-- Location: LCCOMB_X18_Y10_N4
\core1|alu_1|ShiftLeft1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~114_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~74_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~71_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft1~71_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|alu_1|ShiftLeft1~74_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft1~71_combout\,
	combout => \core1|alu_1|ShiftLeft1~114_combout\);

-- Location: LCCOMB_X18_Y10_N2
\core1|alu_1|ShiftLeft1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~89_combout\ = (\core1|alu_1|Selector31~2_combout\ & (!\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|ShiftLeft1~122_combout\)))) # (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftRight2~75_combout\) # 
-- ((\core1|alu_1|ShiftLeft1~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datab => \core1|alu_1|ShiftRight2~75_combout\,
	datac => \core1|alu_1|ShiftLeft1~114_combout\,
	datad => \core1|alu_1|ShiftLeft1~122_combout\,
	combout => \core1|alu_1|ShiftLeft1~89_combout\);

-- Location: LCCOMB_X18_Y10_N24
\core1|alu_1|ShiftLeft1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~90_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|ShiftLeft1~89_combout\ & ((\core1|alu_1|ShiftLeft1~62_combout\))) # (!\core1|alu_1|ShiftLeft1~89_combout\ & (\core1|alu_1|ShiftLeft1~118_combout\)))) # 
-- (!\core1|alu_1|ShiftRight2~75_combout\ & (((\core1|alu_1|ShiftLeft1~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~118_combout\,
	datab => \core1|alu_1|ShiftRight2~75_combout\,
	datac => \core1|alu_1|ShiftLeft1~62_combout\,
	datad => \core1|alu_1|ShiftLeft1~89_combout\,
	combout => \core1|alu_1|ShiftLeft1~90_combout\);

-- Location: LCCOMB_X18_Y10_N14
\core1|alu_1|result_o~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~195_combout\ = (\core1|alu_1|ShiftLeft1~90_combout\) # ((!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight1~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~65_combout\,
	datad => \core1|alu_1|ShiftLeft1~90_combout\,
	combout => \core1|alu_1|result_o~195_combout\);

-- Location: LCCOMB_X19_Y7_N10
\core1|rf_wd[25]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~241_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~195_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[25]~240_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|rf_wd[25]~240_combout\,
	datad => \core1|alu_1|result_o~195_combout\,
	combout => \core1|rf_wd[25]~241_combout\);

-- Location: LCCOMB_X19_Y7_N24
\core1|rf_wd[25]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~242_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[25]~241_combout\ & (\core1|alu_1|result_o~163_combout\)) # (!\core1|rf_wd[25]~241_combout\ & ((\core1|alu_1|result_o~162_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[25]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~163_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~162_combout\,
	datad => \core1|rf_wd[25]~241_combout\,
	combout => \core1|rf_wd[25]~242_combout\);

-- Location: LCCOMB_X19_Y7_N2
\core1|rf_wd[25]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~243_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(25) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[25]~242_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[25]~242_combout\,
	combout => \core1|rf_wd[25]~243_combout\);

-- Location: LCCOMB_X19_Y7_N28
\core1|rf_wd[25]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~244_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[25]~243_combout\ & (\core1|alu_1|result_o~161_combout\)) # (!\core1|rf_wd[25]~243_combout\ & ((\core1|alu_1|result_o~160_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[25]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~161_combout\,
	datac => \core1|alu_1|result_o~160_combout\,
	datad => \core1|rf_wd[25]~243_combout\,
	combout => \core1|rf_wd[25]~244_combout\);

-- Location: LCCOMB_X19_Y7_N6
\core1|rf_wd[25]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~245_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(25))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[25]~244_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ 
-- & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|alu_1|Selector23~10_combout\,
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|rf_wd[25]~244_combout\,
	combout => \core1|rf_wd[25]~245_combout\);

-- Location: LCCOMB_X19_Y7_N20
\core1|rf_wd[25]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~246_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[25]~245_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[25]~245_combout\ & ((\core1|alu_1|Add1~50_combout\))) # (!\core1|rf_wd[25]~245_combout\ & 
-- (\core1|rf_wd[25]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|rf_wd[25]~238_combout\,
	datac => \core1|alu_1|Add1~50_combout\,
	datad => \core1|rf_wd[25]~245_combout\,
	combout => \core1|rf_wd[25]~246_combout\);

-- Location: LCCOMB_X19_Y7_N18
\core1|rf_wd[25]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~247_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[27]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[25]~246_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|rf_wd[11]~37_combout\,
	datac => \from_mem_flat_i[27]~input_o\,
	datad => \core1|rf_wd[25]~246_combout\,
	combout => \core1|rf_wd[25]~247_combout\);

-- Location: LCCOMB_X19_Y7_N8
\core1|rf_wd[25]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~248_combout\ = (\core1|rf_wd[25]~247_combout\) # ((\net_packet_flat_i[25]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[25]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[25]~247_combout\,
	combout => \core1|rf_wd[25]~248_combout\);

-- Location: FF_X18_Y11_N29
\core1|rf|RF_rtl_1_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[24]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(37));

-- Location: LCCOMB_X18_Y11_N22
\core1|rd_val_2_r[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[24]~24_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(37)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a24\,
	datab => \core1|rf|RF_rtl_1_bypass\(37),
	datad => \core1|rf|RF~7_combout\,
	combout => \core1|rd_val_2_r[24]~24_combout\);

-- Location: FF_X18_Y11_N23
\core1|rd_val_2_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[24]~24_combout\,
	asdata => \core1|rf_wd[24]~236_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(24));

-- Location: LCCOMB_X12_Y9_N14
\core1|alu_1|ShiftLeft0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~72_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~63_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~71_combout\,
	datad => \core1|alu_1|ShiftLeft0~63_combout\,
	combout => \core1|alu_1|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X12_Y7_N22
\core1|alu_1|ShiftLeft0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~117_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & (((\core1|alu_1|ShiftLeft0~20_combout\)))) # (!\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~72_combout\))) # 
-- (!\core1|alu_1|ShiftLeft0~20_combout\ & (\core1|alu_1|ShiftLeft0~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~116_combout\,
	datab => \core1|alu_1|ShiftLeft0~114_combout\,
	datac => \core1|alu_1|ShiftLeft0~20_combout\,
	datad => \core1|alu_1|ShiftLeft0~72_combout\,
	combout => \core1|alu_1|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X12_Y9_N12
\core1|alu_1|ShiftLeft0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~32_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~13_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~13_combout\,
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_1|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X12_Y9_N28
\core1|alu_1|ShiftLeft0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~35_combout\ = (\core1|alu_1|ShiftLeft0~32_combout\) # ((!\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~34_combout\,
	datad => \core1|alu_1|ShiftLeft0~32_combout\,
	combout => \core1|alu_1|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X12_Y7_N18
\core1|alu_1|ShiftLeft0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~36_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(0) & (!\core1|alu_1|Add2~0_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~35_combout\,
	combout => \core1|alu_1|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X12_Y7_N24
\core1|alu_1|ShiftLeft0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~118_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~117_combout\ & ((\core1|alu_1|ShiftLeft0~36_combout\))) # (!\core1|alu_1|ShiftLeft0~117_combout\ & (\core1|alu_1|ShiftLeft0~92_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft0~114_combout\ & (((\core1|alu_1|ShiftLeft0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~92_combout\,
	datab => \core1|alu_1|ShiftLeft0~114_combout\,
	datac => \core1|alu_1|ShiftLeft0~117_combout\,
	datad => \core1|alu_1|ShiftLeft0~36_combout\,
	combout => \core1|alu_1|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X12_Y7_N30
\core1|rf_wd[24]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~225_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|rd_val_2_r\(31) & (\core1|alu_1|Selector23~2_combout\))) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|ShiftLeft0~118_combout\) # 
-- (!\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~118_combout\,
	combout => \core1|rf_wd[24]~225_combout\);

-- Location: LCCOMB_X12_Y7_N4
\core1|rf_wd[24]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~226_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|rf_wd[24]~225_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|rf_wd[24]~225_combout\ & (\core1|alu_1|Add0~48_combout\)) # (!\core1|rf_wd[24]~225_combout\ & 
-- ((\core1|alu_1|ShiftRight0~108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|Add0~48_combout\,
	datac => \core1|rf_wd[24]~225_combout\,
	datad => \core1|alu_1|ShiftRight0~108_combout\,
	combout => \core1|rf_wd[24]~226_combout\);

-- Location: LCCOMB_X14_Y10_N30
\core1|alu_1|result_o~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~157_combout\ = \core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datac => \core1|rs_val_2_r\(11),
	combout => \core1|alu_1|result_o~157_combout\);

-- Location: LCCOMB_X18_Y7_N18
\core1|alu_1|ShiftRight1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~11_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(25))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|rd_val_2_r\(24),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~11_combout\);

-- Location: LCCOMB_X17_Y7_N2
\core1|alu_1|ShiftRight2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~48_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~10_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftRight1~10_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~11_combout\,
	combout => \core1|alu_1|ShiftRight2~48_combout\);

-- Location: LCCOMB_X17_Y7_N20
\core1|alu_1|ShiftRight2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~49_combout\ = (\core1|alu_1|ShiftRight2~48_combout\) # ((\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~102_combout\,
	datad => \core1|alu_1|ShiftRight2~48_combout\,
	combout => \core1|alu_1|ShiftRight2~49_combout\);

-- Location: LCCOMB_X12_Y7_N2
\core1|alu_1|result_o~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~156_combout\ = (\core1|alu_1|ShiftLeft0~118_combout\) # ((\core1|alu_1|ShiftRight2~49_combout\ & \core1|alu_1|Selector31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight2~49_combout\,
	datac => \core1|alu_1|Selector31~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~118_combout\,
	combout => \core1|alu_1|result_o~156_combout\);

-- Location: LCCOMB_X14_Y10_N8
\core1|alu_1|result_o~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~159_combout\ = \core1|rs_val_2_r\(24) $ (\core1|rd_val_2_r\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(24),
	datad => \core1|rd_val_2_r\(24),
	combout => \core1|alu_1|result_o~159_combout\);

-- Location: LCCOMB_X14_Y5_N30
\core1|alu_1|result_o~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~158_combout\ = \core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(27),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|result_o~158_combout\);

-- Location: LCCOMB_X12_Y11_N22
\core1|rf_wd[24]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~227_combout\ = (\core1|rs_val_2_r\(24) & ((\core1|rd_val_2_r\(24)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rs_val_2_r\(24) & (\core1|rd_val_2_r\(24) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datac => \core1|rd_val_2_r\(24),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[24]~227_combout\);

-- Location: LCCOMB_X18_Y7_N8
\core1|alu_1|ShiftRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~18_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~10_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~10_combout\,
	datab => \core1|alu_1|ShiftRight1~11_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~18_combout\);

-- Location: LCCOMB_X12_Y11_N28
\core1|rf_wd[24]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~312_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftRight0~18_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~20_combout\,
	datac => \core1|alu_1|ShiftRight0~18_combout\,
	datad => \core1|alu_1|ShiftRight0~19_combout\,
	combout => \core1|rf_wd[24]~312_combout\);

-- Location: LCCOMB_X12_Y11_N20
\core1|rf_wd[24]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~228_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[24]~227_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[24]~227_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|rf_wd[24]~312_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[24]~227_combout\,
	datad => \core1|rf_wd[24]~312_combout\,
	combout => \core1|rf_wd[24]~228_combout\);

-- Location: LCCOMB_X18_Y7_N22
\core1|alu_1|ShiftRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~20_combout\ = (\core1|alu_1|ShiftRight0~18_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~18_combout\,
	datad => \core1|alu_1|ShiftRight0~19_combout\,
	combout => \core1|alu_1|ShiftRight0~20_combout\);

-- Location: LCCOMB_X18_Y9_N28
\core1|alu_1|ShiftLeft1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~113_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~72_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~70_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft1~70_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~72_combout\,
	datad => \core1|alu_1|ShiftLeft1~70_combout\,
	combout => \core1|alu_1|ShiftLeft1~113_combout\);

-- Location: LCCOMB_X18_Y9_N8
\core1|alu_1|ShiftLeft1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~86_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & (((!\core1|alu_1|Selector31~2_combout\)))) # (!\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftLeft1~121_combout\)) # 
-- (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftLeft1~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~121_combout\,
	datab => \core1|alu_1|ShiftRight2~75_combout\,
	datac => \core1|alu_1|Selector31~2_combout\,
	datad => \core1|alu_1|ShiftLeft1~113_combout\,
	combout => \core1|alu_1|ShiftLeft1~86_combout\);

-- Location: LCCOMB_X17_Y7_N24
\core1|alu_1|ShiftLeft1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~44_combout\ = (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(0) & (!\core1|rs_val_2_r\(1) & \core1|rd_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~44_combout\);

-- Location: LCCOMB_X15_Y10_N4
\core1|alu_1|ShiftLeft1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~56_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~13_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~13_combout\,
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_1|ShiftLeft1~56_combout\);

-- Location: LCCOMB_X15_Y10_N10
\core1|alu_1|ShiftLeft1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~58_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft1~56_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft1~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~56_combout\,
	datad => \core1|alu_1|ShiftLeft1~57_combout\,
	combout => \core1|alu_1|ShiftLeft1~58_combout\);

-- Location: LCCOMB_X15_Y10_N6
\core1|alu_1|ShiftLeft1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~87_combout\ = (\core1|alu_1|ShiftLeft1~58_combout\) # ((\core1|alu_1|Add2~4_combout\ & \core1|alu_1|ShiftLeft1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftLeft1~58_combout\,
	combout => \core1|alu_1|ShiftLeft1~87_combout\);

-- Location: LCCOMB_X18_Y9_N2
\core1|alu_1|ShiftLeft1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~88_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|ShiftLeft1~86_combout\ & ((\core1|alu_1|ShiftLeft1~87_combout\))) # (!\core1|alu_1|ShiftLeft1~86_combout\ & (\core1|alu_1|ShiftLeft1~117_combout\)))) # 
-- (!\core1|alu_1|ShiftRight2~75_combout\ & (((\core1|alu_1|ShiftLeft1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~117_combout\,
	datab => \core1|alu_1|ShiftRight2~75_combout\,
	datac => \core1|alu_1|ShiftLeft1~86_combout\,
	datad => \core1|alu_1|ShiftLeft1~87_combout\,
	combout => \core1|alu_1|ShiftLeft1~88_combout\);

-- Location: LCCOMB_X18_Y9_N6
\core1|alu_1|result_o~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~194_combout\ = (\core1|alu_1|ShiftLeft1~88_combout\) # ((!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~20_combout\,
	datad => \core1|alu_1|ShiftLeft1~88_combout\,
	combout => \core1|alu_1|result_o~194_combout\);

-- Location: LCCOMB_X18_Y9_N0
\core1|rf_wd[24]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~229_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~194_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[24]~228_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|rf_wd[24]~228_combout\,
	datad => \core1|alu_1|result_o~194_combout\,
	combout => \core1|rf_wd[24]~229_combout\);

-- Location: LCCOMB_X18_Y9_N10
\core1|rf_wd[24]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~230_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[24]~229_combout\ & (\core1|alu_1|result_o~159_combout\)) # (!\core1|rf_wd[24]~229_combout\ & ((\core1|alu_1|result_o~158_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[24]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~159_combout\,
	datac => \core1|alu_1|result_o~158_combout\,
	datad => \core1|rf_wd[24]~229_combout\,
	combout => \core1|rf_wd[24]~230_combout\);

-- Location: LCCOMB_X18_Y9_N12
\core1|rf_wd[24]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~231_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(24) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[24]~230_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|alu_1|Selector23~8_combout\,
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[24]~230_combout\,
	combout => \core1|rf_wd[24]~231_combout\);

-- Location: LCCOMB_X18_Y9_N22
\core1|rf_wd[24]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~232_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[24]~231_combout\ & (\core1|alu_1|result_o~157_combout\)) # (!\core1|rf_wd[24]~231_combout\ & ((\core1|alu_1|result_o~156_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[24]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~157_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~156_combout\,
	datad => \core1|rf_wd[24]~231_combout\,
	combout => \core1|rf_wd[24]~232_combout\);

-- Location: LCCOMB_X18_Y11_N30
\core1|rf_wd[24]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~233_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(24))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[24]~232_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ 
-- & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|rs_val_2_r\(24),
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|rf_wd[24]~232_combout\,
	combout => \core1|rf_wd[24]~233_combout\);

-- Location: LCCOMB_X18_Y11_N20
\core1|rf_wd[24]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~234_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[24]~233_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[24]~233_combout\ & ((\core1|alu_1|Add1~48_combout\))) # (!\core1|rf_wd[24]~233_combout\ & 
-- (\core1|rf_wd[24]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|rf_wd[24]~226_combout\,
	datac => \core1|rf_wd[24]~233_combout\,
	datad => \core1|alu_1|Add1~48_combout\,
	combout => \core1|rf_wd[24]~234_combout\);

-- Location: LCCOMB_X18_Y11_N6
\core1|rf_wd[24]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~235_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[26]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[24]~234_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[26]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[24]~234_combout\,
	combout => \core1|rf_wd[24]~235_combout\);

-- Location: LCCOMB_X18_Y11_N28
\core1|rf_wd[24]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~236_combout\ = (\core1|rf_wd[24]~235_combout\) # ((\net_packet_flat_i[24]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[24]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[24]~235_combout\,
	combout => \core1|rf_wd[24]~236_combout\);

-- Location: LCCOMB_X23_Y9_N14
\core1|rs_val_2_r[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[23]~23_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(36))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(36),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a23\,
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[23]~23_combout\);

-- Location: FF_X23_Y9_N15
\core1|rs_val_2_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[23]~23_combout\,
	asdata => \core1|rf_wd[23]~224_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(23));

-- Location: LCCOMB_X22_Y9_N28
\core1|alu_1|ShiftLeft0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~113_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~68_combout\ & (!\core1|rs_val_2_r\(4)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftLeft0~68_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~112_combout\,
	combout => \core1|alu_1|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X21_Y8_N0
\core1|alu_1|ShiftRight1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~34_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(24)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(23),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(24),
	combout => \core1|alu_1|ShiftRight1~34_combout\);

-- Location: LCCOMB_X20_Y9_N30
\core1|alu_1|ShiftRight0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~104_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~38_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~34_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~38_combout\,
	combout => \core1|alu_1|ShiftRight0~104_combout\);

-- Location: LCCOMB_X20_Y9_N12
\core1|alu_1|ShiftRight0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~105_combout\ = (\core1|alu_1|ShiftRight0~104_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight1~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~104_combout\,
	datad => \core1|alu_1|ShiftRight1~49_combout\,
	combout => \core1|alu_1|ShiftRight0~105_combout\);

-- Location: LCCOMB_X19_Y6_N12
\core1|alu_1|ShiftRight0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~106_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~105_combout\,
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|ShiftRight0~106_combout\);

-- Location: LCCOMB_X19_Y6_N8
\core1|rf_wd[23]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~213_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector23~2_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftRight0~106_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((!\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|ShiftRight0~106_combout\,
	combout => \core1|rf_wd[23]~213_combout\);

-- Location: LCCOMB_X23_Y9_N8
\core1|rf_wd[23]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~214_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[23]~213_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[23]~213_combout\ & ((\core1|alu_1|Add0~46_combout\))) # (!\core1|rf_wd[23]~213_combout\ & 
-- (\core1|alu_1|ShiftLeft0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftLeft0~113_combout\,
	datac => \core1|alu_1|Add0~46_combout\,
	datad => \core1|rf_wd[23]~213_combout\,
	combout => \core1|rf_wd[23]~214_combout\);

-- Location: LCCOMB_X22_Y9_N18
\core1|alu_1|result_o~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~151_combout\ = \core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(10),
	datad => \core1|rs_val_2_r\(8),
	combout => \core1|alu_1|result_o~151_combout\);

-- Location: LCCOMB_X21_Y11_N4
\core1|alu_1|ShiftRight2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~95_combout\ = (\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~37_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~37_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~38_combout\,
	combout => \core1|alu_1|ShiftRight2~95_combout\);

-- Location: LCCOMB_X21_Y11_N20
\core1|alu_1|ShiftRight2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~85_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~36_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~34_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight2~85_combout\);

-- Location: LCCOMB_X22_Y11_N6
\core1|alu_1|ShiftRight2~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~120_combout\ = (\core1|alu_1|ShiftRight2~95_combout\) # ((\core1|alu_1|ShiftRight2~85_combout\ & (\core1|rs_val_2_r\(1) $ (!\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~95_combout\,
	datad => \core1|alu_1|ShiftRight2~85_combout\,
	combout => \core1|alu_1|ShiftRight2~120_combout\);

-- Location: LCCOMB_X22_Y11_N30
\core1|alu_1|ShiftRight2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~96_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~94_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~94_combout\,
	datad => \core1|alu_1|ShiftRight2~120_combout\,
	combout => \core1|alu_1|ShiftRight2~96_combout\);

-- Location: LCCOMB_X23_Y9_N26
\core1|alu_1|result_o~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~150_combout\ = (\core1|alu_1|ShiftLeft0~113_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~96_combout\,
	datad => \core1|alu_1|ShiftLeft0~113_combout\,
	combout => \core1|alu_1|result_o~150_combout\);

-- Location: LCCOMB_X23_Y9_N20
\core1|alu_1|result_o~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~153_combout\ = \core1|rs_val_2_r\(23) $ (\core1|rd_val_2_r\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(23),
	datad => \core1|rd_val_2_r\(23),
	combout => \core1|alu_1|result_o~153_combout\);

-- Location: LCCOMB_X19_Y12_N14
\core1|alu_1|result_o~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~152_combout\ = \core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(26),
	datac => \core1|rs_val_2_r\(9),
	datad => \core1|rs_val_2_r\(30),
	combout => \core1|alu_1|result_o~152_combout\);

-- Location: LCCOMB_X20_Y9_N0
\core1|rf_wd[23]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~215_combout\ = (\core1|rd_val_2_r\(23) & ((\core1|instruction_2_r.opcode\(1)) # (\core1|rs_val_2_r\(23)))) # (!\core1|rd_val_2_r\(23) & (\core1|instruction_2_r.opcode\(1) & \core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(23),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|rf_wd[23]~215_combout\);

-- Location: LCCOMB_X19_Y10_N18
\core1|alu_1|ShiftRight1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~58_combout\ = (!\core1|alu_1|Add2~6_combout\ & (!\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31) & \core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~6_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight1~58_combout\);

-- Location: LCCOMB_X20_Y9_N6
\core1|alu_1|ShiftRight1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~70_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~58_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~58_combout\,
	datad => \core1|alu_1|ShiftRight0~105_combout\,
	combout => \core1|alu_1|ShiftRight1~70_combout\);

-- Location: LCCOMB_X20_Y9_N22
\core1|rf_wd[23]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~216_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[23]~215_combout\ $ ((\core1|instruction_2_r.opcode\(0))))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[23]~215_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|ShiftRight1~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[23]~215_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftRight1~70_combout\,
	combout => \core1|rf_wd[23]~216_combout\);

-- Location: LCCOMB_X18_Y5_N26
\core1|alu_1|ShiftRight2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~98_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|Add2~1_combout\ $ (!\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|ShiftRight2~98_combout\);

-- Location: LCCOMB_X15_Y9_N4
\core1|alu_1|result_o~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~154_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~55_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~55_combout\,
	datad => \core1|alu_1|ShiftLeft1~85_combout\,
	combout => \core1|alu_1|result_o~154_combout\);

-- Location: LCCOMB_X15_Y9_N2
\core1|alu_1|result_o~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~155_combout\ = (\core1|alu_1|result_o~154_combout\) # ((\core1|alu_1|ShiftRight1~70_combout\) # ((\core1|alu_1|ShiftLeft1~112_combout\ & \core1|alu_1|ShiftRight2~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~112_combout\,
	datab => \core1|alu_1|ShiftRight2~98_combout\,
	datac => \core1|alu_1|result_o~154_combout\,
	datad => \core1|alu_1|ShiftRight1~70_combout\,
	combout => \core1|alu_1|result_o~155_combout\);

-- Location: LCCOMB_X15_Y9_N28
\core1|rf_wd[23]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~217_combout\ = (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|result_o~155_combout\)))) # (!\core1|alu_1|Selector23~6_combout\ & (((\core1|rf_wd[23]~216_combout\)) # 
-- (!\core1|alu_1|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|rf_wd[23]~216_combout\,
	datad => \core1|alu_1|result_o~155_combout\,
	combout => \core1|rf_wd[23]~217_combout\);

-- Location: LCCOMB_X23_Y9_N10
\core1|rf_wd[23]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~218_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[23]~217_combout\ & (\core1|alu_1|result_o~153_combout\)) # (!\core1|rf_wd[23]~217_combout\ & ((\core1|alu_1|result_o~152_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[23]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~153_combout\,
	datac => \core1|alu_1|result_o~152_combout\,
	datad => \core1|rf_wd[23]~217_combout\,
	combout => \core1|rf_wd[23]~218_combout\);

-- Location: LCCOMB_X23_Y9_N0
\core1|rf_wd[23]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~219_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(23) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[23]~218_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(23),
	datab => \core1|alu_1|Selector23~8_combout\,
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[23]~218_combout\,
	combout => \core1|rf_wd[23]~219_combout\);

-- Location: LCCOMB_X23_Y9_N18
\core1|rf_wd[23]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~220_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[23]~219_combout\ & (\core1|alu_1|result_o~151_combout\)) # (!\core1|rf_wd[23]~219_combout\ & ((\core1|alu_1|result_o~150_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[23]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~151_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~150_combout\,
	datad => \core1|rf_wd[23]~219_combout\,
	combout => \core1|rf_wd[23]~220_combout\);

-- Location: LCCOMB_X23_Y9_N24
\core1|rf_wd[23]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~221_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(23))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[23]~220_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ 
-- & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|rs_val_2_r\(23),
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|rf_wd[23]~220_combout\,
	combout => \core1|rf_wd[23]~221_combout\);

-- Location: LCCOMB_X23_Y9_N6
\core1|rf_wd[23]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~222_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[23]~221_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[23]~221_combout\ & (\core1|alu_1|Add1~46_combout\)) # (!\core1|rf_wd[23]~221_combout\ & 
-- ((\core1|rf_wd[23]~214_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~46_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|rf_wd[23]~214_combout\,
	datad => \core1|rf_wd[23]~221_combout\,
	combout => \core1|rf_wd[23]~222_combout\);

-- Location: LCCOMB_X23_Y9_N16
\core1|rf_wd[23]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~223_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[25]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[23]~222_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[25]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[23]~222_combout\,
	combout => \core1|rf_wd[23]~223_combout\);

-- Location: LCCOMB_X23_Y9_N30
\core1|rf_wd[23]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~224_combout\ = (\core1|rf_wd[23]~223_combout\) # ((\net_packet_flat_i[23]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[23]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[23]~223_combout\,
	combout => \core1|rf_wd[23]~224_combout\);

-- Location: LCCOMB_X21_Y8_N22
\core1|rd_val_2_r[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[22]~22_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(35))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|rf|RF_rtl_1_bypass\(35),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a22\,
	combout => \core1|rd_val_2_r[22]~22_combout\);

-- Location: FF_X21_Y8_N23
\core1|rd_val_2_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[22]~22_combout\,
	asdata => \core1|rf_wd[22]~212_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(22));

-- Location: LCCOMB_X22_Y8_N14
\core1|alu_1|ShiftRight0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~96_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~13_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~13_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~10_combout\,
	combout => \core1|alu_1|ShiftRight0~96_combout\);

-- Location: LCCOMB_X17_Y12_N20
\core1|alu_1|ShiftRight0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~94_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|Add2~0_combout\ & ((\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|rd_val_2_r\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(30),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|ShiftRight0~94_combout\);

-- Location: LCCOMB_X21_Y8_N30
\core1|alu_1|ShiftRight1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~16_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(23)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datab => \core1|rd_val_2_r\(23),
	datac => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~16_combout\);

-- Location: LCCOMB_X18_Y8_N12
\core1|alu_1|ShiftRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~22_combout\ = (!\core1|rs_val_2_r\(2) & \core1|rs_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~22_combout\);

-- Location: LCCOMB_X18_Y7_N2
\core1|alu_1|ShiftRight0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~95_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|alu_1|ShiftRight1~16_combout\) # ((\core1|alu_1|ShiftRight1~11_combout\ & \core1|alu_1|ShiftRight0~22_combout\)))) # (!\core1|alu_1|ShiftRight0~21_combout\ & 
-- (\core1|alu_1|ShiftRight1~11_combout\ & ((\core1|alu_1|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftRight1~11_combout\,
	datac => \core1|alu_1|ShiftRight1~16_combout\,
	datad => \core1|alu_1|ShiftRight0~22_combout\,
	combout => \core1|alu_1|ShiftRight0~95_combout\);

-- Location: LCCOMB_X16_Y6_N22
\core1|alu_1|ShiftRight0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~97_combout\ = (\core1|alu_1|ShiftRight0~94_combout\) # ((!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~96_combout\) # (\core1|alu_1|ShiftRight0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~96_combout\,
	datab => \core1|alu_1|ShiftRight0~94_combout\,
	datac => \core1|alu_1|ShiftRight0~95_combout\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~97_combout\);

-- Location: LCCOMB_X20_Y7_N14
\core1|alu_1|ShiftLeft0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~107_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~64_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~64_combout\,
	datad => \core1|alu_1|ShiftLeft0~106_combout\,
	combout => \core1|alu_1|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X16_Y6_N2
\core1|rf_wd[22]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~201_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|rd_val_2_r\(31) & (\core1|alu_1|Selector23~2_combout\))) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|ShiftLeft0~107_combout\) # 
-- (!\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~107_combout\,
	combout => \core1|rf_wd[22]~201_combout\);

-- Location: LCCOMB_X16_Y6_N20
\core1|rf_wd[22]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~202_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|rf_wd[22]~201_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|rf_wd[22]~201_combout\ & (\core1|alu_1|Add0~44_combout\)) # (!\core1|rf_wd[22]~201_combout\ & 
-- ((\core1|alu_1|ShiftRight0~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~44_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|ShiftRight0~97_combout\,
	datad => \core1|rf_wd[22]~201_combout\,
	combout => \core1|rf_wd[22]~202_combout\);

-- Location: LCCOMB_X11_Y6_N20
\core1|alu_1|result_o~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~145_combout\ = \core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datad => \core1|rs_val_2_r\(7),
	combout => \core1|alu_1|result_o~145_combout\);

-- Location: LCCOMB_X15_Y7_N20
\core1|alu_1|ShiftRight2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~79_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~10_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight1~10_combout\,
	datac => \core1|alu_1|ShiftRight1~16_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftRight2~79_combout\);

-- Location: LCCOMB_X15_Y7_N18
\core1|alu_1|ShiftRight2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~89_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~13_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~13_combout\,
	datad => \core1|alu_1|ShiftRight1~11_combout\,
	combout => \core1|alu_1|ShiftRight2~89_combout\);

-- Location: LCCOMB_X15_Y7_N28
\core1|alu_1|ShiftRight2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~90_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight2~89_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftRight2~79_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	datad => \core1|alu_1|ShiftRight2~89_combout\,
	combout => \core1|alu_1|ShiftRight2~90_combout\);

-- Location: LCCOMB_X15_Y7_N22
\core1|alu_1|ShiftRight2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~91_combout\ = (\core1|alu_1|ShiftRight2~90_combout\) # ((\core1|alu_1|ShiftRight1~12_combout\ & (\core1|alu_1|ShiftRight2~45_combout\ & \core1|alu_1|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~12_combout\,
	datab => \core1|alu_1|ShiftRight2~45_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	datad => \core1|alu_1|ShiftRight2~90_combout\,
	combout => \core1|alu_1|ShiftRight2~91_combout\);

-- Location: LCCOMB_X16_Y6_N10
\core1|alu_1|result_o~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~144_combout\ = (\core1|alu_1|ShiftLeft0~107_combout\) # ((\core1|alu_1|ShiftRight2~91_combout\ & !\core1|alu_1|Add2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~91_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftLeft0~107_combout\,
	combout => \core1|alu_1|result_o~144_combout\);

-- Location: LCCOMB_X11_Y7_N30
\core1|alu_1|result_o~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~146_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(8),
	datac => \core1|rs_val_2_r\(29),
	datad => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~146_combout\);

-- Location: LCCOMB_X14_Y6_N4
\core1|alu_1|result_o~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~147_combout\ = \core1|rd_val_2_r\(22) $ (\core1|rs_val_2_r\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~147_combout\);

-- Location: LCCOMB_X14_Y6_N14
\core1|rf_wd[22]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~203_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(22)) # (\core1|rs_val_2_r\(22)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(22) & \core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rd_val_2_r\(22),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|rf_wd[22]~203_combout\);

-- Location: LCCOMB_X12_Y8_N4
\core1|alu_1|ShiftRight1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~72_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|rd_val_2_r\(30),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|ShiftRight1~72_combout\);

-- Location: LCCOMB_X14_Y7_N16
\core1|alu_1|ShiftRight0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~98_combout\ = (\core1|alu_1|ShiftRight0~95_combout\) # (\core1|alu_1|ShiftRight0~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~95_combout\,
	datad => \core1|alu_1|ShiftRight0~96_combout\,
	combout => \core1|alu_1|ShiftRight0~98_combout\);

-- Location: LCCOMB_X14_Y6_N2
\core1|alu_1|ShiftRight1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~69_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~72_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight1~72_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~98_combout\,
	combout => \core1|alu_1|ShiftRight1~69_combout\);

-- Location: LCCOMB_X14_Y6_N26
\core1|rf_wd[22]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~204_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ ((\core1|rf_wd[22]~203_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[22]~203_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|ShiftRight1~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[22]~203_combout\,
	datad => \core1|alu_1|ShiftRight1~69_combout\,
	combout => \core1|rf_wd[22]~204_combout\);

-- Location: LCCOMB_X15_Y8_N26
\core1|alu_1|result_o~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~148_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~53_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftLeft1~83_combout\,
	datac => \core1|alu_1|ShiftLeft1~53_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|result_o~148_combout\);

-- Location: LCCOMB_X14_Y6_N12
\core1|alu_1|result_o~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~149_combout\ = (\core1|alu_1|ShiftRight1~69_combout\) # ((\core1|alu_1|result_o~148_combout\) # ((\core1|alu_1|ShiftRight2~98_combout\ & \core1|alu_1|ShiftLeft1~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~98_combout\,
	datab => \core1|alu_1|ShiftRight1~69_combout\,
	datac => \core1|alu_1|result_o~148_combout\,
	datad => \core1|alu_1|ShiftLeft1~111_combout\,
	combout => \core1|alu_1|result_o~149_combout\);

-- Location: LCCOMB_X14_Y6_N0
\core1|rf_wd[22]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~205_combout\ = (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|result_o~149_combout\)))) # (!\core1|alu_1|Selector23~6_combout\ & (((\core1|rf_wd[22]~204_combout\)) # 
-- (!\core1|alu_1|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|rf_wd[22]~204_combout\,
	datad => \core1|alu_1|result_o~149_combout\,
	combout => \core1|rf_wd[22]~205_combout\);

-- Location: LCCOMB_X14_Y6_N6
\core1|rf_wd[22]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~206_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[22]~205_combout\ & ((\core1|alu_1|result_o~147_combout\))) # (!\core1|rf_wd[22]~205_combout\ & (\core1|alu_1|result_o~146_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[22]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~146_combout\,
	datac => \core1|alu_1|result_o~147_combout\,
	datad => \core1|rf_wd[22]~205_combout\,
	combout => \core1|rf_wd[22]~206_combout\);

-- Location: LCCOMB_X14_Y6_N24
\core1|rf_wd[22]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~207_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(22))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|rf_wd[22]~206_combout\))))) # (!\core1|alu_1|Selector23~7_combout\ & 
-- (!\core1|alu_1|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~8_combout\,
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rf_wd[22]~206_combout\,
	combout => \core1|rf_wd[22]~207_combout\);

-- Location: LCCOMB_X14_Y6_N18
\core1|rf_wd[22]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~208_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[22]~207_combout\ & (\core1|alu_1|result_o~145_combout\)) # (!\core1|rf_wd[22]~207_combout\ & ((\core1|alu_1|result_o~144_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[22]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~145_combout\,
	datac => \core1|alu_1|result_o~144_combout\,
	datad => \core1|rf_wd[22]~207_combout\,
	combout => \core1|rf_wd[22]~208_combout\);

-- Location: LCCOMB_X14_Y6_N20
\core1|rf_wd[22]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~209_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(22))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[22]~208_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ 
-- & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datab => \core1|alu_1|Selector23~10_combout\,
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|rf_wd[22]~208_combout\,
	combout => \core1|rf_wd[22]~209_combout\);

-- Location: LCCOMB_X14_Y6_N10
\core1|rf_wd[22]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~210_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[22]~209_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[22]~209_combout\ & (\core1|alu_1|Add1~44_combout\)) # (!\core1|rf_wd[22]~209_combout\ & 
-- ((\core1|rf_wd[22]~202_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~44_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|rf_wd[22]~202_combout\,
	datad => \core1|rf_wd[22]~209_combout\,
	combout => \core1|rf_wd[22]~210_combout\);

-- Location: LCCOMB_X14_Y6_N16
\core1|rf_wd[22]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~211_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[24]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[22]~210_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[24]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[22]~210_combout\,
	combout => \core1|rf_wd[22]~211_combout\);

-- Location: LCCOMB_X14_Y6_N30
\core1|rf_wd[22]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~212_combout\ = (\core1|rf_wd[22]~211_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[22]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[22]~input_o\,
	datad => \core1|rf_wd[22]~211_combout\,
	combout => \core1|rf_wd[22]~212_combout\);

-- Location: LCCOMB_X21_Y7_N26
\core1|rs_val_2_r[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[21]~21_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(34))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(34),
	datab => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a21\,
	combout => \core1|rs_val_2_r[21]~21_combout\);

-- Location: FF_X21_Y7_N27
\core1|rs_val_2_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[21]~21_combout\,
	asdata => \core1|rf_wd[21]~200_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(21));

-- Location: LCCOMB_X19_Y6_N22
\core1|alu_1|result_o~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~139_combout\ = \core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|rs_val_2_r\(8),
	combout => \core1|alu_1|result_o~139_combout\);

-- Location: LCCOMB_X21_Y8_N14
\core1|alu_1|ShiftRight1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~35_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(22))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(21),
	combout => \core1|alu_1|ShiftRight1~35_combout\);

-- Location: LCCOMB_X21_Y11_N22
\core1|alu_1|ShiftRight2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~70_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~38_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~35_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~38_combout\,
	combout => \core1|alu_1|ShiftRight2~70_combout\);

-- Location: LCCOMB_X21_Y11_N18
\core1|alu_1|ShiftRight2~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~117_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~70_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~85_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight2~85_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~70_combout\,
	datad => \core1|alu_1|ShiftRight2~85_combout\,
	combout => \core1|alu_1|ShiftRight2~117_combout\);

-- Location: LCCOMB_X21_Y11_N30
\core1|alu_1|ShiftRight2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~86_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~104_combout\ & (!\core1|alu_1|Add2~2_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftRight2~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftRight2~104_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight2~117_combout\,
	combout => \core1|alu_1|ShiftRight2~86_combout\);

-- Location: LCCOMB_X17_Y10_N16
\core1|alu_1|ShiftLeft0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~100_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~153_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~99_combout\,
	datad => \core1|alu_1|ShiftLeft0~153_combout\,
	combout => \core1|alu_1|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X17_Y10_N10
\core1|alu_1|ShiftLeft0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~101_combout\ = (\core1|alu_1|ShiftLeft0~100_combout\) # ((\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~60_combout\,
	datad => \core1|alu_1|ShiftLeft0~100_combout\,
	combout => \core1|alu_1|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X17_Y10_N28
\core1|alu_1|result_o~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~138_combout\ = (\core1|alu_1|ShiftLeft0~101_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~86_combout\,
	datad => \core1|alu_1|ShiftLeft0~101_combout\,
	combout => \core1|alu_1|result_o~138_combout\);

-- Location: LCCOMB_X14_Y10_N16
\core1|alu_1|result_o~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~140_combout\ = \core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datac => \core1|rs_val_2_r\(24),
	datad => \core1|rs_val_2_r\(7),
	combout => \core1|alu_1|result_o~140_combout\);

-- Location: LCCOMB_X16_Y10_N18
\core1|alu_1|result_o~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~141_combout\ = \core1|rd_val_2_r\(21) $ (\core1|rs_val_2_r\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(21),
	datad => \core1|rs_val_2_r\(21),
	combout => \core1|alu_1|result_o~141_combout\);

-- Location: LCCOMB_X22_Y10_N8
\core1|rf_wd[21]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~190_combout\ = (\core1|rs_val_2_r\(21) & ((\core1|rd_val_2_r\(21)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rs_val_2_r\(21) & (\core1|rd_val_2_r\(21) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|rd_val_2_r\(21),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[21]~190_combout\);

-- Location: LCCOMB_X20_Y7_N6
\core1|alu_1|ShiftRight0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~85_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~36_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~38_combout\,
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight0~85_combout\);

-- Location: LCCOMB_X21_Y8_N28
\core1|alu_1|ShiftRight0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~84_combout\ = (\core1|alu_1|ShiftRight0~22_combout\ & ((\core1|alu_1|ShiftRight1~34_combout\) # ((\core1|alu_1|ShiftRight1~35_combout\ & \core1|alu_1|ShiftRight0~21_combout\)))) # (!\core1|alu_1|ShiftRight0~22_combout\ & 
-- (\core1|alu_1|ShiftRight1~35_combout\ & (\core1|alu_1|ShiftRight0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~22_combout\,
	datab => \core1|alu_1|ShiftRight1~35_combout\,
	datac => \core1|alu_1|ShiftRight0~21_combout\,
	datad => \core1|alu_1|ShiftRight1~34_combout\,
	combout => \core1|alu_1|ShiftRight0~84_combout\);

-- Location: LCCOMB_X21_Y8_N2
\core1|alu_1|ShiftRight0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~87_combout\ = (\core1|alu_1|ShiftRight0~85_combout\) # (\core1|alu_1|ShiftRight0~84_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~85_combout\,
	datad => \core1|alu_1|ShiftRight0~84_combout\,
	combout => \core1|alu_1|ShiftRight0~87_combout\);

-- Location: LCCOMB_X21_Y8_N4
\core1|alu_1|ShiftRight1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~54_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~40_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~40_combout\,
	datad => \core1|alu_1|ShiftRight0~87_combout\,
	combout => \core1|alu_1|ShiftRight1~54_combout\);

-- Location: LCCOMB_X22_Y10_N28
\core1|rf_wd[21]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~191_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight1~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight1~54_combout\,
	combout => \core1|rf_wd[21]~191_combout\);

-- Location: LCCOMB_X22_Y10_N26
\core1|rf_wd[21]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~192_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ ((\core1|rf_wd[21]~190_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[21]~190_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[21]~191_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[21]~190_combout\,
	datad => \core1|rf_wd[21]~191_combout\,
	combout => \core1|rf_wd[21]~192_combout\);

-- Location: LCCOMB_X22_Y10_N30
\core1|alu_1|ShiftRight1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~68_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight1~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight1~54_combout\,
	combout => \core1|alu_1|ShiftRight1~68_combout\);

-- Location: LCCOMB_X22_Y10_N20
\core1|alu_1|result_o~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~142_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~51_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~81_combout\,
	datad => \core1|alu_1|ShiftLeft1~51_combout\,
	combout => \core1|alu_1|result_o~142_combout\);

-- Location: LCCOMB_X22_Y10_N6
\core1|alu_1|result_o~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~143_combout\ = (\core1|alu_1|ShiftRight1~68_combout\) # ((\core1|alu_1|result_o~142_combout\) # ((\core1|alu_1|ShiftRight2~98_combout\ & \core1|alu_1|ShiftLeft1~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~98_combout\,
	datab => \core1|alu_1|ShiftLeft1~110_combout\,
	datac => \core1|alu_1|ShiftRight1~68_combout\,
	datad => \core1|alu_1|result_o~142_combout\,
	combout => \core1|alu_1|result_o~143_combout\);

-- Location: LCCOMB_X22_Y10_N12
\core1|rf_wd[21]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~193_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~143_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[21]~192_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|rf_wd[21]~192_combout\,
	datad => \core1|alu_1|result_o~143_combout\,
	combout => \core1|rf_wd[21]~193_combout\);

-- Location: LCCOMB_X22_Y10_N10
\core1|rf_wd[21]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~194_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[21]~193_combout\ & ((\core1|alu_1|result_o~141_combout\))) # (!\core1|rf_wd[21]~193_combout\ & (\core1|alu_1|result_o~140_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[21]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~140_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~141_combout\,
	datad => \core1|rf_wd[21]~193_combout\,
	combout => \core1|rf_wd[21]~194_combout\);

-- Location: LCCOMB_X22_Y10_N24
\core1|rf_wd[21]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~195_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(21))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|rf_wd[21]~194_combout\))))) # (!\core1|alu_1|Selector23~7_combout\ & 
-- (((!\core1|alu_1|Selector23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|rd_val_2_r\(21),
	datac => \core1|alu_1|Selector23~8_combout\,
	datad => \core1|rf_wd[21]~194_combout\,
	combout => \core1|rf_wd[21]~195_combout\);

-- Location: LCCOMB_X22_Y10_N2
\core1|rf_wd[21]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~196_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[21]~195_combout\ & (\core1|alu_1|result_o~139_combout\)) # (!\core1|rf_wd[21]~195_combout\ & ((\core1|alu_1|result_o~138_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[21]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~139_combout\,
	datab => \core1|alu_1|result_o~138_combout\,
	datac => \core1|alu_1|WideNor11~0_combout\,
	datad => \core1|rf_wd[21]~195_combout\,
	combout => \core1|rf_wd[21]~196_combout\);

-- Location: LCCOMB_X22_Y10_N4
\core1|rf_wd[21]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~197_combout\ = (\core1|alu_1|Selector23~14_combout\ & (((\core1|rs_val_2_r\(21))) # (!\core1|alu_1|Selector23~10_combout\))) # (!\core1|alu_1|Selector23~14_combout\ & (\core1|alu_1|Selector23~10_combout\ & 
-- ((\core1|rf_wd[21]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~14_combout\,
	datab => \core1|alu_1|Selector23~10_combout\,
	datac => \core1|rs_val_2_r\(21),
	datad => \core1|rf_wd[21]~196_combout\,
	combout => \core1|rf_wd[21]~197_combout\);

-- Location: LCCOMB_X17_Y12_N26
\core1|alu_1|ShiftRight0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~83_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|alu_1|ShiftRight1~37_combout\))) # (!\core1|alu_1|ShiftRight0~21_combout\ & (\core1|rd_val_2_r\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~21_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight1~37_combout\,
	combout => \core1|alu_1|ShiftRight0~83_combout\);

-- Location: LCCOMB_X17_Y10_N18
\core1|alu_1|ShiftRight0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~86_combout\ = (\core1|alu_1|ShiftRight0~83_combout\) # ((!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~85_combout\) # (\core1|alu_1|ShiftRight0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~85_combout\,
	datab => \core1|alu_1|ShiftRight0~84_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~83_combout\,
	combout => \core1|alu_1|ShiftRight0~86_combout\);

-- Location: LCCOMB_X17_Y10_N4
\core1|rf_wd[21]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~188_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector23~2_combout\ & ((\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Selector23~2_combout\ & (\core1|alu_1|ShiftRight0~86_combout\)))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((!\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~86_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|Selector23~2_combout\,
	combout => \core1|rf_wd[21]~188_combout\);

-- Location: LCCOMB_X17_Y10_N6
\core1|rf_wd[21]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~189_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|rf_wd[21]~188_combout\)) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[21]~188_combout\ & (\core1|alu_1|Add0~42_combout\)) # (!\core1|rf_wd[21]~188_combout\ & 
-- ((\core1|alu_1|ShiftLeft0~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|rf_wd[21]~188_combout\,
	datac => \core1|alu_1|Add0~42_combout\,
	datad => \core1|alu_1|ShiftLeft0~101_combout\,
	combout => \core1|rf_wd[21]~189_combout\);

-- Location: LCCOMB_X22_Y10_N18
\core1|rf_wd[21]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~198_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[21]~197_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[21]~197_combout\ & (\core1|alu_1|Add1~42_combout\)) # (!\core1|rf_wd[21]~197_combout\ & 
-- ((\core1|rf_wd[21]~189_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~42_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|rf_wd[21]~197_combout\,
	datad => \core1|rf_wd[21]~189_combout\,
	combout => \core1|rf_wd[21]~198_combout\);

-- Location: LCCOMB_X22_Y10_N16
\core1|rf_wd[21]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~199_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[23]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[21]~198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|rf_wd[11]~37_combout\,
	datac => \from_mem_flat_i[23]~input_o\,
	datad => \core1|rf_wd[21]~198_combout\,
	combout => \core1|rf_wd[21]~199_combout\);

-- Location: LCCOMB_X22_Y10_N14
\core1|rf_wd[21]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~200_combout\ = (\core1|rf_wd[21]~199_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[21]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[21]~input_o\,
	datad => \core1|rf_wd[21]~199_combout\,
	combout => \core1|rf_wd[21]~200_combout\);

-- Location: LCCOMB_X14_Y8_N20
\core1|rd_val_2_r[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[20]~20_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(33))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(33),
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a20\,
	datad => \core1|rf|RF~7_combout\,
	combout => \core1|rd_val_2_r[20]~20_combout\);

-- Location: FF_X14_Y8_N21
\core1|rd_val_2_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[20]~20_combout\,
	asdata => \core1|rf_wd[20]~187_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(20));

-- Location: LCCOMB_X16_Y8_N12
\core1|alu_1|ShiftRight0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~75_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~10_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~10_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~11_combout\,
	combout => \core1|alu_1|ShiftRight0~75_combout\);

-- Location: LCCOMB_X14_Y8_N30
\core1|alu_1|ShiftRight1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~17_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(21)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(20),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(21),
	combout => \core1|alu_1|ShiftRight1~17_combout\);

-- Location: LCCOMB_X16_Y8_N22
\core1|alu_1|ShiftRight0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~74_combout\ = (\core1|alu_1|ShiftRight1~17_combout\ & ((\core1|alu_1|ShiftRight0~21_combout\) # ((\core1|alu_1|ShiftRight0~22_combout\ & \core1|alu_1|ShiftRight1~16_combout\)))) # (!\core1|alu_1|ShiftRight1~17_combout\ & 
-- (((\core1|alu_1|ShiftRight0~22_combout\ & \core1|alu_1|ShiftRight1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~17_combout\,
	datab => \core1|alu_1|ShiftRight0~21_combout\,
	datac => \core1|alu_1|ShiftRight0~22_combout\,
	datad => \core1|alu_1|ShiftRight1~16_combout\,
	combout => \core1|alu_1|ShiftRight0~74_combout\);

-- Location: LCCOMB_X12_Y11_N16
\core1|alu_1|ShiftRight0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~73_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight0~19_combout\,
	combout => \core1|alu_1|ShiftRight0~73_combout\);

-- Location: LCCOMB_X12_Y11_N14
\core1|alu_1|ShiftRight0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~120_combout\ = (\core1|alu_1|ShiftRight0~73_combout\) # ((!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~75_combout\) # (\core1|alu_1|ShiftRight0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~75_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~74_combout\,
	datad => \core1|alu_1|ShiftRight0~73_combout\,
	combout => \core1|alu_1|ShiftRight0~120_combout\);

-- Location: LCCOMB_X15_Y11_N24
\core1|alu_1|ShiftLeft0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~94_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~19_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~19_combout\,
	datad => \core1|alu_1|ShiftLeft0~93_combout\,
	combout => \core1|alu_1|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X15_Y11_N18
\core1|alu_1|ShiftLeft0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~95_combout\ = (\core1|alu_1|ShiftLeft0~94_combout\) # ((!\core1|rs_val_2_r\(4) & (\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~56_combout\,
	datad => \core1|alu_1|ShiftLeft0~94_combout\,
	combout => \core1|alu_1|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X14_Y12_N28
\core1|rf_wd[20]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~174_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftLeft0~95_combout\))))) # (!\core1|alu_1|Selector23~2_combout\ 
-- & (((!\core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftLeft0~95_combout\,
	combout => \core1|rf_wd[20]~174_combout\);

-- Location: LCCOMB_X14_Y12_N30
\core1|rf_wd[20]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~175_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|rf_wd[20]~174_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|rf_wd[20]~174_combout\ & ((\core1|alu_1|Add0~40_combout\))) # (!\core1|rf_wd[20]~174_combout\ & 
-- (\core1|alu_1|ShiftRight0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|ShiftRight0~120_combout\,
	datac => \core1|alu_1|Add0~40_combout\,
	datad => \core1|rf_wd[20]~174_combout\,
	combout => \core1|rf_wd[20]~175_combout\);

-- Location: LCCOMB_X14_Y4_N10
\core1|alu_1|result_o~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~133_combout\ = \core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(7),
	datac => \core1|rs_val_2_r\(5),
	datad => \core1|rs_val_2_r\(30),
	combout => \core1|alu_1|result_o~133_combout\);

-- Location: LCCOMB_X15_Y7_N30
\core1|alu_1|ShiftRight2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~63_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~11_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~17_combout\,
	datab => \core1|alu_1|ShiftRight1~11_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftRight2~63_combout\);

-- Location: LCCOMB_X15_Y7_N10
\core1|alu_1|ShiftRight2~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~115_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~63_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~79_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight2~79_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~63_combout\,
	datad => \core1|alu_1|ShiftRight2~79_combout\,
	combout => \core1|alu_1|ShiftRight2~115_combout\);

-- Location: LCCOMB_X16_Y10_N20
\core1|alu_1|ShiftRight2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~80_combout\ = (\core1|alu_1|Add2~4_combout\ & (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight2~102_combout\)))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftRight2~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~115_combout\,
	datad => \core1|alu_1|ShiftRight2~102_combout\,
	combout => \core1|alu_1|ShiftRight2~80_combout\);

-- Location: LCCOMB_X14_Y8_N4
\core1|alu_1|result_o~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~132_combout\ = (\core1|alu_1|ShiftLeft0~95_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~80_combout\,
	datad => \core1|alu_1|ShiftLeft0~95_combout\,
	combout => \core1|alu_1|result_o~132_combout\);

-- Location: LCCOMB_X11_Y7_N0
\core1|alu_1|result_o~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~134_combout\ = \core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(27),
	datac => \core1|rs_val_2_r\(6),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~134_combout\);

-- Location: LCCOMB_X14_Y8_N14
\core1|alu_1|result_o~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~135_combout\ = \core1|rd_val_2_r\(20) $ (\core1|rs_val_2_r\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(20),
	datad => \core1|rs_val_2_r\(20),
	combout => \core1|alu_1|result_o~135_combout\);

-- Location: LCCOMB_X11_Y8_N8
\core1|rf_wd[20]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~176_combout\ = (\core1|rd_val_2_r\(20) & ((\core1|instruction_2_r.opcode\(1)) # (\core1|rs_val_2_r\(20)))) # (!\core1|rd_val_2_r\(20) & (\core1|instruction_2_r.opcode\(1) & \core1|rs_val_2_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rs_val_2_r\(20),
	combout => \core1|rf_wd[20]~176_combout\);

-- Location: LCCOMB_X11_Y8_N30
\core1|rf_wd[20]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~177_combout\ = (\core1|rs_val_2_r\(4)) # ((\core1|rs_val_2_r\(3) & \core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|rf_wd[20]~177_combout\);

-- Location: LCCOMB_X16_Y8_N10
\core1|alu_1|ShiftRight0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~76_combout\ = (\core1|alu_1|ShiftRight0~74_combout\) # (\core1|alu_1|ShiftRight0~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~74_combout\,
	datad => \core1|alu_1|ShiftRight0~75_combout\,
	combout => \core1|alu_1|ShiftRight0~76_combout\);

-- Location: LCCOMB_X11_Y8_N12
\core1|rf_wd[20]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~178_combout\ = (!\core1|rf_wd[20]~177_combout\ & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~19_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~19_combout\,
	datac => \core1|rf_wd[20]~177_combout\,
	datad => \core1|alu_1|ShiftRight0~76_combout\,
	combout => \core1|rf_wd[20]~178_combout\);

-- Location: LCCOMB_X11_Y8_N14
\core1|rf_wd[20]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~179_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[20]~176_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[20]~176_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|rf_wd[20]~178_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[20]~176_combout\,
	datad => \core1|rf_wd[20]~178_combout\,
	combout => \core1|rf_wd[20]~179_combout\);

-- Location: LCCOMB_X15_Y10_N26
\core1|alu_1|result_o~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~136_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~49_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~49_combout\,
	datad => \core1|alu_1|ShiftLeft1~79_combout\,
	combout => \core1|alu_1|result_o~136_combout\);

-- Location: LCCOMB_X14_Y10_N10
\core1|alu_1|ShiftRight1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~66_combout\ = (!\core1|rs_val_2_r\(4) & ((!\core1|rs_val_2_r\(3)) # (!\core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftRight1~66_combout\);

-- Location: LCCOMB_X16_Y10_N24
\core1|alu_1|ShiftRight1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~67_combout\ = (\core1|alu_1|ShiftRight1~66_combout\ & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~19_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~66_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~76_combout\,
	datad => \core1|alu_1|ShiftRight0~19_combout\,
	combout => \core1|alu_1|ShiftRight1~67_combout\);

-- Location: LCCOMB_X15_Y10_N24
\core1|alu_1|result_o~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~137_combout\ = (\core1|alu_1|result_o~136_combout\) # ((\core1|alu_1|ShiftRight1~67_combout\) # ((\core1|alu_1|ShiftLeft1~109_combout\ & \core1|alu_1|ShiftRight2~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~109_combout\,
	datab => \core1|alu_1|ShiftRight2~98_combout\,
	datac => \core1|alu_1|result_o~136_combout\,
	datad => \core1|alu_1|ShiftRight1~67_combout\,
	combout => \core1|alu_1|result_o~137_combout\);

-- Location: LCCOMB_X14_Y8_N0
\core1|rf_wd[20]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~180_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~137_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[20]~179_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (((!\core1|alu_1|Selector23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|rf_wd[20]~179_combout\,
	datac => \core1|alu_1|Selector23~6_combout\,
	datad => \core1|alu_1|result_o~137_combout\,
	combout => \core1|rf_wd[20]~180_combout\);

-- Location: LCCOMB_X14_Y8_N18
\core1|rf_wd[20]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~181_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[20]~180_combout\ & ((\core1|alu_1|result_o~135_combout\))) # (!\core1|rf_wd[20]~180_combout\ & (\core1|alu_1|result_o~134_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[20]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~134_combout\,
	datac => \core1|alu_1|result_o~135_combout\,
	datad => \core1|rf_wd[20]~180_combout\,
	combout => \core1|rf_wd[20]~181_combout\);

-- Location: LCCOMB_X14_Y8_N24
\core1|rf_wd[20]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~182_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(20))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|rf_wd[20]~181_combout\))))) # (!\core1|alu_1|Selector23~7_combout\ & 
-- (((!\core1|alu_1|Selector23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|rd_val_2_r\(20),
	datac => \core1|alu_1|Selector23~8_combout\,
	datad => \core1|rf_wd[20]~181_combout\,
	combout => \core1|rf_wd[20]~182_combout\);

-- Location: LCCOMB_X14_Y8_N2
\core1|rf_wd[20]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~183_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[20]~182_combout\ & (\core1|alu_1|result_o~133_combout\)) # (!\core1|rf_wd[20]~182_combout\ & ((\core1|alu_1|result_o~132_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[20]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~133_combout\,
	datac => \core1|alu_1|result_o~132_combout\,
	datad => \core1|rf_wd[20]~182_combout\,
	combout => \core1|rf_wd[20]~183_combout\);

-- Location: LCCOMB_X14_Y8_N12
\core1|rf_wd[20]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~184_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(20))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[20]~183_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ 
-- & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|rs_val_2_r\(20),
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|rf_wd[20]~183_combout\,
	combout => \core1|rf_wd[20]~184_combout\);

-- Location: LCCOMB_X14_Y8_N10
\core1|rf_wd[20]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~185_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[20]~184_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[20]~184_combout\ & (\core1|alu_1|Add1~40_combout\)) # (!\core1|rf_wd[20]~184_combout\ & 
-- ((\core1|rf_wd[20]~175_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~40_combout\,
	datac => \core1|rf_wd[20]~175_combout\,
	datad => \core1|rf_wd[20]~184_combout\,
	combout => \core1|rf_wd[20]~185_combout\);

-- Location: LCCOMB_X14_Y8_N28
\core1|rf_wd[20]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~186_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[22]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[20]~185_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \from_mem_flat_i[22]~input_o\,
	datad => \core1|rf_wd[20]~185_combout\,
	combout => \core1|rf_wd[20]~186_combout\);

-- Location: LCCOMB_X14_Y8_N6
\core1|rf_wd[20]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~187_combout\ = (\core1|rf_wd[20]~186_combout\) # ((\net_packet_flat_i[20]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[20]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[20]~186_combout\,
	combout => \core1|rf_wd[20]~187_combout\);

-- Location: FF_X21_Y5_N13
\core1|rf|RF_rtl_1_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[19]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(32));

-- Location: LCCOMB_X17_Y8_N30
\core1|rd_val_2_r[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[19]~19_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(32)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a19\,
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1_bypass\(32),
	combout => \core1|rd_val_2_r[19]~19_combout\);

-- Location: FF_X17_Y8_N31
\core1|rd_val_2_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[19]~19_combout\,
	asdata => \core1|rf_wd[19]~173_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(19));

-- Location: LCCOMB_X17_Y12_N22
\core1|alu_1|ShiftLeft0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~88_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~51_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~51_combout\,
	datad => \core1|alu_1|ShiftLeft0~87_combout\,
	combout => \core1|alu_1|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X17_Y12_N8
\core1|alu_1|ShiftLeft0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~89_combout\ = (\core1|alu_1|ShiftLeft0~88_combout\) # ((\core1|alu_1|ShiftRight0~34_combout\ & (\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~34_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~88_combout\,
	datad => \core1|alu_1|ShiftLeft0~16_combout\,
	combout => \core1|alu_1|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X19_Y12_N2
\core1|alu_1|ShiftRight0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~66_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~38_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~38_combout\,
	datab => \core1|alu_1|ShiftRight1~34_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~66_combout\);

-- Location: LCCOMB_X20_Y10_N0
\core1|alu_1|ShiftRight1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~33_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(20)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datac => \core1|rd_val_2_r\(20),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~33_combout\);

-- Location: LCCOMB_X20_Y10_N12
\core1|alu_1|ShiftRight0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~65_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|alu_1|ShiftRight1~33_combout\) # ((\core1|alu_1|ShiftRight0~22_combout\ & \core1|alu_1|ShiftRight1~35_combout\)))) # (!\core1|alu_1|ShiftRight0~21_combout\ & 
-- (\core1|alu_1|ShiftRight0~22_combout\ & (\core1|alu_1|ShiftRight1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftRight0~22_combout\,
	datac => \core1|alu_1|ShiftRight1~35_combout\,
	datad => \core1|alu_1|ShiftRight1~33_combout\,
	combout => \core1|alu_1|ShiftRight0~65_combout\);

-- Location: LCCOMB_X16_Y12_N10
\core1|alu_1|ShiftRight0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~64_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~49_combout\,
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~64_combout\);

-- Location: LCCOMB_X16_Y12_N6
\core1|alu_1|ShiftRight0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~119_combout\ = (\core1|alu_1|ShiftRight0~64_combout\) # ((!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~66_combout\) # (\core1|alu_1|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~66_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~65_combout\,
	datad => \core1|alu_1|ShiftRight0~64_combout\,
	combout => \core1|alu_1|ShiftRight0~119_combout\);

-- Location: LCCOMB_X16_Y12_N8
\core1|rf_wd[19]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~162_combout\ = (\core1|alu_1|Selector23~2_combout\ & (\core1|alu_1|WideNor11~1_combout\ & (\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|ShiftRight0~119_combout\)) # 
-- (!\core1|alu_1|WideNor11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight0~119_combout\,
	combout => \core1|rf_wd[19]~162_combout\);

-- Location: LCCOMB_X17_Y12_N6
\core1|rf_wd[19]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~163_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[19]~162_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[19]~162_combout\ & ((\core1|alu_1|Add0~38_combout\))) # (!\core1|rf_wd[19]~162_combout\ & 
-- (\core1|alu_1|ShiftLeft0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftLeft0~89_combout\,
	datac => \core1|alu_1|Add0~38_combout\,
	datad => \core1|rf_wd[19]~162_combout\,
	combout => \core1|rf_wd[19]~163_combout\);

-- Location: LCCOMB_X21_Y11_N2
\core1|alu_1|ShiftRight2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~57_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~34_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~34_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~33_combout\,
	combout => \core1|alu_1|ShiftRight2~57_combout\);

-- Location: LCCOMB_X21_Y11_N0
\core1|alu_1|ShiftRight2~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~111_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~57_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~70_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight2~70_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~70_combout\,
	datad => \core1|alu_1|ShiftRight2~57_combout\,
	combout => \core1|alu_1|ShiftRight2~111_combout\);

-- Location: LCCOMB_X17_Y12_N2
\core1|alu_1|result_o~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~32_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~69_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~69_combout\,
	datad => \core1|alu_1|ShiftRight2~111_combout\,
	combout => \core1|alu_1|result_o~32_combout\);

-- Location: LCCOMB_X17_Y12_N12
\core1|alu_1|result_o~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~125_combout\ = (\core1|alu_1|ShiftLeft0~89_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft0~89_combout\,
	datad => \core1|alu_1|result_o~32_combout\,
	combout => \core1|alu_1|result_o~125_combout\);

-- Location: LCCOMB_X18_Y5_N4
\core1|alu_1|result_o~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~126_combout\ = \core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(4) $ (\core1|rs_val_2_r\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(29),
	combout => \core1|alu_1|result_o~126_combout\);

-- Location: LCCOMB_X18_Y5_N16
\core1|alu_1|result_o~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~128_combout\ = \core1|rd_val_2_r\(19) $ (\core1|rs_val_2_r\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(19),
	datad => \core1|rs_val_2_r\(19),
	combout => \core1|alu_1|result_o~128_combout\);

-- Location: LCCOMB_X18_Y5_N30
\core1|alu_1|result_o~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~127_combout\ = \core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datac => \core1|rs_val_2_r\(5),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~127_combout\);

-- Location: LCCOMB_X18_Y5_N8
\core1|alu_1|result_o~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~130_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~108_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~116_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftLeft1~108_combout\,
	combout => \core1|alu_1|result_o~130_combout\);

-- Location: LCCOMB_X18_Y5_N22
\core1|alu_1|result_o~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~129_combout\ = (!\core1|alu_1|ShiftLeft1~47_combout\ & (\core1|alu_1|ShiftLeft1~104_combout\ & (\core1|alu_1|Add2~1_combout\ $ (\core1|rs_val_2_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft1~104_combout\,
	combout => \core1|alu_1|result_o~129_combout\);

-- Location: LCCOMB_X19_Y12_N20
\core1|alu_1|result_o~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~189_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight1~50_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~66_combout\) # ((\core1|alu_1|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~66_combout\,
	datac => \core1|alu_1|ShiftRight0~65_combout\,
	datad => \core1|alu_1|ShiftRight1~50_combout\,
	combout => \core1|alu_1|result_o~189_combout\);

-- Location: LCCOMB_X18_Y5_N14
\core1|alu_1|result_o~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~131_combout\ = (\core1|alu_1|result_o~130_combout\) # ((\core1|alu_1|result_o~129_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|result_o~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|result_o~130_combout\,
	datac => \core1|alu_1|result_o~129_combout\,
	datad => \core1|alu_1|result_o~189_combout\,
	combout => \core1|alu_1|result_o~131_combout\);

-- Location: LCCOMB_X18_Y5_N28
\core1|rf_wd[19]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~164_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(19)) # (\core1|rs_val_2_r\(19)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(19) & 
-- (\core1|instruction_2_r.opcode\(0) & \core1|rs_val_2_r\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rd_val_2_r\(19),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rs_val_2_r\(19),
	combout => \core1|rf_wd[19]~164_combout\);

-- Location: LCCOMB_X18_Y5_N10
\core1|rf_wd[19]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~165_combout\ = (\core1|rf_wd[19]~164_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[16]~127_combout\ & \core1|alu_1|result_o~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rf_wd[19]~164_combout\,
	datac => \core1|rf_wd[16]~127_combout\,
	datad => \core1|alu_1|result_o~189_combout\,
	combout => \core1|rf_wd[19]~165_combout\);

-- Location: LCCOMB_X18_Y5_N24
\core1|rf_wd[19]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~166_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|result_o~131_combout\)) # (!\core1|alu_1|Selector23~6_combout\ & ((\core1|rf_wd[19]~165_combout\))))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~131_combout\,
	datad => \core1|rf_wd[19]~165_combout\,
	combout => \core1|rf_wd[19]~166_combout\);

-- Location: LCCOMB_X18_Y5_N6
\core1|rf_wd[19]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~167_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[19]~166_combout\ & (\core1|alu_1|result_o~128_combout\)) # (!\core1|rf_wd[19]~166_combout\ & ((\core1|alu_1|result_o~127_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[19]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~128_combout\,
	datac => \core1|alu_1|result_o~127_combout\,
	datad => \core1|rf_wd[19]~166_combout\,
	combout => \core1|rf_wd[19]~167_combout\);

-- Location: LCCOMB_X18_Y5_N0
\core1|rf_wd[19]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~168_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(19) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[19]~167_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|rd_val_2_r\(19),
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[19]~167_combout\,
	combout => \core1|rf_wd[19]~168_combout\);

-- Location: LCCOMB_X18_Y5_N2
\core1|rf_wd[19]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~169_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[19]~168_combout\ & ((\core1|alu_1|result_o~126_combout\))) # (!\core1|rf_wd[19]~168_combout\ & (\core1|alu_1|result_o~125_combout\)))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[19]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~125_combout\,
	datab => \core1|alu_1|result_o~126_combout\,
	datac => \core1|alu_1|WideNor11~0_combout\,
	datad => \core1|rf_wd[19]~168_combout\,
	combout => \core1|rf_wd[19]~169_combout\);

-- Location: LCCOMB_X18_Y5_N20
\core1|rf_wd[19]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~170_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(19)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|rf_wd[19]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|rf_wd[19]~169_combout\,
	combout => \core1|rf_wd[19]~170_combout\);

-- Location: LCCOMB_X18_Y5_N18
\core1|rf_wd[19]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~171_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[19]~170_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[19]~170_combout\ & (\core1|alu_1|Add1~38_combout\)) # (!\core1|rf_wd[19]~170_combout\ & 
-- ((\core1|rf_wd[19]~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~38_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|rf_wd[19]~163_combout\,
	datad => \core1|rf_wd[19]~170_combout\,
	combout => \core1|rf_wd[19]~171_combout\);

-- Location: LCCOMB_X21_Y5_N6
\core1|rf_wd[19]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~172_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[21]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[19]~171_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[21]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[19]~171_combout\,
	combout => \core1|rf_wd[19]~172_combout\);

-- Location: LCCOMB_X21_Y5_N12
\core1|rf_wd[19]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~173_combout\ = (\core1|rf_wd[19]~172_combout\) # ((\net_packet_flat_i[19]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[19]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[19]~172_combout\,
	combout => \core1|rf_wd[19]~173_combout\);

-- Location: FF_X14_Y5_N9
\core1|rf|RF_rtl_1_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[18]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(31));

-- Location: LCCOMB_X17_Y8_N24
\core1|rd_val_2_r[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[18]~18_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(31)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a18\,
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1_bypass\(31),
	combout => \core1|rd_val_2_r[18]~18_combout\);

-- Location: FF_X17_Y8_N25
\core1|rd_val_2_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[18]~18_combout\,
	asdata => \core1|rf_wd[18]~161_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(18));

-- Location: LCCOMB_X16_Y9_N8
\core1|alu_1|ShiftRight0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~54_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~11_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~11_combout\,
	datad => \core1|alu_1|ShiftRight1~16_combout\,
	combout => \core1|alu_1|ShiftRight0~54_combout\);

-- Location: LCCOMB_X17_Y8_N0
\core1|alu_1|ShiftRight1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~14_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(19))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|alu_1|ShiftRight1~14_combout\);

-- Location: LCCOMB_X17_Y6_N6
\core1|alu_1|ShiftRight0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~53_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|alu_1|ShiftRight1~14_combout\) # ((\core1|alu_1|ShiftRight0~22_combout\ & \core1|alu_1|ShiftRight1~17_combout\)))) # (!\core1|alu_1|ShiftRight0~21_combout\ & 
-- (\core1|alu_1|ShiftRight0~22_combout\ & (\core1|alu_1|ShiftRight1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftRight0~22_combout\,
	datac => \core1|alu_1|ShiftRight1~17_combout\,
	datad => \core1|alu_1|ShiftRight1~14_combout\,
	combout => \core1|alu_1|ShiftRight0~53_combout\);

-- Location: LCCOMB_X17_Y6_N4
\core1|alu_1|ShiftRight0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~55_combout\ = (\core1|alu_1|ShiftRight0~54_combout\) # (\core1|alu_1|ShiftRight0~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~54_combout\,
	datad => \core1|alu_1|ShiftRight0~53_combout\,
	combout => \core1|alu_1|ShiftRight0~55_combout\);

-- Location: LCCOMB_X16_Y5_N28
\core1|alu_1|ShiftRight0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~58_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~57_combout\) # ((\core1|alu_1|ShiftRight0~56_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~57_combout\,
	datac => \core1|alu_1|ShiftRight0~56_combout\,
	datad => \core1|alu_1|ShiftRight0~55_combout\,
	combout => \core1|alu_1|ShiftRight0~58_combout\);

-- Location: LCCOMB_X12_Y8_N2
\core1|alu_1|ShiftLeft0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~83_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~46_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~46_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~82_combout\,
	combout => \core1|alu_1|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X12_Y8_N16
\core1|alu_1|ShiftLeft0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~84_combout\ = (\core1|alu_1|ShiftLeft0~83_combout\) # ((\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~14_combout\ & \core1|alu_1|ShiftRight0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~14_combout\,
	datac => \core1|alu_1|ShiftRight0~34_combout\,
	datad => \core1|alu_1|ShiftLeft0~83_combout\,
	combout => \core1|alu_1|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X16_Y5_N18
\core1|rf_wd[18]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~150_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|rd_val_2_r\(31) & (\core1|alu_1|Selector23~2_combout\))) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|ShiftLeft0~84_combout\) # 
-- (!\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~84_combout\,
	combout => \core1|rf_wd[18]~150_combout\);

-- Location: LCCOMB_X16_Y5_N20
\core1|rf_wd[18]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~151_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|rf_wd[18]~150_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|rf_wd[18]~150_combout\ & ((\core1|alu_1|Add0~36_combout\))) # (!\core1|rf_wd[18]~150_combout\ & 
-- (\core1|alu_1|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|ShiftRight0~58_combout\,
	datac => \core1|alu_1|Add0~36_combout\,
	datad => \core1|rf_wd[18]~150_combout\,
	combout => \core1|rf_wd[18]~151_combout\);

-- Location: LCCOMB_X17_Y7_N26
\core1|alu_1|ShiftRight2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~50_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~16_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~16_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~14_combout\,
	combout => \core1|alu_1|ShiftRight2~50_combout\);

-- Location: LCCOMB_X17_Y8_N20
\core1|alu_1|ShiftRight2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~108_combout\ = (\core1|alu_1|ShiftRight2~50_combout\ & ((\core1|alu_1|ShiftRight2~63_combout\) # (\core1|rs_val_2_r\(1) $ (!\core1|rs_val_2_r\(0))))) # (!\core1|alu_1|ShiftRight2~50_combout\ & (\core1|alu_1|ShiftRight2~63_combout\ 
-- & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~50_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight2~63_combout\,
	combout => \core1|alu_1|ShiftRight2~108_combout\);

-- Location: LCCOMB_X17_Y8_N12
\core1|alu_1|result_o~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~25_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~62_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~62_combout\,
	datad => \core1|alu_1|ShiftRight2~108_combout\,
	combout => \core1|alu_1|result_o~25_combout\);

-- Location: LCCOMB_X12_Y8_N30
\core1|alu_1|result_o~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~119_combout\ = (\core1|alu_1|ShiftLeft0~84_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~25_combout\,
	datad => \core1|alu_1|ShiftLeft0~84_combout\,
	combout => \core1|alu_1|result_o~119_combout\);

-- Location: LCCOMB_X14_Y5_N22
\core1|alu_1|result_o~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~120_combout\ = \core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rs_val_2_r\(5),
	datac => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|result_o~120_combout\);

-- Location: LCCOMB_X14_Y9_N22
\core1|alu_1|result_o~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~122_combout\ = \core1|rs_val_2_r\(18) $ (\core1|rd_val_2_r\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(18),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|alu_1|result_o~122_combout\);

-- Location: LCCOMB_X14_Y9_N28
\core1|alu_1|result_o~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~121_combout\ = \core1|rs_val_2_r\(4) $ (\core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(21),
	datad => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~121_combout\);

-- Location: LCCOMB_X14_Y9_N26
\core1|rf_wd[18]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~152_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(18)) # (\core1|rd_val_2_r\(18)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(18) & 
-- (\core1|instruction_2_r.opcode\(0) & \core1|rd_val_2_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rs_val_2_r\(18),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|rf_wd[18]~152_combout\);

-- Location: LCCOMB_X16_Y9_N24
\core1|alu_1|result_o~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~30_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight1~71_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~54_combout\) # ((\core1|alu_1|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~54_combout\,
	datac => \core1|alu_1|ShiftRight1~71_combout\,
	datad => \core1|alu_1|ShiftRight0~53_combout\,
	combout => \core1|alu_1|result_o~30_combout\);

-- Location: LCCOMB_X14_Y9_N8
\core1|rf_wd[18]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~153_combout\ = (\core1|rf_wd[18]~152_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (\core1|alu_1|result_o~30_combout\ & \core1|rf_wd[16]~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[18]~152_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|result_o~30_combout\,
	datad => \core1|rf_wd[16]~127_combout\,
	combout => \core1|rf_wd[18]~153_combout\);

-- Location: LCCOMB_X16_Y10_N14
\core1|alu_1|ShiftLeft1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~75_combout\ = (!\core1|alu_1|ShiftLeft1~47_combout\ & (\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftLeft1~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftLeft1~103_combout\,
	combout => \core1|alu_1|ShiftLeft1~75_combout\);

-- Location: LCCOMB_X14_Y9_N2
\core1|alu_1|result_o~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~123_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~107_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~115_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	datad => \core1|alu_1|ShiftLeft1~107_combout\,
	combout => \core1|alu_1|result_o~123_combout\);

-- Location: LCCOMB_X14_Y9_N16
\core1|alu_1|result_o~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~124_combout\ = (\core1|alu_1|ShiftLeft1~75_combout\) # ((\core1|alu_1|result_o~123_combout\) # ((\core1|alu_1|result_o~30_combout\ & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~30_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft1~75_combout\,
	datad => \core1|alu_1|result_o~123_combout\,
	combout => \core1|alu_1|result_o~124_combout\);

-- Location: LCCOMB_X14_Y9_N6
\core1|rf_wd[18]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~154_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~124_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[18]~153_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|rf_wd[18]~153_combout\,
	datad => \core1|alu_1|result_o~124_combout\,
	combout => \core1|rf_wd[18]~154_combout\);

-- Location: LCCOMB_X14_Y9_N20
\core1|rf_wd[18]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~155_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[18]~154_combout\ & (\core1|alu_1|result_o~122_combout\)) # (!\core1|rf_wd[18]~154_combout\ & ((\core1|alu_1|result_o~121_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[18]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~122_combout\,
	datab => \core1|alu_1|result_o~121_combout\,
	datac => \core1|alu_1|Selector23~4_combout\,
	datad => \core1|rf_wd[18]~154_combout\,
	combout => \core1|rf_wd[18]~155_combout\);

-- Location: LCCOMB_X14_Y9_N14
\core1|rf_wd[18]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~156_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(18) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[18]~155_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|rd_val_2_r\(18),
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[18]~155_combout\,
	combout => \core1|rf_wd[18]~156_combout\);

-- Location: LCCOMB_X14_Y5_N0
\core1|rf_wd[18]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~157_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[18]~156_combout\ & ((\core1|alu_1|result_o~120_combout\))) # (!\core1|rf_wd[18]~156_combout\ & (\core1|alu_1|result_o~119_combout\)))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[18]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~119_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~120_combout\,
	datad => \core1|rf_wd[18]~156_combout\,
	combout => \core1|rf_wd[18]~157_combout\);

-- Location: LCCOMB_X14_Y5_N18
\core1|rf_wd[18]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~158_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(18))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[18]~157_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ 
-- & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|rs_val_2_r\(18),
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|rf_wd[18]~157_combout\,
	combout => \core1|rf_wd[18]~158_combout\);

-- Location: LCCOMB_X14_Y5_N24
\core1|rf_wd[18]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~159_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[18]~158_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[18]~158_combout\ & (\core1|alu_1|Add1~36_combout\)) # (!\core1|rf_wd[18]~158_combout\ & 
-- ((\core1|rf_wd[18]~151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~36_combout\,
	datac => \core1|rf_wd[18]~151_combout\,
	datad => \core1|rf_wd[18]~158_combout\,
	combout => \core1|rf_wd[18]~159_combout\);

-- Location: LCCOMB_X14_Y5_N6
\core1|rf_wd[18]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~160_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[20]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[18]~159_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[20]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[18]~159_combout\,
	combout => \core1|rf_wd[18]~160_combout\);

-- Location: LCCOMB_X14_Y5_N8
\core1|rf_wd[18]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~161_combout\ = (\core1|rf_wd[18]~160_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[18]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[18]~input_o\,
	datad => \core1|rf_wd[18]~160_combout\,
	combout => \core1|rf_wd[18]~161_combout\);

-- Location: LCCOMB_X23_Y11_N10
\core1|rs_val_2_r[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[17]~17_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(30))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(30),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a17\,
	combout => \core1|rs_val_2_r[17]~17_combout\);

-- Location: FF_X23_Y11_N11
\core1|rs_val_2_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[17]~17_combout\,
	asdata => \core1|rf_wd[17]~149_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(17));

-- Location: LCCOMB_X18_Y12_N8
\core1|alu_1|ShiftLeft0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~78_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~21_combout\ & (\core1|alu_1|ShiftLeft0~10_combout\))) # (!\core1|rs_val_2_r\(4) & (((\core1|alu_1|ShiftLeft0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~10_combout\,
	datad => \core1|alu_1|ShiftLeft0~77_combout\,
	combout => \core1|alu_1|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X18_Y12_N30
\core1|alu_1|ShiftLeft0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~79_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~41_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~78_combout\,
	datad => \core1|alu_1|ShiftLeft0~41_combout\,
	combout => \core1|alu_1|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X19_Y10_N16
\core1|alu_1|ShiftRight0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~45_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~37_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~37_combout\,
	datad => \core1|alu_1|ShiftRight1~38_combout\,
	combout => \core1|alu_1|ShiftRight0~45_combout\);

-- Location: LCCOMB_X19_Y10_N22
\core1|alu_1|ShiftRight0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~44_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight0~44_combout\);

-- Location: LCCOMB_X21_Y8_N24
\core1|alu_1|ShiftRight0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~42_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~34_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~35_combout\,
	datad => \core1|alu_1|ShiftRight1~34_combout\,
	combout => \core1|alu_1|ShiftRight0~42_combout\);

-- Location: LCCOMB_X20_Y10_N26
\core1|alu_1|ShiftRight1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~32_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(18))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(18),
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~32_combout\);

-- Location: LCCOMB_X20_Y10_N22
\core1|alu_1|ShiftRight0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~41_combout\ = (\core1|alu_1|ShiftRight1~32_combout\ & ((\core1|alu_1|ShiftRight0~21_combout\) # ((\core1|alu_1|ShiftRight1~33_combout\ & \core1|alu_1|ShiftRight0~22_combout\)))) # (!\core1|alu_1|ShiftRight1~32_combout\ & 
-- (\core1|alu_1|ShiftRight1~33_combout\ & (\core1|alu_1|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~32_combout\,
	datab => \core1|alu_1|ShiftRight1~33_combout\,
	datac => \core1|alu_1|ShiftRight0~22_combout\,
	datad => \core1|alu_1|ShiftRight0~21_combout\,
	combout => \core1|alu_1|ShiftRight0~41_combout\);

-- Location: LCCOMB_X20_Y10_N8
\core1|alu_1|ShiftRight0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~43_combout\ = (\core1|alu_1|ShiftRight0~42_combout\) # (\core1|alu_1|ShiftRight0~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~42_combout\,
	datad => \core1|alu_1|ShiftRight0~41_combout\,
	combout => \core1|alu_1|ShiftRight0~43_combout\);

-- Location: LCCOMB_X16_Y10_N16
\core1|alu_1|ShiftRight0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~46_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~45_combout\) # ((\core1|alu_1|ShiftRight0~44_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~45_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~44_combout\,
	datad => \core1|alu_1|ShiftRight0~43_combout\,
	combout => \core1|alu_1|ShiftRight0~46_combout\);

-- Location: LCCOMB_X16_Y6_N18
\core1|rf_wd[17]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~138_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector23~2_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftRight0~46_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((!\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|ShiftRight0~46_combout\,
	combout => \core1|rf_wd[17]~138_combout\);

-- Location: LCCOMB_X16_Y6_N12
\core1|rf_wd[17]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~139_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[17]~138_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[17]~138_combout\ & ((\core1|alu_1|Add0~34_combout\))) # (!\core1|rf_wd[17]~138_combout\ & 
-- (\core1|alu_1|ShiftLeft0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~79_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Add0~34_combout\,
	datad => \core1|rf_wd[17]~138_combout\,
	combout => \core1|rf_wd[17]~139_combout\);

-- Location: LCCOMB_X23_Y10_N22
\core1|alu_1|result_o~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~113_combout\ = \core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(4) $ (\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|result_o~113_combout\);

-- Location: LCCOMB_X19_Y11_N6
\core1|alu_1|ShiftRight2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~58_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~35_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight1~35_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~32_combout\,
	combout => \core1|alu_1|ShiftRight2~58_combout\);

-- Location: LCCOMB_X19_Y11_N4
\core1|alu_1|ShiftRight2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~106_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~58_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~57_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight2~57_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~57_combout\,
	datad => \core1|alu_1|ShiftRight2~58_combout\,
	combout => \core1|alu_1|ShiftRight2~106_combout\);

-- Location: LCCOMB_X19_Y11_N30
\core1|alu_1|result_o~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~111_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~54_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~106_combout\,
	datad => \core1|alu_1|ShiftRight2~54_combout\,
	combout => \core1|alu_1|result_o~111_combout\);

-- Location: LCCOMB_X23_Y10_N8
\core1|alu_1|result_o~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~112_combout\ = (\core1|alu_1|result_o~111_combout\) # (\core1|alu_1|ShiftLeft0~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|result_o~111_combout\,
	datad => \core1|alu_1|ShiftLeft0~79_combout\,
	combout => \core1|alu_1|result_o~112_combout\);

-- Location: LCCOMB_X19_Y11_N12
\core1|alu_1|result_o~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~114_combout\ = \core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(3) $ (\core1|rs_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(20),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(24),
	combout => \core1|alu_1|result_o~114_combout\);

-- Location: LCCOMB_X23_Y10_N4
\core1|alu_1|result_o~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~115_combout\ = \core1|rs_val_2_r\(17) $ (\core1|rd_val_2_r\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(17),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|alu_1|result_o~115_combout\);

-- Location: LCCOMB_X25_Y10_N24
\core1|rf_wd[17]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~140_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(17)) # (\core1|rd_val_2_r\(17)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(17) & (\core1|rd_val_2_r\(17) & 
-- \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|rf_wd[17]~140_combout\);

-- Location: LCCOMB_X20_Y10_N14
\core1|rf_wd[17]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~311_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight1~65_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~42_combout\) # ((\core1|alu_1|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~42_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~65_combout\,
	datad => \core1|alu_1|ShiftRight0~41_combout\,
	combout => \core1|rf_wd[17]~311_combout\);

-- Location: LCCOMB_X23_Y10_N0
\core1|rf_wd[17]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~141_combout\ = (\core1|rf_wd[17]~140_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[17]~311_combout\ & \core1|rf_wd[16]~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[17]~140_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[17]~311_combout\,
	datad => \core1|rf_wd[16]~127_combout\,
	combout => \core1|rf_wd[17]~141_combout\);

-- Location: LCCOMB_X18_Y10_N12
\core1|alu_1|ShiftLeft1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~45_combout\ = (\core1|alu_1|ShiftRight2~45_combout\ & (\core1|alu_1|ShiftLeft0~10_combout\ & !\core1|alu_1|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight2~45_combout\,
	datac => \core1|alu_1|ShiftLeft0~10_combout\,
	datad => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|ShiftLeft1~45_combout\);

-- Location: LCCOMB_X23_Y10_N26
\core1|alu_1|result_o~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~116_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~65_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~65_combout\,
	datad => \core1|alu_1|ShiftRight0~43_combout\,
	combout => \core1|alu_1|result_o~116_combout\);

-- Location: LCCOMB_X18_Y10_N28
\core1|alu_1|result_o~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~117_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~105_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftLeft1~105_combout\,
	datac => \core1|alu_1|ShiftLeft1~114_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|result_o~117_combout\);

-- Location: LCCOMB_X18_Y10_N30
\core1|alu_1|result_o~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~118_combout\ = (\core1|alu_1|result_o~116_combout\) # ((\core1|alu_1|result_o~117_combout\) # ((\core1|alu_1|ShiftLeft1~45_combout\ & \core1|alu_1|Add2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~45_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~116_combout\,
	datad => \core1|alu_1|result_o~117_combout\,
	combout => \core1|alu_1|result_o~118_combout\);

-- Location: LCCOMB_X23_Y10_N18
\core1|rf_wd[17]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~142_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~118_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[17]~141_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (((!\core1|alu_1|Selector23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|rf_wd[17]~141_combout\,
	datac => \core1|alu_1|Selector23~6_combout\,
	datad => \core1|alu_1|result_o~118_combout\,
	combout => \core1|rf_wd[17]~142_combout\);

-- Location: LCCOMB_X23_Y10_N16
\core1|rf_wd[17]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~143_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[17]~142_combout\ & ((\core1|alu_1|result_o~115_combout\))) # (!\core1|rf_wd[17]~142_combout\ & (\core1|alu_1|result_o~114_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[17]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~114_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~115_combout\,
	datad => \core1|rf_wd[17]~142_combout\,
	combout => \core1|rf_wd[17]~143_combout\);

-- Location: LCCOMB_X23_Y10_N6
\core1|rf_wd[17]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~144_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(17) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[17]~143_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|rd_val_2_r\(17),
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[17]~143_combout\,
	combout => \core1|rf_wd[17]~144_combout\);

-- Location: LCCOMB_X23_Y10_N20
\core1|rf_wd[17]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~145_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[17]~144_combout\ & (\core1|alu_1|result_o~113_combout\)) # (!\core1|rf_wd[17]~144_combout\ & ((\core1|alu_1|result_o~112_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[17]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~113_combout\,
	datab => \core1|alu_1|result_o~112_combout\,
	datac => \core1|alu_1|WideNor11~0_combout\,
	datad => \core1|rf_wd[17]~144_combout\,
	combout => \core1|rf_wd[17]~145_combout\);

-- Location: LCCOMB_X23_Y10_N10
\core1|rf_wd[17]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~146_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(17)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|rf_wd[17]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~14_combout\,
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|rf_wd[17]~145_combout\,
	combout => \core1|rf_wd[17]~146_combout\);

-- Location: LCCOMB_X23_Y10_N12
\core1|rf_wd[17]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~147_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[17]~146_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[17]~146_combout\ & (\core1|alu_1|Add1~34_combout\)) # (!\core1|rf_wd[17]~146_combout\ & 
-- ((\core1|rf_wd[17]~139_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~34_combout\,
	datac => \core1|rf_wd[17]~139_combout\,
	datad => \core1|rf_wd[17]~146_combout\,
	combout => \core1|rf_wd[17]~147_combout\);

-- Location: LCCOMB_X23_Y10_N2
\core1|rf_wd[17]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~148_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[19]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[17]~147_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[19]~input_o\,
	datab => \core1|rf_wd[11]~37_combout\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|rf_wd[17]~147_combout\,
	combout => \core1|rf_wd[17]~148_combout\);

-- Location: LCCOMB_X23_Y10_N24
\core1|rf_wd[17]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~149_combout\ = (\core1|rf_wd[17]~148_combout\) # ((\net_packet_flat_i[17]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[17]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[17]~148_combout\,
	combout => \core1|rf_wd[17]~149_combout\);

-- Location: LCCOMB_X21_Y9_N26
\core1|rd_val_2_r[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[16]~16_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(29))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(29),
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a16\,
	datad => \core1|rf|RF~7_combout\,
	combout => \core1|rd_val_2_r[16]~16_combout\);

-- Location: FF_X21_Y9_N27
\core1|rd_val_2_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[16]~16_combout\,
	asdata => \core1|rf_wd[16]~137_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(16));

-- Location: LCCOMB_X14_Y8_N16
\core1|alu_1|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~24_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~16_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~17_combout\,
	datad => \core1|alu_1|ShiftRight1~16_combout\,
	combout => \core1|alu_1|ShiftRight0~24_combout\);

-- Location: LCCOMB_X21_Y9_N28
\core1|alu_1|ShiftRight1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~15_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(17)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|alu_1|ShiftRight1~15_combout\);

-- Location: LCCOMB_X17_Y9_N8
\core1|alu_1|ShiftRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~23_combout\ = (\core1|alu_1|ShiftRight1~15_combout\ & ((\core1|alu_1|ShiftRight0~21_combout\) # ((\core1|alu_1|ShiftRight0~22_combout\ & \core1|alu_1|ShiftRight1~14_combout\)))) # (!\core1|alu_1|ShiftRight1~15_combout\ & 
-- (\core1|alu_1|ShiftRight0~22_combout\ & ((\core1|alu_1|ShiftRight1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~15_combout\,
	datab => \core1|alu_1|ShiftRight0~22_combout\,
	datac => \core1|alu_1|ShiftRight0~21_combout\,
	datad => \core1|alu_1|ShiftRight1~14_combout\,
	combout => \core1|alu_1|ShiftRight0~23_combout\);

-- Location: LCCOMB_X18_Y7_N12
\core1|alu_1|ShiftRight0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~118_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~20_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~24_combout\) # ((\core1|alu_1|ShiftRight0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~24_combout\,
	datac => \core1|alu_1|ShiftRight0~20_combout\,
	datad => \core1|alu_1|ShiftRight0~23_combout\,
	combout => \core1|alu_1|ShiftRight0~118_combout\);

-- Location: LCCOMB_X12_Y7_N0
\core1|rf_wd[16]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~125_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|ShiftRight0~118_combout\)) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Add0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|ShiftRight0~118_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|Add0~32_combout\,
	combout => \core1|rf_wd[16]~125_combout\);

-- Location: LCCOMB_X12_Y7_N20
\core1|alu_1|ShiftLeft0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~73_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~35_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~35_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~72_combout\,
	combout => \core1|alu_1|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X12_Y7_N6
\core1|alu_1|ShiftLeft0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~74_combout\ = (\core1|alu_1|ShiftLeft0~73_combout\) # ((\core1|rd_val_2_r\(0) & (!\core1|alu_1|Add2~1_combout\ & \core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~73_combout\,
	combout => \core1|alu_1|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X12_Y7_N26
\core1|rf_wd[16]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~126_combout\ = (\core1|rf_wd[16]~125_combout\ & ((\core1|rd_val_2_r\(31)) # ((!\core1|alu_1|Selector23~2_combout\)))) # (!\core1|rf_wd[16]~125_combout\ & (((\core1|alu_1|Selector23~2_combout\ & \core1|alu_1|ShiftLeft0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rf_wd[16]~125_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~74_combout\,
	combout => \core1|rf_wd[16]~126_combout\);

-- Location: LCCOMB_X19_Y12_N12
\core1|alu_1|result_o~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~106_combout\ = \core1|rs_val_2_r\(3) $ (\core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(26),
	datac => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|result_o~106_combout\);

-- Location: LCCOMB_X14_Y4_N0
\core1|alu_1|result_o~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~107_combout\ = \core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(2) $ (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~107_combout\);

-- Location: LCCOMB_X22_Y7_N30
\core1|alu_1|result_o~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~108_combout\ = \core1|rs_val_2_r\(16) $ (\core1|rd_val_2_r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datad => \core1|rd_val_2_r\(16),
	combout => \core1|alu_1|result_o~108_combout\);

-- Location: LCCOMB_X22_Y7_N14
\core1|rf_wd[16]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~128_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(16)) # (\core1|rd_val_2_r\(16)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(16) & 
-- (\core1|instruction_2_r.opcode\(0) & \core1|rd_val_2_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rd_val_2_r\(16),
	combout => \core1|rf_wd[16]~128_combout\);

-- Location: LCCOMB_X22_Y7_N4
\core1|rf_wd[16]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~129_combout\ = (\core1|rf_wd[16]~128_combout\) # ((\core1|rf_wd[16]~127_combout\ & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|ShiftRight0~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[16]~127_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[16]~128_combout\,
	datad => \core1|alu_1|ShiftRight0~118_combout\,
	combout => \core1|rf_wd[16]~129_combout\);

-- Location: LCCOMB_X18_Y10_N10
\core1|alu_1|ShiftLeft1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~73_combout\ = (\core1|alu_1|ShiftRight2~98_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft1~56_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftLeft1~57_combout\,
	datac => \core1|alu_1|ShiftRight2~98_combout\,
	datad => \core1|alu_1|ShiftLeft1~56_combout\,
	combout => \core1|alu_1|ShiftLeft1~73_combout\);

-- Location: LCCOMB_X17_Y7_N28
\core1|alu_1|result_o~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~109_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~44_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~44_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~113_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|result_o~109_combout\);

-- Location: LCCOMB_X22_Y7_N16
\core1|alu_1|result_o~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~110_combout\ = (\core1|alu_1|ShiftLeft1~73_combout\) # ((\core1|alu_1|result_o~109_combout\) # ((\core1|alu_1|ShiftRight0~118_combout\ & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~118_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft1~73_combout\,
	datad => \core1|alu_1|result_o~109_combout\,
	combout => \core1|alu_1|result_o~110_combout\);

-- Location: LCCOMB_X22_Y7_N2
\core1|rf_wd[16]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~130_combout\ = (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|result_o~110_combout\)))) # (!\core1|alu_1|Selector23~6_combout\ & (((\core1|rf_wd[16]~129_combout\)) # 
-- (!\core1|alu_1|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|rf_wd[16]~129_combout\,
	datad => \core1|alu_1|result_o~110_combout\,
	combout => \core1|rf_wd[16]~130_combout\);

-- Location: LCCOMB_X22_Y7_N20
\core1|rf_wd[16]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~131_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[16]~130_combout\ & ((\core1|alu_1|result_o~108_combout\))) # (!\core1|rf_wd[16]~130_combout\ & (\core1|alu_1|result_o~107_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[16]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~107_combout\,
	datac => \core1|alu_1|result_o~108_combout\,
	datad => \core1|rf_wd[16]~130_combout\,
	combout => \core1|rf_wd[16]~131_combout\);

-- Location: LCCOMB_X22_Y7_N26
\core1|rf_wd[16]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~132_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(16) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[16]~131_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|rd_val_2_r\(16),
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[16]~131_combout\,
	combout => \core1|rf_wd[16]~132_combout\);

-- Location: LCCOMB_X17_Y7_N16
\core1|alu_1|ShiftRight2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~51_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~17_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~15_combout\,
	datad => \core1|alu_1|ShiftRight1~17_combout\,
	combout => \core1|alu_1|ShiftRight2~51_combout\);

-- Location: LCCOMB_X17_Y7_N14
\core1|alu_1|ShiftRight2~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~103_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~51_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~50_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight2~50_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~50_combout\,
	datad => \core1|alu_1|ShiftRight2~51_combout\,
	combout => \core1|alu_1|ShiftRight2~103_combout\);

-- Location: LCCOMB_X17_Y7_N22
\core1|alu_1|ShiftRight2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~52_combout\ = (\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~49_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~103_combout\,
	datad => \core1|alu_1|ShiftRight2~49_combout\,
	combout => \core1|alu_1|ShiftRight2~52_combout\);

-- Location: LCCOMB_X12_Y7_N16
\core1|alu_1|result_o~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~105_combout\ = (\core1|alu_1|ShiftLeft0~74_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~52_combout\,
	datad => \core1|alu_1|ShiftLeft0~74_combout\,
	combout => \core1|alu_1|result_o~105_combout\);

-- Location: LCCOMB_X22_Y7_N12
\core1|rf_wd[16]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~133_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[16]~132_combout\ & (\core1|alu_1|result_o~106_combout\)) # (!\core1|rf_wd[16]~132_combout\ & ((\core1|alu_1|result_o~105_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[16]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~106_combout\,
	datac => \core1|rf_wd[16]~132_combout\,
	datad => \core1|alu_1|result_o~105_combout\,
	combout => \core1|rf_wd[16]~133_combout\);

-- Location: LCCOMB_X22_Y7_N18
\core1|rf_wd[16]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~134_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(16)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|rf_wd[16]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|rf_wd[16]~133_combout\,
	combout => \core1|rf_wd[16]~134_combout\);

-- Location: LCCOMB_X22_Y7_N0
\core1|rf_wd[16]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~135_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[16]~134_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[16]~134_combout\ & (\core1|alu_1|Add1~32_combout\)) # (!\core1|rf_wd[16]~134_combout\ & 
-- ((\core1|rf_wd[16]~126_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~32_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|rf_wd[16]~126_combout\,
	datad => \core1|rf_wd[16]~134_combout\,
	combout => \core1|rf_wd[16]~135_combout\);

-- Location: LCCOMB_X22_Y7_N10
\core1|rf_wd[16]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~136_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[18]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[16]~135_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[18]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[16]~135_combout\,
	combout => \core1|rf_wd[16]~136_combout\);

-- Location: LCCOMB_X22_Y7_N8
\core1|rf_wd[16]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~137_combout\ = (\core1|rf_wd[16]~136_combout\) # ((\net_packet_flat_i[16]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[16]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[16]~136_combout\,
	combout => \core1|rf_wd[16]~137_combout\);

-- Location: LCCOMB_X21_Y9_N16
\core1|rd_val_2_r[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[15]~15_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(28))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(28),
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a15\,
	combout => \core1|rd_val_2_r[15]~15_combout\);

-- Location: FF_X21_Y9_N17
\core1|rd_val_2_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[15]~15_combout\,
	asdata => \core1|rf_wd[15]~124_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(15));

-- Location: LCCOMB_X21_Y9_N20
\core1|alu_1|ShiftRight1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~29_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(16))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rd_val_2_r\(15),
	datac => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~29_combout\);

-- Location: LCCOMB_X20_Y9_N20
\core1|alu_1|ShiftRight0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~101_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~35_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~33_combout\))))) # (!\core1|rs_val_2_r\(2) & (\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~35_combout\,
	datad => \core1|alu_1|ShiftRight1~33_combout\,
	combout => \core1|alu_1|ShiftRight0~101_combout\);

-- Location: LCCOMB_X20_Y9_N10
\core1|alu_1|ShiftRight0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~102_combout\ = (\core1|rs_val_2_r\(2) & (((\core1|alu_1|ShiftRight0~101_combout\)))) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~101_combout\ & (\core1|alu_1|ShiftRight1~32_combout\)) # 
-- (!\core1|alu_1|ShiftRight0~101_combout\ & ((\core1|alu_1|ShiftRight1~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~32_combout\,
	datac => \core1|alu_1|ShiftRight1~29_combout\,
	datad => \core1|alu_1|ShiftRight0~101_combout\,
	combout => \core1|alu_1|ShiftRight0~102_combout\);

-- Location: LCCOMB_X20_Y9_N24
\core1|alu_1|ShiftRight0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~117_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~105_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~102_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~105_combout\,
	combout => \core1|alu_1|ShiftRight0~117_combout\);

-- Location: LCCOMB_X22_Y9_N30
\core1|alu_1|ShiftLeft0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~69_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~31_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftLeft0~68_combout\,
	datac => \core1|alu_1|ShiftLeft0~31_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X22_Y9_N0
\core1|rf_wd[15]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~111_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector23~2_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector23~2_combout\ & (\core1|alu_1|ShiftLeft0~69_combout\)) # 
-- (!\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Add0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~69_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|Add0~30_combout\,
	combout => \core1|rf_wd[15]~111_combout\);

-- Location: LCCOMB_X22_Y9_N10
\core1|rf_wd[15]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~112_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[15]~111_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|rf_wd[15]~111_combout\ & ((\core1|alu_1|ShiftRight0~117_combout\))))) # (!\core1|alu_1|WideNor11~1_combout\ & 
-- (((\core1|rf_wd[15]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftRight0~117_combout\,
	datad => \core1|rf_wd[15]~111_combout\,
	combout => \core1|rf_wd[15]~112_combout\);

-- Location: LCCOMB_X12_Y9_N24
\core1|alu_1|result_o~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~99_combout\ = \core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(2) $ (\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(25),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|result_o~99_combout\);

-- Location: LCCOMB_X22_Y11_N10
\core1|alu_1|ShiftRight2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~83_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~33_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~29_combout\,
	datad => \core1|alu_1|ShiftRight1~33_combout\,
	combout => \core1|alu_1|ShiftRight2~83_combout\);

-- Location: LCCOMB_X22_Y11_N12
\core1|alu_1|ShiftRight2~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~119_combout\ = (\core1|alu_1|ShiftRight2~83_combout\ & ((\core1|alu_1|ShiftRight2~58_combout\) # (\core1|rs_val_2_r\(1) $ (!\core1|rs_val_2_r\(0))))) # (!\core1|alu_1|ShiftRight2~83_combout\ & (\core1|alu_1|ShiftRight2~58_combout\ 
-- & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~83_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight2~58_combout\,
	combout => \core1|alu_1|ShiftRight2~119_combout\);

-- Location: LCCOMB_X22_Y9_N12
\core1|alu_1|result_o~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~97_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~94_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~119_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftRight2~94_combout\,
	combout => \core1|alu_1|result_o~97_combout\);

-- Location: LCCOMB_X22_Y9_N14
\core1|alu_1|result_o~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~98_combout\ = (\core1|alu_1|ShiftLeft0~69_combout\) # ((\core1|alu_1|result_o~97_combout\) # ((\core1|alu_1|ShiftRight2~120_combout\ & \core1|alu_1|ShiftRight2~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~120_combout\,
	datab => \core1|alu_1|ShiftRight2~98_combout\,
	datac => \core1|alu_1|ShiftLeft0~69_combout\,
	datad => \core1|alu_1|result_o~97_combout\,
	combout => \core1|alu_1|result_o~98_combout\);

-- Location: LCCOMB_X12_Y9_N18
\core1|alu_1|result_o~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~100_combout\ = \core1|rs_val_2_r\(22) $ (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(18),
	combout => \core1|alu_1|result_o~100_combout\);

-- Location: LCCOMB_X12_Y5_N22
\core1|alu_1|result_o~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~101_combout\ = \core1|rd_val_2_r\(15) $ (\core1|rs_val_2_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(15),
	datad => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~101_combout\);

-- Location: LCCOMB_X15_Y9_N22
\core1|alu_1|result_o~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~102_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~55_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~112_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~55_combout\,
	datad => \core1|alu_1|ShiftLeft1~112_combout\,
	combout => \core1|alu_1|result_o~102_combout\);

-- Location: LCCOMB_X20_Y9_N14
\core1|alu_1|result_o~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~103_combout\ = (\core1|rs_val_2_r\(4) & (((\core1|alu_1|Add2~1_combout\)) # (!\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|ShiftRight0~117_combout\,
	combout => \core1|alu_1|result_o~103_combout\);

-- Location: LCCOMB_X21_Y9_N4
\core1|alu_1|result_o~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~104_combout\ = (\core1|alu_1|result_o~102_combout\) # (!\core1|alu_1|result_o~103_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|result_o~102_combout\,
	datad => \core1|alu_1|result_o~103_combout\,
	combout => \core1|alu_1|result_o~104_combout\);

-- Location: LCCOMB_X19_Y9_N30
\core1|rf_wd[15]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~113_combout\ = (\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rs_val_2_r\(15) & (\core1|rd_val_2_r\(15) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datac => \core1|rd_val_2_r\(15),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[15]~113_combout\);

-- Location: LCCOMB_X20_Y9_N16
\core1|rf_wd[15]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~114_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~105_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~102_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~105_combout\,
	combout => \core1|rf_wd[15]~114_combout\);

-- Location: LCCOMB_X19_Y9_N20
\core1|rf_wd[15]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~115_combout\ = (\core1|rs_val_2_r\(4) & (!\core1|alu_1|Add2~1_combout\ & (\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(4) & (((\core1|rf_wd[15]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rf_wd[15]~114_combout\,
	combout => \core1|rf_wd[15]~115_combout\);

-- Location: LCCOMB_X19_Y9_N10
\core1|rf_wd[15]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~116_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ ((\core1|rf_wd[15]~113_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[15]~113_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[15]~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[15]~113_combout\,
	datad => \core1|rf_wd[15]~115_combout\,
	combout => \core1|rf_wd[15]~116_combout\);

-- Location: LCCOMB_X21_Y9_N10
\core1|rf_wd[15]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~117_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|result_o~104_combout\)) # (!\core1|alu_1|Selector23~6_combout\ & ((\core1|rf_wd[15]~116_combout\))))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~104_combout\,
	datad => \core1|rf_wd[15]~116_combout\,
	combout => \core1|rf_wd[15]~117_combout\);

-- Location: LCCOMB_X21_Y9_N0
\core1|rf_wd[15]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~118_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[15]~117_combout\ & ((\core1|alu_1|result_o~101_combout\))) # (!\core1|rf_wd[15]~117_combout\ & (\core1|alu_1|result_o~100_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[15]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~100_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~101_combout\,
	datad => \core1|rf_wd[15]~117_combout\,
	combout => \core1|rf_wd[15]~118_combout\);

-- Location: LCCOMB_X21_Y9_N2
\core1|rf_wd[15]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~119_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(15) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[15]~118_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|rd_val_2_r\(15),
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[15]~118_combout\,
	combout => \core1|rf_wd[15]~119_combout\);

-- Location: LCCOMB_X21_Y9_N24
\core1|rf_wd[15]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~120_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[15]~119_combout\ & (\core1|alu_1|result_o~99_combout\)) # (!\core1|rf_wd[15]~119_combout\ & ((\core1|alu_1|result_o~98_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ 
-- & (((\core1|rf_wd[15]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~99_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~98_combout\,
	datad => \core1|rf_wd[15]~119_combout\,
	combout => \core1|rf_wd[15]~120_combout\);

-- Location: LCCOMB_X21_Y9_N6
\core1|rf_wd[15]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~121_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(15))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[15]~120_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ 
-- & (\core1|alu_1|Selector23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|rs_val_2_r\(15),
	datad => \core1|rf_wd[15]~120_combout\,
	combout => \core1|rf_wd[15]~121_combout\);

-- Location: LCCOMB_X21_Y9_N12
\core1|rf_wd[15]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~122_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[15]~121_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[15]~121_combout\ & (\core1|alu_1|Add1~30_combout\)) # (!\core1|rf_wd[15]~121_combout\ & 
-- ((\core1|rf_wd[15]~112_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~30_combout\,
	datac => \core1|rf_wd[15]~112_combout\,
	datad => \core1|rf_wd[15]~121_combout\,
	combout => \core1|rf_wd[15]~122_combout\);

-- Location: LCCOMB_X21_Y9_N18
\core1|rf_wd[15]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~123_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[17]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[15]~122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \from_mem_flat_i[17]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|rf_wd[15]~122_combout\,
	combout => \core1|rf_wd[15]~123_combout\);

-- Location: LCCOMB_X21_Y9_N8
\core1|rf_wd[15]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~124_combout\ = (\core1|rf_wd[15]~123_combout\) # ((\net_packet_flat_i[15]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[15]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[15]~123_combout\,
	combout => \core1|rf_wd[15]~124_combout\);

-- Location: LCCOMB_X23_Y6_N0
\core1|rs_val_2_r[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[14]~14_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(27))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(27),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a14\,
	combout => \core1|rs_val_2_r[14]~14_combout\);

-- Location: FF_X23_Y6_N1
\core1|rs_val_2_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[14]~14_combout\,
	asdata => \core1|rf_wd[14]~110_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(14));

-- Location: LCCOMB_X14_Y7_N14
\core1|alu_1|ShiftRight0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~91_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~17_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~17_combout\,
	datad => \core1|alu_1|ShiftRight1~14_combout\,
	combout => \core1|alu_1|ShiftRight0~91_combout\);

-- Location: LCCOMB_X14_Y7_N8
\core1|alu_1|ShiftRight0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~90_combout\ = (\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~15_combout\,
	combout => \core1|alu_1|ShiftRight0~90_combout\);

-- Location: LCCOMB_X21_Y9_N14
\core1|alu_1|ShiftRight1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~23_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(15))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(15),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(14),
	combout => \core1|alu_1|ShiftRight1~23_combout\);

-- Location: LCCOMB_X14_Y7_N28
\core1|alu_1|ShiftRight0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~92_combout\ = (\core1|alu_1|ShiftRight0~91_combout\) # ((\core1|alu_1|ShiftRight0~90_combout\) # ((\core1|alu_1|ShiftRight0~21_combout\ & \core1|alu_1|ShiftRight1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftRight0~91_combout\,
	datac => \core1|alu_1|ShiftRight0~90_combout\,
	datad => \core1|alu_1|ShiftRight1~23_combout\,
	combout => \core1|alu_1|ShiftRight0~92_combout\);

-- Location: LCCOMB_X16_Y6_N30
\core1|alu_1|ShiftRight0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~125_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~95_combout\) # ((\core1|alu_1|ShiftRight0~96_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~95_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~96_combout\,
	datad => \core1|alu_1|ShiftRight0~92_combout\,
	combout => \core1|alu_1|ShiftRight0~125_combout\);

-- Location: LCCOMB_X16_Y6_N26
\core1|rf_wd[14]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~98_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftRight0~125_combout\) # ((\core1|alu_1|Selector23~2_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (((!\core1|alu_1|Selector23~2_combout\ & 
-- \core1|alu_1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~125_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|Add0~28_combout\,
	combout => \core1|rf_wd[14]~98_combout\);

-- Location: LCCOMB_X20_Y7_N22
\core1|alu_1|ShiftLeft0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~65_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~27_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~27_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~64_combout\,
	combout => \core1|alu_1|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X16_Y6_N0
\core1|rf_wd[14]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~99_combout\ = (\core1|rf_wd[14]~98_combout\ & ((\core1|alu_1|ShiftRight0~116_combout\) # ((!\core1|alu_1|Selector23~2_combout\)))) # (!\core1|rf_wd[14]~98_combout\ & (((\core1|alu_1|Selector23~2_combout\ & 
-- \core1|alu_1|ShiftLeft0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[14]~98_combout\,
	datab => \core1|alu_1|ShiftRight0~116_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~65_combout\,
	combout => \core1|rf_wd[14]~99_combout\);

-- Location: LCCOMB_X19_Y5_N2
\core1|alu_1|result_o~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~92_combout\ = \core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|rs_val_2_r\(24),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|result_o~92_combout\);

-- Location: LCCOMB_X23_Y6_N6
\core1|alu_1|result_o~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~94_combout\ = \core1|rs_val_2_r\(14) $ (\core1|rd_val_2_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(14),
	datad => \core1|rd_val_2_r\(14),
	combout => \core1|alu_1|result_o~94_combout\);

-- Location: LCCOMB_X22_Y6_N28
\core1|alu_1|result_o~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~93_combout\ = \core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|rs_val_2_r\(21),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|result_o~93_combout\);

-- Location: LCCOMB_X14_Y6_N8
\core1|alu_1|ShiftRight1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~63_combout\ = (\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight1~72_combout\)) # (!\core1|rs_val_2_r\(4) & (\core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight1~72_combout\,
	combout => \core1|alu_1|ShiftRight1~63_combout\);

-- Location: LCCOMB_X14_Y6_N22
\core1|alu_1|ShiftRight1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~64_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight1~63_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~63_combout\ & ((\core1|alu_1|ShiftRight0~98_combout\))) # (!\core1|alu_1|ShiftRight1~63_combout\ 
-- & (\core1|alu_1|ShiftRight0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight1~63_combout\,
	datac => \core1|alu_1|ShiftRight0~92_combout\,
	datad => \core1|alu_1|ShiftRight0~98_combout\,
	combout => \core1|alu_1|ShiftRight1~64_combout\);

-- Location: LCCOMB_X23_Y6_N8
\core1|alu_1|result_o~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~96_combout\ = (\core1|alu_1|ShiftRight1~64_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~95_combout\,
	datad => \core1|alu_1|ShiftRight1~64_combout\,
	combout => \core1|alu_1|result_o~96_combout\);

-- Location: LCCOMB_X23_Y6_N14
\core1|rf_wd[14]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~100_combout\ = (\core1|rd_val_2_r\(14) & ((\core1|rs_val_2_r\(14)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rd_val_2_r\(14) & (\core1|rs_val_2_r\(14) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rs_val_2_r\(14),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[14]~100_combout\);

-- Location: LCCOMB_X14_Y6_N28
\core1|rf_wd[14]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~101_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight1~63_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~63_combout\ & ((\core1|alu_1|ShiftRight0~98_combout\))) # (!\core1|alu_1|ShiftRight1~63_combout\ & 
-- (\core1|alu_1|ShiftRight0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight1~63_combout\,
	datac => \core1|alu_1|ShiftRight0~92_combout\,
	datad => \core1|alu_1|ShiftRight0~98_combout\,
	combout => \core1|rf_wd[14]~101_combout\);

-- Location: LCCOMB_X23_Y6_N28
\core1|rf_wd[14]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~102_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[14]~100_combout\ $ ((\core1|instruction_2_r.opcode\(0))))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[14]~100_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[14]~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rf_wd[14]~100_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rf_wd[14]~101_combout\,
	combout => \core1|rf_wd[14]~102_combout\);

-- Location: LCCOMB_X23_Y6_N10
\core1|rf_wd[14]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~103_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|result_o~96_combout\)) # (!\core1|alu_1|Selector23~6_combout\ & ((\core1|rf_wd[14]~102_combout\))))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~96_combout\,
	datad => \core1|rf_wd[14]~102_combout\,
	combout => \core1|rf_wd[14]~103_combout\);

-- Location: LCCOMB_X23_Y6_N20
\core1|rf_wd[14]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~104_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[14]~103_combout\ & (\core1|alu_1|result_o~94_combout\)) # (!\core1|rf_wd[14]~103_combout\ & ((\core1|alu_1|result_o~93_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|rf_wd[14]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~94_combout\,
	datab => \core1|alu_1|result_o~93_combout\,
	datac => \core1|alu_1|Selector23~4_combout\,
	datad => \core1|rf_wd[14]~103_combout\,
	combout => \core1|rf_wd[14]~104_combout\);

-- Location: LCCOMB_X23_Y6_N26
\core1|rf_wd[14]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~105_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(14))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|rf_wd[14]~104_combout\))))) # (!\core1|alu_1|Selector23~7_combout\ & 
-- (((!\core1|alu_1|Selector23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|Selector23~8_combout\,
	datad => \core1|rf_wd[14]~104_combout\,
	combout => \core1|rf_wd[14]~105_combout\);

-- Location: LCCOMB_X16_Y10_N8
\core1|alu_1|ShiftRight2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~77_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~14_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftRight1~14_combout\,
	datad => \core1|alu_1|ShiftRight1~23_combout\,
	combout => \core1|alu_1|ShiftRight2~77_combout\);

-- Location: LCCOMB_X15_Y7_N12
\core1|alu_1|ShiftRight2~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~118_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~77_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~51_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight2~51_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~77_combout\,
	datad => \core1|alu_1|ShiftRight2~51_combout\,
	combout => \core1|alu_1|ShiftRight2~118_combout\);

-- Location: LCCOMB_X15_Y7_N8
\core1|alu_1|result_o~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~90_combout\ = (\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight1~12_combout\ & (\core1|alu_1|ShiftRight2~45_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (((\core1|alu_1|ShiftRight2~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~12_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~45_combout\,
	datad => \core1|alu_1|ShiftRight2~118_combout\,
	combout => \core1|alu_1|result_o~90_combout\);

-- Location: LCCOMB_X15_Y7_N26
\core1|alu_1|ShiftRight2~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~99_combout\ = (\core1|alu_1|ShiftRight2~98_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight2~89_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight2~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftRight2~89_combout\,
	datac => \core1|alu_1|ShiftRight2~98_combout\,
	datad => \core1|alu_1|ShiftRight2~79_combout\,
	combout => \core1|alu_1|ShiftRight2~99_combout\);

-- Location: LCCOMB_X15_Y7_N2
\core1|alu_1|result_o~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~91_combout\ = (\core1|alu_1|ShiftRight2~99_combout\) # ((\core1|alu_1|ShiftLeft0~65_combout\) # ((!\core1|alu_1|Add2~4_combout\ & \core1|alu_1|result_o~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|result_o~90_combout\,
	datac => \core1|alu_1|ShiftRight2~99_combout\,
	datad => \core1|alu_1|ShiftLeft0~65_combout\,
	combout => \core1|alu_1|result_o~91_combout\);

-- Location: LCCOMB_X23_Y6_N24
\core1|rf_wd[14]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~106_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[14]~105_combout\ & (\core1|alu_1|result_o~92_combout\)) # (!\core1|rf_wd[14]~105_combout\ & ((\core1|alu_1|result_o~91_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ 
-- & (((\core1|rf_wd[14]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~92_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|rf_wd[14]~105_combout\,
	datad => \core1|alu_1|result_o~91_combout\,
	combout => \core1|rf_wd[14]~106_combout\);

-- Location: LCCOMB_X23_Y6_N18
\core1|rf_wd[14]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~107_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(14))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[14]~106_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ 
-- & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|rs_val_2_r\(14),
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|rf_wd[14]~106_combout\,
	combout => \core1|rf_wd[14]~107_combout\);

-- Location: LCCOMB_X23_Y6_N12
\core1|rf_wd[14]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~108_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[14]~107_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[14]~107_combout\ & (\core1|alu_1|Add1~28_combout\)) # (!\core1|rf_wd[14]~107_combout\ & 
-- ((\core1|rf_wd[14]~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~28_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|rf_wd[14]~99_combout\,
	datad => \core1|rf_wd[14]~107_combout\,
	combout => \core1|rf_wd[14]~108_combout\);

-- Location: LCCOMB_X23_Y6_N2
\core1|rf_wd[14]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~109_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[16]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[14]~108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \from_mem_flat_i[16]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|rf_wd[14]~108_combout\,
	combout => \core1|rf_wd[14]~109_combout\);

-- Location: LCCOMB_X23_Y6_N4
\core1|rf_wd[14]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~110_combout\ = (\core1|rf_wd[14]~109_combout\) # ((\net_packet_flat_i[14]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[14]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[14]~109_combout\,
	combout => \core1|rf_wd[14]~110_combout\);

-- Location: FF_X18_Y11_N3
\core1|rf|RF_rtl_1_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[13]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(26));

-- Location: LCCOMB_X18_Y11_N4
\core1|rd_val_2_r[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[13]~13_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(26)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a13\,
	datab => \core1|rf|RF_rtl_1_bypass\(26),
	datad => \core1|rf|RF~7_combout\,
	combout => \core1|rd_val_2_r[13]~13_combout\);

-- Location: FF_X18_Y11_N5
\core1|rd_val_2_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[13]~13_combout\,
	asdata => \core1|rf_wd[13]~97_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(13));

-- Location: LCCOMB_X18_Y8_N28
\core1|alu_1|ShiftRight1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~30_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(14)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(13),
	datad => \core1|rd_val_2_r\(14),
	combout => \core1|alu_1|ShiftRight1~30_combout\);

-- Location: LCCOMB_X20_Y11_N20
\core1|alu_1|ShiftRight0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~77_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|alu_1|ShiftRight1~30_combout\) # ((\core1|alu_1|ShiftRight1~29_combout\ & \core1|alu_1|ShiftRight0~22_combout\)))) # (!\core1|alu_1|ShiftRight0~21_combout\ & 
-- (\core1|alu_1|ShiftRight1~29_combout\ & (\core1|alu_1|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftRight1~29_combout\,
	datac => \core1|alu_1|ShiftRight0~22_combout\,
	datad => \core1|alu_1|ShiftRight1~30_combout\,
	combout => \core1|alu_1|ShiftRight0~77_combout\);

-- Location: LCCOMB_X20_Y11_N22
\core1|alu_1|ShiftRight0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~78_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~33_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~33_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~32_combout\,
	combout => \core1|alu_1|ShiftRight0~78_combout\);

-- Location: LCCOMB_X20_Y11_N16
\core1|alu_1|ShiftRight0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~114_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~87_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~77_combout\) # ((\core1|alu_1|ShiftRight0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~77_combout\,
	datac => \core1|alu_1|ShiftRight0~78_combout\,
	datad => \core1|alu_1|ShiftRight0~87_combout\,
	combout => \core1|alu_1|ShiftRight0~114_combout\);

-- Location: LCCOMB_X17_Y10_N0
\core1|alu_1|ShiftLeft0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~61_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~153_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~60_combout\,
	datad => \core1|alu_1|ShiftLeft0~153_combout\,
	combout => \core1|alu_1|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X14_Y11_N24
\core1|rf_wd[13]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~86_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftLeft0~61_combout\) # ((\core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & (((!\core1|alu_1|WideNor11~1_combout\ & 
-- \core1|alu_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|ShiftLeft0~61_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|Add0~26_combout\,
	combout => \core1|rf_wd[13]~86_combout\);

-- Location: LCCOMB_X14_Y11_N12
\core1|rf_wd[13]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~87_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[13]~86_combout\ & (\core1|alu_1|ShiftRight0~115_combout\)) # (!\core1|rf_wd[13]~86_combout\ & ((\core1|alu_1|ShiftRight0~114_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[13]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~115_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftRight0~114_combout\,
	datad => \core1|rf_wd[13]~86_combout\,
	combout => \core1|rf_wd[13]~87_combout\);

-- Location: LCCOMB_X20_Y11_N14
\core1|alu_1|result_o~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~84_combout\ = \core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(30),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~84_combout\);

-- Location: LCCOMB_X22_Y11_N16
\core1|alu_1|ShiftRight2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~82_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~32_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftRight1~32_combout\,
	datac => \core1|alu_1|ShiftRight1~30_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftRight2~82_combout\);

-- Location: LCCOMB_X22_Y11_N2
\core1|alu_1|ShiftRight2~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~116_combout\ = (\core1|alu_1|ShiftRight2~82_combout\) # ((\core1|alu_1|ShiftRight2~83_combout\ & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~83_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight2~82_combout\,
	combout => \core1|alu_1|ShiftRight2~116_combout\);

-- Location: LCCOMB_X21_Y11_N6
\core1|alu_1|result_o~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~82_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~117_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftRight2~117_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	datad => \core1|alu_1|ShiftRight2~116_combout\,
	combout => \core1|alu_1|result_o~82_combout\);

-- Location: LCCOMB_X15_Y11_N8
\core1|alu_1|ShiftLeft1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~67_combout\ = (!\core1|alu_1|ShiftLeft1~47_combout\ & (\core1|rs_val_2_r\(4) $ (\core1|alu_1|Add2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|Add2~1_combout\,
	combout => \core1|alu_1|ShiftLeft1~67_combout\);

-- Location: LCCOMB_X21_Y11_N8
\core1|alu_1|result_o~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~83_combout\ = (\core1|alu_1|result_o~82_combout\) # ((\core1|alu_1|ShiftLeft0~61_combout\) # ((\core1|alu_1|ShiftRight2~104_combout\ & \core1|alu_1|ShiftLeft1~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~82_combout\,
	datab => \core1|alu_1|ShiftRight2~104_combout\,
	datac => \core1|alu_1|ShiftLeft1~67_combout\,
	datad => \core1|alu_1|ShiftLeft0~61_combout\,
	combout => \core1|alu_1|result_o~83_combout\);

-- Location: LCCOMB_X20_Y8_N14
\core1|alu_1|result_o~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~85_combout\ = \core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(16),
	datac => \core1|rs_val_2_r\(20),
	datad => \core1|rs_val_2_r\(31),
	combout => \core1|alu_1|result_o~85_combout\);

-- Location: LCCOMB_X15_Y11_N26
\core1|alu_1|result_o~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~86_combout\ = \core1|rs_val_2_r\(13) $ (\core1|rd_val_2_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(13),
	datad => \core1|rd_val_2_r\(13),
	combout => \core1|alu_1|result_o~86_combout\);

-- Location: LCCOMB_X20_Y11_N12
\core1|rf_wd[13]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~88_combout\ = (\core1|rd_val_2_r\(13) & (!\core1|instruction_2_r.opcode\(1) & \core1|rs_val_2_r\(13))) # (!\core1|rd_val_2_r\(13) & (\core1|instruction_2_r.opcode\(1) & !\core1|rs_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|rf_wd[13]~88_combout\);

-- Location: LCCOMB_X20_Y11_N8
\core1|alu_1|result_o~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~88_combout\ = (\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight1~40_combout\)) # (!\core1|alu_1|ShiftRight0~34_combout\))) # (!\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~34_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~40_combout\,
	datad => \core1|alu_1|ShiftRight0~114_combout\,
	combout => \core1|alu_1|result_o~88_combout\);

-- Location: LCCOMB_X20_Y11_N30
\core1|rf_wd[13]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~89_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[13]~88_combout\)) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (!\core1|rf_wd[13]~88_combout\)) # (!\core1|instruction_2_r.opcode\(1) & 
-- ((!\core1|alu_1|result_o~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[13]~88_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|result_o~88_combout\,
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[13]~89_combout\);

-- Location: LCCOMB_X20_Y11_N10
\core1|alu_1|result_o~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~89_combout\ = ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~87_combout\)) # (!\core1|alu_1|result_o~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~88_combout\,
	datad => \core1|alu_1|result_o~87_combout\,
	combout => \core1|alu_1|result_o~89_combout\);

-- Location: LCCOMB_X20_Y11_N24
\core1|rf_wd[13]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~90_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~89_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[13]~89_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|rf_wd[13]~89_combout\,
	datad => \core1|alu_1|result_o~89_combout\,
	combout => \core1|rf_wd[13]~90_combout\);

-- Location: LCCOMB_X20_Y11_N18
\core1|rf_wd[13]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~91_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[13]~90_combout\ & ((\core1|alu_1|result_o~86_combout\))) # (!\core1|rf_wd[13]~90_combout\ & (\core1|alu_1|result_o~85_combout\)))) # (!\core1|alu_1|Selector23~4_combout\ & 
-- (((\core1|rf_wd[13]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~85_combout\,
	datab => \core1|alu_1|result_o~86_combout\,
	datac => \core1|alu_1|Selector23~4_combout\,
	datad => \core1|rf_wd[13]~90_combout\,
	combout => \core1|rf_wd[13]~91_combout\);

-- Location: LCCOMB_X20_Y11_N0
\core1|rf_wd[13]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~92_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(13) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[13]~91_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|alu_1|Selector23~8_combout\,
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[13]~91_combout\,
	combout => \core1|rf_wd[13]~92_combout\);

-- Location: LCCOMB_X20_Y11_N2
\core1|rf_wd[13]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~93_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[13]~92_combout\ & (\core1|alu_1|result_o~84_combout\)) # (!\core1|rf_wd[13]~92_combout\ & ((\core1|alu_1|result_o~83_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ & 
-- (((\core1|rf_wd[13]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~84_combout\,
	datac => \core1|alu_1|result_o~83_combout\,
	datad => \core1|rf_wd[13]~92_combout\,
	combout => \core1|rf_wd[13]~93_combout\);

-- Location: LCCOMB_X20_Y11_N28
\core1|rf_wd[13]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~94_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(13)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|rf_wd[13]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~14_combout\,
	datab => \core1|rs_val_2_r\(13),
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|rf_wd[13]~93_combout\,
	combout => \core1|rf_wd[13]~94_combout\);

-- Location: LCCOMB_X18_Y11_N18
\core1|rf_wd[13]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~95_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[13]~94_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[13]~94_combout\ & (\core1|alu_1|Add1~26_combout\)) # (!\core1|rf_wd[13]~94_combout\ & 
-- ((\core1|rf_wd[13]~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~26_combout\,
	datac => \core1|rf_wd[13]~87_combout\,
	datad => \core1|rf_wd[13]~94_combout\,
	combout => \core1|rf_wd[13]~95_combout\);

-- Location: LCCOMB_X18_Y11_N24
\core1|rf_wd[13]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~96_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[15]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[13]~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|rf_wd[11]~37_combout\,
	datac => \from_mem_flat_i[15]~input_o\,
	datad => \core1|rf_wd[13]~95_combout\,
	combout => \core1|rf_wd[13]~96_combout\);

-- Location: LCCOMB_X18_Y11_N2
\core1|rf_wd[13]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~97_combout\ = (\core1|rf_wd[13]~96_combout\) # ((\net_packet_flat_i[13]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[13]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[13]~96_combout\,
	combout => \core1|rf_wd[13]~97_combout\);

-- Location: LCCOMB_X15_Y11_N4
\core1|rf|RF_rtl_0_bypass[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[25]~feeder_combout\ = \core1|rf_wd[12]~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~85_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X15_Y11_N5
\core1|rf|RF_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(25));

-- Location: LCCOMB_X15_Y11_N16
\core1|rs_val_2_r[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[12]~12_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(25)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a12\,
	datab => \core1|rf|RF_rtl_0_bypass\(25),
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rs_val_2_r[12]~12_combout\);

-- Location: FF_X15_Y11_N17
\core1|rs_val_2_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[12]~12_combout\,
	asdata => \core1|rf_wd[12]~85_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(12));

-- Location: LCCOMB_X15_Y11_N14
\core1|alu_1|ShiftLeft0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~57_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~19_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~19_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~56_combout\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X18_Y7_N14
\core1|alu_1|ShiftRight1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~24_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(13))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~24_combout\);

-- Location: LCCOMB_X16_Y8_N26
\core1|alu_1|ShiftRight0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~69_combout\ = (\core1|alu_1|ShiftRight0~22_combout\ & ((\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(15))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(15),
	datac => \core1|alu_1|ShiftRight0~22_combout\,
	datad => \core1|rd_val_2_r\(14),
	combout => \core1|alu_1|ShiftRight0~69_combout\);

-- Location: LCCOMB_X16_Y8_N16
\core1|alu_1|ShiftRight0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~70_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~14_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~14_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~15_combout\,
	combout => \core1|alu_1|ShiftRight0~70_combout\);

-- Location: LCCOMB_X16_Y8_N2
\core1|alu_1|ShiftRight0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~71_combout\ = (\core1|alu_1|ShiftRight0~69_combout\) # ((\core1|alu_1|ShiftRight0~70_combout\) # ((\core1|alu_1|ShiftRight1~24_combout\ & \core1|alu_1|ShiftRight0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~24_combout\,
	datab => \core1|alu_1|ShiftRight0~21_combout\,
	datac => \core1|alu_1|ShiftRight0~69_combout\,
	datad => \core1|alu_1|ShiftRight0~70_combout\,
	combout => \core1|alu_1|ShiftRight0~71_combout\);

-- Location: LCCOMB_X16_Y8_N6
\core1|alu_1|ShiftRight0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~123_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~75_combout\) # ((\core1|alu_1|ShiftRight0~74_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~75_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~74_combout\,
	datad => \core1|alu_1|ShiftRight0~71_combout\,
	combout => \core1|alu_1|ShiftRight0~123_combout\);

-- Location: LCCOMB_X15_Y11_N28
\core1|rf_wd[12]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~73_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftRight0~123_combout\) # ((\core1|alu_1|Selector23~2_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (((!\core1|alu_1|Selector23~2_combout\ & 
-- \core1|alu_1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~123_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|Add0~24_combout\,
	combout => \core1|rf_wd[12]~73_combout\);

-- Location: LCCOMB_X15_Y11_N22
\core1|rf_wd[12]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~74_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|rf_wd[12]~73_combout\ & (\core1|alu_1|ShiftRight0~124_combout\)) # (!\core1|rf_wd[12]~73_combout\ & ((\core1|alu_1|ShiftLeft0~57_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|rf_wd[12]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|ShiftRight0~124_combout\,
	datac => \core1|alu_1|ShiftLeft0~57_combout\,
	datad => \core1|rf_wd[12]~73_combout\,
	combout => \core1|rf_wd[12]~74_combout\);

-- Location: LCCOMB_X11_Y8_N10
\core1|alu_1|result_o~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~76_combout\ = \core1|rs_val_2_r\(22) $ (\core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(22),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|rs_val_2_r\(29),
	combout => \core1|alu_1|result_o~76_combout\);

-- Location: LCCOMB_X14_Y4_N22
\core1|alu_1|result_o~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~77_combout\ = \core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(19),
	datac => \core1|rs_val_2_r\(15),
	datad => \core1|rs_val_2_r\(30),
	combout => \core1|alu_1|result_o~77_combout\);

-- Location: LCCOMB_X15_Y4_N2
\core1|alu_1|result_o~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~78_combout\ = \core1|rd_val_2_r\(12) $ (\core1|rs_val_2_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rs_val_2_r\(12),
	combout => \core1|alu_1|result_o~78_combout\);

-- Location: LCCOMB_X15_Y4_N12
\core1|rf_wd[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~75_combout\ = (\core1|rs_val_2_r\(12) & ((\core1|rd_val_2_r\(12)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rs_val_2_r\(12) & (\core1|rd_val_2_r\(12) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(12),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[12]~75_combout\);

-- Location: LCCOMB_X16_Y8_N28
\core1|rf_wd[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~76_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~34_combout\ & (\core1|alu_1|ShiftRight0~19_combout\))) # (!\core1|rs_val_2_r\(4) & (((\core1|alu_1|ShiftRight0~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~34_combout\,
	datac => \core1|alu_1|ShiftRight0~19_combout\,
	datad => \core1|alu_1|ShiftRight0~123_combout\,
	combout => \core1|rf_wd[12]~76_combout\);

-- Location: LCCOMB_X16_Y8_N14
\core1|rf_wd[12]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~77_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[12]~75_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[12]~75_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|rf_wd[12]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[12]~75_combout\,
	datad => \core1|rf_wd[12]~76_combout\,
	combout => \core1|rf_wd[12]~77_combout\);

-- Location: LCCOMB_X16_Y8_N18
\core1|alu_1|result_o~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~80_combout\ = (\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~19_combout\)) # (!\core1|alu_1|ShiftRight0~34_combout\))) # (!\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~34_combout\,
	datac => \core1|alu_1|ShiftRight0~19_combout\,
	datad => \core1|alu_1|ShiftRight0~123_combout\,
	combout => \core1|alu_1|result_o~80_combout\);

-- Location: LCCOMB_X15_Y8_N20
\core1|alu_1|result_o~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~81_combout\ = ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~79_combout\)) # (!\core1|alu_1|result_o~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~79_combout\,
	datad => \core1|alu_1|result_o~80_combout\,
	combout => \core1|alu_1|result_o~81_combout\);

-- Location: LCCOMB_X15_Y8_N2
\core1|rf_wd[12]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~78_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~81_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[12]~77_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|rf_wd[12]~77_combout\,
	datad => \core1|alu_1|result_o~81_combout\,
	combout => \core1|rf_wd[12]~78_combout\);

-- Location: LCCOMB_X15_Y8_N12
\core1|rf_wd[12]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~79_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[12]~78_combout\ & ((\core1|alu_1|result_o~78_combout\))) # (!\core1|rf_wd[12]~78_combout\ & (\core1|alu_1|result_o~77_combout\)))) # (!\core1|alu_1|Selector23~4_combout\ & 
-- (((\core1|rf_wd[12]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~77_combout\,
	datac => \core1|alu_1|result_o~78_combout\,
	datad => \core1|rf_wd[12]~78_combout\,
	combout => \core1|rf_wd[12]~79_combout\);

-- Location: LCCOMB_X15_Y8_N10
\core1|rf_wd[12]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~80_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|alu_1|Selector23~7_combout\ & (\core1|rd_val_2_r\(12)))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[12]~79_combout\)) # (!\core1|alu_1|Selector23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rf_wd[12]~79_combout\,
	combout => \core1|rf_wd[12]~80_combout\);

-- Location: LCCOMB_X16_Y10_N10
\core1|alu_1|ShiftRight2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~76_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~15_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~24_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftRight1~15_combout\,
	combout => \core1|alu_1|ShiftRight2~76_combout\);

-- Location: LCCOMB_X16_Y10_N28
\core1|alu_1|ShiftRight2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~114_combout\ = (\core1|alu_1|ShiftRight2~76_combout\) # ((\core1|alu_1|ShiftRight2~77_combout\ & (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight2~77_combout\,
	datad => \core1|alu_1|ShiftRight2~76_combout\,
	combout => \core1|alu_1|ShiftRight2~114_combout\);

-- Location: LCCOMB_X16_Y10_N0
\core1|alu_1|result_o~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~74_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~115_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftRight2~115_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftRight2~114_combout\,
	combout => \core1|alu_1|result_o~74_combout\);

-- Location: LCCOMB_X15_Y11_N6
\core1|alu_1|result_o~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~75_combout\ = (\core1|alu_1|ShiftLeft0~57_combout\) # ((\core1|alu_1|result_o~74_combout\) # ((\core1|alu_1|ShiftRight2~102_combout\ & \core1|alu_1|ShiftLeft1~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~102_combout\,
	datab => \core1|alu_1|ShiftLeft1~67_combout\,
	datac => \core1|alu_1|ShiftLeft0~57_combout\,
	datad => \core1|alu_1|result_o~74_combout\,
	combout => \core1|alu_1|result_o~75_combout\);

-- Location: LCCOMB_X15_Y11_N20
\core1|rf_wd[12]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~81_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[12]~80_combout\ & (\core1|alu_1|result_o~76_combout\)) # (!\core1|rf_wd[12]~80_combout\ & ((\core1|alu_1|result_o~75_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ & 
-- (((\core1|rf_wd[12]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~76_combout\,
	datac => \core1|rf_wd[12]~80_combout\,
	datad => \core1|alu_1|result_o~75_combout\,
	combout => \core1|rf_wd[12]~81_combout\);

-- Location: LCCOMB_X15_Y11_N2
\core1|rf_wd[12]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~82_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(12)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|rf_wd[12]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~14_combout\,
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|rf_wd[12]~81_combout\,
	combout => \core1|rf_wd[12]~82_combout\);

-- Location: LCCOMB_X15_Y11_N0
\core1|rf_wd[12]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~83_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[12]~82_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[12]~82_combout\ & (\core1|alu_1|Add1~24_combout\)) # (!\core1|rf_wd[12]~82_combout\ & 
-- ((\core1|rf_wd[12]~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~24_combout\,
	datac => \core1|rf_wd[12]~74_combout\,
	datad => \core1|rf_wd[12]~82_combout\,
	combout => \core1|rf_wd[12]~83_combout\);

-- Location: LCCOMB_X15_Y11_N10
\core1|rf_wd[12]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~84_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[14]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[12]~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \from_mem_flat_i[14]~input_o\,
	datad => \core1|rf_wd[12]~83_combout\,
	combout => \core1|rf_wd[12]~84_combout\);

-- Location: LCCOMB_X15_Y11_N12
\core1|rf_wd[12]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~85_combout\ = (\core1|rf_wd[12]~84_combout\) # ((\net_packet_flat_i[12]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[12]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[12]~84_combout\,
	combout => \core1|rf_wd[12]~85_combout\);

-- Location: LCCOMB_X18_Y9_N20
\core1|rd_val_2_r[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~11_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(24))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|rf|RF_rtl_1_bypass\(24),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a11\,
	combout => \core1|rd_val_2_r[11]~11_combout\);

-- Location: FF_X18_Y9_N21
\core1|rd_val_2_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[11]~11_combout\,
	asdata => \core1|rf_wd[11]~72_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(11));

-- Location: LCCOMB_X19_Y12_N4
\core1|alu_1|ShiftRight0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~61_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~32_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~29_combout\,
	datad => \core1|alu_1|ShiftRight1~32_combout\,
	combout => \core1|alu_1|ShiftRight0~61_combout\);

-- Location: LCCOMB_X18_Y9_N18
\core1|alu_1|ShiftRight1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~28_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(12)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(11),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~28_combout\);

-- Location: LCCOMB_X19_Y12_N6
\core1|alu_1|ShiftRight0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~60_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|alu_1|ShiftRight1~28_combout\) # ((\core1|alu_1|ShiftRight0~22_combout\ & \core1|alu_1|ShiftRight1~30_combout\)))) # (!\core1|alu_1|ShiftRight0~21_combout\ & 
-- (((\core1|alu_1|ShiftRight0~22_combout\ & \core1|alu_1|ShiftRight1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftRight1~28_combout\,
	datac => \core1|alu_1|ShiftRight0~22_combout\,
	datad => \core1|alu_1|ShiftRight1~30_combout\,
	combout => \core1|alu_1|ShiftRight0~60_combout\);

-- Location: LCCOMB_X19_Y12_N30
\core1|alu_1|ShiftRight0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~62_combout\ = (\core1|alu_1|ShiftRight0~61_combout\) # (\core1|alu_1|ShiftRight0~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~61_combout\,
	datad => \core1|alu_1|ShiftRight0~60_combout\,
	combout => \core1|alu_1|ShiftRight0~62_combout\);

-- Location: LCCOMB_X19_Y12_N22
\core1|alu_1|ShiftRight0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~121_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~65_combout\) # ((\core1|alu_1|ShiftRight0~66_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~65_combout\,
	datac => \core1|alu_1|ShiftRight0~62_combout\,
	datad => \core1|alu_1|ShiftRight0~66_combout\,
	combout => \core1|alu_1|ShiftRight0~121_combout\);

-- Location: LCCOMB_X17_Y12_N0
\core1|alu_1|ShiftLeft0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~53_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~52_combout\,
	combout => \core1|alu_1|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X16_Y12_N4
\core1|rf_wd[11]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~61_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector23~2_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftLeft0~53_combout\))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (\core1|alu_1|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~22_combout\,
	datab => \core1|alu_1|ShiftLeft0~53_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|Selector23~2_combout\,
	combout => \core1|rf_wd[11]~61_combout\);

-- Location: LCCOMB_X16_Y12_N22
\core1|rf_wd[11]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~62_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[11]~61_combout\ & ((\core1|alu_1|ShiftRight0~122_combout\))) # (!\core1|rf_wd[11]~61_combout\ & (\core1|alu_1|ShiftRight0~121_combout\)))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[11]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~121_combout\,
	datac => \core1|rf_wd[11]~61_combout\,
	datad => \core1|alu_1|ShiftRight0~122_combout\,
	combout => \core1|rf_wd[11]~62_combout\);

-- Location: LCCOMB_X21_Y12_N12
\core1|alu_1|result_o~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~69_combout\ = \core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rs_val_2_r\(21),
	datad => \core1|rs_val_2_r\(30),
	combout => \core1|alu_1|result_o~69_combout\);

-- Location: LCCOMB_X21_Y11_N16
\core1|alu_1|ShiftRight2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~72_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~32_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~29_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftRight1~32_combout\,
	combout => \core1|alu_1|ShiftRight2~72_combout\);

-- Location: LCCOMB_X22_Y11_N4
\core1|alu_1|ShiftRight2~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~113_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~28_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~30_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight1~30_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~28_combout\,
	datac => \core1|alu_1|ShiftRight1~30_combout\,
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight2~113_combout\);

-- Location: LCCOMB_X21_Y11_N10
\core1|alu_1|ShiftRight2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~73_combout\ = (\core1|alu_1|ShiftRight2~72_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight2~72_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight2~113_combout\,
	combout => \core1|alu_1|ShiftRight2~73_combout\);

-- Location: LCCOMB_X17_Y12_N10
\core1|alu_1|result_o~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~67_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~69_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~73_combout\,
	datad => \core1|alu_1|ShiftRight2~69_combout\,
	combout => \core1|alu_1|result_o~67_combout\);

-- Location: LCCOMB_X17_Y12_N24
\core1|alu_1|result_o~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~68_combout\ = (\core1|alu_1|ShiftLeft0~53_combout\) # ((\core1|alu_1|result_o~67_combout\) # ((\core1|alu_1|ShiftRight2~98_combout\ & \core1|alu_1|ShiftRight2~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~98_combout\,
	datab => \core1|alu_1|ShiftRight2~111_combout\,
	datac => \core1|alu_1|ShiftLeft0~53_combout\,
	datad => \core1|alu_1|result_o~67_combout\,
	combout => \core1|alu_1|result_o~68_combout\);

-- Location: LCCOMB_X21_Y12_N14
\core1|alu_1|result_o~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~71_combout\ = \core1|rs_val_2_r\(11) $ (\core1|rd_val_2_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rd_val_2_r\(11),
	combout => \core1|alu_1|result_o~71_combout\);

-- Location: LCCOMB_X14_Y5_N10
\core1|alu_1|result_o~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~70_combout\ = \core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(18),
	datac => \core1|rs_val_2_r\(29),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~70_combout\);

-- Location: LCCOMB_X21_Y12_N26
\core1|rf_wd[11]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~63_combout\ = (\core1|instruction_2_r.opcode\(1) & (!\core1|rs_val_2_r\(11) & !\core1|rd_val_2_r\(11))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(11) & \core1|rd_val_2_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rd_val_2_r\(11),
	combout => \core1|rf_wd[11]~63_combout\);

-- Location: LCCOMB_X19_Y12_N18
\core1|alu_1|result_o~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~72_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3)) # ((!\core1|alu_1|ShiftRight1~50_combout\)))) # (!\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~121_combout\,
	datad => \core1|alu_1|ShiftRight1~50_combout\,
	combout => \core1|alu_1|result_o~72_combout\);

-- Location: LCCOMB_X21_Y12_N4
\core1|rf_wd[11]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~64_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[11]~63_combout\)) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (!\core1|rf_wd[11]~63_combout\)) # (!\core1|instruction_2_r.opcode\(1) & 
-- ((!\core1|alu_1|result_o~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~63_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|result_o~72_combout\,
	combout => \core1|rf_wd[11]~64_combout\);

-- Location: LCCOMB_X21_Y12_N28
\core1|alu_1|result_o~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~73_combout\ = ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftLeft1~66_combout\)) # (!\core1|alu_1|result_o~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~72_combout\,
	datad => \core1|alu_1|ShiftLeft1~66_combout\,
	combout => \core1|alu_1|result_o~73_combout\);

-- Location: LCCOMB_X21_Y12_N18
\core1|rf_wd[11]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~65_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~73_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|rf_wd[11]~64_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|rf_wd[11]~64_combout\,
	datad => \core1|alu_1|result_o~73_combout\,
	combout => \core1|rf_wd[11]~65_combout\);

-- Location: LCCOMB_X21_Y12_N0
\core1|rf_wd[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~66_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|rf_wd[11]~65_combout\ & (\core1|alu_1|result_o~71_combout\)) # (!\core1|rf_wd[11]~65_combout\ & ((\core1|alu_1|result_o~70_combout\))))) # (!\core1|alu_1|Selector23~4_combout\ & 
-- (((\core1|rf_wd[11]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~71_combout\,
	datac => \core1|alu_1|result_o~70_combout\,
	datad => \core1|rf_wd[11]~65_combout\,
	combout => \core1|rf_wd[11]~66_combout\);

-- Location: LCCOMB_X21_Y12_N6
\core1|rf_wd[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~67_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(11) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|rf_wd[11]~66_combout\) # (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|rd_val_2_r\(11),
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|rf_wd[11]~66_combout\,
	combout => \core1|rf_wd[11]~67_combout\);

-- Location: LCCOMB_X21_Y12_N16
\core1|rf_wd[11]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~68_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[11]~67_combout\ & (\core1|alu_1|result_o~69_combout\)) # (!\core1|rf_wd[11]~67_combout\ & ((\core1|alu_1|result_o~68_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ & 
-- (((\core1|rf_wd[11]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~69_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~68_combout\,
	datad => \core1|rf_wd[11]~67_combout\,
	combout => \core1|rf_wd[11]~68_combout\);

-- Location: LCCOMB_X21_Y12_N2
\core1|rf_wd[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~69_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(11))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|rf_wd[11]~68_combout\))))) # (!\core1|alu_1|Selector23~10_combout\ & 
-- (\core1|alu_1|Selector23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rf_wd[11]~68_combout\,
	combout => \core1|rf_wd[11]~69_combout\);

-- Location: LCCOMB_X21_Y12_N20
\core1|rf_wd[11]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~70_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|rf_wd[11]~69_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|rf_wd[11]~69_combout\ & (\core1|alu_1|Add1~22_combout\)) # (!\core1|rf_wd[11]~69_combout\ & 
-- ((\core1|rf_wd[11]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~22_combout\,
	datab => \core1|rf_wd[11]~62_combout\,
	datac => \core1|alu_1|Selector23~3_combout\,
	datad => \core1|rf_wd[11]~69_combout\,
	combout => \core1|rf_wd[11]~70_combout\);

-- Location: LCCOMB_X21_Y12_N10
\core1|rf_wd[11]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~71_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[13]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[11]~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[13]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[11]~70_combout\,
	combout => \core1|rf_wd[11]~71_combout\);

-- Location: LCCOMB_X21_Y12_N24
\core1|rf_wd[11]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~72_combout\ = (\core1|rf_wd[11]~71_combout\) # ((\net_packet_flat_i[11]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[11]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[11]~71_combout\,
	combout => \core1|rf_wd[11]~72_combout\);

-- Location: LCCOMB_X17_Y9_N30
\core1|rd_val_2_r[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[10]~10_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(23))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|rf|RF_rtl_1_bypass\(23),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a10\,
	combout => \core1|rd_val_2_r[10]~10_combout\);

-- Location: FF_X17_Y9_N31
\core1|rd_val_2_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[10]~10_combout\,
	asdata => \core1|rf_wd[10]~60_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(10));

-- Location: LCCOMB_X17_Y5_N16
\core1|alu_1|Selector21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~19_combout\ = (!\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(10))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|Selector21~19_combout\);

-- Location: LCCOMB_X19_Y5_N4
\core1|alu_1|Selector30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~5_combout\ = (!\core1|instruction_2_r.opcode\(1) & !\core1|instruction_2_r.opcode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector30~5_combout\);

-- Location: LCCOMB_X26_Y5_N16
\core1|alu_1|Selector21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~5_combout\ = (\core1|alu_1|Selector30~5_combout\ & (!\core1|instruction_2_r.rd\(3) & (\core1|instruction_2_r.opcode\(2) & !\core1|instruction_2_r.rd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|instruction_2_r.rd\(3),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.rd\(2),
	combout => \core1|alu_1|Selector21~5_combout\);

-- Location: LCCOMB_X17_Y5_N14
\core1|alu_1|Selector21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~6_combout\ = (\core1|rs_val_2_r\(10) & \core1|instruction_2_r.rd\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(10),
	datad => \core1|instruction_2_r.rd\(4),
	combout => \core1|alu_1|Selector21~6_combout\);

-- Location: LCCOMB_X17_Y6_N12
\core1|alu_1|Selector21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~7_combout\ = (!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(10) $ (((\core1|rd_val_2_r\(10) & \core1|instruction_2_r.opcode\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|rs_val_2_r\(10),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector21~7_combout\);

-- Location: LCCOMB_X17_Y6_N22
\core1|alu_1|Selector21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~8_combout\ = (\core1|instruction_2_r.opcode\(2) & (\core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|Selector21~8_combout\);

-- Location: LCCOMB_X16_Y9_N22
\core1|alu_1|ShiftRight0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~50_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~15_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~15_combout\,
	datad => \core1|alu_1|ShiftRight1~23_combout\,
	combout => \core1|alu_1|ShiftRight0~50_combout\);

-- Location: LCCOMB_X17_Y9_N18
\core1|alu_1|ShiftRight1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~21_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(11)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~21_combout\);

-- Location: LCCOMB_X16_Y9_N0
\core1|alu_1|ShiftRight0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~49_combout\ = (\core1|alu_1|ShiftRight1~21_combout\ & ((\core1|alu_1|ShiftRight0~21_combout\) # ((\core1|alu_1|ShiftRight1~24_combout\ & \core1|alu_1|ShiftRight0~22_combout\)))) # (!\core1|alu_1|ShiftRight1~21_combout\ & 
-- (((\core1|alu_1|ShiftRight1~24_combout\ & \core1|alu_1|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~21_combout\,
	datab => \core1|alu_1|ShiftRight0~21_combout\,
	datac => \core1|alu_1|ShiftRight1~24_combout\,
	datad => \core1|alu_1|ShiftRight0~22_combout\,
	combout => \core1|alu_1|ShiftRight0~49_combout\);

-- Location: LCCOMB_X16_Y9_N16
\core1|alu_1|ShiftRight0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~51_combout\ = (\core1|alu_1|ShiftRight0~50_combout\) # (\core1|alu_1|ShiftRight0~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~50_combout\,
	datad => \core1|alu_1|ShiftRight0~49_combout\,
	combout => \core1|alu_1|ShiftRight0~51_combout\);

-- Location: LCCOMB_X17_Y6_N28
\core1|alu_1|ShiftRight1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~61_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight1~71_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~71_combout\,
	datad => \core1|alu_1|ShiftRight0~51_combout\,
	combout => \core1|alu_1|ShiftRight1~61_combout\);

-- Location: LCCOMB_X17_Y6_N14
\core1|alu_1|ShiftRight1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~62_combout\ = (\core1|alu_1|ShiftRight1~61_combout\) # ((\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~55_combout\,
	datad => \core1|alu_1|ShiftRight1~61_combout\,
	combout => \core1|alu_1|ShiftRight1~62_combout\);

-- Location: LCCOMB_X17_Y6_N24
\core1|alu_1|Selector21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~9_combout\ = (!\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|ShiftRight1~62_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftLeft1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|ShiftRight1~62_combout\,
	datad => \core1|alu_1|ShiftLeft1~64_combout\,
	combout => \core1|alu_1|Selector21~9_combout\);

-- Location: LCCOMB_X17_Y6_N2
\core1|alu_1|Selector21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~10_combout\ = (\core1|alu_1|Selector21~7_combout\) # ((\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector21~8_combout\) # (\core1|alu_1|Selector21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector21~7_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector21~8_combout\,
	datad => \core1|alu_1|Selector21~9_combout\,
	combout => \core1|alu_1|Selector21~10_combout\);

-- Location: LCCOMB_X17_Y5_N4
\core1|alu_1|Selector21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~11_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector21~10_combout\) # ((\core1|alu_1|Selector21~5_combout\ & \core1|alu_1|Selector21~6_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & 
-- (\core1|alu_1|Selector21~5_combout\ & (\core1|alu_1|Selector21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Selector21~5_combout\,
	datac => \core1|alu_1|Selector21~6_combout\,
	datad => \core1|alu_1|Selector21~10_combout\,
	combout => \core1|alu_1|Selector21~11_combout\);

-- Location: LCCOMB_X17_Y5_N6
\core1|alu_1|Selector21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~16_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (!\core1|rd_val_2_r\(10) & !\core1|rs_val_2_r\(10))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(10) & 
-- \core1|rs_val_2_r\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rd_val_2_r\(10),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|Selector21~16_combout\);

-- Location: LCCOMB_X17_Y6_N8
\core1|alu_1|ShiftRight0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~111_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~55_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~55_combout\,
	datad => \core1|alu_1|ShiftRight0~51_combout\,
	combout => \core1|alu_1|ShiftRight0~111_combout\);

-- Location: LCCOMB_X17_Y6_N30
\core1|alu_1|ShiftRight0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~113_combout\ = (\core1|alu_1|ShiftRight0~111_combout\) # ((\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~111_combout\,
	datad => \core1|alu_1|ShiftRight0~112_combout\,
	combout => \core1|alu_1|ShiftRight0~113_combout\);

-- Location: LCCOMB_X12_Y8_N20
\core1|alu_1|ShiftLeft0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~48_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~47_combout\,
	combout => \core1|alu_1|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X17_Y5_N2
\core1|alu_1|Selector21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~12_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|instruction_2_r.opcode\(0)) # (\core1|alu_1|ShiftLeft0~48_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|alu_1|Add0~20_combout\ & 
-- (!\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Add0~20_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftLeft0~48_combout\,
	combout => \core1|alu_1|Selector21~12_combout\);

-- Location: LCCOMB_X17_Y5_N8
\core1|alu_1|Selector21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~13_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector21~12_combout\ & ((\core1|alu_1|ShiftRight0~113_combout\))) # (!\core1|alu_1|Selector21~12_combout\ & (\core1|alu_1|Add1~20_combout\)))) # 
-- (!\core1|instruction_2_r.opcode\(0) & (((\core1|alu_1|Selector21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~20_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|ShiftRight0~113_combout\,
	datad => \core1|alu_1|Selector21~12_combout\,
	combout => \core1|alu_1|Selector21~13_combout\);

-- Location: LCCOMB_X17_Y5_N30
\core1|alu_1|Selector21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~14_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(10)) # (\core1|rs_val_2_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(10),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|Selector21~14_combout\);

-- Location: LCCOMB_X17_Y5_N28
\core1|alu_1|Selector21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~15_combout\ = (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector21~14_combout\) # ((!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|ShiftRight1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector21~14_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|ShiftRight1~62_combout\,
	combout => \core1|alu_1|Selector21~15_combout\);

-- Location: LCCOMB_X17_Y5_N20
\core1|alu_1|Selector21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~17_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Selector21~16_combout\) # ((\core1|alu_1|Selector21~15_combout\)))) # (!\core1|instruction_2_r.opcode\(2) & (((\core1|alu_1|Selector21~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector21~16_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Selector21~13_combout\,
	datad => \core1|alu_1|Selector21~15_combout\,
	combout => \core1|alu_1|Selector21~17_combout\);

-- Location: LCCOMB_X17_Y5_N22
\core1|alu_1|Selector21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~18_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(4)) # ((\core1|alu_1|Selector21~11_combout\)))) # (!\core1|instruction_2_r.opcode\(3) & (!\core1|instruction_2_r.opcode\(4) & 
-- ((\core1|alu_1|Selector21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector21~11_combout\,
	datad => \core1|alu_1|Selector21~17_combout\,
	combout => \core1|alu_1|Selector21~18_combout\);

-- Location: LCCOMB_X14_Y5_N20
\core1|alu_1|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~0_combout\ = (!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(27),
	datac => \core1|rs_val_2_r\(29),
	datad => \core1|rs_val_2_r\(20),
	combout => \core1|alu_1|Selector21~0_combout\);

-- Location: LCCOMB_X19_Y11_N10
\core1|alu_1|ShiftRight2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~110_combout\ = (\core1|alu_1|ShiftRight1~24_combout\ & ((\core1|alu_1|ShiftRight1~21_combout\) # (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0))))) # (!\core1|alu_1|ShiftRight1~24_combout\ & (\core1|alu_1|ShiftRight1~21_combout\ 
-- & (\core1|rs_val_2_r\(1) $ (!\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~24_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight1~21_combout\,
	combout => \core1|alu_1|ShiftRight2~110_combout\);

-- Location: LCCOMB_X21_Y11_N24
\core1|alu_1|ShiftRight2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~65_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~15_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftRight1~15_combout\,
	datac => \core1|alu_1|ShiftRight1~23_combout\,
	datad => \core1|alu_1|Add2~3_combout\,
	combout => \core1|alu_1|ShiftRight2~65_combout\);

-- Location: LCCOMB_X17_Y8_N22
\core1|alu_1|ShiftRight2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~66_combout\ = (\core1|alu_1|ShiftRight2~65_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~110_combout\,
	datad => \core1|alu_1|ShiftRight2~65_combout\,
	combout => \core1|alu_1|ShiftRight2~66_combout\);

-- Location: LCCOMB_X17_Y8_N8
\core1|alu_1|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~1_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~62_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~66_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~62_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|Selector21~1_combout\);

-- Location: LCCOMB_X17_Y8_N10
\core1|alu_1|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~2_combout\ = (\core1|alu_1|Selector21~1_combout\) # ((\core1|alu_1|ShiftLeft0~48_combout\) # ((\core1|alu_1|ShiftRight2~98_combout\ & \core1|alu_1|ShiftRight2~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~98_combout\,
	datab => \core1|alu_1|ShiftRight2~108_combout\,
	datac => \core1|alu_1|Selector21~1_combout\,
	datad => \core1|alu_1|ShiftLeft0~48_combout\,
	combout => \core1|alu_1|Selector21~2_combout\);

-- Location: LCCOMB_X17_Y5_N10
\core1|alu_1|Selector21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~3_combout\ = (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector21~0_combout\) # ((\core1|instruction_2_r.opcode\(0) & \core1|alu_1|Selector21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector21~0_combout\,
	datad => \core1|alu_1|Selector21~2_combout\,
	combout => \core1|alu_1|Selector21~3_combout\);

-- Location: LCCOMB_X17_Y5_N24
\core1|alu_1|Selector21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~4_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Selector21~3_combout\) # ((\core1|rs_val_2_r\(10) & \core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|Selector21~3_combout\,
	combout => \core1|alu_1|Selector21~4_combout\);

-- Location: LCCOMB_X17_Y5_N18
\core1|alu_1|Selector21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~20_combout\ = (\core1|instruction_2_r.opcode\(4) & ((\core1|alu_1|Selector21~18_combout\ & (\core1|alu_1|Selector21~19_combout\)) # (!\core1|alu_1|Selector21~18_combout\ & ((\core1|alu_1|Selector21~4_combout\))))) # 
-- (!\core1|instruction_2_r.opcode\(4) & (((\core1|alu_1|Selector21~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datab => \core1|alu_1|Selector21~19_combout\,
	datac => \core1|alu_1|Selector21~18_combout\,
	datad => \core1|alu_1|Selector21~4_combout\,
	combout => \core1|alu_1|Selector21~20_combout\);

-- Location: LCCOMB_X17_Y5_N0
\core1|rf_wd[10]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[10]~59_combout\ = (!\core1|alu_1|WideNor11~2_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[12]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector21~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~2_combout\,
	datab => \from_mem_flat_i[12]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_1|Selector21~20_combout\,
	combout => \core1|rf_wd[10]~59_combout\);

-- Location: LCCOMB_X17_Y5_N26
\core1|rf_wd[10]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[10]~60_combout\ = (\core1|net_reg_write_cmd~combout\ & (((\net_packet_flat_i[10]~input_o\)))) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|rf_wd[10]~58_combout\) # ((\core1|rf_wd[10]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \core1|rf_wd[10]~58_combout\,
	datac => \net_packet_flat_i[10]~input_o\,
	datad => \core1|rf_wd[10]~59_combout\,
	combout => \core1|rf_wd[10]~60_combout\);

-- Location: LCCOMB_X23_Y8_N24
\core1|rf|RF_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[18]~feeder_combout\ = \core1|rf_wd[5]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~49_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X23_Y8_N25
\core1|rf|RF_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(18));

-- Location: LCCOMB_X22_Y7_N24
\core1|rs_val_2_r[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[5]~5_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(18)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a5\,
	datab => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_0_bypass\(18),
	combout => \core1|rs_val_2_r[5]~5_combout\);

-- Location: FF_X22_Y7_N25
\core1|rs_val_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[5]~5_combout\,
	asdata => \core1|rf_wd[5]~49_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(5));

-- Location: LCCOMB_X22_Y12_N4
\core1|alu_1|ShiftLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~23_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~22_combout\) # ((\core1|alu_1|ShiftLeft0~15_combout\ & \core1|alu_1|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~20_combout\,
	datab => \core1|alu_1|ShiftLeft0~15_combout\,
	datac => \core1|alu_1|ShiftRight0~22_combout\,
	datad => \core1|alu_1|ShiftLeft0~22_combout\,
	combout => \core1|alu_1|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X19_Y9_N16
\core1|alu_1|ShiftRight1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~25_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rd_val_2_r\(8),
	datac => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~25_combout\);

-- Location: LCCOMB_X20_Y8_N8
\core1|alu_1|ShiftRight0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~81_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~28_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~25_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~28_combout\,
	combout => \core1|alu_1|ShiftRight0~81_combout\);

-- Location: LCCOMB_X17_Y9_N12
\core1|alu_1|ShiftRight1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~31_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(10)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(9),
	datac => \core1|rd_val_2_r\(10),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~31_combout\);

-- Location: LCCOMB_X19_Y10_N0
\core1|alu_1|ShiftRight1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~26_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(6))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftRight1~26_combout\);

-- Location: LCCOMB_X20_Y11_N4
\core1|alu_1|ShiftRight0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~79_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~31_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~31_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~26_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~79_combout\);

-- Location: LCCOMB_X20_Y11_N26
\core1|alu_1|ShiftRight0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~80_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~78_combout\) # (\core1|alu_1|ShiftRight0~77_combout\)))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~79_combout\,
	datac => \core1|alu_1|ShiftRight0~78_combout\,
	datad => \core1|alu_1|ShiftRight0~77_combout\,
	combout => \core1|alu_1|ShiftRight0~80_combout\);

-- Location: LCCOMB_X21_Y8_N6
\core1|alu_1|ShiftRight0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~82_combout\ = (\core1|alu_1|ShiftRight0~80_combout\) # ((\core1|alu_1|ShiftRight0~81_combout\ & (!\core1|rs_val_2_r\(3) & \core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~81_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight0~80_combout\,
	combout => \core1|alu_1|ShiftRight0~82_combout\);

-- Location: LCCOMB_X17_Y10_N20
\core1|alu_1|Selector26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~2_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftRight0~82_combout\))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|Add0~10_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftRight0~82_combout\,
	combout => \core1|alu_1|Selector26~2_combout\);

-- Location: LCCOMB_X17_Y10_N12
\core1|alu_1|Selector26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~3_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector26~2_combout\ & (\core1|alu_1|ShiftRight0~86_combout\)) # (!\core1|alu_1|Selector26~2_combout\ & ((\core1|alu_1|ShiftLeft0~23_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|ShiftRight0~86_combout\,
	datac => \core1|alu_1|ShiftLeft0~23_combout\,
	datad => \core1|alu_1|Selector26~2_combout\,
	combout => \core1|alu_1|Selector26~3_combout\);

-- Location: LCCOMB_X14_Y10_N14
\core1|alu_1|result_o~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~42_combout\ = \core1|rs_val_2_r\(22) $ (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datac => \core1|rs_val_2_r\(24),
	datad => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~42_combout\);

-- Location: LCCOMB_X20_Y10_N20
\core1|alu_1|ShiftRight2~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~107_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~26_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~25_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) 
-- & ((\core1|alu_1|ShiftRight1~25_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~26_combout\,
	datad => \core1|alu_1|ShiftRight1~25_combout\,
	combout => \core1|alu_1|ShiftRight2~107_combout\);

-- Location: LCCOMB_X22_Y11_N8
\core1|alu_1|ShiftRight2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~84_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & (!\core1|alu_1|Selector31~2_combout\)) # (!\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftRight2~107_combout\))) # 
-- (!\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftRight2~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~75_combout\,
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftRight2~116_combout\,
	datad => \core1|alu_1|ShiftRight2~107_combout\,
	combout => \core1|alu_1|ShiftRight2~84_combout\);

-- Location: LCCOMB_X22_Y11_N22
\core1|alu_1|ShiftRight2~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~105_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~31_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~28_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight1~28_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight1~28_combout\,
	datad => \core1|alu_1|ShiftRight1~31_combout\,
	combout => \core1|alu_1|ShiftRight2~105_combout\);

-- Location: LCCOMB_X22_Y11_N14
\core1|alu_1|ShiftRight2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~87_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|ShiftRight2~84_combout\ & ((\core1|alu_1|ShiftRight2~86_combout\))) # (!\core1|alu_1|ShiftRight2~84_combout\ & (\core1|alu_1|ShiftRight2~105_combout\)))) # 
-- (!\core1|alu_1|ShiftRight2~75_combout\ & (\core1|alu_1|ShiftRight2~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~75_combout\,
	datab => \core1|alu_1|ShiftRight2~84_combout\,
	datac => \core1|alu_1|ShiftRight2~105_combout\,
	datad => \core1|alu_1|ShiftRight2~86_combout\,
	combout => \core1|alu_1|ShiftRight2~87_combout\);

-- Location: LCCOMB_X23_Y8_N8
\core1|alu_1|result_o~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~191_combout\ = (\core1|alu_1|ShiftRight2~87_combout\) # ((!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~153_combout\,
	datad => \core1|alu_1|ShiftRight2~87_combout\,
	combout => \core1|alu_1|result_o~191_combout\);

-- Location: LCCOMB_X23_Y8_N14
\core1|alu_1|result_o~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~44_combout\ = \core1|rs_val_2_r\(5) $ (\core1|rd_val_2_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(5),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|result_o~44_combout\);

-- Location: LCCOMB_X14_Y4_N24
\core1|alu_1|result_o~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~43_combout\ = \core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|rs_val_2_r\(8),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~43_combout\);

-- Location: LCCOMB_X19_Y6_N16
\core1|alu_1|Selector26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(5)) # (\core1|rs_val_2_r\(5)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(5) & (\core1|rs_val_2_r\(5) 
-- & \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(5),
	datab => \core1|rs_val_2_r\(5),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector26~4_combout\);

-- Location: LCCOMB_X21_Y8_N10
\core1|alu_1|ShiftRight1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~55_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight1~54_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~54_combout\,
	datad => \core1|alu_1|ShiftRight0~82_combout\,
	combout => \core1|alu_1|ShiftRight1~55_combout\);

-- Location: LCCOMB_X21_Y8_N26
\core1|alu_1|Selector26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~10_combout\ = (\core1|alu_1|Selector26~4_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|ShiftRight1~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Selector26~4_combout\,
	datad => \core1|alu_1|ShiftRight1~55_combout\,
	combout => \core1|alu_1|Selector26~10_combout\);

-- Location: LCCOMB_X21_Y8_N20
\core1|alu_1|result_o~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~45_combout\ = (\core1|alu_1|ShiftRight1~55_combout\) # ((\core1|alu_1|ShiftLeft1~51_combout\ & \core1|alu_1|Selector31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~51_combout\,
	datac => \core1|alu_1|Selector31~2_combout\,
	datad => \core1|alu_1|ShiftRight1~55_combout\,
	combout => \core1|alu_1|result_o~45_combout\);

-- Location: LCCOMB_X21_Y8_N18
\core1|alu_1|Selector26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~5_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~45_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector26~10_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|Selector26~10_combout\,
	datad => \core1|alu_1|result_o~45_combout\,
	combout => \core1|alu_1|Selector26~5_combout\);

-- Location: LCCOMB_X21_Y8_N16
\core1|alu_1|Selector26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~6_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector26~5_combout\ & (\core1|alu_1|result_o~44_combout\)) # (!\core1|alu_1|Selector26~5_combout\ & ((\core1|alu_1|result_o~43_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~44_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~43_combout\,
	datad => \core1|alu_1|Selector26~5_combout\,
	combout => \core1|alu_1|Selector26~6_combout\);

-- Location: LCCOMB_X23_Y8_N20
\core1|alu_1|Selector26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~7_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(5))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|alu_1|Selector26~6_combout\))))) # 
-- (!\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|Selector23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|rd_val_2_r\(5),
	datac => \core1|alu_1|Selector23~8_combout\,
	datad => \core1|alu_1|Selector26~6_combout\,
	combout => \core1|alu_1|Selector26~7_combout\);

-- Location: LCCOMB_X23_Y8_N6
\core1|alu_1|Selector26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector26~7_combout\ & (\core1|alu_1|result_o~42_combout\)) # (!\core1|alu_1|Selector26~7_combout\ & ((\core1|alu_1|result_o~191_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~42_combout\,
	datac => \core1|alu_1|result_o~191_combout\,
	datad => \core1|alu_1|Selector26~7_combout\,
	combout => \core1|alu_1|Selector26~8_combout\);

-- Location: LCCOMB_X23_Y8_N16
\core1|alu_1|Selector26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~9_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(5)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|alu_1|Selector26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~14_combout\,
	datab => \core1|rs_val_2_r\(5),
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|alu_1|Selector26~8_combout\,
	combout => \core1|alu_1|Selector26~9_combout\);

-- Location: LCCOMB_X23_Y8_N18
\core1|alu_1|Selector26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector26~9_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector26~9_combout\ & (\core1|alu_1|Add1~10_combout\)) # 
-- (!\core1|alu_1|Selector26~9_combout\ & ((\core1|alu_1|Selector26~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~10_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Selector26~3_combout\,
	datad => \core1|alu_1|Selector26~9_combout\,
	combout => \core1|alu_1|Selector26~combout\);

-- Location: LCCOMB_X23_Y8_N12
\core1|rf_wd[5]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[5]~48_combout\ = (\core1|rf_wd[6]~36_combout\ & (!\core1|rf_wd[11]~37_combout\)) # (!\core1|rf_wd[6]~36_combout\ & ((\core1|rf_wd[11]~37_combout\ & ((\core1|alu_1|Selector26~combout\))) # (!\core1|rf_wd[11]~37_combout\ & 
-- (\core1|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~36_combout\,
	datab => \core1|rf_wd[11]~37_combout\,
	datac => \core1|Add2~10_combout\,
	datad => \core1|alu_1|Selector26~combout\,
	combout => \core1|rf_wd[5]~48_combout\);

-- Location: LCCOMB_X23_Y8_N30
\core1|rf_wd[5]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[5]~49_combout\ = (\core1|rf_wd[6]~36_combout\ & ((\core1|rf_wd[5]~48_combout\ & (\net_packet_flat_i[5]~input_o\)) # (!\core1|rf_wd[5]~48_combout\ & ((\from_mem_flat_i[7]~input_o\))))) # (!\core1|rf_wd[6]~36_combout\ & 
-- (((\core1|rf_wd[5]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~36_combout\,
	datab => \net_packet_flat_i[5]~input_o\,
	datac => \from_mem_flat_i[7]~input_o\,
	datad => \core1|rf_wd[5]~48_combout\,
	combout => \core1|rf_wd[5]~49_combout\);

-- Location: LCCOMB_X21_Y10_N4
\core1|rs_val_2_r[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[4]~4_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(17))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(17),
	datab => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a4\,
	combout => \core1|rs_val_2_r[4]~4_combout\);

-- Location: FF_X21_Y10_N5
\core1|rs_val_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[4]~4_combout\,
	asdata => \core1|rf_wd[4]~47_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(4));

-- Location: LCCOMB_X18_Y8_N24
\core1|alu_1|ShiftLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~12_combout\ = (\core1|rs_val_2_r\(2) & !\core1|rs_val_2_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X17_Y9_N24
\core1|alu_1|ShiftRight1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~22_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(9))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(9),
	datac => \core1|rd_val_2_r\(8),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~22_combout\);

-- Location: LCCOMB_X17_Y9_N26
\core1|alu_1|ShiftRight0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~67_combout\ = (\core1|alu_1|ShiftLeft0~12_combout\ & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~21_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~21_combout\,
	datac => \core1|alu_1|ShiftLeft0~12_combout\,
	datad => \core1|alu_1|ShiftRight1~22_combout\,
	combout => \core1|alu_1|ShiftRight0~67_combout\);

-- Location: LCCOMB_X19_Y8_N4
\core1|alu_1|ShiftRight1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~20_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(4),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftRight1~20_combout\);

-- Location: LCCOMB_X19_Y9_N18
\core1|alu_1|ShiftRight1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~19_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(7)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(7),
	combout => \core1|alu_1|ShiftRight1~19_combout\);

-- Location: LCCOMB_X19_Y8_N16
\core1|alu_1|ShiftRight0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~68_combout\ = (\core1|alu_1|ShiftRight0~34_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~19_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~34_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~20_combout\,
	datad => \core1|alu_1|ShiftRight1~19_combout\,
	combout => \core1|alu_1|ShiftRight0~68_combout\);

-- Location: LCCOMB_X16_Y8_N8
\core1|alu_1|ShiftRight0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~72_combout\ = (\core1|alu_1|ShiftRight0~67_combout\) # ((\core1|alu_1|ShiftRight0~68_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~67_combout\,
	datac => \core1|alu_1|ShiftRight0~68_combout\,
	datad => \core1|alu_1|ShiftRight0~71_combout\,
	combout => \core1|alu_1|ShiftRight0~72_combout\);

-- Location: LCCOMB_X16_Y12_N28
\core1|alu_1|ShiftLeft0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~152_combout\ = (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~19_combout\,
	combout => \core1|alu_1|ShiftLeft0~152_combout\);

-- Location: LCCOMB_X16_Y12_N14
\core1|alu_1|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~2_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftLeft0~152_combout\) # ((\core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & (((!\core1|alu_1|WideNor11~1_combout\ & 
-- \core1|alu_1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|ShiftLeft0~152_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|Add0~8_combout\,
	combout => \core1|alu_1|Selector27~2_combout\);

-- Location: LCCOMB_X16_Y12_N16
\core1|alu_1|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~3_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector27~2_combout\ & ((\core1|alu_1|ShiftRight0~120_combout\))) # (!\core1|alu_1|Selector27~2_combout\ & (\core1|alu_1|ShiftRight0~72_combout\)))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~72_combout\,
	datac => \core1|alu_1|Selector27~2_combout\,
	datad => \core1|alu_1|ShiftRight0~120_combout\,
	combout => \core1|alu_1|Selector27~3_combout\);

-- Location: LCCOMB_X12_Y6_N20
\core1|alu_1|result_o~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~38_combout\ = \core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(14) $ (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datac => \core1|rs_val_2_r\(14),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~38_combout\);

-- Location: LCCOMB_X17_Y9_N0
\core1|alu_1|ShiftRight2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~100_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~22_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~21_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight1~21_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~21_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight1~22_combout\,
	combout => \core1|alu_1|ShiftRight2~100_combout\);

-- Location: LCCOMB_X16_Y7_N26
\core1|alu_1|ShiftRight2~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~101_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~20_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~19_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight1~19_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight1~20_combout\,
	datad => \core1|alu_1|ShiftRight1~19_combout\,
	combout => \core1|alu_1|ShiftRight2~101_combout\);

-- Location: LCCOMB_X16_Y10_N22
\core1|alu_1|ShiftRight2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~78_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & (((!\core1|alu_1|Selector31~2_combout\)))) # (!\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftRight2~101_combout\)) # 
-- (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftRight2~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~101_combout\,
	datab => \core1|alu_1|ShiftRight2~75_combout\,
	datac => \core1|alu_1|Selector31~2_combout\,
	datad => \core1|alu_1|ShiftRight2~114_combout\,
	combout => \core1|alu_1|ShiftRight2~78_combout\);

-- Location: LCCOMB_X16_Y10_N6
\core1|alu_1|ShiftRight2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~81_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|ShiftRight2~78_combout\ & ((\core1|alu_1|ShiftRight2~80_combout\))) # (!\core1|alu_1|ShiftRight2~78_combout\ & (\core1|alu_1|ShiftRight2~100_combout\)))) # 
-- (!\core1|alu_1|ShiftRight2~75_combout\ & (((\core1|alu_1|ShiftRight2~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~100_combout\,
	datab => \core1|alu_1|ShiftRight2~75_combout\,
	datac => \core1|alu_1|ShiftRight2~78_combout\,
	datad => \core1|alu_1|ShiftRight2~80_combout\,
	combout => \core1|alu_1|ShiftRight2~81_combout\);

-- Location: LCCOMB_X16_Y10_N2
\core1|alu_1|result_o~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~190_combout\ = (\core1|alu_1|ShiftRight2~81_combout\) # ((!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~19_combout\ & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~19_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight2~81_combout\,
	combout => \core1|alu_1|result_o~190_combout\);

-- Location: LCCOMB_X16_Y6_N6
\core1|alu_1|result_o~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~39_combout\ = \core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(7),
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~39_combout\);

-- Location: LCCOMB_X17_Y7_N30
\core1|alu_1|result_o~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~40_combout\ = \core1|rd_val_2_r\(4) $ (\core1|rs_val_2_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(4),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~40_combout\);

-- Location: LCCOMB_X20_Y7_N20
\core1|alu_1|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(4)) # (\core1|rd_val_2_r\(4)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(4) & (\core1|rd_val_2_r\(4) 
-- & \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rd_val_2_r\(4),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector27~4_combout\);

-- Location: LCCOMB_X16_Y8_N0
\core1|alu_1|ShiftRight1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~52_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~19_combout\ & (!\core1|rs_val_2_r\(2)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~19_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight0~76_combout\,
	combout => \core1|alu_1|ShiftRight1~52_combout\);

-- Location: LCCOMB_X16_Y8_N30
\core1|alu_1|ShiftRight1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~53_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~52_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~72_combout\,
	datad => \core1|alu_1|ShiftRight1~52_combout\,
	combout => \core1|alu_1|ShiftRight1~53_combout\);

-- Location: LCCOMB_X20_Y6_N30
\core1|alu_1|Selector27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~10_combout\ = (\core1|alu_1|Selector27~4_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|ShiftRight1~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector27~4_combout\,
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|ShiftRight1~53_combout\,
	combout => \core1|alu_1|Selector27~10_combout\);

-- Location: LCCOMB_X16_Y8_N4
\core1|alu_1|result_o~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~41_combout\ = (\core1|alu_1|ShiftRight1~53_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftLeft1~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftRight1~53_combout\,
	datad => \core1|alu_1|ShiftLeft1~49_combout\,
	combout => \core1|alu_1|result_o~41_combout\);

-- Location: LCCOMB_X20_Y6_N24
\core1|alu_1|Selector27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~5_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~41_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector27~10_combout\)))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|Selector27~10_combout\,
	datad => \core1|alu_1|result_o~41_combout\,
	combout => \core1|alu_1|Selector27~5_combout\);

-- Location: LCCOMB_X20_Y6_N6
\core1|alu_1|Selector27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~6_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector27~5_combout\ & ((\core1|alu_1|result_o~40_combout\))) # (!\core1|alu_1|Selector27~5_combout\ & (\core1|alu_1|result_o~39_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~39_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~40_combout\,
	datad => \core1|alu_1|Selector27~5_combout\,
	combout => \core1|alu_1|Selector27~6_combout\);

-- Location: LCCOMB_X20_Y6_N28
\core1|alu_1|Selector27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~7_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(4))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|alu_1|Selector27~6_combout\))))) # 
-- (!\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|Selector23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|rd_val_2_r\(4),
	datac => \core1|alu_1|Selector23~8_combout\,
	datad => \core1|alu_1|Selector27~6_combout\,
	combout => \core1|alu_1|Selector27~7_combout\);

-- Location: LCCOMB_X20_Y6_N18
\core1|alu_1|Selector27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector27~7_combout\ & (\core1|alu_1|result_o~38_combout\)) # (!\core1|alu_1|Selector27~7_combout\ & ((\core1|alu_1|result_o~190_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~38_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~190_combout\,
	datad => \core1|alu_1|Selector27~7_combout\,
	combout => \core1|alu_1|Selector27~8_combout\);

-- Location: LCCOMB_X20_Y6_N12
\core1|alu_1|Selector27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~9_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(4)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|alu_1|Selector27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|alu_1|Selector27~8_combout\,
	combout => \core1|alu_1|Selector27~9_combout\);

-- Location: LCCOMB_X20_Y6_N22
\core1|alu_1|Selector27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector27~9_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector27~9_combout\ & (\core1|alu_1|Add1~8_combout\)) # 
-- (!\core1|alu_1|Selector27~9_combout\ & ((\core1|alu_1|Selector27~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~8_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Selector27~3_combout\,
	datad => \core1|alu_1|Selector27~9_combout\,
	combout => \core1|alu_1|Selector27~combout\);

-- Location: LCCOMB_X21_Y10_N0
\core1|rf_wd[4]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[4]~46_combout\ = (\core1|rf_wd[11]~37_combout\ & ((\core1|rf_wd[6]~36_combout\ & (\from_mem_flat_i[6]~input_o\)) # (!\core1|rf_wd[6]~36_combout\ & ((\core1|alu_1|Selector27~combout\))))) # (!\core1|rf_wd[11]~37_combout\ & 
-- (((\core1|rf_wd[6]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~37_combout\,
	datab => \from_mem_flat_i[6]~input_o\,
	datac => \core1|rf_wd[6]~36_combout\,
	datad => \core1|alu_1|Selector27~combout\,
	combout => \core1|rf_wd[4]~46_combout\);

-- Location: LCCOMB_X21_Y10_N30
\core1|rf_wd[4]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[4]~47_combout\ = (\core1|rf_wd[11]~37_combout\ & (((\core1|rf_wd[4]~46_combout\)))) # (!\core1|rf_wd[11]~37_combout\ & ((\core1|rf_wd[4]~46_combout\ & ((\net_packet_flat_i[4]~input_o\))) # (!\core1|rf_wd[4]~46_combout\ & 
-- (\core1|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~8_combout\,
	datab => \net_packet_flat_i[4]~input_o\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|rf_wd[4]~46_combout\,
	combout => \core1|rf_wd[4]~47_combout\);

-- Location: LCCOMB_X18_Y8_N10
\core1|rs_val_2_r[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[1]~1_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(14))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(14),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a1\,
	combout => \core1|rs_val_2_r[1]~1_combout\);

-- Location: FF_X18_Y8_N11
\core1|rs_val_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[1]~1_combout\,
	asdata => \core1|rf_wd[1]~41_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(1));

-- Location: LCCOMB_X18_Y8_N30
\core1|alu_1|ShiftRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~21_combout\ = (!\core1|rs_val_2_r\(1) & !\core1|rs_val_2_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~21_combout\);

-- Location: LCCOMB_X18_Y12_N28
\core1|alu_1|ShiftLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~11_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~10_combout\ & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~10_combout\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X19_Y8_N8
\core1|alu_1|ShiftRight1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~27_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(4)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(3),
	datac => \core1|rd_val_2_r\(4),
	combout => \core1|alu_1|ShiftRight1~27_combout\);

-- Location: LCCOMB_X19_Y8_N18
\core1|alu_1|ShiftRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~35_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(2)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(1),
	datac => \core1|rd_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~35_combout\);

-- Location: LCCOMB_X19_Y8_N6
\core1|alu_1|ShiftRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~36_combout\ = (\core1|alu_1|ShiftRight0~34_combout\ & ((\core1|alu_1|ShiftRight0~35_combout\) # ((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftRight1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~34_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~27_combout\,
	datad => \core1|alu_1|ShiftRight0~35_combout\,
	combout => \core1|alu_1|ShiftRight0~36_combout\);

-- Location: LCCOMB_X20_Y10_N24
\core1|alu_1|ShiftRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~33_combout\ = (\core1|alu_1|ShiftLeft0~12_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~25_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~26_combout\,
	datab => \core1|alu_1|ShiftLeft0~12_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~25_combout\,
	combout => \core1|alu_1|ShiftRight0~33_combout\);

-- Location: LCCOMB_X20_Y10_N18
\core1|alu_1|ShiftRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~37_combout\ = (!\core1|rs_val_2_r\(2) & (\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftRight1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~28_combout\,
	combout => \core1|alu_1|ShiftRight0~37_combout\);

-- Location: LCCOMB_X20_Y10_N28
\core1|alu_1|ShiftRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~38_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~29_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~29_combout\,
	datad => \core1|alu_1|ShiftRight1~30_combout\,
	combout => \core1|alu_1|ShiftRight0~38_combout\);

-- Location: LCCOMB_X20_Y10_N6
\core1|alu_1|ShiftRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~39_combout\ = (\core1|alu_1|ShiftRight0~37_combout\) # ((\core1|alu_1|ShiftRight0~38_combout\) # ((\core1|alu_1|ShiftRight0~21_combout\ & \core1|alu_1|ShiftRight1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftRight0~37_combout\,
	datac => \core1|alu_1|ShiftRight1~31_combout\,
	datad => \core1|alu_1|ShiftRight0~38_combout\,
	combout => \core1|alu_1|ShiftRight0~39_combout\);

-- Location: LCCOMB_X20_Y10_N16
\core1|alu_1|ShiftRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~40_combout\ = (\core1|alu_1|ShiftRight0~36_combout\) # ((\core1|alu_1|ShiftRight0~33_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~36_combout\,
	datab => \core1|alu_1|ShiftRight0~33_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~39_combout\,
	combout => \core1|alu_1|ShiftRight0~40_combout\);

-- Location: LCCOMB_X16_Y6_N4
\core1|alu_1|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~2_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftRight0~40_combout\))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~2_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|ShiftRight0~40_combout\,
	datad => \core1|alu_1|WideNor11~1_combout\,
	combout => \core1|alu_1|Selector30~2_combout\);

-- Location: LCCOMB_X16_Y6_N14
\core1|alu_1|Selector30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~3_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|ShiftRight0~46_combout\))) # (!\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|ShiftLeft0~11_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~11_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|Selector30~2_combout\,
	datad => \core1|alu_1|ShiftRight0~46_combout\,
	combout => \core1|alu_1|Selector30~3_combout\);

-- Location: LCCOMB_X14_Y9_N12
\core1|alu_1|result_o~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~21_combout\ = \core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(11),
	datac => \core1|rs_val_2_r\(18),
	datad => \core1|rs_val_2_r\(20),
	combout => \core1|alu_1|result_o~21_combout\);

-- Location: LCCOMB_X22_Y11_N0
\core1|alu_1|ShiftRight2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~55_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~29_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftRight1~29_combout\,
	datac => \core1|alu_1|ShiftRight1~30_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftRight2~55_combout\);

-- Location: LCCOMB_X22_Y11_N18
\core1|alu_1|ShiftRight2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~56_combout\ = (\core1|alu_1|ShiftRight2~55_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~105_combout\,
	datad => \core1|alu_1|ShiftRight2~55_combout\,
	combout => \core1|alu_1|ShiftRight2~56_combout\);

-- Location: LCCOMB_X21_Y11_N28
\core1|alu_1|result_o~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~18_combout\ = (\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~54_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~54_combout\,
	datad => \core1|alu_1|ShiftRight2~56_combout\,
	combout => \core1|alu_1|result_o~18_combout\);

-- Location: LCCOMB_X19_Y11_N28
\core1|alu_1|ShiftRight2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~59_combout\ = (\core1|alu_1|ShiftRight2~44_combout\ & (!\core1|alu_1|ShiftRight2~45_combout\)) # (!\core1|alu_1|ShiftRight2~44_combout\ & ((\core1|alu_1|ShiftRight2~45_combout\ & (\core1|rd_val_2_r\(1))) # 
-- (!\core1|alu_1|ShiftRight2~45_combout\ & ((\core1|alu_1|ShiftRight1~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~44_combout\,
	datab => \core1|alu_1|ShiftRight2~45_combout\,
	datac => \core1|rd_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~27_combout\,
	combout => \core1|alu_1|ShiftRight2~59_combout\);

-- Location: LCCOMB_X19_Y11_N2
\core1|alu_1|ShiftRight2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~60_combout\ = (\core1|alu_1|ShiftRight2~44_combout\ & ((\core1|alu_1|ShiftRight2~59_combout\ & ((\core1|alu_1|ShiftRight2~107_combout\))) # (!\core1|alu_1|ShiftRight2~59_combout\ & (\core1|rd_val_2_r\(2))))) # 
-- (!\core1|alu_1|ShiftRight2~44_combout\ & (\core1|alu_1|ShiftRight2~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~44_combout\,
	datab => \core1|alu_1|ShiftRight2~59_combout\,
	datac => \core1|rd_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight2~107_combout\,
	combout => \core1|alu_1|ShiftRight2~60_combout\);

-- Location: LCCOMB_X19_Y11_N16
\core1|alu_1|result_o~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~19_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~106_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~106_combout\,
	datad => \core1|alu_1|ShiftRight2~60_combout\,
	combout => \core1|alu_1|result_o~19_combout\);

-- Location: LCCOMB_X21_Y6_N22
\core1|alu_1|result_o~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~20_combout\ = (\core1|alu_1|ShiftLeft0~11_combout\) # ((\core1|alu_1|result_o~18_combout\) # (\core1|alu_1|result_o~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~11_combout\,
	datac => \core1|alu_1|result_o~18_combout\,
	datad => \core1|alu_1|result_o~19_combout\,
	combout => \core1|alu_1|result_o~20_combout\);

-- Location: LCCOMB_X16_Y6_N16
\core1|alu_1|result_o~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~22_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(4) $ (\core1|rs_val_2_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(19),
	combout => \core1|alu_1|result_o~22_combout\);

-- Location: LCCOMB_X21_Y6_N4
\core1|alu_1|result_o~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~23_combout\ = \core1|rs_val_2_r\(1) $ (\core1|rd_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(1),
	combout => \core1|alu_1|result_o~23_combout\);

-- Location: LCCOMB_X21_Y10_N16
\core1|alu_1|ShiftRight1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~41_combout\ = (\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight1~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~40_combout\,
	combout => \core1|alu_1|ShiftRight1~41_combout\);

-- Location: LCCOMB_X21_Y10_N22
\core1|alu_1|ShiftRight1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~43_combout\ = (\core1|rs_val_2_r\(4) & (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight1~42_combout\) # (\core1|alu_1|ShiftRight1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight1~42_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight1~41_combout\,
	combout => \core1|alu_1|ShiftRight1~43_combout\);

-- Location: LCCOMB_X20_Y10_N10
\core1|alu_1|ShiftRight1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~39_combout\ = (!\core1|rs_val_2_r\(3) & (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~42_combout\) # (\core1|alu_1|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~42_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~41_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftRight1~39_combout\);

-- Location: LCCOMB_X21_Y10_N24
\core1|alu_1|ShiftRight1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~44_combout\ = (\core1|alu_1|ShiftRight1~43_combout\) # ((\core1|alu_1|ShiftRight1~39_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~43_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~40_combout\,
	datad => \core1|alu_1|ShiftRight1~39_combout\,
	combout => \core1|alu_1|ShiftRight1~44_combout\);

-- Location: LCCOMB_X21_Y10_N14
\core1|alu_1|result_o~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~24_combout\ = (\core1|alu_1|ShiftRight1~44_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftLeft1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~45_combout\,
	datad => \core1|alu_1|ShiftRight1~44_combout\,
	combout => \core1|alu_1|result_o~24_combout\);

-- Location: LCCOMB_X22_Y12_N22
\core1|alu_1|Selector30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(1)) # (\core1|rs_val_2_r\(1)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(1) & 
-- (\core1|instruction_2_r.opcode\(0) & \core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector30~4_combout\);

-- Location: LCCOMB_X21_Y10_N18
\core1|alu_1|Selector30~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~11_combout\ = (\core1|alu_1|Selector30~4_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|ShiftRight1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~4_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftRight1~44_combout\,
	combout => \core1|alu_1|Selector30~11_combout\);

-- Location: LCCOMB_X21_Y10_N20
\core1|alu_1|Selector30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~6_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|result_o~24_combout\)) # (!\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector30~11_combout\))))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~24_combout\,
	datad => \core1|alu_1|Selector30~11_combout\,
	combout => \core1|alu_1|Selector30~6_combout\);

-- Location: LCCOMB_X21_Y6_N6
\core1|alu_1|Selector30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~7_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|result_o~23_combout\))) # (!\core1|alu_1|Selector30~6_combout\ & (\core1|alu_1|result_o~22_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~22_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~23_combout\,
	datad => \core1|alu_1|Selector30~6_combout\,
	combout => \core1|alu_1|Selector30~7_combout\);

-- Location: LCCOMB_X21_Y6_N12
\core1|alu_1|Selector30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~8_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|alu_1|Selector23~7_combout\ & (\core1|rd_val_2_r\(1)))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|alu_1|Selector30~7_combout\)) # 
-- (!\core1|alu_1|Selector23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|rd_val_2_r\(1),
	datad => \core1|alu_1|Selector30~7_combout\,
	combout => \core1|alu_1|Selector30~8_combout\);

-- Location: LCCOMB_X21_Y6_N10
\core1|alu_1|Selector30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~9_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector30~8_combout\ & (\core1|alu_1|result_o~21_combout\)) # (!\core1|alu_1|Selector30~8_combout\ & ((\core1|alu_1|result_o~20_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~21_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~20_combout\,
	datad => \core1|alu_1|Selector30~8_combout\,
	combout => \core1|alu_1|Selector30~9_combout\);

-- Location: LCCOMB_X21_Y6_N0
\core1|alu_1|Selector30~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~10_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(1))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|alu_1|Selector30~9_combout\))))) # 
-- (!\core1|alu_1|Selector23~10_combout\ & (\core1|alu_1|Selector23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|Selector30~9_combout\,
	combout => \core1|alu_1|Selector30~10_combout\);

-- Location: LCCOMB_X21_Y6_N2
\core1|alu_1|Selector30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector30~10_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|Add1~2_combout\))) # 
-- (!\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~3_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Add1~2_combout\,
	datad => \core1|alu_1|Selector30~10_combout\,
	combout => \core1|alu_1|Selector30~combout\);

-- Location: LCCOMB_X21_Y6_N24
\core1|rf_wd[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[1]~40_combout\ = (\core1|rf_wd[6]~36_combout\ & (!\core1|rf_wd[11]~37_combout\)) # (!\core1|rf_wd[6]~36_combout\ & ((\core1|rf_wd[11]~37_combout\ & ((\core1|alu_1|Selector30~combout\))) # (!\core1|rf_wd[11]~37_combout\ & 
-- (\core1|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~36_combout\,
	datab => \core1|rf_wd[11]~37_combout\,
	datac => \core1|Add2~2_combout\,
	datad => \core1|alu_1|Selector30~combout\,
	combout => \core1|rf_wd[1]~40_combout\);

-- Location: LCCOMB_X21_Y6_N14
\core1|rf_wd[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[1]~41_combout\ = (\core1|rf_wd[6]~36_combout\ & ((\core1|rf_wd[1]~40_combout\ & ((\net_packet_flat_i[1]~input_o\))) # (!\core1|rf_wd[1]~40_combout\ & (\from_mem_flat_i[3]~input_o\)))) # (!\core1|rf_wd[6]~36_combout\ & 
-- (((\core1|rf_wd[1]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~36_combout\,
	datab => \from_mem_flat_i[3]~input_o\,
	datac => \net_packet_flat_i[1]~input_o\,
	datad => \core1|rf_wd[1]~40_combout\,
	combout => \core1|rf_wd[1]~41_combout\);

-- Location: FF_X20_Y8_N23
\core1|rf|RF_rtl_1_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[3]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(16));

-- Location: LCCOMB_X19_Y8_N24
\core1|rd_val_2_r[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[3]~3_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(16)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a3\,
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1_bypass\(16),
	combout => \core1|rd_val_2_r[3]~3_combout\);

-- Location: FF_X19_Y8_N25
\core1|rd_val_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[3]~3_combout\,
	asdata => \core1|rf_wd[3]~45_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(3));

-- Location: LCCOMB_X19_Y9_N22
\core1|alu_1|ShiftRight1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~48_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~31_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight1~25_combout\,
	datac => \core1|alu_1|ShiftRight1~31_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight1~48_combout\);

-- Location: LCCOMB_X19_Y12_N24
\core1|alu_1|ShiftRight0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~59_combout\ = (\core1|alu_1|ShiftRight0~34_combout\ & (\core1|alu_1|ShiftRight1~27_combout\ & (!\core1|alu_1|ShiftRight0~47_combout\))) # (!\core1|alu_1|ShiftRight0~34_combout\ & (((\core1|alu_1|ShiftRight0~47_combout\) # 
-- (\core1|alu_1|ShiftRight1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~27_combout\,
	datab => \core1|alu_1|ShiftRight0~34_combout\,
	datac => \core1|alu_1|ShiftRight0~47_combout\,
	datad => \core1|alu_1|ShiftRight1~48_combout\,
	combout => \core1|alu_1|ShiftRight0~59_combout\);

-- Location: LCCOMB_X19_Y12_N8
\core1|alu_1|ShiftRight0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~63_combout\ = (\core1|alu_1|ShiftRight0~47_combout\ & ((\core1|alu_1|ShiftRight0~59_combout\ & (\core1|alu_1|ShiftRight0~62_combout\)) # (!\core1|alu_1|ShiftRight0~59_combout\ & ((\core1|alu_1|ShiftRight1~26_combout\))))) # 
-- (!\core1|alu_1|ShiftRight0~47_combout\ & (((\core1|alu_1|ShiftRight0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~62_combout\,
	datab => \core1|alu_1|ShiftRight1~26_combout\,
	datac => \core1|alu_1|ShiftRight0~47_combout\,
	datad => \core1|alu_1|ShiftRight0~59_combout\,
	combout => \core1|alu_1|ShiftRight0~63_combout\);

-- Location: LCCOMB_X16_Y12_N24
\core1|alu_1|Selector28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~2_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftRight0~63_combout\) # ((\core1|alu_1|Selector23~2_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Add0~6_combout\ & 
-- !\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~63_combout\,
	datac => \core1|alu_1|Add0~6_combout\,
	datad => \core1|alu_1|Selector23~2_combout\,
	combout => \core1|alu_1|Selector28~2_combout\);

-- Location: LCCOMB_X17_Y12_N14
\core1|alu_1|ShiftLeft0~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~151_combout\ = (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~16_combout\,
	combout => \core1|alu_1|ShiftLeft0~151_combout\);

-- Location: LCCOMB_X16_Y12_N12
\core1|alu_1|Selector28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~3_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector28~2_combout\ & ((\core1|alu_1|ShiftRight0~119_combout\))) # (!\core1|alu_1|Selector28~2_combout\ & (\core1|alu_1|ShiftLeft0~151_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (\core1|alu_1|Selector28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|Selector28~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~151_combout\,
	datad => \core1|alu_1|ShiftRight0~119_combout\,
	combout => \core1|alu_1|Selector28~3_combout\);

-- Location: LCCOMB_X11_Y8_N4
\core1|alu_1|result_o~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~34_combout\ = \core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(22) $ (\core1|rs_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rs_val_2_r\(22),
	datac => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|result_o~34_combout\);

-- Location: LCCOMB_X19_Y9_N8
\core1|alu_1|ShiftRight2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~112_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~25_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~31_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight1~31_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~25_combout\,
	datac => \core1|alu_1|ShiftRight1~31_combout\,
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight2~112_combout\);

-- Location: LCCOMB_X17_Y12_N4
\core1|alu_1|ShiftRight2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~71_combout\ = (\core1|alu_1|ShiftLeft1~47_combout\ & (((\core1|alu_1|ShiftRight2~112_combout\) # (\core1|alu_1|ShiftLeft1~46_combout\)))) # (!\core1|alu_1|ShiftLeft1~47_combout\ & (\core1|alu_1|ShiftRight1~27_combout\ & 
-- ((!\core1|alu_1|ShiftLeft1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~27_combout\,
	datab => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|alu_1|ShiftRight2~112_combout\,
	datad => \core1|alu_1|ShiftLeft1~46_combout\,
	combout => \core1|alu_1|ShiftRight2~71_combout\);

-- Location: LCCOMB_X17_Y12_N18
\core1|alu_1|ShiftRight2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~74_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftRight2~71_combout\ & (\core1|alu_1|ShiftRight2~73_combout\)) # (!\core1|alu_1|ShiftRight2~71_combout\ & ((\core1|alu_1|ShiftRight1~26_combout\))))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (\core1|alu_1|ShiftRight2~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|ShiftRight2~71_combout\,
	datac => \core1|alu_1|ShiftRight2~73_combout\,
	datad => \core1|alu_1|ShiftRight1~26_combout\,
	combout => \core1|alu_1|ShiftRight2~74_combout\);

-- Location: LCCOMB_X17_Y12_N16
\core1|alu_1|result_o~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~33_combout\ = (\core1|alu_1|ShiftLeft0~151_combout\) # ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|result_o~32_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|result_o~32_combout\,
	datac => \core1|alu_1|ShiftLeft0~151_combout\,
	datad => \core1|alu_1|ShiftRight2~74_combout\,
	combout => \core1|alu_1|result_o~33_combout\);

-- Location: LCCOMB_X20_Y8_N28
\core1|alu_1|result_o~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~35_combout\ = \core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|rs_val_2_r\(6),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|result_o~35_combout\);

-- Location: LCCOMB_X20_Y8_N26
\core1|alu_1|result_o~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~36_combout\ = \core1|rs_val_2_r\(3) $ (\core1|rd_val_2_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|result_o~36_combout\);

-- Location: LCCOMB_X19_Y12_N16
\core1|alu_1|ShiftRight1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~51_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|result_o~189_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~63_combout\,
	datad => \core1|alu_1|result_o~189_combout\,
	combout => \core1|alu_1|ShiftRight1~51_combout\);

-- Location: LCCOMB_X20_Y8_N4
\core1|alu_1|result_o~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~37_combout\ = (\core1|alu_1|ShiftRight1~51_combout\) # ((!\core1|alu_1|Add2~5_combout\ & (!\core1|alu_1|ShiftLeft1~47_combout\ & \core1|alu_1|ShiftLeft1~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|alu_1|ShiftLeft1~104_combout\,
	datad => \core1|alu_1|ShiftRight1~51_combout\,
	combout => \core1|alu_1|result_o~37_combout\);

-- Location: LCCOMB_X20_Y8_N30
\core1|alu_1|Selector28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(3)) # (\core1|rd_val_2_r\(3)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rs_val_2_r\(3) & \core1|rd_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|Selector28~4_combout\);

-- Location: LCCOMB_X20_Y8_N18
\core1|alu_1|Selector28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~10_combout\ = (\core1|alu_1|Selector28~4_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|ShiftRight1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector28~4_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftRight1~51_combout\,
	combout => \core1|alu_1|Selector28~10_combout\);

-- Location: LCCOMB_X20_Y8_N20
\core1|alu_1|Selector28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~5_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|result_o~37_combout\)) # (!\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector28~10_combout\))))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~37_combout\,
	datad => \core1|alu_1|Selector28~10_combout\,
	combout => \core1|alu_1|Selector28~5_combout\);

-- Location: LCCOMB_X20_Y8_N2
\core1|alu_1|Selector28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~6_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector28~5_combout\ & ((\core1|alu_1|result_o~36_combout\))) # (!\core1|alu_1|Selector28~5_combout\ & (\core1|alu_1|result_o~35_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~35_combout\,
	datac => \core1|alu_1|result_o~36_combout\,
	datad => \core1|alu_1|Selector28~5_combout\,
	combout => \core1|alu_1|Selector28~6_combout\);

-- Location: LCCOMB_X20_Y8_N12
\core1|alu_1|Selector28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~7_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(3))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|alu_1|Selector28~6_combout\))))) # 
-- (!\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|Selector23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|rd_val_2_r\(3),
	datac => \core1|alu_1|Selector23~8_combout\,
	datad => \core1|alu_1|Selector28~6_combout\,
	combout => \core1|alu_1|Selector28~7_combout\);

-- Location: LCCOMB_X20_Y8_N10
\core1|alu_1|Selector28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector28~7_combout\ & (\core1|alu_1|result_o~34_combout\)) # (!\core1|alu_1|Selector28~7_combout\ & ((\core1|alu_1|result_o~33_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~34_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~33_combout\,
	datad => \core1|alu_1|Selector28~7_combout\,
	combout => \core1|alu_1|Selector28~8_combout\);

-- Location: LCCOMB_X20_Y8_N16
\core1|alu_1|Selector28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~9_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(3)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|alu_1|Selector28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|alu_1|Selector28~8_combout\,
	combout => \core1|alu_1|Selector28~9_combout\);

-- Location: LCCOMB_X20_Y8_N6
\core1|alu_1|Selector28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector28~9_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector28~9_combout\ & (\core1|alu_1|Add1~6_combout\)) # 
-- (!\core1|alu_1|Selector28~9_combout\ & ((\core1|alu_1|Selector28~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~6_combout\,
	datac => \core1|alu_1|Selector28~3_combout\,
	datad => \core1|alu_1|Selector28~9_combout\,
	combout => \core1|alu_1|Selector28~combout\);

-- Location: LCCOMB_X20_Y8_N0
\core1|rf_wd[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[3]~44_combout\ = (\core1|rf_wd[6]~36_combout\ & (((!\core1|rf_wd[11]~37_combout\)))) # (!\core1|rf_wd[6]~36_combout\ & ((\core1|rf_wd[11]~37_combout\ & ((\core1|alu_1|Selector28~combout\))) # (!\core1|rf_wd[11]~37_combout\ & 
-- (\core1|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~36_combout\,
	datab => \core1|Add2~6_combout\,
	datac => \core1|rf_wd[11]~37_combout\,
	datad => \core1|alu_1|Selector28~combout\,
	combout => \core1|rf_wd[3]~44_combout\);

-- Location: LCCOMB_X20_Y8_N22
\core1|rf_wd[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[3]~45_combout\ = (\core1|rf_wd[6]~36_combout\ & ((\core1|rf_wd[3]~44_combout\ & (\net_packet_flat_i[3]~input_o\)) # (!\core1|rf_wd[3]~44_combout\ & ((\from_mem_flat_i[5]~input_o\))))) # (!\core1|rf_wd[6]~36_combout\ & 
-- (((\core1|rf_wd[3]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~36_combout\,
	datab => \net_packet_flat_i[3]~input_o\,
	datac => \from_mem_flat_i[5]~input_o\,
	datad => \core1|rf_wd[3]~44_combout\,
	combout => \core1|rf_wd[3]~45_combout\);

-- Location: FF_X20_Y8_N29
\core1|rf|RF_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(16));

-- Location: LCCOMB_X18_Y8_N26
\core1|rs_val_2_r[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[3]~3_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0_bypass\(16))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(16),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a3\,
	combout => \core1|rs_val_2_r[3]~3_combout\);

-- Location: FF_X18_Y8_N27
\core1|rs_val_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[3]~3_combout\,
	asdata => \core1|rf_wd[3]~45_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(3));

-- Location: LCCOMB_X19_Y10_N10
\core1|alu_1|ShiftRight0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~110_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~44_combout\) # (\core1|alu_1|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftRight0~44_combout\,
	datad => \core1|alu_1|ShiftRight0~45_combout\,
	combout => \core1|alu_1|ShiftRight0~110_combout\);

-- Location: LCCOMB_X19_Y11_N8
\core1|alu_1|ShiftLeft0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~43_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~42_combout\,
	combout => \core1|alu_1|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X20_Y10_N2
\core1|alu_1|ShiftRight0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~109_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~42_combout\) # ((\core1|alu_1|ShiftRight0~41_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~42_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~41_combout\,
	datad => \core1|alu_1|ShiftRight0~39_combout\,
	combout => \core1|alu_1|ShiftRight0~109_combout\);

-- Location: LCCOMB_X19_Y10_N24
\core1|alu_1|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~0_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftRight0~109_combout\) # ((\core1|alu_1|Selector23~2_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (((!\core1|alu_1|Selector23~2_combout\ & 
-- \core1|alu_1|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~109_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|Add0~18_combout\,
	combout => \core1|alu_1|Selector22~0_combout\);

-- Location: LCCOMB_X19_Y10_N20
\core1|alu_1|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~1_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector22~0_combout\ & (\core1|alu_1|ShiftRight0~110_combout\)) # (!\core1|alu_1|Selector22~0_combout\ & ((\core1|alu_1|ShiftLeft0~43_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~110_combout\,
	datab => \core1|alu_1|ShiftLeft0~43_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|Selector22~0_combout\,
	combout => \core1|alu_1|Selector22~1_combout\);

-- Location: LCCOMB_X19_Y5_N20
\core1|alu_1|result_o~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~64_combout\ = \core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rs_val_2_r\(28),
	datac => \core1|rs_val_2_r\(26),
	combout => \core1|alu_1|result_o~64_combout\);

-- Location: LCCOMB_X19_Y11_N18
\core1|alu_1|result_o~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~62_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~54_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~56_combout\,
	datad => \core1|alu_1|ShiftRight2~54_combout\,
	combout => \core1|alu_1|result_o~62_combout\);

-- Location: LCCOMB_X19_Y11_N20
\core1|alu_1|result_o~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~63_combout\ = (\core1|alu_1|ShiftLeft0~43_combout\) # ((\core1|alu_1|result_o~62_combout\) # ((\core1|alu_1|ShiftRight2~98_combout\ & \core1|alu_1|ShiftRight2~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~98_combout\,
	datab => \core1|alu_1|ShiftRight2~106_combout\,
	datac => \core1|alu_1|ShiftLeft0~43_combout\,
	datad => \core1|alu_1|result_o~62_combout\,
	combout => \core1|alu_1|result_o~63_combout\);

-- Location: LCCOMB_X19_Y5_N30
\core1|alu_1|result_o~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~65_combout\ = \core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(12),
	datac => \core1|rs_val_2_r\(16),
	datad => \core1|rs_val_2_r\(27),
	combout => \core1|alu_1|result_o~65_combout\);

-- Location: LCCOMB_X19_Y5_N8
\core1|alu_1|result_o~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~66_combout\ = \core1|rs_val_2_r\(9) $ (\core1|rd_val_2_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(9),
	datad => \core1|rd_val_2_r\(9),
	combout => \core1|alu_1|result_o~66_combout\);

-- Location: LCCOMB_X19_Y5_N22
\core1|alu_1|ShiftLeft1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~106_combout\ = (\core1|alu_1|ShiftLeft1~62_combout\ & (\core1|rs_val_2_r\(4) $ (((!\core1|rs_val_2_r\(3) & !\core1|alu_1|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|Add2~0_combout\,
	datad => \core1|alu_1|ShiftLeft1~62_combout\,
	combout => \core1|alu_1|ShiftLeft1~106_combout\);

-- Location: LCCOMB_X19_Y5_N26
\core1|alu_1|Selector22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~2_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(9)) # (\core1|rd_val_2_r\(9)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rs_val_2_r\(9) & \core1|rd_val_2_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(9),
	datad => \core1|rd_val_2_r\(9),
	combout => \core1|alu_1|Selector22~2_combout\);

-- Location: LCCOMB_X20_Y10_N4
\core1|alu_1|Selector22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~3_combout\ = (\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight1~42_combout\) # (\core1|alu_1|ShiftRight1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight1~42_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight1~41_combout\,
	combout => \core1|alu_1|Selector22~3_combout\);

-- Location: LCCOMB_X20_Y10_N30
\core1|alu_1|Selector22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~4_combout\ = (\core1|alu_1|Selector22~3_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|Selector22~3_combout\,
	datad => \core1|alu_1|ShiftRight0~109_combout\,
	combout => \core1|alu_1|Selector22~4_combout\);

-- Location: LCCOMB_X19_Y5_N28
\core1|alu_1|Selector22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~5_combout\ = (\core1|alu_1|Selector23~6_combout\ & (((\core1|alu_1|Selector22~4_combout\)))) # (!\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector22~2_combout\) # ((\core1|alu_1|Selector30~5_combout\ & 
-- \core1|alu_1|Selector22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector22~2_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|Selector30~5_combout\,
	datad => \core1|alu_1|Selector22~4_combout\,
	combout => \core1|alu_1|Selector22~5_combout\);

-- Location: LCCOMB_X19_Y5_N6
\core1|alu_1|Selector22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~6_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|Selector22~5_combout\) # ((\core1|alu_1|Selector23~6_combout\ & \core1|alu_1|ShiftLeft1~106_combout\)))) # (!\core1|alu_1|Selector23~5_combout\ & 
-- (!\core1|alu_1|Selector23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|ShiftLeft1~106_combout\,
	datad => \core1|alu_1|Selector22~5_combout\,
	combout => \core1|alu_1|Selector22~6_combout\);

-- Location: LCCOMB_X19_Y5_N0
\core1|alu_1|Selector22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~7_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector22~6_combout\ & ((\core1|alu_1|result_o~66_combout\))) # (!\core1|alu_1|Selector22~6_combout\ & (\core1|alu_1|result_o~65_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~65_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~66_combout\,
	datad => \core1|alu_1|Selector22~6_combout\,
	combout => \core1|alu_1|Selector22~7_combout\);

-- Location: LCCOMB_X19_Y5_N18
\core1|alu_1|Selector22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~8_combout\ = (\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(9))) # (!\core1|alu_1|Selector23~8_combout\ & ((\core1|alu_1|Selector22~7_combout\))))) # 
-- (!\core1|alu_1|Selector23~7_combout\ & (!\core1|alu_1|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~8_combout\,
	datac => \core1|rd_val_2_r\(9),
	datad => \core1|alu_1|Selector22~7_combout\,
	combout => \core1|alu_1|Selector22~8_combout\);

-- Location: LCCOMB_X19_Y5_N24
\core1|alu_1|Selector22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~9_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector22~8_combout\ & (\core1|alu_1|result_o~64_combout\)) # (!\core1|alu_1|Selector22~8_combout\ & ((\core1|alu_1|result_o~63_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~64_combout\,
	datac => \core1|alu_1|result_o~63_combout\,
	datad => \core1|alu_1|Selector22~8_combout\,
	combout => \core1|alu_1|Selector22~9_combout\);

-- Location: LCCOMB_X19_Y5_N10
\core1|alu_1|Selector22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~10_combout\ = (\core1|alu_1|Selector23~14_combout\ & (((\core1|rs_val_2_r\(9))) # (!\core1|alu_1|Selector23~10_combout\))) # (!\core1|alu_1|Selector23~14_combout\ & (\core1|alu_1|Selector23~10_combout\ & 
-- ((\core1|alu_1|Selector22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~14_combout\,
	datab => \core1|alu_1|Selector23~10_combout\,
	datac => \core1|rs_val_2_r\(9),
	datad => \core1|alu_1|Selector22~9_combout\,
	combout => \core1|alu_1|Selector22~10_combout\);

-- Location: LCCOMB_X19_Y5_N12
\core1|alu_1|Selector22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector22~10_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector22~10_combout\ & ((\core1|alu_1|Add1~18_combout\))) # 
-- (!\core1|alu_1|Selector22~10_combout\ & (\core1|alu_1|Selector22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Selector22~1_combout\,
	datac => \core1|alu_1|Add1~18_combout\,
	datad => \core1|alu_1|Selector22~10_combout\,
	combout => \core1|alu_1|Selector22~combout\);

-- Location: LCCOMB_X20_Y5_N6
\core1|PC_n[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[9]~21_combout\ = (\core1|PC_n[5]~1_combout\ & ((\core1|PC_n[9]~20_combout\ & ((\core1|alu_1|Selector22~combout\))) # (!\core1|PC_n[9]~20_combout\ & (\core1|pc_plus1[9]~18_combout\)))) # (!\core1|PC_n[5]~1_combout\ & 
-- (((\core1|PC_n[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~1_combout\,
	datab => \core1|pc_plus1[9]~18_combout\,
	datac => \core1|PC_n[9]~20_combout\,
	datad => \core1|alu_1|Selector22~combout\,
	combout => \core1|PC_n[9]~21_combout\);

-- Location: LCCOMB_X20_Y5_N4
\core1|PC_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~11_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(9)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[9]~21_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[9]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(9),
	datad => \core1|PC_n[9]~21_combout\,
	combout => \core1|PC_r~11_combout\);

-- Location: FF_X20_Y5_N5
\core1|PC_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(9));

-- Location: LCCOMB_X20_Y5_N12
\core1|imem_addr[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[9]~20_combout\ = (\core1|imem_addr[0]~0_combout\ & ((\core1|PC_n[9]~21_combout\) # ((\core1|PC_r\(9) & \core1|imem_addr[0]~1_combout\)))) # (!\core1|imem_addr[0]~0_combout\ & (\core1|PC_r\(9) & (\core1|imem_addr[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~0_combout\,
	datab => \core1|PC_r\(9),
	datac => \core1|imem_addr[0]~1_combout\,
	datad => \core1|PC_n[9]~21_combout\,
	combout => \core1|imem_addr[9]~20_combout\);

-- Location: LCCOMB_X20_Y5_N30
\core1|imem_addr[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[9]~21_combout\ = (\core1|imem_addr[9]~20_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[41]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[41]~input_o\,
	datad => \core1|imem_addr[9]~20_combout\,
	combout => \core1|imem_addr[9]~21_combout\);

-- Location: LCCOMB_X26_Y6_N28
\core1|instruction_1_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~22_combout\ = (\core1|stall~3_combout\ & (\core1|instruction_1_r.rd\(2))) # (!\core1|stall~3_combout\ & (((\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7) & !\core1|always2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(2),
	datab => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7),
	datac => \core1|always2~4_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_1_r~22_combout\);

-- Location: LCCOMB_X26_Y6_N8
\core1|instruction_1_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~23_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r~22_combout\,
	combout => \core1|instruction_1_r~23_combout\);

-- Location: FF_X26_Y6_N9
\core1|instruction_1_r.rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(2));

-- Location: LCCOMB_X26_Y6_N20
\core1|rd_addr_2_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~3_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rd\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r.rd\(2),
	combout => \core1|rd_addr_2_r~3_combout\);

-- Location: FF_X26_Y6_N21
\core1|rd_addr_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(2));

-- Location: LCCOMB_X26_Y6_N26
\core1|w_addr[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[2]~3_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[34]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[34]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|w_addr[2]~3_combout\);

-- Location: FF_X21_Y5_N19
\core1|rf|RF_rtl_1_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[31]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(44));

-- Location: LCCOMB_X22_Y8_N26
\core1|rd_val_2_r[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[31]~31_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(44)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a31\,
	datab => \core1|rf|RF~7_combout\,
	datad => \core1|rf|RF_rtl_1_bypass\(44),
	combout => \core1|rd_val_2_r[31]~31_combout\);

-- Location: FF_X22_Y8_N27
\core1|rd_val_2_r[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[31]~31_combout\,
	asdata => \core1|rf_wd[31]~310_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(31));

-- Location: LCCOMB_X12_Y7_N12
\core1|alu_1|ShiftRight0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~108_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~20_combout\,
	combout => \core1|alu_1|ShiftRight0~108_combout\);

-- Location: LCCOMB_X18_Y7_N16
\core1|alu_1|ShiftRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~30_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~23_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~24_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~23_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~30_combout\);

-- Location: LCCOMB_X17_Y9_N2
\core1|alu_1|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~29_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|alu_1|ShiftRight1~22_combout\) # ((\core1|alu_1|ShiftRight1~21_combout\ & \core1|alu_1|ShiftRight0~22_combout\)))) # (!\core1|alu_1|ShiftRight0~21_combout\ & 
-- (\core1|alu_1|ShiftRight1~21_combout\ & (\core1|alu_1|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftRight1~21_combout\,
	datac => \core1|alu_1|ShiftRight0~22_combout\,
	datad => \core1|alu_1|ShiftRight1~22_combout\,
	combout => \core1|alu_1|ShiftRight0~29_combout\);

-- Location: LCCOMB_X18_Y7_N20
\core1|alu_1|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~25_combout\ = (\core1|alu_1|ShiftRight0~24_combout\) # (\core1|alu_1|ShiftRight0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~24_combout\,
	datad => \core1|alu_1|ShiftRight0~23_combout\,
	combout => \core1|alu_1|ShiftRight0~25_combout\);

-- Location: LCCOMB_X18_Y7_N24
\core1|alu_1|ShiftRight0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~107_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~25_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~30_combout\) # ((\core1|alu_1|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~30_combout\,
	datac => \core1|alu_1|ShiftRight0~29_combout\,
	datad => \core1|alu_1|ShiftRight0~25_combout\,
	combout => \core1|alu_1|ShiftRight0~107_combout\);

-- Location: LCCOMB_X12_Y7_N28
\core1|alu_1|ShiftLeft0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~37_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~36_combout\,
	combout => \core1|alu_1|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X12_Y7_N10
\core1|alu_1|Selector23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~15_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\) # ((\core1|alu_1|ShiftLeft0~37_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & (!\core1|alu_1|WideNor11~1_combout\ & 
-- (\core1|alu_1|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Add0~16_combout\,
	datad => \core1|alu_1|ShiftLeft0~37_combout\,
	combout => \core1|alu_1|Selector23~15_combout\);

-- Location: LCCOMB_X12_Y7_N14
\core1|alu_1|Selector23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~16_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector23~15_combout\ & (\core1|alu_1|ShiftRight0~108_combout\)) # (!\core1|alu_1|Selector23~15_combout\ & ((\core1|alu_1|ShiftRight0~107_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~108_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftRight0~107_combout\,
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_1|Selector23~16_combout\);

-- Location: LCCOMB_X11_Y7_N8
\core1|alu_1|result_o~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~58_combout\ = \core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datac => \core1|rs_val_2_r\(18),
	datad => \core1|rs_val_2_r\(27),
	combout => \core1|alu_1|result_o~58_combout\);

-- Location: LCCOMB_X17_Y7_N4
\core1|alu_1|ShiftRight2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~42_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~23_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftRight1~24_combout\,
	datac => \core1|alu_1|ShiftRight1~23_combout\,
	datad => \core1|alu_1|Add2~3_combout\,
	combout => \core1|alu_1|ShiftRight2~42_combout\);

-- Location: LCCOMB_X17_Y7_N6
\core1|alu_1|ShiftRight2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~43_combout\ = (\core1|alu_1|ShiftRight2~42_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~42_combout\,
	datad => \core1|alu_1|ShiftRight2~100_combout\,
	combout => \core1|alu_1|ShiftRight2~43_combout\);

-- Location: LCCOMB_X17_Y7_N12
\core1|alu_1|result_o~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~56_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~49_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~43_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	datad => \core1|alu_1|ShiftRight2~49_combout\,
	combout => \core1|alu_1|result_o~56_combout\);

-- Location: LCCOMB_X17_Y7_N18
\core1|alu_1|result_o~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~57_combout\ = (\core1|alu_1|result_o~56_combout\) # ((\core1|alu_1|ShiftLeft0~37_combout\) # ((\core1|alu_1|ShiftRight2~103_combout\ & \core1|alu_1|ShiftRight2~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~56_combout\,
	datab => \core1|alu_1|ShiftRight2~103_combout\,
	datac => \core1|alu_1|ShiftRight2~98_combout\,
	datad => \core1|alu_1|ShiftLeft0~37_combout\,
	combout => \core1|alu_1|result_o~57_combout\);

-- Location: LCCOMB_X11_Y7_N14
\core1|alu_1|result_o~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~60_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rd_val_2_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(8),
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|alu_1|result_o~60_combout\);

-- Location: LCCOMB_X17_Y6_N0
\core1|alu_1|result_o~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~59_combout\ = \core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datac => \core1|rs_val_2_r\(15),
	datad => \core1|rs_val_2_r\(26),
	combout => \core1|alu_1|result_o~59_combout\);

-- Location: LCCOMB_X18_Y7_N30
\core1|alu_1|Selector23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~17_combout\ = (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~20_combout\ & \core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~20_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|Selector23~17_combout\);

-- Location: LCCOMB_X15_Y10_N28
\core1|alu_1|ShiftLeft1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~59_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~58_combout\) # ((\core1|alu_1|Add2~4_combout\ & \core1|alu_1|ShiftLeft1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftLeft1~58_combout\,
	combout => \core1|alu_1|ShiftLeft1~59_combout\);

-- Location: LCCOMB_X18_Y7_N4
\core1|alu_1|result_o~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~61_combout\ = (\core1|alu_1|Selector23~17_combout\) # ((\core1|alu_1|ShiftLeft1~59_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~107_combout\,
	datac => \core1|alu_1|Selector23~17_combout\,
	datad => \core1|alu_1|ShiftLeft1~59_combout\,
	combout => \core1|alu_1|result_o~61_combout\);

-- Location: LCCOMB_X17_Y6_N18
\core1|alu_1|Selector23~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~18_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(8)) # (\core1|rs_val_2_r\(8)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(8) & (\core1|rs_val_2_r\(8) 
-- & \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(8),
	datab => \core1|rs_val_2_r\(8),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector23~18_combout\);

-- Location: LCCOMB_X18_Y7_N6
\core1|alu_1|Selector23~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~19_combout\ = (\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~20_combout\))) # (!\core1|rs_val_2_r\(4) & (((\core1|alu_1|ShiftRight0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~20_combout\,
	datad => \core1|alu_1|ShiftRight0~107_combout\,
	combout => \core1|alu_1|Selector23~19_combout\);

-- Location: LCCOMB_X18_Y7_N10
\core1|alu_1|Selector23~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~25_combout\ = (\core1|alu_1|Selector23~18_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|Selector23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector23~18_combout\,
	datad => \core1|alu_1|Selector23~19_combout\,
	combout => \core1|alu_1|Selector23~25_combout\);

-- Location: LCCOMB_X18_Y7_N28
\core1|alu_1|Selector23~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~20_combout\ = (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~61_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (((\core1|alu_1|Selector23~25_combout\)) # 
-- (!\core1|alu_1|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|result_o~61_combout\,
	datad => \core1|alu_1|Selector23~25_combout\,
	combout => \core1|alu_1|Selector23~20_combout\);

-- Location: LCCOMB_X18_Y7_N26
\core1|alu_1|Selector23~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~21_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~20_combout\ & (\core1|alu_1|result_o~60_combout\)) # (!\core1|alu_1|Selector23~20_combout\ & ((\core1|alu_1|result_o~59_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector23~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~60_combout\,
	datac => \core1|alu_1|result_o~59_combout\,
	datad => \core1|alu_1|Selector23~20_combout\,
	combout => \core1|alu_1|Selector23~21_combout\);

-- Location: LCCOMB_X23_Y7_N28
\core1|alu_1|Selector23~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~22_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|alu_1|Selector23~7_combout\ & (\core1|rd_val_2_r\(8)))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|alu_1|Selector23~21_combout\)) # 
-- (!\core1|alu_1|Selector23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|rd_val_2_r\(8),
	datad => \core1|alu_1|Selector23~21_combout\,
	combout => \core1|alu_1|Selector23~22_combout\);

-- Location: LCCOMB_X23_Y7_N6
\core1|alu_1|Selector23~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~23_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector23~22_combout\ & (\core1|alu_1|result_o~58_combout\)) # (!\core1|alu_1|Selector23~22_combout\ & ((\core1|alu_1|result_o~57_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector23~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~58_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~57_combout\,
	datad => \core1|alu_1|Selector23~22_combout\,
	combout => \core1|alu_1|Selector23~23_combout\);

-- Location: LCCOMB_X23_Y7_N24
\core1|alu_1|Selector23~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~24_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(8))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|alu_1|Selector23~23_combout\))))) # 
-- (!\core1|alu_1|Selector23~10_combout\ & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datab => \core1|alu_1|Selector23~10_combout\,
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|alu_1|Selector23~23_combout\,
	combout => \core1|alu_1|Selector23~24_combout\);

-- Location: LCCOMB_X23_Y7_N26
\core1|alu_1|Selector23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector23~24_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector23~24_combout\ & ((\core1|alu_1|Add1~16_combout\))) # 
-- (!\core1|alu_1|Selector23~24_combout\ & (\core1|alu_1|Selector23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Selector23~16_combout\,
	datac => \core1|alu_1|Add1~16_combout\,
	datad => \core1|alu_1|Selector23~24_combout\,
	combout => \core1|alu_1|Selector23~combout\);

-- Location: LCCOMB_X23_Y7_N18
\core1|PC_n[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[8]~19_combout\ = (\core1|PC_n[8]~18_combout\ & (((\core1|alu_1|Selector23~combout\) # (!\core1|PC_n[5]~0_combout\)))) # (!\core1|PC_n[8]~18_combout\ & (\net_packet_flat_i[40]~input_o\ & ((\core1|PC_n[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[40]~input_o\,
	datab => \core1|PC_n[8]~18_combout\,
	datac => \core1|alu_1|Selector23~combout\,
	datad => \core1|PC_n[5]~0_combout\,
	combout => \core1|PC_n[8]~19_combout\);

-- Location: LCCOMB_X23_Y7_N14
\core1|PC_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~10_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(8)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[8]~19_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(8),
	datad => \core1|PC_n[8]~19_combout\,
	combout => \core1|PC_r~10_combout\);

-- Location: FF_X23_Y7_N15
\core1|PC_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(8));

-- Location: LCCOMB_X23_Y7_N0
\core1|imem_addr[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[8]~18_combout\ = (\core1|imem_addr[0]~1_combout\ & ((\core1|PC_r\(8)) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[8]~19_combout\)))) # (!\core1|imem_addr[0]~1_combout\ & (\core1|imem_addr[0]~0_combout\ & 
-- ((\core1|PC_n[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~1_combout\,
	datab => \core1|imem_addr[0]~0_combout\,
	datac => \core1|PC_r\(8),
	datad => \core1|PC_n[8]~19_combout\,
	combout => \core1|imem_addr[8]~18_combout\);

-- Location: LCCOMB_X23_Y7_N22
\core1|imem_addr[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[8]~19_combout\ = (\core1|imem_addr[8]~18_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[40]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[40]~input_o\,
	datad => \core1|imem_addr[8]~18_combout\,
	combout => \core1|imem_addr[8]~19_combout\);

-- Location: LCCOMB_X27_Y6_N2
\core1|instruction_1_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~20_combout\ = (\core1|stall~3_combout\ & (\core1|instruction_1_r.rd\(1))) # (!\core1|stall~3_combout\ & (((!\core1|always2~4_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(1),
	datab => \core1|always2~4_combout\,
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8),
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_1_r~20_combout\);

-- Location: LCCOMB_X27_Y6_N12
\core1|instruction_1_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~21_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r~20_combout\,
	combout => \core1|instruction_1_r~21_combout\);

-- Location: FF_X27_Y6_N13
\core1|instruction_1_r.rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(1));

-- Location: LCCOMB_X27_Y6_N6
\core1|rd_addr_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~0_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rd\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r.rd\(1),
	combout => \core1|rd_addr_2_r~0_combout\);

-- Location: FF_X27_Y6_N7
\core1|rd_addr_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~0_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(1));

-- Location: LCCOMB_X27_Y6_N20
\core1|w_addr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[1]~0_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[33]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|rd_addr_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[33]~input_o\,
	datad => \core1|rd_addr_2_r\(1),
	combout => \core1|w_addr[1]~0_combout\);

-- Location: FF_X22_Y4_N5
\core1|rf|RF_rtl_1_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(13));

-- Location: LCCOMB_X22_Y4_N12
\core1|rd_val_2_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[0]~0_combout\ = (\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1_bypass\(13)))) # (!\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	datad => \core1|rf|RF_rtl_1_bypass\(13),
	combout => \core1|rd_val_2_r[0]~0_combout\);

-- Location: FF_X22_Y4_N13
\core1|rd_val_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[0]~0_combout\,
	asdata => \core1|rf_wd[0]~39_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(0));

-- Location: LCCOMB_X17_Y4_N26
\core1|alu_1|Selector31~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~20_combout\ = (!\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(0))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector31~20_combout\);

-- Location: LCCOMB_X17_Y4_N4
\core1|alu_1|Selector31~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~21_combout\ = (!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(10),
	datac => \core1|rs_val_2_r\(19),
	datad => \core1|rs_val_2_r\(17),
	combout => \core1|alu_1|Selector31~21_combout\);

-- Location: LCCOMB_X17_Y7_N10
\core1|alu_1|ShiftLeft0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~9_combout\ = (\core1|rd_val_2_r\(0) & (!\core1|alu_1|Add2~1_combout\ & !\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(0),
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X16_Y7_N30
\core1|alu_1|ShiftRight1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~18_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(3)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(2),
	datac => \core1|rd_val_2_r\(3),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~18_combout\);

-- Location: LCCOMB_X16_Y7_N10
\core1|alu_1|ShiftRight2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~46_combout\ = (\core1|alu_1|ShiftRight2~45_combout\ & (((\core1|rd_val_2_r\(0) & !\core1|alu_1|ShiftRight2~44_combout\)))) # (!\core1|alu_1|ShiftRight2~45_combout\ & ((\core1|alu_1|ShiftRight1~18_combout\) # 
-- ((\core1|alu_1|ShiftRight2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~18_combout\,
	datab => \core1|rd_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~45_combout\,
	datad => \core1|alu_1|ShiftRight2~44_combout\,
	combout => \core1|alu_1|ShiftRight2~46_combout\);

-- Location: LCCOMB_X16_Y7_N16
\core1|alu_1|ShiftRight2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~47_combout\ = (\core1|alu_1|ShiftRight2~44_combout\ & ((\core1|alu_1|ShiftRight2~46_combout\ & ((\core1|alu_1|ShiftRight2~101_combout\))) # (!\core1|alu_1|ShiftRight2~46_combout\ & (\core1|rd_val_2_r\(1))))) # 
-- (!\core1|alu_1|ShiftRight2~44_combout\ & (((\core1|alu_1|ShiftRight2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight2~44_combout\,
	datac => \core1|alu_1|ShiftRight2~101_combout\,
	datad => \core1|alu_1|ShiftRight2~46_combout\,
	combout => \core1|alu_1|ShiftRight2~47_combout\);

-- Location: LCCOMB_X17_Y7_N0
\core1|alu_1|Selector31~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~22_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~43_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~43_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~47_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|Selector31~22_combout\);

-- Location: LCCOMB_X17_Y7_N8
\core1|alu_1|Selector31~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~23_combout\ = (\core1|alu_1|ShiftLeft0~9_combout\) # ((\core1|alu_1|Selector31~22_combout\) # ((\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~9_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~52_combout\,
	datad => \core1|alu_1|Selector31~22_combout\,
	combout => \core1|alu_1|Selector31~23_combout\);

-- Location: LCCOMB_X17_Y4_N10
\core1|alu_1|Selector31~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~24_combout\ = (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector31~21_combout\) # ((\core1|instruction_2_r.opcode\(0) & \core1|alu_1|Selector31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector31~21_combout\,
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|Selector31~23_combout\,
	combout => \core1|alu_1|Selector31~24_combout\);

-- Location: LCCOMB_X17_Y4_N12
\core1|alu_1|Selector31~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~28_combout\ = (\core1|alu_1|Selector31~24_combout\) # ((\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(0) & \core1|instruction_2_r.opcode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|Selector31~24_combout\,
	combout => \core1|alu_1|Selector31~28_combout\);

-- Location: LCCOMB_X17_Y4_N16
\core1|alu_1|Selector31~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~25_combout\ = (\core1|instruction_2_r.opcode\(3) & (\core1|alu_1|Selector31~20_combout\)) # (!\core1|instruction_2_r.opcode\(3) & (((\core1|instruction_2_r.opcode\(2) & \core1|alu_1|Selector31~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~20_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|Selector31~28_combout\,
	combout => \core1|alu_1|Selector31~25_combout\);

-- Location: LCCOMB_X17_Y4_N30
\core1|alu_1|Selector31~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~26_combout\ = (\core1|instruction_2_r.opcode\(4) & ((\core1|alu_1|Selector31~25_combout\))) # (!\core1|instruction_2_r.opcode\(4) & (!\core1|instruction_2_r.opcode\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|Selector31~25_combout\,
	combout => \core1|alu_1|Selector31~26_combout\);

-- Location: LCCOMB_X22_Y5_N30
\core1|alu_1|Selector31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~8_combout\ = \core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(3) $ (\core1|rs_val_2_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(7),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(18),
	combout => \core1|alu_1|Selector31~8_combout\);

-- Location: LCCOMB_X18_Y4_N0
\core1|alu_1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~1_cout\ = CARRY((!\core1|rd_val_2_r\(0) & \core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datad => VCC,
	cout => \core1|alu_1|LessThan1~1_cout\);

-- Location: LCCOMB_X18_Y4_N2
\core1|alu_1|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~3_cout\ = CARRY((\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(1) & !\core1|alu_1|LessThan1~1_cout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(1)) # (!\core1|alu_1|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rd_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~1_cout\,
	cout => \core1|alu_1|LessThan1~3_cout\);

-- Location: LCCOMB_X18_Y4_N4
\core1|alu_1|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~5_cout\ = CARRY((\core1|rs_val_2_r\(2) & ((!\core1|alu_1|LessThan1~3_cout\) # (!\core1|rd_val_2_r\(2)))) # (!\core1|rs_val_2_r\(2) & (!\core1|rd_val_2_r\(2) & !\core1|alu_1|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~3_cout\,
	cout => \core1|alu_1|LessThan1~5_cout\);

-- Location: LCCOMB_X18_Y4_N6
\core1|alu_1|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~7_cout\ = CARRY((\core1|rd_val_2_r\(3) & ((!\core1|alu_1|LessThan1~5_cout\) # (!\core1|rs_val_2_r\(3)))) # (!\core1|rd_val_2_r\(3) & (!\core1|rs_val_2_r\(3) & !\core1|alu_1|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(3),
	datab => \core1|rs_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~5_cout\,
	cout => \core1|alu_1|LessThan1~7_cout\);

-- Location: LCCOMB_X18_Y4_N8
\core1|alu_1|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~9_cout\ = CARRY((\core1|rs_val_2_r\(4) & ((!\core1|alu_1|LessThan1~7_cout\) # (!\core1|rd_val_2_r\(4)))) # (!\core1|rs_val_2_r\(4) & (!\core1|rd_val_2_r\(4) & !\core1|alu_1|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rd_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~7_cout\,
	cout => \core1|alu_1|LessThan1~9_cout\);

-- Location: LCCOMB_X18_Y4_N10
\core1|alu_1|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~11_cout\ = CARRY((\core1|rs_val_2_r\(5) & (\core1|rd_val_2_r\(5) & !\core1|alu_1|LessThan1~9_cout\)) # (!\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5)) # (!\core1|alu_1|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|rd_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~9_cout\,
	cout => \core1|alu_1|LessThan1~11_cout\);

-- Location: LCCOMB_X18_Y4_N12
\core1|alu_1|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~13_cout\ = CARRY((\core1|rd_val_2_r\(6) & (\core1|rs_val_2_r\(6) & !\core1|alu_1|LessThan1~11_cout\)) # (!\core1|rd_val_2_r\(6) & ((\core1|rs_val_2_r\(6)) # (!\core1|alu_1|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(6),
	datab => \core1|rs_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~11_cout\,
	cout => \core1|alu_1|LessThan1~13_cout\);

-- Location: LCCOMB_X18_Y4_N14
\core1|alu_1|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~15_cout\ = CARRY((\core1|rd_val_2_r\(7) & ((!\core1|alu_1|LessThan1~13_cout\) # (!\core1|rs_val_2_r\(7)))) # (!\core1|rd_val_2_r\(7) & (!\core1|rs_val_2_r\(7) & !\core1|alu_1|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~13_cout\,
	cout => \core1|alu_1|LessThan1~15_cout\);

-- Location: LCCOMB_X18_Y4_N16
\core1|alu_1|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~17_cout\ = CARRY((\core1|rd_val_2_r\(8) & (\core1|rs_val_2_r\(8) & !\core1|alu_1|LessThan1~15_cout\)) # (!\core1|rd_val_2_r\(8) & ((\core1|rs_val_2_r\(8)) # (!\core1|alu_1|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(8),
	datab => \core1|rs_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~15_cout\,
	cout => \core1|alu_1|LessThan1~17_cout\);

-- Location: LCCOMB_X18_Y4_N18
\core1|alu_1|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~19_cout\ = CARRY((\core1|rs_val_2_r\(9) & (\core1|rd_val_2_r\(9) & !\core1|alu_1|LessThan1~17_cout\)) # (!\core1|rs_val_2_r\(9) & ((\core1|rd_val_2_r\(9)) # (!\core1|alu_1|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datab => \core1|rd_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~17_cout\,
	cout => \core1|alu_1|LessThan1~19_cout\);

-- Location: LCCOMB_X18_Y4_N20
\core1|alu_1|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~21_cout\ = CARRY((\core1|rs_val_2_r\(10) & ((!\core1|alu_1|LessThan1~19_cout\) # (!\core1|rd_val_2_r\(10)))) # (!\core1|rs_val_2_r\(10) & (!\core1|rd_val_2_r\(10) & !\core1|alu_1|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rd_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~19_cout\,
	cout => \core1|alu_1|LessThan1~21_cout\);

-- Location: LCCOMB_X18_Y4_N22
\core1|alu_1|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~23_cout\ = CARRY((\core1|rd_val_2_r\(11) & ((!\core1|alu_1|LessThan1~21_cout\) # (!\core1|rs_val_2_r\(11)))) # (!\core1|rd_val_2_r\(11) & (!\core1|rs_val_2_r\(11) & !\core1|alu_1|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datab => \core1|rs_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~21_cout\,
	cout => \core1|alu_1|LessThan1~23_cout\);

-- Location: LCCOMB_X18_Y4_N24
\core1|alu_1|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~25_cout\ = CARRY((\core1|rd_val_2_r\(12) & (\core1|rs_val_2_r\(12) & !\core1|alu_1|LessThan1~23_cout\)) # (!\core1|rd_val_2_r\(12) & ((\core1|rs_val_2_r\(12)) # (!\core1|alu_1|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datab => \core1|rs_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~23_cout\,
	cout => \core1|alu_1|LessThan1~25_cout\);

-- Location: LCCOMB_X18_Y4_N26
\core1|alu_1|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~27_cout\ = CARRY((\core1|rs_val_2_r\(13) & (\core1|rd_val_2_r\(13) & !\core1|alu_1|LessThan1~25_cout\)) # (!\core1|rs_val_2_r\(13) & ((\core1|rd_val_2_r\(13)) # (!\core1|alu_1|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datab => \core1|rd_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~25_cout\,
	cout => \core1|alu_1|LessThan1~27_cout\);

-- Location: LCCOMB_X18_Y4_N28
\core1|alu_1|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~29_cout\ = CARRY((\core1|rd_val_2_r\(14) & (\core1|rs_val_2_r\(14) & !\core1|alu_1|LessThan1~27_cout\)) # (!\core1|rd_val_2_r\(14) & ((\core1|rs_val_2_r\(14)) # (!\core1|alu_1|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rs_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~27_cout\,
	cout => \core1|alu_1|LessThan1~29_cout\);

-- Location: LCCOMB_X18_Y4_N30
\core1|alu_1|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~31_cout\ = CARRY((\core1|rs_val_2_r\(15) & (\core1|rd_val_2_r\(15) & !\core1|alu_1|LessThan1~29_cout\)) # (!\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15)) # (!\core1|alu_1|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datab => \core1|rd_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~29_cout\,
	cout => \core1|alu_1|LessThan1~31_cout\);

-- Location: LCCOMB_X18_Y3_N0
\core1|alu_1|LessThan1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~33_cout\ = CARRY((\core1|rs_val_2_r\(16) & ((!\core1|alu_1|LessThan1~31_cout\) # (!\core1|rd_val_2_r\(16)))) # (!\core1|rs_val_2_r\(16) & (!\core1|rd_val_2_r\(16) & !\core1|alu_1|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \core1|rd_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~31_cout\,
	cout => \core1|alu_1|LessThan1~33_cout\);

-- Location: LCCOMB_X18_Y3_N2
\core1|alu_1|LessThan1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~35_cout\ = CARRY((\core1|rs_val_2_r\(17) & (\core1|rd_val_2_r\(17) & !\core1|alu_1|LessThan1~33_cout\)) # (!\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17)) # (!\core1|alu_1|LessThan1~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|rd_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~33_cout\,
	cout => \core1|alu_1|LessThan1~35_cout\);

-- Location: LCCOMB_X18_Y3_N4
\core1|alu_1|LessThan1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~37_cout\ = CARRY((\core1|rs_val_2_r\(18) & ((!\core1|alu_1|LessThan1~35_cout\) # (!\core1|rd_val_2_r\(18)))) # (!\core1|rs_val_2_r\(18) & (!\core1|rd_val_2_r\(18) & !\core1|alu_1|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|rd_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~35_cout\,
	cout => \core1|alu_1|LessThan1~37_cout\);

-- Location: LCCOMB_X18_Y3_N6
\core1|alu_1|LessThan1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~39_cout\ = CARRY((\core1|rd_val_2_r\(19) & ((!\core1|alu_1|LessThan1~37_cout\) # (!\core1|rs_val_2_r\(19)))) # (!\core1|rd_val_2_r\(19) & (!\core1|rs_val_2_r\(19) & !\core1|alu_1|LessThan1~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|rs_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~37_cout\,
	cout => \core1|alu_1|LessThan1~39_cout\);

-- Location: LCCOMB_X18_Y3_N8
\core1|alu_1|LessThan1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~41_cout\ = CARRY((\core1|rd_val_2_r\(20) & (\core1|rs_val_2_r\(20) & !\core1|alu_1|LessThan1~39_cout\)) # (!\core1|rd_val_2_r\(20) & ((\core1|rs_val_2_r\(20)) # (!\core1|alu_1|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datab => \core1|rs_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~39_cout\,
	cout => \core1|alu_1|LessThan1~41_cout\);

-- Location: LCCOMB_X18_Y3_N10
\core1|alu_1|LessThan1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~43_cout\ = CARRY((\core1|rs_val_2_r\(21) & (\core1|rd_val_2_r\(21) & !\core1|alu_1|LessThan1~41_cout\)) # (!\core1|rs_val_2_r\(21) & ((\core1|rd_val_2_r\(21)) # (!\core1|alu_1|LessThan1~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|rd_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~41_cout\,
	cout => \core1|alu_1|LessThan1~43_cout\);

-- Location: LCCOMB_X18_Y3_N12
\core1|alu_1|LessThan1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~45_cout\ = CARRY((\core1|rs_val_2_r\(22) & ((!\core1|alu_1|LessThan1~43_cout\) # (!\core1|rd_val_2_r\(22)))) # (!\core1|rs_val_2_r\(22) & (!\core1|rd_val_2_r\(22) & !\core1|alu_1|LessThan1~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datab => \core1|rd_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~43_cout\,
	cout => \core1|alu_1|LessThan1~45_cout\);

-- Location: LCCOMB_X18_Y3_N14
\core1|alu_1|LessThan1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~47_cout\ = CARRY((\core1|rs_val_2_r\(23) & (\core1|rd_val_2_r\(23) & !\core1|alu_1|LessThan1~45_cout\)) # (!\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23)) # (!\core1|alu_1|LessThan1~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~45_cout\,
	cout => \core1|alu_1|LessThan1~47_cout\);

-- Location: LCCOMB_X18_Y3_N16
\core1|alu_1|LessThan1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~49_cout\ = CARRY((\core1|rd_val_2_r\(24) & (\core1|rs_val_2_r\(24) & !\core1|alu_1|LessThan1~47_cout\)) # (!\core1|rd_val_2_r\(24) & ((\core1|rs_val_2_r\(24)) # (!\core1|alu_1|LessThan1~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|rs_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~47_cout\,
	cout => \core1|alu_1|LessThan1~49_cout\);

-- Location: LCCOMB_X18_Y3_N18
\core1|alu_1|LessThan1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~51_cout\ = CARRY((\core1|rs_val_2_r\(25) & (\core1|rd_val_2_r\(25) & !\core1|alu_1|LessThan1~49_cout\)) # (!\core1|rs_val_2_r\(25) & ((\core1|rd_val_2_r\(25)) # (!\core1|alu_1|LessThan1~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|rd_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~49_cout\,
	cout => \core1|alu_1|LessThan1~51_cout\);

-- Location: LCCOMB_X18_Y3_N20
\core1|alu_1|LessThan1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~53_cout\ = CARRY((\core1|rs_val_2_r\(26) & ((!\core1|alu_1|LessThan1~51_cout\) # (!\core1|rd_val_2_r\(26)))) # (!\core1|rs_val_2_r\(26) & (!\core1|rd_val_2_r\(26) & !\core1|alu_1|LessThan1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datab => \core1|rd_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~51_cout\,
	cout => \core1|alu_1|LessThan1~53_cout\);

-- Location: LCCOMB_X18_Y3_N22
\core1|alu_1|LessThan1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~55_cout\ = CARRY((\core1|rd_val_2_r\(27) & ((!\core1|alu_1|LessThan1~53_cout\) # (!\core1|rs_val_2_r\(27)))) # (!\core1|rd_val_2_r\(27) & (!\core1|rs_val_2_r\(27) & !\core1|alu_1|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rs_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~53_cout\,
	cout => \core1|alu_1|LessThan1~55_cout\);

-- Location: LCCOMB_X18_Y3_N24
\core1|alu_1|LessThan1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~57_cout\ = CARRY((\core1|rs_val_2_r\(28) & ((!\core1|alu_1|LessThan1~55_cout\) # (!\core1|rd_val_2_r\(28)))) # (!\core1|rs_val_2_r\(28) & (!\core1|rd_val_2_r\(28) & !\core1|alu_1|LessThan1~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rd_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~55_cout\,
	cout => \core1|alu_1|LessThan1~57_cout\);

-- Location: LCCOMB_X18_Y3_N26
\core1|alu_1|LessThan1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~59_cout\ = CARRY((\core1|rd_val_2_r\(29) & ((!\core1|alu_1|LessThan1~57_cout\) # (!\core1|rs_val_2_r\(29)))) # (!\core1|rd_val_2_r\(29) & (!\core1|rs_val_2_r\(29) & !\core1|alu_1|LessThan1~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|rs_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~57_cout\,
	cout => \core1|alu_1|LessThan1~59_cout\);

-- Location: LCCOMB_X18_Y3_N28
\core1|alu_1|LessThan1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~61_cout\ = CARRY((\core1|rd_val_2_r\(30) & (\core1|rs_val_2_r\(30) & !\core1|alu_1|LessThan1~59_cout\)) # (!\core1|rd_val_2_r\(30) & ((\core1|rs_val_2_r\(30)) # (!\core1|alu_1|LessThan1~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rs_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~59_cout\,
	cout => \core1|alu_1|LessThan1~61_cout\);

-- Location: LCCOMB_X18_Y3_N30
\core1|alu_1|LessThan1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~62_combout\ = (\core1|rd_val_2_r\(31) & (\core1|alu_1|LessThan1~61_cout\ & \core1|rs_val_2_r\(31))) # (!\core1|rd_val_2_r\(31) & ((\core1|alu_1|LessThan1~61_cout\) # (\core1|rs_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(31),
	cin => \core1|alu_1|LessThan1~61_cout\,
	combout => \core1|alu_1|LessThan1~62_combout\);

-- Location: LCCOMB_X22_Y4_N10
\core1|alu_1|Selector31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~9_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Add0~0_combout\))) # (!\core1|instruction_2_r.opcode\(2) & (\core1|alu_1|LessThan1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|LessThan1~62_combout\,
	datad => \core1|alu_1|Add0~0_combout\,
	combout => \core1|alu_1|Selector31~9_combout\);

-- Location: LCCOMB_X22_Y4_N8
\core1|alu_1|Selector31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~10_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|alu_1|Selector31~8_combout\)) # (!\core1|instruction_2_r.opcode\(1) & ((!\core1|alu_1|Selector31~9_combout\))))) # 
-- (!\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Selector31~8_combout\,
	datad => \core1|alu_1|Selector31~9_combout\,
	combout => \core1|alu_1|Selector31~10_combout\);

-- Location: LCCOMB_X25_Y7_N14
\core1|alu_1|Selector31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~6_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(0)) # (!\core1|alu_1|Selector31~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector31~5_combout\,
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector31~6_combout\);

-- Location: LCCOMB_X16_Y7_N22
\core1|alu_1|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~27_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~19_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~20_combout\,
	datad => \core1|alu_1|ShiftRight1~19_combout\,
	combout => \core1|alu_1|ShiftRight0~27_combout\);

-- Location: LCCOMB_X16_Y7_N0
\core1|alu_1|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~26_combout\ = (\core1|alu_1|ShiftRight0~21_combout\ & (!\core1|alu_1|ShiftLeft0~8_combout\ & ((\core1|rd_val_2_r\(0))))) # (!\core1|alu_1|ShiftRight0~21_combout\ & ((\core1|alu_1|ShiftLeft0~8_combout\) # 
-- ((\core1|alu_1|ShiftRight1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftLeft0~8_combout\,
	datac => \core1|alu_1|ShiftRight1~18_combout\,
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight0~26_combout\);

-- Location: LCCOMB_X16_Y7_N20
\core1|alu_1|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~28_combout\ = (\core1|alu_1|ShiftLeft0~8_combout\ & ((\core1|alu_1|ShiftRight0~26_combout\ & ((\core1|alu_1|ShiftRight0~27_combout\))) # (!\core1|alu_1|ShiftRight0~26_combout\ & (\core1|rd_val_2_r\(1))))) # 
-- (!\core1|alu_1|ShiftLeft0~8_combout\ & (((\core1|alu_1|ShiftRight0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~8_combout\,
	datac => \core1|alu_1|ShiftRight0~27_combout\,
	datad => \core1|alu_1|ShiftRight0~26_combout\,
	combout => \core1|alu_1|ShiftRight0~28_combout\);

-- Location: LCCOMB_X16_Y7_N2
\core1|alu_1|ShiftRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~31_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~30_combout\) # ((\core1|alu_1|ShiftRight0~29_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~30_combout\,
	datac => \core1|alu_1|ShiftRight0~29_combout\,
	datad => \core1|alu_1|ShiftRight0~28_combout\,
	combout => \core1|alu_1|ShiftRight0~31_combout\);

-- Location: LCCOMB_X16_Y7_N12
\core1|alu_1|Selector31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~3_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~118_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~118_combout\,
	datad => \core1|alu_1|ShiftRight0~31_combout\,
	combout => \core1|alu_1|Selector31~3_combout\);

-- Location: LCCOMB_X16_Y7_N18
\core1|alu_1|Selector31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~4_combout\ = (\core1|alu_1|Selector31~3_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftLeft1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|Selector31~3_combout\,
	combout => \core1|alu_1|Selector31~4_combout\);

-- Location: LCCOMB_X22_Y4_N0
\core1|alu_1|Selector31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~7_combout\ = (!\core1|alu_1|Selector31~6_combout\ & ((\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~4_combout\))) # (!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector31~6_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|Selector31~4_combout\,
	combout => \core1|alu_1|Selector31~7_combout\);

-- Location: LCCOMB_X22_Y4_N26
\core1|alu_1|Selector31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~11_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|alu_1|Selector31~10_combout\)) # (!\core1|instruction_2_r.opcode\(2)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(2) & 
-- ((\core1|alu_1|Selector31~7_combout\))) # (!\core1|instruction_2_r.opcode\(2) & (!\core1|alu_1|Selector31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Selector31~10_combout\,
	datad => \core1|alu_1|Selector31~7_combout\,
	combout => \core1|alu_1|Selector31~11_combout\);

-- Location: LCCOMB_X20_Y4_N0
\core1|alu_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~1_cout\ = CARRY((!\core1|rd_val_2_r\(0) & \core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datad => VCC,
	cout => \core1|alu_1|LessThan0~1_cout\);

-- Location: LCCOMB_X20_Y4_N2
\core1|alu_1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~3_cout\ = CARRY((\core1|rd_val_2_r\(1) & ((!\core1|alu_1|LessThan0~1_cout\) # (!\core1|rs_val_2_r\(1)))) # (!\core1|rd_val_2_r\(1) & (!\core1|rs_val_2_r\(1) & !\core1|alu_1|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|rs_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~1_cout\,
	cout => \core1|alu_1|LessThan0~3_cout\);

-- Location: LCCOMB_X20_Y4_N4
\core1|alu_1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~5_cout\ = CARRY((\core1|rs_val_2_r\(2) & ((!\core1|alu_1|LessThan0~3_cout\) # (!\core1|rd_val_2_r\(2)))) # (!\core1|rs_val_2_r\(2) & (!\core1|rd_val_2_r\(2) & !\core1|alu_1|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~3_cout\,
	cout => \core1|alu_1|LessThan0~5_cout\);

-- Location: LCCOMB_X20_Y4_N6
\core1|alu_1|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~7_cout\ = CARRY((\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(3) & !\core1|alu_1|LessThan0~5_cout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|rd_val_2_r\(3)) # (!\core1|alu_1|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~5_cout\,
	cout => \core1|alu_1|LessThan0~7_cout\);

-- Location: LCCOMB_X20_Y4_N8
\core1|alu_1|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~9_cout\ = CARRY((\core1|rs_val_2_r\(4) & ((!\core1|alu_1|LessThan0~7_cout\) # (!\core1|rd_val_2_r\(4)))) # (!\core1|rs_val_2_r\(4) & (!\core1|rd_val_2_r\(4) & !\core1|alu_1|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rd_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~7_cout\,
	cout => \core1|alu_1|LessThan0~9_cout\);

-- Location: LCCOMB_X20_Y4_N10
\core1|alu_1|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~11_cout\ = CARRY((\core1|rd_val_2_r\(5) & ((!\core1|alu_1|LessThan0~9_cout\) # (!\core1|rs_val_2_r\(5)))) # (!\core1|rd_val_2_r\(5) & (!\core1|rs_val_2_r\(5) & !\core1|alu_1|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(5),
	datab => \core1|rs_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~9_cout\,
	cout => \core1|alu_1|LessThan0~11_cout\);

-- Location: LCCOMB_X20_Y4_N12
\core1|alu_1|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~13_cout\ = CARRY((\core1|rs_val_2_r\(6) & ((!\core1|alu_1|LessThan0~11_cout\) # (!\core1|rd_val_2_r\(6)))) # (!\core1|rs_val_2_r\(6) & (!\core1|rd_val_2_r\(6) & !\core1|alu_1|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|rd_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~11_cout\,
	cout => \core1|alu_1|LessThan0~13_cout\);

-- Location: LCCOMB_X20_Y4_N14
\core1|alu_1|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~15_cout\ = CARRY((\core1|rd_val_2_r\(7) & ((!\core1|alu_1|LessThan0~13_cout\) # (!\core1|rs_val_2_r\(7)))) # (!\core1|rd_val_2_r\(7) & (!\core1|rs_val_2_r\(7) & !\core1|alu_1|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~13_cout\,
	cout => \core1|alu_1|LessThan0~15_cout\);

-- Location: LCCOMB_X20_Y4_N16
\core1|alu_1|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~17_cout\ = CARRY((\core1|rd_val_2_r\(8) & (\core1|rs_val_2_r\(8) & !\core1|alu_1|LessThan0~15_cout\)) # (!\core1|rd_val_2_r\(8) & ((\core1|rs_val_2_r\(8)) # (!\core1|alu_1|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(8),
	datab => \core1|rs_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~15_cout\,
	cout => \core1|alu_1|LessThan0~17_cout\);

-- Location: LCCOMB_X20_Y4_N18
\core1|alu_1|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~19_cout\ = CARRY((\core1|rd_val_2_r\(9) & ((!\core1|alu_1|LessThan0~17_cout\) # (!\core1|rs_val_2_r\(9)))) # (!\core1|rd_val_2_r\(9) & (!\core1|rs_val_2_r\(9) & !\core1|alu_1|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rs_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~17_cout\,
	cout => \core1|alu_1|LessThan0~19_cout\);

-- Location: LCCOMB_X20_Y4_N20
\core1|alu_1|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~21_cout\ = CARRY((\core1|rs_val_2_r\(10) & ((!\core1|alu_1|LessThan0~19_cout\) # (!\core1|rd_val_2_r\(10)))) # (!\core1|rs_val_2_r\(10) & (!\core1|rd_val_2_r\(10) & !\core1|alu_1|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rd_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~19_cout\,
	cout => \core1|alu_1|LessThan0~21_cout\);

-- Location: LCCOMB_X20_Y4_N22
\core1|alu_1|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~23_cout\ = CARRY((\core1|rs_val_2_r\(11) & (\core1|rd_val_2_r\(11) & !\core1|alu_1|LessThan0~21_cout\)) # (!\core1|rs_val_2_r\(11) & ((\core1|rd_val_2_r\(11)) # (!\core1|alu_1|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datab => \core1|rd_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~21_cout\,
	cout => \core1|alu_1|LessThan0~23_cout\);

-- Location: LCCOMB_X20_Y4_N24
\core1|alu_1|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~25_cout\ = CARRY((\core1|rs_val_2_r\(12) & ((!\core1|alu_1|LessThan0~23_cout\) # (!\core1|rd_val_2_r\(12)))) # (!\core1|rs_val_2_r\(12) & (!\core1|rd_val_2_r\(12) & !\core1|alu_1|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(12),
	datab => \core1|rd_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~23_cout\,
	cout => \core1|alu_1|LessThan0~25_cout\);

-- Location: LCCOMB_X20_Y4_N26
\core1|alu_1|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~27_cout\ = CARRY((\core1|rs_val_2_r\(13) & (\core1|rd_val_2_r\(13) & !\core1|alu_1|LessThan0~25_cout\)) # (!\core1|rs_val_2_r\(13) & ((\core1|rd_val_2_r\(13)) # (!\core1|alu_1|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datab => \core1|rd_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~25_cout\,
	cout => \core1|alu_1|LessThan0~27_cout\);

-- Location: LCCOMB_X20_Y4_N28
\core1|alu_1|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~29_cout\ = CARRY((\core1|rs_val_2_r\(14) & ((!\core1|alu_1|LessThan0~27_cout\) # (!\core1|rd_val_2_r\(14)))) # (!\core1|rs_val_2_r\(14) & (!\core1|rd_val_2_r\(14) & !\core1|alu_1|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datab => \core1|rd_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~27_cout\,
	cout => \core1|alu_1|LessThan0~29_cout\);

-- Location: LCCOMB_X20_Y4_N30
\core1|alu_1|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~31_cout\ = CARRY((\core1|rs_val_2_r\(15) & (\core1|rd_val_2_r\(15) & !\core1|alu_1|LessThan0~29_cout\)) # (!\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15)) # (!\core1|alu_1|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datab => \core1|rd_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~29_cout\,
	cout => \core1|alu_1|LessThan0~31_cout\);

-- Location: LCCOMB_X20_Y3_N0
\core1|alu_1|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~33_cout\ = CARRY((\core1|rd_val_2_r\(16) & (\core1|rs_val_2_r\(16) & !\core1|alu_1|LessThan0~31_cout\)) # (!\core1|rd_val_2_r\(16) & ((\core1|rs_val_2_r\(16)) # (!\core1|alu_1|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~31_cout\,
	cout => \core1|alu_1|LessThan0~33_cout\);

-- Location: LCCOMB_X20_Y3_N2
\core1|alu_1|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~35_cout\ = CARRY((\core1|rd_val_2_r\(17) & ((!\core1|alu_1|LessThan0~33_cout\) # (!\core1|rs_val_2_r\(17)))) # (!\core1|rd_val_2_r\(17) & (!\core1|rs_val_2_r\(17) & !\core1|alu_1|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(17),
	datab => \core1|rs_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~33_cout\,
	cout => \core1|alu_1|LessThan0~35_cout\);

-- Location: LCCOMB_X20_Y3_N4
\core1|alu_1|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~37_cout\ = CARRY((\core1|rs_val_2_r\(18) & ((!\core1|alu_1|LessThan0~35_cout\) # (!\core1|rd_val_2_r\(18)))) # (!\core1|rs_val_2_r\(18) & (!\core1|rd_val_2_r\(18) & !\core1|alu_1|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|rd_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~35_cout\,
	cout => \core1|alu_1|LessThan0~37_cout\);

-- Location: LCCOMB_X20_Y3_N6
\core1|alu_1|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~39_cout\ = CARRY((\core1|rs_val_2_r\(19) & (\core1|rd_val_2_r\(19) & !\core1|alu_1|LessThan0~37_cout\)) # (!\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19)) # (!\core1|alu_1|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rd_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~37_cout\,
	cout => \core1|alu_1|LessThan0~39_cout\);

-- Location: LCCOMB_X20_Y3_N8
\core1|alu_1|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~41_cout\ = CARRY((\core1|rs_val_2_r\(20) & ((!\core1|alu_1|LessThan0~39_cout\) # (!\core1|rd_val_2_r\(20)))) # (!\core1|rs_val_2_r\(20) & (!\core1|rd_val_2_r\(20) & !\core1|alu_1|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rd_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~39_cout\,
	cout => \core1|alu_1|LessThan0~41_cout\);

-- Location: LCCOMB_X20_Y3_N10
\core1|alu_1|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~43_cout\ = CARRY((\core1|rd_val_2_r\(21) & ((!\core1|alu_1|LessThan0~41_cout\) # (!\core1|rs_val_2_r\(21)))) # (!\core1|rd_val_2_r\(21) & (!\core1|rs_val_2_r\(21) & !\core1|alu_1|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rs_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~41_cout\,
	cout => \core1|alu_1|LessThan0~43_cout\);

-- Location: LCCOMB_X20_Y3_N12
\core1|alu_1|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~45_cout\ = CARRY((\core1|rd_val_2_r\(22) & (\core1|rs_val_2_r\(22) & !\core1|alu_1|LessThan0~43_cout\)) # (!\core1|rd_val_2_r\(22) & ((\core1|rs_val_2_r\(22)) # (!\core1|alu_1|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datab => \core1|rs_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~43_cout\,
	cout => \core1|alu_1|LessThan0~45_cout\);

-- Location: LCCOMB_X20_Y3_N14
\core1|alu_1|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~47_cout\ = CARRY((\core1|rs_val_2_r\(23) & (\core1|rd_val_2_r\(23) & !\core1|alu_1|LessThan0~45_cout\)) # (!\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23)) # (!\core1|alu_1|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~45_cout\,
	cout => \core1|alu_1|LessThan0~47_cout\);

-- Location: LCCOMB_X20_Y3_N16
\core1|alu_1|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~49_cout\ = CARRY((\core1|rd_val_2_r\(24) & (\core1|rs_val_2_r\(24) & !\core1|alu_1|LessThan0~47_cout\)) # (!\core1|rd_val_2_r\(24) & ((\core1|rs_val_2_r\(24)) # (!\core1|alu_1|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|rs_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~47_cout\,
	cout => \core1|alu_1|LessThan0~49_cout\);

-- Location: LCCOMB_X20_Y3_N18
\core1|alu_1|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~51_cout\ = CARRY((\core1|rs_val_2_r\(25) & (\core1|rd_val_2_r\(25) & !\core1|alu_1|LessThan0~49_cout\)) # (!\core1|rs_val_2_r\(25) & ((\core1|rd_val_2_r\(25)) # (!\core1|alu_1|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|rd_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~49_cout\,
	cout => \core1|alu_1|LessThan0~51_cout\);

-- Location: LCCOMB_X20_Y3_N20
\core1|alu_1|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~53_cout\ = CARRY((\core1|rd_val_2_r\(26) & (\core1|rs_val_2_r\(26) & !\core1|alu_1|LessThan0~51_cout\)) # (!\core1|rd_val_2_r\(26) & ((\core1|rs_val_2_r\(26)) # (!\core1|alu_1|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datab => \core1|rs_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~51_cout\,
	cout => \core1|alu_1|LessThan0~53_cout\);

-- Location: LCCOMB_X20_Y3_N22
\core1|alu_1|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~55_cout\ = CARRY((\core1|rd_val_2_r\(27) & ((!\core1|alu_1|LessThan0~53_cout\) # (!\core1|rs_val_2_r\(27)))) # (!\core1|rd_val_2_r\(27) & (!\core1|rs_val_2_r\(27) & !\core1|alu_1|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rs_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~53_cout\,
	cout => \core1|alu_1|LessThan0~55_cout\);

-- Location: LCCOMB_X20_Y3_N24
\core1|alu_1|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~57_cout\ = CARRY((\core1|rd_val_2_r\(28) & (\core1|rs_val_2_r\(28) & !\core1|alu_1|LessThan0~55_cout\)) # (!\core1|rd_val_2_r\(28) & ((\core1|rs_val_2_r\(28)) # (!\core1|alu_1|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|rs_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~55_cout\,
	cout => \core1|alu_1|LessThan0~57_cout\);

-- Location: LCCOMB_X20_Y3_N26
\core1|alu_1|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~59_cout\ = CARRY((\core1|rs_val_2_r\(29) & (\core1|rd_val_2_r\(29) & !\core1|alu_1|LessThan0~57_cout\)) # (!\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29)) # (!\core1|alu_1|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datab => \core1|rd_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~57_cout\,
	cout => \core1|alu_1|LessThan0~59_cout\);

-- Location: LCCOMB_X20_Y3_N28
\core1|alu_1|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~61_cout\ = CARRY((\core1|rd_val_2_r\(30) & (\core1|rs_val_2_r\(30) & !\core1|alu_1|LessThan0~59_cout\)) # (!\core1|rd_val_2_r\(30) & ((\core1|rs_val_2_r\(30)) # (!\core1|alu_1|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rs_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~59_cout\,
	cout => \core1|alu_1|LessThan0~61_cout\);

-- Location: LCCOMB_X20_Y3_N30
\core1|alu_1|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~62_combout\ = (\core1|rd_val_2_r\(31) & ((\core1|alu_1|LessThan0~61_cout\) # (!\core1|rs_val_2_r\(31)))) # (!\core1|rd_val_2_r\(31) & (\core1|alu_1|LessThan0~61_cout\ & !\core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(31),
	cin => \core1|alu_1|LessThan0~61_cout\,
	combout => \core1|alu_1|LessThan0~62_combout\);

-- Location: LCCOMB_X22_Y4_N30
\core1|alu_1|Selector31~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~18_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|alu_1|Selector31~7_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0)) # ((\core1|alu_1|LessThan0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|LessThan0~62_combout\,
	datad => \core1|alu_1|Selector31~7_combout\,
	combout => \core1|alu_1|Selector31~18_combout\);

-- Location: LCCOMB_X15_Y4_N20
\core1|alu_1|Selector31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~14_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(0)) # (\core1|rs_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector31~14_combout\);

-- Location: LCCOMB_X16_Y7_N28
\core1|alu_1|ShiftRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~32_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~118_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~118_combout\,
	datad => \core1|alu_1|ShiftRight0~31_combout\,
	combout => \core1|alu_1|ShiftRight0~32_combout\);

-- Location: LCCOMB_X22_Y4_N24
\core1|alu_1|Selector31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~15_combout\ = (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~14_combout\) # ((!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~14_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftRight0~32_combout\,
	combout => \core1|alu_1|Selector31~15_combout\);

-- Location: LCCOMB_X22_Y4_N14
\core1|alu_1|Selector31~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~16_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(0) & !\core1|instruction_2_r.opcode\(1))) # (!\core1|rs_val_2_r\(0) & (!\core1|rd_val_2_r\(0) & \core1|instruction_2_r.opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector31~16_combout\);

-- Location: LCCOMB_X22_Y4_N28
\core1|alu_1|Selector31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~12_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|instruction_2_r.opcode\(0)) # (\core1|alu_1|ShiftLeft0~9_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|alu_1|Add0~0_combout\ & 
-- (!\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~0_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftLeft0~9_combout\,
	combout => \core1|alu_1|Selector31~12_combout\);

-- Location: LCCOMB_X22_Y4_N2
\core1|alu_1|Selector31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~13_combout\ = (\core1|alu_1|Selector31~12_combout\ & (((\core1|alu_1|ShiftRight0~32_combout\) # (!\core1|instruction_2_r.opcode\(0))))) # (!\core1|alu_1|Selector31~12_combout\ & (\core1|alu_1|Add1~0_combout\ & 
-- (\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~0_combout\,
	datab => \core1|alu_1|Selector31~12_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftRight0~32_combout\,
	combout => \core1|alu_1|Selector31~13_combout\);

-- Location: LCCOMB_X22_Y4_N16
\core1|alu_1|Selector31~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~17_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Selector31~15_combout\) # ((\core1|alu_1|Selector31~16_combout\)))) # (!\core1|instruction_2_r.opcode\(2) & (((\core1|alu_1|Selector31~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|alu_1|Selector31~15_combout\,
	datac => \core1|alu_1|Selector31~16_combout\,
	datad => \core1|alu_1|Selector31~13_combout\,
	combout => \core1|alu_1|Selector31~17_combout\);

-- Location: LCCOMB_X22_Y4_N20
\core1|alu_1|Selector31~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~19_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(2)) # ((\core1|alu_1|Selector31~18_combout\)))) # (!\core1|instruction_2_r.opcode\(3) & (((\core1|alu_1|Selector31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Selector31~18_combout\,
	datad => \core1|alu_1|Selector31~17_combout\,
	combout => \core1|alu_1|Selector31~19_combout\);

-- Location: LCCOMB_X22_Y4_N22
\core1|alu_1|Selector31~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~27_combout\ = (\core1|instruction_2_r.opcode\(4) & (\core1|alu_1|Selector31~26_combout\)) # (!\core1|instruction_2_r.opcode\(4) & (\core1|alu_1|Selector31~19_combout\ & ((\core1|alu_1|Selector31~26_combout\) # 
-- (\core1|alu_1|Selector31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datab => \core1|alu_1|Selector31~26_combout\,
	datac => \core1|alu_1|Selector31~11_combout\,
	datad => \core1|alu_1|Selector31~19_combout\,
	combout => \core1|alu_1|Selector31~27_combout\);

-- Location: LCCOMB_X22_Y4_N4
\core1|rf_wd[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[0]~39_combout\ = (\core1|rf_wd[0]~38_combout\ & (((\core1|alu_1|Selector31~27_combout\) # (\core1|rf_wd[6]~36_combout\)))) # (!\core1|rf_wd[0]~38_combout\ & (\core1|Add2~0_combout\ & ((!\core1|rf_wd[6]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~0_combout\,
	datab => \core1|rf_wd[0]~38_combout\,
	datac => \core1|alu_1|Selector31~27_combout\,
	datad => \core1|rf_wd[6]~36_combout\,
	combout => \core1|rf_wd[0]~39_combout\);

-- Location: LCCOMB_X19_Y9_N6
\core1|rd_val_2_r[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[7]~7_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(20))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(20),
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a7\,
	datad => \core1|rf|RF~7_combout\,
	combout => \core1|rd_val_2_r[7]~7_combout\);

-- Location: FF_X19_Y9_N7
\core1|rd_val_2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[7]~7_combout\,
	asdata => \core1|rf_wd[7]~53_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(7));

-- Location: LCCOMB_X22_Y12_N8
\core1|alu_1|ShiftLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~30_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~29_combout\) # ((\core1|alu_1|ShiftLeft0~16_combout\ & \core1|rs_val_2_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~16_combout\,
	datab => \core1|alu_1|ShiftLeft0~29_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~20_combout\,
	combout => \core1|alu_1|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X19_Y9_N24
\core1|alu_1|ShiftRight0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~100_combout\ = (\core1|alu_1|ShiftRight0~34_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~31_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~25_combout\,
	datac => \core1|alu_1|ShiftRight1~31_combout\,
	datad => \core1|alu_1|ShiftRight0~34_combout\,
	combout => \core1|alu_1|ShiftRight0~100_combout\);

-- Location: LCCOMB_X19_Y9_N26
\core1|alu_1|ShiftRight0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~99_combout\ = (\core1|alu_1|ShiftLeft0~12_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~30_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~12_combout\,
	datab => \core1|alu_1|ShiftRight1~28_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~30_combout\,
	combout => \core1|alu_1|ShiftRight0~99_combout\);

-- Location: LCCOMB_X20_Y9_N4
\core1|alu_1|ShiftRight0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~103_combout\ = (\core1|alu_1|ShiftRight0~100_combout\) # ((\core1|alu_1|ShiftRight0~99_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~100_combout\,
	datac => \core1|alu_1|ShiftRight0~99_combout\,
	datad => \core1|alu_1|ShiftRight0~102_combout\,
	combout => \core1|alu_1|ShiftRight0~103_combout\);

-- Location: LCCOMB_X19_Y6_N14
\core1|alu_1|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~2_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector23~2_combout\) # (\core1|alu_1|ShiftRight0~103_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Add0~14_combout\ & 
-- (!\core1|alu_1|Selector23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~14_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|ShiftRight0~103_combout\,
	combout => \core1|alu_1|Selector24~2_combout\);

-- Location: LCCOMB_X19_Y6_N30
\core1|alu_1|Selector24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~3_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector24~2_combout\ & ((\core1|alu_1|ShiftRight0~106_combout\))) # (!\core1|alu_1|Selector24~2_combout\ & (\core1|alu_1|ShiftLeft0~30_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~30_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|Selector24~2_combout\,
	datad => \core1|alu_1|ShiftRight0~106_combout\,
	combout => \core1|alu_1|Selector24~3_combout\);

-- Location: LCCOMB_X23_Y5_N4
\core1|alu_1|result_o~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~50_combout\ = \core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datac => \core1|rs_val_2_r\(17),
	datad => \core1|rs_val_2_r\(24),
	combout => \core1|alu_1|result_o~50_combout\);

-- Location: LCCOMB_X22_Y11_N20
\core1|alu_1|ShiftRight2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~93_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & (!\core1|alu_1|Selector31~2_combout\)) # (!\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftRight2~112_combout\)) # 
-- (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftRight2~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~75_combout\,
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftRight2~112_combout\,
	datad => \core1|alu_1|ShiftRight2~119_combout\,
	combout => \core1|alu_1|ShiftRight2~93_combout\);

-- Location: LCCOMB_X22_Y11_N28
\core1|alu_1|ShiftRight2~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~97_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|ShiftRight2~93_combout\ & ((\core1|alu_1|ShiftRight2~96_combout\))) # (!\core1|alu_1|ShiftRight2~93_combout\ & (\core1|alu_1|ShiftRight2~113_combout\)))) # 
-- (!\core1|alu_1|ShiftRight2~75_combout\ & (((\core1|alu_1|ShiftRight2~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~75_combout\,
	datab => \core1|alu_1|ShiftRight2~113_combout\,
	datac => \core1|alu_1|ShiftRight2~96_combout\,
	datad => \core1|alu_1|ShiftRight2~93_combout\,
	combout => \core1|alu_1|ShiftRight2~97_combout\);

-- Location: LCCOMB_X23_Y5_N14
\core1|alu_1|result_o~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~193_combout\ = (\core1|alu_1|ShiftRight2~97_combout\) # ((!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~31_combout\,
	datad => \core1|alu_1|ShiftRight2~97_combout\,
	combout => \core1|alu_1|result_o~193_combout\);

-- Location: LCCOMB_X22_Y5_N24
\core1|alu_1|result_o~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~51_combout\ = \core1|rs_val_2_r\(14) $ (\core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datac => \core1|rs_val_2_r\(10),
	datad => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~51_combout\);

-- Location: LCCOMB_X22_Y5_N22
\core1|alu_1|result_o~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~52_combout\ = \core1|rd_val_2_r\(7) $ (\core1|rs_val_2_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datad => \core1|rs_val_2_r\(7),
	combout => \core1|alu_1|result_o~52_combout\);

-- Location: LCCOMB_X20_Y9_N18
\core1|alu_1|result_o~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~53_combout\ = (\core1|rs_val_2_r\(4) & (((\core1|alu_1|ShiftRight1~58_combout\)))) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~99_combout\) # ((\core1|alu_1|ShiftRight0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~99_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~58_combout\,
	datad => \core1|alu_1|ShiftRight0~100_combout\,
	combout => \core1|alu_1|result_o~53_combout\);

-- Location: LCCOMB_X20_Y9_N8
\core1|alu_1|result_o~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~54_combout\ = (\core1|rs_val_2_r\(4) & (((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~105_combout\)))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~102_combout\ & (\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~102_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~105_combout\,
	combout => \core1|alu_1|result_o~54_combout\);

-- Location: LCCOMB_X20_Y9_N2
\core1|alu_1|result_o~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~55_combout\ = (\core1|alu_1|result_o~53_combout\) # ((\core1|alu_1|result_o~54_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftLeft1~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datab => \core1|alu_1|result_o~53_combout\,
	datac => \core1|alu_1|result_o~54_combout\,
	datad => \core1|alu_1|ShiftLeft1~55_combout\,
	combout => \core1|alu_1|result_o~55_combout\);

-- Location: LCCOMB_X22_Y5_N12
\core1|alu_1|Selector24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(7)) # (\core1|rs_val_2_r\(7)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(7) & (\core1|rs_val_2_r\(7) 
-- & \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector24~4_combout\);

-- Location: LCCOMB_X20_Y9_N28
\core1|alu_1|ShiftRight1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~59_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~58_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~58_combout\,
	datad => \core1|alu_1|ShiftRight0~105_combout\,
	combout => \core1|alu_1|ShiftRight1~59_combout\);

-- Location: LCCOMB_X20_Y9_N26
\core1|alu_1|ShiftRight1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~60_combout\ = (\core1|alu_1|ShiftRight1~59_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~103_combout\,
	datad => \core1|alu_1|ShiftRight1~59_combout\,
	combout => \core1|alu_1|ShiftRight1~60_combout\);

-- Location: LCCOMB_X22_Y5_N18
\core1|alu_1|Selector24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~10_combout\ = (\core1|alu_1|Selector24~4_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|ShiftRight1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector24~4_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|ShiftRight1~60_combout\,
	combout => \core1|alu_1|Selector24~10_combout\);

-- Location: LCCOMB_X22_Y5_N10
\core1|alu_1|Selector24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~5_combout\ = (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~55_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (((\core1|alu_1|Selector24~10_combout\)) # 
-- (!\core1|alu_1|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|result_o~55_combout\,
	datad => \core1|alu_1|Selector24~10_combout\,
	combout => \core1|alu_1|Selector24~5_combout\);

-- Location: LCCOMB_X22_Y5_N16
\core1|alu_1|Selector24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~6_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector24~5_combout\ & ((\core1|alu_1|result_o~52_combout\))) # (!\core1|alu_1|Selector24~5_combout\ & (\core1|alu_1|result_o~51_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~51_combout\,
	datac => \core1|alu_1|result_o~52_combout\,
	datad => \core1|alu_1|Selector24~5_combout\,
	combout => \core1|alu_1|Selector24~6_combout\);

-- Location: LCCOMB_X22_Y5_N14
\core1|alu_1|Selector24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~7_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|alu_1|Selector23~7_combout\ & (\core1|rd_val_2_r\(7)))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|alu_1|Selector24~6_combout\)) # 
-- (!\core1|alu_1|Selector23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|alu_1|Selector24~6_combout\,
	combout => \core1|alu_1|Selector24~7_combout\);

-- Location: LCCOMB_X23_Y5_N10
\core1|alu_1|Selector24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector24~7_combout\ & (\core1|alu_1|result_o~50_combout\)) # (!\core1|alu_1|Selector24~7_combout\ & ((\core1|alu_1|result_o~193_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~50_combout\,
	datac => \core1|alu_1|result_o~193_combout\,
	datad => \core1|alu_1|Selector24~7_combout\,
	combout => \core1|alu_1|Selector24~8_combout\);

-- Location: LCCOMB_X23_Y5_N20
\core1|alu_1|Selector24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~9_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(7))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|alu_1|Selector24~8_combout\))))) # 
-- (!\core1|alu_1|Selector23~10_combout\ & (\core1|alu_1|Selector23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~10_combout\,
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|rs_val_2_r\(7),
	datad => \core1|alu_1|Selector24~8_combout\,
	combout => \core1|alu_1|Selector24~9_combout\);

-- Location: LCCOMB_X23_Y5_N2
\core1|alu_1|Selector24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector24~9_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector24~9_combout\ & (\core1|alu_1|Add1~14_combout\)) # 
-- (!\core1|alu_1|Selector24~9_combout\ & ((\core1|alu_1|Selector24~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~14_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Selector24~3_combout\,
	datad => \core1|alu_1|Selector24~9_combout\,
	combout => \core1|alu_1|Selector24~combout\);

-- Location: LCCOMB_X23_Y5_N6
\core1|PC_n[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[7]~17_combout\ = (\core1|PC_n[5]~1_combout\ & ((\core1|PC_n[7]~16_combout\ & ((\core1|alu_1|Selector24~combout\))) # (!\core1|PC_n[7]~16_combout\ & (\core1|pc_plus1[7]~14_combout\)))) # (!\core1|PC_n[5]~1_combout\ & 
-- (((\core1|PC_n[7]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~1_combout\,
	datab => \core1|pc_plus1[7]~14_combout\,
	datac => \core1|PC_n[7]~16_combout\,
	datad => \core1|alu_1|Selector24~combout\,
	combout => \core1|PC_n[7]~17_combout\);

-- Location: LCCOMB_X23_Y5_N12
\core1|PC_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~9_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(7)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[7]~17_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(7),
	datad => \core1|PC_n[7]~17_combout\,
	combout => \core1|PC_r~9_combout\);

-- Location: FF_X23_Y5_N13
\core1|PC_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(7));

-- Location: LCCOMB_X23_Y5_N0
\core1|imem_addr[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[7]~16_combout\ = (\core1|PC_r\(7) & ((\core1|imem_addr[0]~1_combout\) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[7]~17_combout\)))) # (!\core1|PC_r\(7) & (((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(7),
	datab => \core1|imem_addr[0]~1_combout\,
	datac => \core1|imem_addr[0]~0_combout\,
	datad => \core1|PC_n[7]~17_combout\,
	combout => \core1|imem_addr[7]~16_combout\);

-- Location: LCCOMB_X23_Y5_N26
\core1|imem_addr[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[7]~17_combout\ = (\core1|imem_addr[7]~16_combout\) # ((\net_packet_flat_i[39]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[39]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[7]~16_combout\,
	combout => \core1|imem_addr[7]~17_combout\);

-- Location: LCCOMB_X27_Y6_N0
\core1|instruction_1_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~18_combout\ = (\core1|stall~3_combout\ & (\core1|instruction_1_r.rd\(0))) # (!\core1|stall~3_combout\ & (((!\core1|always2~4_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(0),
	datab => \core1|always2~4_combout\,
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9),
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_1_r~18_combout\);

-- Location: LCCOMB_X27_Y6_N26
\core1|instruction_1_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~19_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r~18_combout\,
	combout => \core1|instruction_1_r~19_combout\);

-- Location: FF_X27_Y6_N27
\core1|instruction_1_r.rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(0));

-- Location: LCCOMB_X27_Y6_N14
\core1|rd_addr_2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~1_combout\ = (\core1|instruction_1_r.rd\(0) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(0),
	datac => \n_reset~input_o\,
	combout => \core1|rd_addr_2_r~1_combout\);

-- Location: FF_X27_Y6_N15
\core1|rd_addr_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~1_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(0));

-- Location: LCCOMB_X27_Y6_N16
\core1|w_addr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[0]~1_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[32]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|rd_addr_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \net_packet_flat_i[32]~input_o\,
	datac => \core1|rd_addr_2_r\(0),
	combout => \core1|w_addr[0]~1_combout\);

-- Location: FF_X27_Y6_N11
\core1|rf|RF_rtl_1_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(1));

-- Location: LCCOMB_X27_Y6_N8
\core1|rf|RF_rtl_1_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_1_bypass[2]~feeder_combout\ = \core1|instruction_1_r~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_1_r~19_combout\,
	combout => \core1|rf|RF_rtl_1_bypass[2]~feeder_combout\);

-- Location: FF_X27_Y6_N9
\core1|rf|RF_rtl_1_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_1_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(2));

-- Location: FF_X27_Y6_N31
\core1|rf|RF_rtl_1_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(4));

-- Location: LCCOMB_X27_Y6_N24
\core1|rf|RF_rtl_1_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_1_bypass[3]~feeder_combout\ = \core1|w_addr[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|w_addr[1]~0_combout\,
	combout => \core1|rf|RF_rtl_1_bypass[3]~feeder_combout\);

-- Location: FF_X27_Y6_N25
\core1|rf|RF_rtl_1_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_1_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(3));

-- Location: LCCOMB_X27_Y6_N30
\core1|rf|RF~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~4_combout\ = (\core1|rf|RF_rtl_1_bypass\(1) & (\core1|rf|RF_rtl_1_bypass\(2) & (\core1|rf|RF_rtl_1_bypass\(4) $ (!\core1|rf|RF_rtl_1_bypass\(3))))) # (!\core1|rf|RF_rtl_1_bypass\(1) & (!\core1|rf|RF_rtl_1_bypass\(2) & 
-- (\core1|rf|RF_rtl_1_bypass\(4) $ (!\core1|rf|RF_rtl_1_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(1),
	datab => \core1|rf|RF_rtl_1_bypass\(2),
	datac => \core1|rf|RF_rtl_1_bypass\(4),
	datad => \core1|rf|RF_rtl_1_bypass\(3),
	combout => \core1|rf|RF~4_combout\);

-- Location: FF_X26_Y6_N11
\core1|rf|RF_rtl_1_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[3]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(7));

-- Location: FF_X26_Y6_N27
\core1|rf|RF_rtl_1_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|w_addr[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(5));

-- Location: FF_X26_Y6_N17
\core1|rf|RF_rtl_1_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(8));

-- Location: FF_X26_Y6_N7
\core1|rf|RF_rtl_1_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(6));

-- Location: LCCOMB_X26_Y6_N16
\core1|rf|RF~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~5_combout\ = (\core1|rf|RF_rtl_1_bypass\(7) & (\core1|rf|RF_rtl_1_bypass\(8) & (\core1|rf|RF_rtl_1_bypass\(5) $ (!\core1|rf|RF_rtl_1_bypass\(6))))) # (!\core1|rf|RF_rtl_1_bypass\(7) & (!\core1|rf|RF_rtl_1_bypass\(8) & 
-- (\core1|rf|RF_rtl_1_bypass\(5) $ (!\core1|rf|RF_rtl_1_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(7),
	datab => \core1|rf|RF_rtl_1_bypass\(5),
	datac => \core1|rf|RF_rtl_1_bypass\(8),
	datad => \core1|rf|RF_rtl_1_bypass\(6),
	combout => \core1|rf|RF~5_combout\);

-- Location: FF_X26_Y6_N19
\core1|rf|RF_rtl_1_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|w_addr[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(11));

-- Location: FF_X26_Y6_N3
\core1|rf|RF_rtl_1_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(9));

-- Location: FF_X26_Y6_N13
\core1|rf|RF_rtl_1_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(10));

-- Location: LCCOMB_X26_Y7_N8
\core1|rf|RF_rtl_1_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_1_bypass[0]~feeder_combout\ = \core1|rf_wen~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wen~combout\,
	combout => \core1|rf|RF_rtl_1_bypass[0]~feeder_combout\);

-- Location: FF_X26_Y7_N9
\core1|rf|RF_rtl_1_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_1_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(0));

-- Location: LCCOMB_X26_Y6_N12
\core1|rf|RF~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~6_combout\ = (!\core1|rf|RF_rtl_1_bypass\(11) & (\core1|rf|RF_rtl_1_bypass\(0) & (\core1|rf|RF_rtl_1_bypass\(9) $ (!\core1|rf|RF_rtl_1_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(11),
	datab => \core1|rf|RF_rtl_1_bypass\(9),
	datac => \core1|rf|RF_rtl_1_bypass\(10),
	datad => \core1|rf|RF_rtl_1_bypass\(0),
	combout => \core1|rf|RF~6_combout\);

-- Location: LCCOMB_X26_Y6_N10
\core1|rf|RF~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~7_combout\ = (\core1|rf|RF~4_combout\ & (\core1|rf|RF~5_combout\ & \core1|rf|RF~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~4_combout\,
	datab => \core1|rf|RF~5_combout\,
	datad => \core1|rf|RF~6_combout\,
	combout => \core1|rf|RF~7_combout\);

-- Location: FF_X21_Y7_N31
\core1|rf|RF_rtl_1_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[6]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(19));

-- Location: LCCOMB_X19_Y9_N28
\core1|rd_val_2_r[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[6]~6_combout\ = (\core1|rf|RF~7_combout\ & (\core1|rf|RF_rtl_1_bypass\(19))) # (!\core1|rf|RF~7_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|rf|RF_rtl_1_bypass\(19),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a6\,
	combout => \core1|rd_val_2_r[6]~6_combout\);

-- Location: FF_X19_Y9_N29
\core1|rd_val_2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r[6]~6_combout\,
	asdata => \core1|rf_wd[6]~51_combout\,
	sclr => \core1|rd_val_2_r[21]~33_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(6));

-- Location: LCCOMB_X15_Y7_N14
\core1|alu_1|ShiftRight0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~89_combout\ = (\core1|alu_1|ShiftRight0~34_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~22_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight0~34_combout\,
	datac => \core1|alu_1|ShiftRight1~19_combout\,
	datad => \core1|alu_1|ShiftRight1~22_combout\,
	combout => \core1|alu_1|ShiftRight0~89_combout\);

-- Location: LCCOMB_X19_Y11_N14
\core1|alu_1|ShiftRight0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~88_combout\ = (\core1|alu_1|ShiftLeft0~12_combout\ & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~24_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~24_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~12_combout\,
	datad => \core1|alu_1|ShiftRight1~21_combout\,
	combout => \core1|alu_1|ShiftRight0~88_combout\);

-- Location: LCCOMB_X14_Y7_N30
\core1|alu_1|ShiftRight0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~93_combout\ = (\core1|alu_1|ShiftRight0~89_combout\) # ((\core1|alu_1|ShiftRight0~88_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~89_combout\,
	datac => \core1|alu_1|ShiftRight0~88_combout\,
	datad => \core1|alu_1|ShiftRight0~92_combout\,
	combout => \core1|alu_1|ShiftRight0~93_combout\);

-- Location: LCCOMB_X20_Y7_N10
\core1|alu_1|ShiftLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~26_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~25_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~25_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~20_combout\,
	datad => \core1|alu_1|ShiftLeft0~14_combout\,
	combout => \core1|alu_1|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X16_Y6_N28
\core1|alu_1|Selector25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~2_combout\ = (\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|ShiftLeft0~26_combout\) # (\core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector23~2_combout\ & (\core1|alu_1|Add0~12_combout\ & 
-- ((!\core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~12_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~26_combout\,
	datad => \core1|alu_1|WideNor11~1_combout\,
	combout => \core1|alu_1|Selector25~2_combout\);

-- Location: LCCOMB_X16_Y6_N24
\core1|alu_1|Selector25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~3_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector25~2_combout\ & (\core1|alu_1|ShiftRight0~97_combout\)) # (!\core1|alu_1|Selector25~2_combout\ & ((\core1|alu_1|ShiftRight0~93_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~97_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftRight0~93_combout\,
	datad => \core1|alu_1|Selector25~2_combout\,
	combout => \core1|alu_1|Selector25~3_combout\);

-- Location: LCCOMB_X11_Y7_N26
\core1|alu_1|result_o~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~46_combout\ = \core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datac => \core1|rs_val_2_r\(16),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~46_combout\);

-- Location: LCCOMB_X7_Y7_N14
\core1|alu_1|result_o~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~48_combout\ = \core1|rd_val_2_r\(6) $ (\core1|rs_val_2_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(6),
	datad => \core1|rs_val_2_r\(6),
	combout => \core1|alu_1|result_o~48_combout\);

-- Location: LCCOMB_X14_Y10_N12
\core1|alu_1|result_o~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~47_combout\ = \core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datac => \core1|rs_val_2_r\(24),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|result_o~47_combout\);

-- Location: LCCOMB_X14_Y7_N6
\core1|alu_1|ShiftRight1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~56_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~12_combout\ & (\core1|alu_1|ShiftRight0~21_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~12_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~21_combout\,
	datad => \core1|alu_1|ShiftRight0~98_combout\,
	combout => \core1|alu_1|ShiftRight1~56_combout\);

-- Location: LCCOMB_X14_Y7_N24
\core1|alu_1|ShiftRight1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~57_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~56_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~93_combout\,
	datad => \core1|alu_1|ShiftRight1~56_combout\,
	combout => \core1|alu_1|ShiftRight1~57_combout\);

-- Location: LCCOMB_X14_Y7_N26
\core1|alu_1|result_o~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~49_combout\ = (\core1|alu_1|ShiftRight1~57_combout\) # ((\core1|alu_1|ShiftLeft1~53_combout\ & \core1|alu_1|Selector31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~53_combout\,
	datac => \core1|alu_1|Selector31~2_combout\,
	datad => \core1|alu_1|ShiftRight1~57_combout\,
	combout => \core1|alu_1|result_o~49_combout\);

-- Location: LCCOMB_X14_Y7_N4
\core1|alu_1|Selector25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(6)) # (\core1|rd_val_2_r\(6)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(6) & (\core1|rd_val_2_r\(6) 
-- & \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector25~4_combout\);

-- Location: LCCOMB_X14_Y7_N10
\core1|alu_1|Selector25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~10_combout\ = (\core1|alu_1|Selector25~4_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|ShiftRight1~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector25~4_combout\,
	datad => \core1|alu_1|ShiftRight1~57_combout\,
	combout => \core1|alu_1|Selector25~10_combout\);

-- Location: LCCOMB_X14_Y7_N2
\core1|alu_1|Selector25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~5_combout\ = (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~49_combout\))) # (!\core1|alu_1|Selector23~6_combout\ & (((\core1|alu_1|Selector25~10_combout\)) # 
-- (!\core1|alu_1|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|result_o~49_combout\,
	datad => \core1|alu_1|Selector25~10_combout\,
	combout => \core1|alu_1|Selector25~5_combout\);

-- Location: LCCOMB_X14_Y7_N0
\core1|alu_1|Selector25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~6_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector25~5_combout\ & (\core1|alu_1|result_o~48_combout\)) # (!\core1|alu_1|Selector25~5_combout\ & ((\core1|alu_1|result_o~47_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~48_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|result_o~47_combout\,
	datad => \core1|alu_1|Selector25~5_combout\,
	combout => \core1|alu_1|Selector25~6_combout\);

-- Location: LCCOMB_X14_Y7_N22
\core1|alu_1|Selector25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~7_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(6) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|alu_1|Selector25~6_combout\) # 
-- (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~8_combout\,
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|alu_1|Selector25~6_combout\,
	combout => \core1|alu_1|Selector25~7_combout\);

-- Location: LCCOMB_X15_Y7_N0
\core1|alu_1|ShiftRight2~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~109_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~19_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~22_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight1~22_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight1~19_combout\,
	datad => \core1|alu_1|ShiftRight1~22_combout\,
	combout => \core1|alu_1|ShiftRight2~109_combout\);

-- Location: LCCOMB_X15_Y7_N16
\core1|alu_1|ShiftRight2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~88_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & (((!\core1|alu_1|Selector31~2_combout\)))) # (!\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftRight2~109_combout\)) # 
-- (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftRight2~118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~75_combout\,
	datab => \core1|alu_1|ShiftRight2~109_combout\,
	datac => \core1|alu_1|Selector31~2_combout\,
	datad => \core1|alu_1|ShiftRight2~118_combout\,
	combout => \core1|alu_1|ShiftRight2~88_combout\);

-- Location: LCCOMB_X15_Y7_N4
\core1|alu_1|ShiftRight2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~92_combout\ = (\core1|alu_1|ShiftRight2~75_combout\ & ((\core1|alu_1|ShiftRight2~88_combout\ & (\core1|alu_1|ShiftRight2~91_combout\)) # (!\core1|alu_1|ShiftRight2~88_combout\ & ((\core1|alu_1|ShiftRight2~110_combout\))))) # 
-- (!\core1|alu_1|ShiftRight2~75_combout\ & (\core1|alu_1|ShiftRight2~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~75_combout\,
	datab => \core1|alu_1|ShiftRight2~88_combout\,
	datac => \core1|alu_1|ShiftRight2~91_combout\,
	datad => \core1|alu_1|ShiftRight2~110_combout\,
	combout => \core1|alu_1|ShiftRight2~92_combout\);

-- Location: LCCOMB_X15_Y7_N6
\core1|alu_1|result_o~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~192_combout\ = (\core1|alu_1|ShiftRight2~92_combout\) # ((!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight2~92_combout\,
	datad => \core1|alu_1|ShiftLeft0~27_combout\,
	combout => \core1|alu_1|result_o~192_combout\);

-- Location: LCCOMB_X14_Y7_N12
\core1|alu_1|Selector25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector25~7_combout\ & (\core1|alu_1|result_o~46_combout\)) # (!\core1|alu_1|Selector25~7_combout\ & ((\core1|alu_1|result_o~192_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~46_combout\,
	datac => \core1|alu_1|Selector25~7_combout\,
	datad => \core1|alu_1|result_o~192_combout\,
	combout => \core1|alu_1|Selector25~8_combout\);

-- Location: LCCOMB_X14_Y7_N18
\core1|alu_1|Selector25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~9_combout\ = (\core1|alu_1|Selector23~10_combout\ & ((\core1|alu_1|Selector23~14_combout\ & (\core1|rs_val_2_r\(6))) # (!\core1|alu_1|Selector23~14_combout\ & ((\core1|alu_1|Selector25~8_combout\))))) # 
-- (!\core1|alu_1|Selector23~10_combout\ & (((\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|alu_1|Selector23~10_combout\,
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|alu_1|Selector25~8_combout\,
	combout => \core1|alu_1|Selector25~9_combout\);

-- Location: LCCOMB_X14_Y7_N20
\core1|alu_1|Selector25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector25~9_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector25~9_combout\ & (\core1|alu_1|Add1~12_combout\)) # 
-- (!\core1|alu_1|Selector25~9_combout\ & ((\core1|alu_1|Selector25~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~12_combout\,
	datac => \core1|alu_1|Selector25~3_combout\,
	datad => \core1|alu_1|Selector25~9_combout\,
	combout => \core1|alu_1|Selector25~combout\);

-- Location: LCCOMB_X23_Y7_N2
\core1|PC_n[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[6]~15_combout\ = (\core1|PC_n[5]~0_combout\ & ((\core1|PC_n[6]~14_combout\ & ((\core1|alu_1|Selector25~combout\))) # (!\core1|PC_n[6]~14_combout\ & (\net_packet_flat_i[38]~input_o\)))) # (!\core1|PC_n[5]~0_combout\ & 
-- (((\core1|PC_n[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[38]~input_o\,
	datab => \core1|PC_n[5]~0_combout\,
	datac => \core1|PC_n[6]~14_combout\,
	datad => \core1|alu_1|Selector25~combout\,
	combout => \core1|PC_n[6]~15_combout\);

-- Location: LCCOMB_X23_Y7_N12
\core1|PC_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~8_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(6)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[6]~15_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(6),
	datad => \core1|PC_n[6]~15_combout\,
	combout => \core1|PC_r~8_combout\);

-- Location: FF_X23_Y7_N13
\core1|PC_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(6));

-- Location: LCCOMB_X23_Y7_N16
\core1|imem_addr[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[6]~14_combout\ = (\core1|imem_addr[0]~1_combout\ & ((\core1|PC_r\(6)) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[6]~15_combout\)))) # (!\core1|imem_addr[0]~1_combout\ & (\core1|imem_addr[0]~0_combout\ & 
-- ((\core1|PC_n[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~1_combout\,
	datab => \core1|imem_addr[0]~0_combout\,
	datac => \core1|PC_r\(6),
	datad => \core1|PC_n[6]~15_combout\,
	combout => \core1|imem_addr[6]~14_combout\);

-- Location: LCCOMB_X23_Y7_N30
\core1|imem_addr[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[6]~15_combout\ = (\core1|imem_addr[6]~14_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[38]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \net_packet_flat_i[38]~input_o\,
	datad => \core1|imem_addr[6]~14_combout\,
	combout => \core1|imem_addr[6]~15_combout\);

-- Location: LCCOMB_X22_Y6_N16
\core1|instruction_1_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~14_combout\ = (\core1|stall~3_combout\ & (((\core1|instruction_1_r.rs_imm\(4))))) # (!\core1|stall~3_combout\ & (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11) & ((!\core1|always2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~3_combout\,
	datab => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11),
	datac => \core1|instruction_1_r.rs_imm\(4),
	datad => \core1|always2~4_combout\,
	combout => \core1|instruction_1_r~14_combout\);

-- Location: LCCOMB_X22_Y6_N14
\core1|instruction_1_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~15_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r~14_combout\,
	combout => \core1|instruction_1_r~15_combout\);

-- Location: FF_X22_Y6_N15
\core1|instruction_1_r.rs_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(4));

-- Location: LCCOMB_X26_Y5_N26
\core1|instruction_2_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~12_combout\ = (\n_reset~input_o\ & (\core1|instruction_1_r.rs_imm\(4) & ((!\core1|alu_1|Selector32~1_combout\) # (!\core1|alu_1|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|alu_1|Selector32~0_combout\,
	datac => \core1|instruction_1_r.rs_imm\(4),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|instruction_2_r~12_combout\);

-- Location: FF_X26_Y5_N27
\core1|instruction_2_r.rs_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~12_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(4));

-- Location: LCCOMB_X26_Y5_N8
\core1|instruction_2_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~10_combout\ = (\core1|instruction_1_r.rs_imm\(2) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(2),
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|alu_1|Selector32~0_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~10_combout\);

-- Location: FF_X26_Y5_N9
\core1|instruction_2_r.rs_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~10_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(2));

-- Location: LCCOMB_X26_Y5_N30
\core1|instruction_2_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~9_combout\ = (\core1|instruction_1_r.rs_imm\(1) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(1),
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|alu_1|Selector32~0_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~9_combout\);

-- Location: FF_X26_Y5_N31
\core1|instruction_2_r.rs_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~9_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(1));

-- Location: LCCOMB_X26_Y5_N20
\core1|instruction_2_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~8_combout\ = (\core1|instruction_1_r.rs_imm\(0) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(0),
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|alu_1|Selector32~0_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~8_combout\);

-- Location: FF_X26_Y5_N21
\core1|instruction_2_r.rs_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~8_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(0));

-- Location: LCCOMB_X23_Y4_N2
\core1|imm_jump_add[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[0]~0_combout\ = (\core1|instruction_2_r.rs_imm\(0) & (\core1|pc_2_r\(0) $ (VCC))) # (!\core1|instruction_2_r.rs_imm\(0) & (\core1|pc_2_r\(0) & VCC))
-- \core1|imm_jump_add[0]~1\ = CARRY((\core1|instruction_2_r.rs_imm\(0) & \core1|pc_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(0),
	datab => \core1|pc_2_r\(0),
	datad => VCC,
	combout => \core1|imm_jump_add[0]~0_combout\,
	cout => \core1|imm_jump_add[0]~1\);

-- Location: LCCOMB_X23_Y4_N4
\core1|imm_jump_add[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[1]~2_combout\ = (\core1|pc_2_r\(1) & ((\core1|instruction_2_r.rs_imm\(1) & (\core1|imm_jump_add[0]~1\ & VCC)) # (!\core1|instruction_2_r.rs_imm\(1) & (!\core1|imm_jump_add[0]~1\)))) # (!\core1|pc_2_r\(1) & 
-- ((\core1|instruction_2_r.rs_imm\(1) & (!\core1|imm_jump_add[0]~1\)) # (!\core1|instruction_2_r.rs_imm\(1) & ((\core1|imm_jump_add[0]~1\) # (GND)))))
-- \core1|imm_jump_add[1]~3\ = CARRY((\core1|pc_2_r\(1) & (!\core1|instruction_2_r.rs_imm\(1) & !\core1|imm_jump_add[0]~1\)) # (!\core1|pc_2_r\(1) & ((!\core1|imm_jump_add[0]~1\) # (!\core1|instruction_2_r.rs_imm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(1),
	datab => \core1|instruction_2_r.rs_imm\(1),
	datad => VCC,
	cin => \core1|imm_jump_add[0]~1\,
	combout => \core1|imm_jump_add[1]~2_combout\,
	cout => \core1|imm_jump_add[1]~3\);

-- Location: LCCOMB_X23_Y4_N6
\core1|imm_jump_add[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[2]~4_combout\ = ((\core1|pc_2_r\(2) $ (\core1|instruction_2_r.rs_imm\(2) $ (!\core1|imm_jump_add[1]~3\)))) # (GND)
-- \core1|imm_jump_add[2]~5\ = CARRY((\core1|pc_2_r\(2) & ((\core1|instruction_2_r.rs_imm\(2)) # (!\core1|imm_jump_add[1]~3\))) # (!\core1|pc_2_r\(2) & (\core1|instruction_2_r.rs_imm\(2) & !\core1|imm_jump_add[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(2),
	datab => \core1|instruction_2_r.rs_imm\(2),
	datad => VCC,
	cin => \core1|imm_jump_add[1]~3\,
	combout => \core1|imm_jump_add[2]~4_combout\,
	cout => \core1|imm_jump_add[2]~5\);

-- Location: LCCOMB_X23_Y4_N8
\core1|imm_jump_add[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[3]~6_combout\ = (\core1|pc_2_r\(3) & ((\core1|instruction_2_r.rs_imm\(3) & (\core1|imm_jump_add[2]~5\ & VCC)) # (!\core1|instruction_2_r.rs_imm\(3) & (!\core1|imm_jump_add[2]~5\)))) # (!\core1|pc_2_r\(3) & 
-- ((\core1|instruction_2_r.rs_imm\(3) & (!\core1|imm_jump_add[2]~5\)) # (!\core1|instruction_2_r.rs_imm\(3) & ((\core1|imm_jump_add[2]~5\) # (GND)))))
-- \core1|imm_jump_add[3]~7\ = CARRY((\core1|pc_2_r\(3) & (!\core1|instruction_2_r.rs_imm\(3) & !\core1|imm_jump_add[2]~5\)) # (!\core1|pc_2_r\(3) & ((!\core1|imm_jump_add[2]~5\) # (!\core1|instruction_2_r.rs_imm\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(3),
	datab => \core1|instruction_2_r.rs_imm\(3),
	datad => VCC,
	cin => \core1|imm_jump_add[2]~5\,
	combout => \core1|imm_jump_add[3]~6_combout\,
	cout => \core1|imm_jump_add[3]~7\);

-- Location: LCCOMB_X23_Y4_N10
\core1|imm_jump_add[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[4]~8_combout\ = ((\core1|pc_2_r\(4) $ (\core1|instruction_2_r.rs_imm\(4) $ (!\core1|imm_jump_add[3]~7\)))) # (GND)
-- \core1|imm_jump_add[4]~9\ = CARRY((\core1|pc_2_r\(4) & ((\core1|instruction_2_r.rs_imm\(4)) # (!\core1|imm_jump_add[3]~7\))) # (!\core1|pc_2_r\(4) & (\core1|instruction_2_r.rs_imm\(4) & !\core1|imm_jump_add[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(4),
	datab => \core1|instruction_2_r.rs_imm\(4),
	datad => VCC,
	cin => \core1|imm_jump_add[3]~7\,
	combout => \core1|imm_jump_add[4]~8_combout\,
	cout => \core1|imm_jump_add[4]~9\);

-- Location: LCCOMB_X23_Y8_N4
\core1|PC_n[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[5]~12_combout\ = (\core1|PC_n[5]~1_combout\ & (((\core1|PC_n[5]~0_combout\)))) # (!\core1|PC_n[5]~1_combout\ & ((\core1|PC_n[5]~0_combout\ & ((\net_packet_flat_i[37]~input_o\))) # (!\core1|PC_n[5]~0_combout\ & 
-- (\core1|imm_jump_add[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imm_jump_add[5]~10_combout\,
	datab => \net_packet_flat_i[37]~input_o\,
	datac => \core1|PC_n[5]~1_combout\,
	datad => \core1|PC_n[5]~0_combout\,
	combout => \core1|PC_n[5]~12_combout\);

-- Location: LCCOMB_X23_Y8_N10
\core1|PC_n[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[5]~13_combout\ = (\core1|PC_n[5]~1_combout\ & ((\core1|PC_n[5]~12_combout\ & ((\core1|alu_1|Selector26~combout\))) # (!\core1|PC_n[5]~12_combout\ & (\core1|pc_plus1[5]~10_combout\)))) # (!\core1|PC_n[5]~1_combout\ & 
-- (((\core1|PC_n[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~1_combout\,
	datab => \core1|pc_plus1[5]~10_combout\,
	datac => \core1|PC_n[5]~12_combout\,
	datad => \core1|alu_1|Selector26~combout\,
	combout => \core1|PC_n[5]~13_combout\);

-- Location: LCCOMB_X23_Y8_N22
\core1|PC_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~7_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(5)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[5]~13_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(5),
	datad => \core1|PC_n[5]~13_combout\,
	combout => \core1|PC_r~7_combout\);

-- Location: FF_X23_Y8_N23
\core1|PC_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(5));

-- Location: LCCOMB_X23_Y8_N0
\core1|imem_addr[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[5]~12_combout\ = (\core1|PC_r\(5) & ((\core1|imem_addr[0]~1_combout\) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[5]~13_combout\)))) # (!\core1|PC_r\(5) & (\core1|imem_addr[0]~0_combout\ & ((\core1|PC_n[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(5),
	datab => \core1|imem_addr[0]~0_combout\,
	datac => \core1|imem_addr[0]~1_combout\,
	datad => \core1|PC_n[5]~13_combout\,
	combout => \core1|imem_addr[5]~12_combout\);

-- Location: LCCOMB_X23_Y8_N26
\core1|imem_addr[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[5]~13_combout\ = (\core1|imem_addr[5]~12_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[37]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[37]~input_o\,
	datad => \core1|imem_addr[5]~12_combout\,
	combout => \core1|imem_addr[5]~13_combout\);

-- Location: LCCOMB_X22_Y3_N18
\core1|instruction_1_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~0_combout\ = (\n_reset~input_o\ & (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3) & !\core1|always2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3),
	datac => \core1|always2~4_combout\,
	combout => \core1|instruction_1_r~0_combout\);

-- Location: FF_X22_Y3_N19
\core1|instruction_1_r.opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~0_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(1));

-- Location: LCCOMB_X22_Y5_N8
\core1|instruction_2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~1_combout\ = (\core1|instruction_1_r.opcode\(1) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector32~1_combout\,
	datab => \core1|alu_1|Selector32~0_combout\,
	datac => \core1|instruction_1_r.opcode\(1),
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~1_combout\);

-- Location: FF_X22_Y5_N9
\core1|instruction_2_r.opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~1_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(1));

-- Location: LCCOMB_X25_Y5_N4
\core1|alu_1|WideNor11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|WideNor11~1_combout\ = (\core1|instruction_2_r.opcode\(1) & \core1|instruction_2_r.opcode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|WideNor11~1_combout\);

-- Location: LCCOMB_X25_Y5_N6
\core1|alu_1|WideNor11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|WideNor11~2_combout\ = (\core1|instruction_2_r.opcode\(2) & (!\core1|instruction_2_r.opcode\(3) & (\core1|alu_1|WideNor11~1_combout\ & \core1|instruction_2_r.opcode\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|WideNor11~2_combout\);

-- Location: LCCOMB_X23_Y4_N26
\core1|PC_n[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[5]~0_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\) # ((\core1|alu_1|WideNor11~2_combout\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|alu_1|WideNor11~2_combout\,
	datad => \core1|alu_1|Selector32~0_combout\,
	combout => \core1|PC_n[5]~0_combout\);

-- Location: LCCOMB_X23_Y4_N30
\core1|PC_n[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[4]~10_combout\ = (\core1|PC_n[5]~0_combout\ & (((\core1|PC_n[5]~1_combout\)))) # (!\core1|PC_n[5]~0_combout\ & ((\core1|PC_n[5]~1_combout\ & ((\core1|pc_plus1[4]~8_combout\))) # (!\core1|PC_n[5]~1_combout\ & 
-- (\core1|imm_jump_add[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imm_jump_add[4]~8_combout\,
	datab => \core1|pc_plus1[4]~8_combout\,
	datac => \core1|PC_n[5]~0_combout\,
	datad => \core1|PC_n[5]~1_combout\,
	combout => \core1|PC_n[4]~10_combout\);

-- Location: LCCOMB_X20_Y6_N16
\core1|PC_n[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[4]~11_combout\ = (\core1|PC_n[5]~0_combout\ & ((\core1|PC_n[4]~10_combout\ & ((\core1|alu_1|Selector27~combout\))) # (!\core1|PC_n[4]~10_combout\ & (\net_packet_flat_i[36]~input_o\)))) # (!\core1|PC_n[5]~0_combout\ & 
-- (((\core1|PC_n[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~0_combout\,
	datab => \net_packet_flat_i[36]~input_o\,
	datac => \core1|alu_1|Selector27~combout\,
	datad => \core1|PC_n[4]~10_combout\,
	combout => \core1|PC_n[4]~11_combout\);

-- Location: LCCOMB_X20_Y6_N26
\core1|PC_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~6_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(4)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[4]~11_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(4),
	datad => \core1|PC_n[4]~11_combout\,
	combout => \core1|PC_r~6_combout\);

-- Location: FF_X20_Y6_N27
\core1|PC_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(4));

-- Location: LCCOMB_X20_Y6_N10
\core1|imem_addr[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[4]~10_combout\ = (\core1|PC_r\(4) & ((\core1|imem_addr[0]~1_combout\) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[4]~11_combout\)))) # (!\core1|PC_r\(4) & (\core1|imem_addr[0]~0_combout\ & ((\core1|PC_n[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(4),
	datab => \core1|imem_addr[0]~0_combout\,
	datac => \core1|imem_addr[0]~1_combout\,
	datad => \core1|PC_n[4]~11_combout\,
	combout => \core1|imem_addr[4]~10_combout\);

-- Location: LCCOMB_X20_Y6_N4
\core1|imem_addr[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[4]~11_combout\ = (\core1|imem_addr[4]~10_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[36]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \net_packet_flat_i[36]~input_o\,
	datad => \core1|imem_addr[4]~10_combout\,
	combout => \core1|imem_addr[4]~11_combout\);

-- Location: LCCOMB_X25_Y6_N20
\core1|instruction_1_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~12_combout\ = (\core1|stall~3_combout\ & (\core1|instruction_1_r.rs_imm\(3))) # (!\core1|stall~3_combout\ & (((\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12) & !\core1|always2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(3),
	datab => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12),
	datac => \core1|always2~4_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_1_r~12_combout\);

-- Location: LCCOMB_X25_Y6_N22
\core1|instruction_1_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~13_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datad => \core1|instruction_1_r~12_combout\,
	combout => \core1|instruction_1_r~13_combout\);

-- Location: FF_X25_Y6_N23
\core1|instruction_1_r.rs_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(3));

-- Location: LCCOMB_X26_Y5_N14
\core1|instruction_2_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~11_combout\ = (\core1|instruction_1_r.rs_imm\(3) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(3),
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|alu_1|Selector32~0_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~11_combout\);

-- Location: FF_X26_Y5_N15
\core1|instruction_2_r.rs_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~11_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(3));

-- Location: LCCOMB_X20_Y6_N8
\core1|PC_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[3]~8_combout\ = (\core1|PC_n[5]~0_combout\ & (((\net_packet_flat_i[35]~input_o\) # (\core1|PC_n[5]~1_combout\)))) # (!\core1|PC_n[5]~0_combout\ & (\core1|imm_jump_add[3]~6_combout\ & ((!\core1|PC_n[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imm_jump_add[3]~6_combout\,
	datab => \net_packet_flat_i[35]~input_o\,
	datac => \core1|PC_n[5]~0_combout\,
	datad => \core1|PC_n[5]~1_combout\,
	combout => \core1|PC_n[3]~8_combout\);

-- Location: LCCOMB_X20_Y6_N2
\core1|PC_n[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[3]~9_combout\ = (\core1|PC_n[5]~1_combout\ & ((\core1|PC_n[3]~8_combout\ & ((\core1|alu_1|Selector28~combout\))) # (!\core1|PC_n[3]~8_combout\ & (\core1|pc_plus1[3]~6_combout\)))) # (!\core1|PC_n[5]~1_combout\ & 
-- (((\core1|PC_n[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~1_combout\,
	datab => \core1|pc_plus1[3]~6_combout\,
	datac => \core1|PC_n[3]~8_combout\,
	datad => \core1|alu_1|Selector28~combout\,
	combout => \core1|PC_n[3]~9_combout\);

-- Location: LCCOMB_X20_Y6_N0
\core1|PC_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~5_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(3)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[3]~9_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(3),
	datad => \core1|PC_n[3]~9_combout\,
	combout => \core1|PC_r~5_combout\);

-- Location: FF_X20_Y6_N1
\core1|PC_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(3));

-- Location: LCCOMB_X20_Y6_N20
\core1|imem_addr[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[3]~8_combout\ = (\core1|imem_addr[0]~1_combout\ & ((\core1|PC_r\(3)) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[3]~9_combout\)))) # (!\core1|imem_addr[0]~1_combout\ & (((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~1_combout\,
	datab => \core1|PC_r\(3),
	datac => \core1|imem_addr[0]~0_combout\,
	datad => \core1|PC_n[3]~9_combout\,
	combout => \core1|imem_addr[3]~8_combout\);

-- Location: LCCOMB_X20_Y6_N14
\core1|imem_addr[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[3]~9_combout\ = (\core1|imem_addr[3]~8_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[35]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \net_packet_flat_i[35]~input_o\,
	datad => \core1|imem_addr[3]~8_combout\,
	combout => \core1|imem_addr[3]~9_combout\);

-- Location: LCCOMB_X25_Y6_N2
\core1|instruction_1_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~16_combout\ = (\core1|stall~3_combout\ & (((\core1|instruction_1_r.rs_imm\(5))))) # (!\core1|stall~3_combout\ & (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10) & ((!\core1|always2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10),
	datab => \core1|instruction_1_r.rs_imm\(5),
	datac => \core1|always2~4_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|instruction_1_r~16_combout\);

-- Location: LCCOMB_X25_Y6_N10
\core1|instruction_1_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~17_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datad => \core1|instruction_1_r~16_combout\,
	combout => \core1|instruction_1_r~17_combout\);

-- Location: LCCOMB_X25_Y7_N6
\core1|rf|RF_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[12]~feeder_combout\ = \core1|instruction_1_r~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_1_r~17_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X25_Y7_N7
\core1|rf|RF_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(12));

-- Location: LCCOMB_X25_Y7_N20
\core1|rf|RF_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[11]~feeder_combout\ = \core1|w_addr[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|w_addr[5]~5_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X25_Y7_N21
\core1|rf|RF_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(11));

-- Location: FF_X25_Y7_N13
\core1|rf|RF_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(10));

-- Location: LCCOMB_X25_Y7_N18
\core1|rf|RF_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\ = \core1|w_addr[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|w_addr[4]~4_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X25_Y7_N19
\core1|rf|RF_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(9));

-- Location: LCCOMB_X25_Y7_N12
\core1|rf|RF~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2_combout\ = (\core1|rf|RF_rtl_0_bypass\(12) & (\core1|rf|RF_rtl_0_bypass\(11) & (\core1|rf|RF_rtl_0_bypass\(10) $ (!\core1|rf|RF_rtl_0_bypass\(9))))) # (!\core1|rf|RF_rtl_0_bypass\(12) & (!\core1|rf|RF_rtl_0_bypass\(11) & 
-- (\core1|rf|RF_rtl_0_bypass\(10) $ (!\core1|rf|RF_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(12),
	datab => \core1|rf|RF_rtl_0_bypass\(11),
	datac => \core1|rf|RF_rtl_0_bypass\(10),
	datad => \core1|rf|RF_rtl_0_bypass\(9),
	combout => \core1|rf|RF~2_combout\);

-- Location: LCCOMB_X25_Y7_N30
\core1|rf|RF_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[7]~feeder_combout\ = \core1|w_addr[3]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|w_addr[3]~2_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X25_Y7_N31
\core1|rf|RF_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(7));

-- Location: FF_X25_Y7_N5
\core1|rf|RF_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[2]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(5));

-- Location: FF_X25_Y7_N1
\core1|rf|RF_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(8));

-- Location: LCCOMB_X25_Y7_N10
\core1|rf|RF_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\ = \core1|instruction_1_r~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_1_r~11_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X25_Y7_N11
\core1|rf|RF_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(6));

-- Location: LCCOMB_X25_Y7_N0
\core1|rf|RF~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1_combout\ = (\core1|rf|RF_rtl_0_bypass\(7) & (\core1|rf|RF_rtl_0_bypass\(8) & (\core1|rf|RF_rtl_0_bypass\(5) $ (!\core1|rf|RF_rtl_0_bypass\(6))))) # (!\core1|rf|RF_rtl_0_bypass\(7) & (!\core1|rf|RF_rtl_0_bypass\(8) & 
-- (\core1|rf|RF_rtl_0_bypass\(5) $ (!\core1|rf|RF_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(7),
	datab => \core1|rf|RF_rtl_0_bypass\(5),
	datac => \core1|rf|RF_rtl_0_bypass\(8),
	datad => \core1|rf|RF_rtl_0_bypass\(6),
	combout => \core1|rf|RF~1_combout\);

-- Location: FF_X25_Y7_N25
\core1|rf|RF_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wen~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(0));

-- Location: LCCOMB_X25_Y7_N22
\core1|rf|RF_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[2]~feeder_combout\ = \core1|instruction_1_r~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_1_r~7_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X25_Y7_N23
\core1|rf|RF_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(2));

-- Location: LCCOMB_X25_Y7_N2
\core1|rf|RF_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[3]~feeder_combout\ = \core1|w_addr[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|w_addr[1]~0_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X25_Y7_N3
\core1|rf|RF_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(3));

-- Location: FF_X25_Y7_N17
\core1|rf|RF_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(4));

-- Location: FF_X25_Y7_N29
\core1|rf|RF_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(1));

-- Location: LCCOMB_X25_Y7_N16
\core1|rf|RF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~0_combout\ = (\core1|rf|RF_rtl_0_bypass\(2) & (\core1|rf|RF_rtl_0_bypass\(1) & (\core1|rf|RF_rtl_0_bypass\(3) $ (!\core1|rf|RF_rtl_0_bypass\(4))))) # (!\core1|rf|RF_rtl_0_bypass\(2) & (!\core1|rf|RF_rtl_0_bypass\(1) & 
-- (\core1|rf|RF_rtl_0_bypass\(3) $ (!\core1|rf|RF_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(2),
	datab => \core1|rf|RF_rtl_0_bypass\(3),
	datac => \core1|rf|RF_rtl_0_bypass\(4),
	datad => \core1|rf|RF_rtl_0_bypass\(1),
	combout => \core1|rf|RF~0_combout\);

-- Location: LCCOMB_X25_Y7_N24
\core1|rf|RF~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3_combout\ = (\core1|rf|RF~2_combout\ & (\core1|rf|RF~1_combout\ & (\core1|rf|RF_rtl_0_bypass\(0) & \core1|rf|RF~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2_combout\,
	datab => \core1|rf|RF~1_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(0),
	datad => \core1|rf|RF~0_combout\,
	combout => \core1|rf|RF~3_combout\);

-- Location: LCCOMB_X19_Y8_N28
\core1|rf|RF_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[15]~feeder_combout\ = \core1|rf_wd[2]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~43_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X19_Y8_N29
\core1|rf|RF_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(15));

-- Location: LCCOMB_X18_Y8_N8
\core1|rs_val_2_r[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[2]~2_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_0_bypass\(15)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a2\,
	datad => \core1|rf|RF_rtl_0_bypass\(15),
	combout => \core1|rs_val_2_r[2]~2_combout\);

-- Location: FF_X18_Y8_N9
\core1|rs_val_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[2]~2_combout\,
	asdata => \core1|rf_wd[2]~43_combout\,
	sclr => \core1|rs_val_2_r[28]~34_combout\,
	sload => \core1|always3~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(2));

-- Location: LCCOMB_X16_Y9_N20
\core1|alu_1|ShiftRight1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~45_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~22_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight1~22_combout\,
	datac => \core1|alu_1|ShiftRight1~19_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight1~45_combout\);

-- Location: LCCOMB_X16_Y9_N14
\core1|alu_1|ShiftRight0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~48_combout\ = (\core1|alu_1|ShiftRight0~47_combout\ & (!\core1|alu_1|ShiftRight0~34_combout\)) # (!\core1|alu_1|ShiftRight0~47_combout\ & ((\core1|alu_1|ShiftRight0~34_combout\ & (\core1|alu_1|ShiftRight1~18_combout\)) # 
-- (!\core1|alu_1|ShiftRight0~34_combout\ & ((\core1|alu_1|ShiftRight1~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~47_combout\,
	datab => \core1|alu_1|ShiftRight0~34_combout\,
	datac => \core1|alu_1|ShiftRight1~18_combout\,
	datad => \core1|alu_1|ShiftRight1~45_combout\,
	combout => \core1|alu_1|ShiftRight0~48_combout\);

-- Location: LCCOMB_X16_Y9_N26
\core1|alu_1|ShiftRight0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~52_combout\ = (\core1|alu_1|ShiftRight0~48_combout\ & (((\core1|alu_1|ShiftRight0~51_combout\) # (!\core1|alu_1|ShiftRight0~47_combout\)))) # (!\core1|alu_1|ShiftRight0~48_combout\ & (\core1|alu_1|ShiftRight1~20_combout\ & 
-- (\core1|alu_1|ShiftRight0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~20_combout\,
	datab => \core1|alu_1|ShiftRight0~48_combout\,
	datac => \core1|alu_1|ShiftRight0~47_combout\,
	datad => \core1|alu_1|ShiftRight0~51_combout\,
	combout => \core1|alu_1|ShiftRight0~52_combout\);

-- Location: LCCOMB_X12_Y8_N26
\core1|alu_1|ShiftLeft0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~150_combout\ = (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~14_combout\,
	combout => \core1|alu_1|ShiftLeft0~150_combout\);

-- Location: LCCOMB_X16_Y5_N30
\core1|alu_1|Selector29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~2_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Selector23~2_combout\)) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftLeft0~150_combout\))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (\core1|alu_1|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|Add0~4_combout\,
	datad => \core1|alu_1|ShiftLeft0~150_combout\,
	combout => \core1|alu_1|Selector29~2_combout\);

-- Location: LCCOMB_X16_Y5_N14
\core1|alu_1|Selector29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~3_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector29~2_combout\ & ((\core1|alu_1|ShiftRight0~58_combout\))) # (!\core1|alu_1|Selector29~2_combout\ & (\core1|alu_1|ShiftRight0~52_combout\)))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~52_combout\,
	datac => \core1|alu_1|Selector29~2_combout\,
	datad => \core1|alu_1|ShiftRight0~58_combout\,
	combout => \core1|alu_1|Selector29~3_combout\);

-- Location: LCCOMB_X14_Y4_N30
\core1|alu_1|result_o~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~27_combout\ = \core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datac => \core1|rs_val_2_r\(12),
	datad => \core1|rs_val_2_r\(21),
	combout => \core1|alu_1|result_o~27_combout\);

-- Location: LCCOMB_X19_Y5_N14
\core1|alu_1|result_o~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~28_combout\ = \core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rs_val_2_r\(9),
	datac => \core1|rs_val_2_r\(5),
	combout => \core1|alu_1|result_o~28_combout\);

-- Location: LCCOMB_X16_Y10_N12
\core1|alu_1|result_o~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~29_combout\ = \core1|rd_val_2_r\(2) $ (\core1|rs_val_2_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(2),
	datac => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|result_o~29_combout\);

-- Location: LCCOMB_X17_Y6_N10
\core1|alu_1|Selector29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(2)) # (\core1|rs_val_2_r\(2)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rd_val_2_r\(2) & \core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rd_val_2_r\(2),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|Selector29~4_combout\);

-- Location: LCCOMB_X16_Y9_N2
\core1|alu_1|ShiftRight1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~47_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|result_o~30_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~52_combout\,
	datad => \core1|alu_1|result_o~30_combout\,
	combout => \core1|alu_1|ShiftRight1~47_combout\);

-- Location: LCCOMB_X16_Y9_N30
\core1|alu_1|Selector29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~10_combout\ = (\core1|alu_1|Selector29~4_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|ShiftRight1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Selector29~4_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftRight1~47_combout\,
	combout => \core1|alu_1|Selector29~10_combout\);

-- Location: LCCOMB_X16_Y9_N28
\core1|alu_1|result_o~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~31_combout\ = (\core1|alu_1|ShiftRight1~47_combout\) # ((\core1|alu_1|ShiftLeft1~103_combout\ & (!\core1|alu_1|ShiftLeft1~47_combout\ & !\core1|alu_1|Add2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~103_combout\,
	datab => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftRight1~47_combout\,
	combout => \core1|alu_1|result_o~31_combout\);

-- Location: LCCOMB_X16_Y9_N6
\core1|alu_1|Selector29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~5_combout\ = (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|result_o~31_combout\)))) # (!\core1|alu_1|Selector23~6_combout\ & (((\core1|alu_1|Selector29~10_combout\)) # 
-- (!\core1|alu_1|Selector23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|Selector29~10_combout\,
	datad => \core1|alu_1|result_o~31_combout\,
	combout => \core1|alu_1|Selector29~5_combout\);

-- Location: LCCOMB_X16_Y9_N12
\core1|alu_1|Selector29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~6_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector29~5_combout\ & ((\core1|alu_1|result_o~29_combout\))) # (!\core1|alu_1|Selector29~5_combout\ & (\core1|alu_1|result_o~28_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~28_combout\,
	datab => \core1|alu_1|result_o~29_combout\,
	datac => \core1|alu_1|Selector23~4_combout\,
	datad => \core1|alu_1|Selector29~5_combout\,
	combout => \core1|alu_1|Selector29~6_combout\);

-- Location: LCCOMB_X16_Y9_N10
\core1|alu_1|Selector29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~7_combout\ = (\core1|alu_1|Selector23~8_combout\ & (\core1|rd_val_2_r\(2) & (\core1|alu_1|Selector23~7_combout\))) # (!\core1|alu_1|Selector23~8_combout\ & (((\core1|alu_1|Selector29~6_combout\) # 
-- (!\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datab => \core1|alu_1|Selector23~8_combout\,
	datac => \core1|alu_1|Selector23~7_combout\,
	datad => \core1|alu_1|Selector29~6_combout\,
	combout => \core1|alu_1|Selector29~7_combout\);

-- Location: LCCOMB_X16_Y8_N24
\core1|alu_1|ShiftRight2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~64_combout\ = (\core1|alu_1|ShiftLeft1~47_combout\ & (((\core1|alu_1|ShiftRight2~109_combout\) # (\core1|alu_1|ShiftLeft1~46_combout\)))) # (!\core1|alu_1|ShiftLeft1~47_combout\ & (\core1|alu_1|ShiftRight1~18_combout\ & 
-- ((!\core1|alu_1|ShiftLeft1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~18_combout\,
	datab => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|alu_1|ShiftRight2~109_combout\,
	datad => \core1|alu_1|ShiftLeft1~46_combout\,
	combout => \core1|alu_1|ShiftRight2~64_combout\);

-- Location: LCCOMB_X17_Y8_N4
\core1|alu_1|ShiftRight2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~67_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftRight2~64_combout\ & ((\core1|alu_1|ShiftRight2~66_combout\))) # (!\core1|alu_1|ShiftRight2~64_combout\ & (\core1|alu_1|ShiftRight1~20_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftRight2~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|ShiftRight1~20_combout\,
	datac => \core1|alu_1|ShiftRight2~66_combout\,
	datad => \core1|alu_1|ShiftRight2~64_combout\,
	combout => \core1|alu_1|ShiftRight2~67_combout\);

-- Location: LCCOMB_X17_Y8_N6
\core1|alu_1|result_o~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~26_combout\ = (\core1|alu_1|ShiftLeft0~150_combout\) # ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|result_o~25_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftRight2~67_combout\,
	datac => \core1|alu_1|ShiftLeft0~150_combout\,
	datad => \core1|alu_1|result_o~25_combout\,
	combout => \core1|alu_1|result_o~26_combout\);

-- Location: LCCOMB_X20_Y5_N2
\core1|alu_1|Selector29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector29~7_combout\ & (\core1|alu_1|result_o~27_combout\)) # (!\core1|alu_1|Selector29~7_combout\ & ((\core1|alu_1|result_o~26_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~27_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|Selector29~7_combout\,
	datad => \core1|alu_1|result_o~26_combout\,
	combout => \core1|alu_1|Selector29~8_combout\);

-- Location: LCCOMB_X20_Y5_N16
\core1|alu_1|Selector29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~9_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|rs_val_2_r\(2)) # ((!\core1|alu_1|Selector23~10_combout\)))) # (!\core1|alu_1|Selector23~14_combout\ & (((\core1|alu_1|Selector23~10_combout\ & 
-- \core1|alu_1|Selector29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|alu_1|Selector29~8_combout\,
	combout => \core1|alu_1|Selector29~9_combout\);

-- Location: LCCOMB_X20_Y5_N10
\core1|alu_1|Selector29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector29~9_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector29~9_combout\ & (\core1|alu_1|Add1~4_combout\)) # 
-- (!\core1|alu_1|Selector29~9_combout\ & ((\core1|alu_1|Selector29~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~4_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Selector29~3_combout\,
	datad => \core1|alu_1|Selector29~9_combout\,
	combout => \core1|alu_1|Selector29~combout\);

-- Location: LCCOMB_X23_Y4_N0
\core1|PC_n[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[2]~6_combout\ = (\core1|PC_n[5]~0_combout\ & (((\core1|PC_n[5]~1_combout\)))) # (!\core1|PC_n[5]~0_combout\ & ((\core1|PC_n[5]~1_combout\ & ((\core1|pc_plus1[2]~4_combout\))) # (!\core1|PC_n[5]~1_combout\ & 
-- (\core1|imm_jump_add[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imm_jump_add[2]~4_combout\,
	datab => \core1|pc_plus1[2]~4_combout\,
	datac => \core1|PC_n[5]~0_combout\,
	datad => \core1|PC_n[5]~1_combout\,
	combout => \core1|PC_n[2]~6_combout\);

-- Location: LCCOMB_X20_Y5_N28
\core1|PC_n[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[2]~7_combout\ = (\core1|PC_n[5]~0_combout\ & ((\core1|PC_n[2]~6_combout\ & (\core1|alu_1|Selector29~combout\)) # (!\core1|PC_n[2]~6_combout\ & ((\net_packet_flat_i[34]~input_o\))))) # (!\core1|PC_n[5]~0_combout\ & 
-- (((\core1|PC_n[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector29~combout\,
	datab => \net_packet_flat_i[34]~input_o\,
	datac => \core1|PC_n[5]~0_combout\,
	datad => \core1|PC_n[2]~6_combout\,
	combout => \core1|PC_n[2]~7_combout\);

-- Location: LCCOMB_X20_Y5_N26
\core1|PC_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~4_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(2)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[2]~7_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(2),
	datad => \core1|PC_n[2]~7_combout\,
	combout => \core1|PC_r~4_combout\);

-- Location: FF_X20_Y5_N27
\core1|PC_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(2));

-- Location: LCCOMB_X20_Y5_N18
\core1|imem_addr[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[2]~6_combout\ = (\core1|imem_addr[0]~0_combout\ & ((\core1|PC_n[2]~7_combout\) # ((\core1|PC_r\(2) & \core1|imem_addr[0]~1_combout\)))) # (!\core1|imem_addr[0]~0_combout\ & (\core1|PC_r\(2) & (\core1|imem_addr[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~0_combout\,
	datab => \core1|PC_r\(2),
	datac => \core1|imem_addr[0]~1_combout\,
	datad => \core1|PC_n[2]~7_combout\,
	combout => \core1|imem_addr[2]~6_combout\);

-- Location: LCCOMB_X20_Y5_N24
\core1|imem_addr[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[2]~7_combout\ = (\core1|imem_addr[2]~6_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[34]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \net_packet_flat_i[34]~input_o\,
	datad => \core1|imem_addr[2]~6_combout\,
	combout => \core1|imem_addr[2]~7_combout\);

-- Location: LCCOMB_X22_Y3_N8
\core1|instruction_1_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~4_combout\ = (\n_reset~input_o\ & (!\core1|always2~4_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|always2~4_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4),
	combout => \core1|instruction_1_r~4_combout\);

-- Location: FF_X22_Y3_N9
\core1|instruction_1_r.opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~4_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(0));

-- Location: LCCOMB_X22_Y5_N2
\core1|instruction_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~0_combout\ = (\core1|instruction_1_r.opcode\(0) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector32~1_combout\,
	datab => \core1|alu_1|Selector32~0_combout\,
	datac => \core1|instruction_1_r.opcode\(0),
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~0_combout\);

-- Location: FF_X22_Y5_N3
\core1|instruction_2_r.opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~0_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(0));

-- Location: LCCOMB_X15_Y4_N6
\core1|alu_1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~5_combout\ = (!\core1|rd_val_2_r\(18) & (!\core1|rd_val_2_r\(16) & (!\core1|rd_val_2_r\(17) & !\core1|rd_val_2_r\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datab => \core1|rd_val_2_r\(16),
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|rd_val_2_r\(19),
	combout => \core1|alu_1|Equal0~5_combout\);

-- Location: LCCOMB_X15_Y4_N8
\core1|alu_1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~6_combout\ = (!\core1|rd_val_2_r\(21) & (!\core1|rd_val_2_r\(20) & (!\core1|rd_val_2_r\(22) & !\core1|rd_val_2_r\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rd_val_2_r\(20),
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rd_val_2_r\(23),
	combout => \core1|alu_1|Equal0~6_combout\);

-- Location: LCCOMB_X16_Y4_N4
\core1|alu_1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~7_combout\ = (!\core1|rd_val_2_r\(25) & (!\core1|rd_val_2_r\(26) & (!\core1|rd_val_2_r\(24) & !\core1|rd_val_2_r\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(25),
	datab => \core1|rd_val_2_r\(26),
	datac => \core1|rd_val_2_r\(24),
	datad => \core1|rd_val_2_r\(27),
	combout => \core1|alu_1|Equal0~7_combout\);

-- Location: LCCOMB_X15_Y4_N26
\core1|alu_1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~8_combout\ = (\core1|alu_1|Equal0~7_combout\ & (!\core1|rd_val_2_r\(29) & (!\core1|rd_val_2_r\(30) & !\core1|rd_val_2_r\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Equal0~7_combout\,
	datab => \core1|rd_val_2_r\(29),
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|alu_1|Equal0~8_combout\);

-- Location: LCCOMB_X15_Y4_N10
\core1|alu_1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~1_combout\ = (!\core1|rd_val_2_r\(4) & (!\core1|rd_val_2_r\(6) & (!\core1|rd_val_2_r\(7) & !\core1|rd_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|Equal0~1_combout\);

-- Location: LCCOMB_X15_Y4_N16
\core1|alu_1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~0_combout\ = (!\core1|rd_val_2_r\(1) & (!\core1|rd_val_2_r\(2) & (!\core1|rd_val_2_r\(0) & !\core1|rd_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|rd_val_2_r\(2),
	datac => \core1|rd_val_2_r\(0),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|Equal0~0_combout\);

-- Location: LCCOMB_X15_Y4_N4
\core1|alu_1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~2_combout\ = (!\core1|rd_val_2_r\(9) & (!\core1|rd_val_2_r\(11) & (!\core1|rd_val_2_r\(10) & !\core1|rd_val_2_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rd_val_2_r\(11),
	datac => \core1|rd_val_2_r\(10),
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|alu_1|Equal0~2_combout\);

-- Location: LCCOMB_X15_Y4_N18
\core1|alu_1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~3_combout\ = (!\core1|rd_val_2_r\(15) & (!\core1|rd_val_2_r\(13) & (!\core1|rd_val_2_r\(12) & !\core1|rd_val_2_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datab => \core1|rd_val_2_r\(13),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rd_val_2_r\(14),
	combout => \core1|alu_1|Equal0~3_combout\);

-- Location: LCCOMB_X15_Y4_N28
\core1|alu_1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~4_combout\ = (\core1|alu_1|Equal0~1_combout\ & (\core1|alu_1|Equal0~0_combout\ & (\core1|alu_1|Equal0~2_combout\ & \core1|alu_1|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Equal0~1_combout\,
	datab => \core1|alu_1|Equal0~0_combout\,
	datac => \core1|alu_1|Equal0~2_combout\,
	datad => \core1|alu_1|Equal0~3_combout\,
	combout => \core1|alu_1|Equal0~4_combout\);

-- Location: LCCOMB_X15_Y4_N0
\core1|alu_1|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~9_combout\ = (\core1|alu_1|Equal0~5_combout\ & (\core1|alu_1|Equal0~6_combout\ & (\core1|alu_1|Equal0~8_combout\ & \core1|alu_1|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Equal0~5_combout\,
	datab => \core1|alu_1|Equal0~6_combout\,
	datac => \core1|alu_1|Equal0~8_combout\,
	datad => \core1|alu_1|Equal0~4_combout\,
	combout => \core1|alu_1|Equal0~9_combout\);

-- Location: LCCOMB_X15_Y4_N22
\core1|alu_1|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector32~0_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|rd_val_2_r\(31)) # ((!\core1|instruction_2_r.opcode\(1) & !\core1|alu_1|Equal0~9_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & (!\core1|rd_val_2_r\(31) & 
-- (\core1|instruction_2_r.opcode\(1) $ (\core1|alu_1|Equal0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|Equal0~9_combout\,
	combout => \core1|alu_1|Selector32~0_combout\);

-- Location: LCCOMB_X22_Y5_N6
\core1|instruction_2_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~3_combout\ = (\core1|instruction_1_r.opcode\(3) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(3),
	datab => \n_reset~input_o\,
	datac => \core1|alu_1|Selector32~1_combout\,
	datad => \core1|alu_1|Selector32~0_combout\,
	combout => \core1|instruction_2_r~3_combout\);

-- Location: FF_X22_Y5_N7
\core1|instruction_2_r.opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(3));

-- Location: LCCOMB_X26_Y5_N2
\core1|alu_1|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector32~1_combout\ = (!\core1|instruction_2_r.opcode\(3) & (!\core1|instruction_2_r.opcode\(2) & \core1|instruction_2_r.opcode\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|Selector32~1_combout\);

-- Location: LCCOMB_X22_Y5_N20
\core1|instruction_2_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~4_combout\ = (\core1|instruction_1_r.opcode\(2) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(2),
	datab => \n_reset~input_o\,
	datac => \core1|alu_1|Selector32~1_combout\,
	datad => \core1|alu_1|Selector32~0_combout\,
	combout => \core1|instruction_2_r~4_combout\);

-- Location: FF_X22_Y5_N21
\core1|instruction_2_r.opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~4_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(2));

-- Location: LCCOMB_X23_Y4_N28
\core1|PC_n[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[5]~1_combout\ = (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|instruction_2_r.opcode\(2)) # ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|WideNor11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|WideNor11~0_combout\,
	datad => \core1|alu_1|Selector32~0_combout\,
	combout => \core1|PC_n[5]~1_combout\);

-- Location: LCCOMB_X21_Y6_N8
\core1|PC_n[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[1]~4_combout\ = (\core1|PC_n[5]~1_combout\ & (((\core1|PC_n[5]~0_combout\)))) # (!\core1|PC_n[5]~1_combout\ & ((\core1|PC_n[5]~0_combout\ & (\net_packet_flat_i[33]~input_o\)) # (!\core1|PC_n[5]~0_combout\ & 
-- ((\core1|imm_jump_add[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~1_combout\,
	datab => \net_packet_flat_i[33]~input_o\,
	datac => \core1|imm_jump_add[1]~2_combout\,
	datad => \core1|PC_n[5]~0_combout\,
	combout => \core1|PC_n[1]~4_combout\);

-- Location: LCCOMB_X21_Y6_N18
\core1|PC_n[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[1]~5_combout\ = (\core1|PC_n[5]~1_combout\ & ((\core1|PC_n[1]~4_combout\ & ((\core1|alu_1|Selector30~combout\))) # (!\core1|PC_n[1]~4_combout\ & (\core1|pc_plus1[1]~2_combout\)))) # (!\core1|PC_n[5]~1_combout\ & 
-- (((\core1|PC_n[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~1_combout\,
	datab => \core1|pc_plus1[1]~2_combout\,
	datac => \core1|PC_n[1]~4_combout\,
	datad => \core1|alu_1|Selector30~combout\,
	combout => \core1|PC_n[1]~5_combout\);

-- Location: LCCOMB_X21_Y6_N26
\core1|PC_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~3_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(1)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[1]~5_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(1),
	datad => \core1|PC_n[1]~5_combout\,
	combout => \core1|PC_r~3_combout\);

-- Location: FF_X21_Y6_N27
\core1|PC_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(1));

-- Location: LCCOMB_X21_Y6_N20
\core1|imem_addr[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[1]~4_combout\ = (\core1|imem_addr[0]~0_combout\ & ((\core1|PC_n[1]~5_combout\) # ((\core1|imem_addr[0]~1_combout\ & \core1|PC_r\(1))))) # (!\core1|imem_addr[0]~0_combout\ & (\core1|imem_addr[0]~1_combout\ & (\core1|PC_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~0_combout\,
	datab => \core1|imem_addr[0]~1_combout\,
	datac => \core1|PC_r\(1),
	datad => \core1|PC_n[1]~5_combout\,
	combout => \core1|imem_addr[1]~4_combout\);

-- Location: LCCOMB_X21_Y6_N30
\core1|imem_addr[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[1]~5_combout\ = (\core1|imem_addr[1]~4_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[33]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \net_packet_flat_i[33]~input_o\,
	datad => \core1|imem_addr[1]~4_combout\,
	combout => \core1|imem_addr[1]~5_combout\);

-- Location: LCCOMB_X22_Y3_N24
\core1|instruction_1_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~3_combout\ = (\n_reset~input_o\ & (!\core1|always2~4_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|always2~4_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0),
	combout => \core1|instruction_1_r~3_combout\);

-- Location: FF_X22_Y3_N25
\core1|instruction_1_r.opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~3_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(4));

-- Location: LCCOMB_X22_Y3_N22
\core1|decode|WideNor2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor2~0_combout\ = (\core1|instruction_1_r.opcode\(4) & (\core1|instruction_1_r.opcode\(3) & !\core1|instruction_1_r.opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|instruction_1_r.opcode\(3),
	datad => \core1|instruction_1_r.opcode\(2),
	combout => \core1|decode|WideNor2~0_combout\);

-- Location: FF_X22_Y3_N23
\core1|is_mem_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|decode|WideNor2~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_mem_op_2_r~q\);

-- Location: LCCOMB_X28_Y4_N16
\core1|to_mem_o.valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|to_mem_o.valid~combout\ = ((!\core1|mem_stage_r\(0) & \core1|mem_stage_r\(1))) # (!\core1|is_mem_op_2_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|mem_stage_r\(0),
	datab => \core1|mem_stage_r\(1),
	datad => \core1|is_mem_op_2_r~q\,
	combout => \core1|to_mem_o.valid~combout\);

-- Location: LCCOMB_X28_Y4_N0
\core1|mem_stage_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~2_combout\ = (!\from_mem_flat_i[0]~input_o\ & (!\core1|to_mem_o.yumi~0_combout\ & ((\core1|mem_stage_r\(0)) # (!\core1|to_mem_o.valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|mem_stage_r\(0),
	datab => \core1|to_mem_o.valid~combout\,
	datac => \from_mem_flat_i[0]~input_o\,
	datad => \core1|to_mem_o.yumi~0_combout\,
	combout => \core1|mem_stage_r~2_combout\);

-- Location: LCCOMB_X28_Y4_N6
\core1|mem_stage_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~3_combout\ = (\n_reset~input_o\ & \core1|mem_stage_r~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datad => \core1|mem_stage_r~2_combout\,
	combout => \core1|mem_stage_r~3_combout\);

-- Location: FF_X28_Y4_N7
\core1|mem_stage_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|mem_stage_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|mem_stage_r\(0));

-- Location: LCCOMB_X28_Y4_N12
\core1|stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~4_combout\ = (!\core1|mem_stage_r\(0) & (!\core1|mem_stage_r\(1) & (!\from_mem_flat_i[0]~input_o\ & !\core1|is_mem_op_2_r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|mem_stage_r\(0),
	datab => \core1|mem_stage_r\(1),
	datac => \from_mem_flat_i[0]~input_o\,
	datad => \core1|is_mem_op_2_r~q\,
	combout => \core1|stall~4_combout\);

-- Location: LCCOMB_X28_Y4_N24
\core1|exception_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|exception_n~0_combout\ = (\core1|exception_o~q\) # ((\core1|net_PC_write_cmd~combout\ & ((\core1|state_r\(0)) # (\core1|state_r\(1)))) # (!\core1|net_PC_write_cmd~combout\ & (\core1|state_r\(0) & \core1|state_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd~combout\,
	datab => \core1|state_r\(0),
	datac => \core1|exception_o~q\,
	datad => \core1|state_r\(1),
	combout => \core1|exception_n~0_combout\);

-- Location: FF_X28_Y4_N25
\core1|exception_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|exception_n~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|exception_o~q\);

-- Location: LCCOMB_X28_Y4_N28
\core1|state_machine|state_o[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[1]~5_combout\ = \core1|state_r\(1) $ (((!\core1|stall~3_combout\ & \core1|exception_o~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~3_combout\,
	datac => \core1|state_r\(1),
	datad => \core1|exception_o~q\,
	combout => \core1|state_machine|state_o[1]~5_combout\);

-- Location: FF_X28_Y4_N29
\core1|state_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|state_machine|state_o[1]~5_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|state_r\(1));

-- Location: LCCOMB_X28_Y4_N14
\core1|stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~2_combout\ = (\core1|state_r\(0) & (!\core1|state_r\(1) & ((!\core1|op_writes_rf_2_r~q\) # (!\core1|net_reg_write_cmd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \core1|state_r\(0),
	datac => \core1|op_writes_rf_2_r~q\,
	datad => \core1|state_r\(1),
	combout => \core1|stall~2_combout\);

-- Location: LCCOMB_X28_Y4_N20
\core1|stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~3_combout\ = ((\core1|imem_wen~combout\) # ((!\core1|stall~4_combout\ & !\core1|to_mem_o.yumi~0_combout\))) # (!\core1|stall~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~4_combout\,
	datab => \core1|stall~2_combout\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|to_mem_o.yumi~0_combout\,
	combout => \core1|stall~3_combout\);

-- Location: LCCOMB_X22_Y6_N2
\core1|instruction_1_r~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~26_combout\ = (\core1|stall~3_combout\ & (\core1|instruction_1_r.rd\(4))) # (!\core1|stall~3_combout\ & (((!\core1|always2~4_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(4),
	datab => \core1|always2~4_combout\,
	datac => \core1|stall~3_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5),
	combout => \core1|instruction_1_r~26_combout\);

-- Location: LCCOMB_X22_Y6_N10
\core1|instruction_1_r~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~27_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r~26_combout\,
	combout => \core1|instruction_1_r~27_combout\);

-- Location: FF_X22_Y6_N11
\core1|instruction_1_r.rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(4));

-- Location: LCCOMB_X26_Y5_N12
\core1|instruction_2_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~5_combout\ = (\core1|instruction_1_r.rd\(4) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(4),
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|alu_1|Selector32~0_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~5_combout\);

-- Location: FF_X26_Y5_N13
\core1|instruction_2_r.rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~5_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(4));

-- Location: LCCOMB_X26_Y5_N4
\core1|barrier_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_n~1_combout\ = (!\core1|instruction_2_r.opcode\(4) & (\core1|instruction_2_r.opcode\(3) & \core1|alu_1|Selector21~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|Selector21~5_combout\,
	combout => \core1|barrier_n~1_combout\);

-- Location: LCCOMB_X26_Y5_N0
\core1|state_machine|state_o[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~0_combout\ = (\core1|instruction_2_r.rs_imm\(1)) # ((\core1|instruction_2_r.rs_imm\(2)) # ((\core1|instruction_2_r.rs_imm\(3)) # (\core1|instruction_2_r.rs_imm\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(1),
	datab => \core1|instruction_2_r.rs_imm\(2),
	datac => \core1|instruction_2_r.rs_imm\(3),
	datad => \core1|instruction_2_r.rs_imm\(0),
	combout => \core1|state_machine|state_o[0]~0_combout\);

-- Location: LCCOMB_X27_Y6_N18
\core1|instruction_2_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~14_combout\ = (\core1|instruction_1_r.rd\(0) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(0),
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|alu_1|Selector32~0_combout\,
	combout => \core1|instruction_2_r~14_combout\);

-- Location: FF_X27_Y6_N19
\core1|instruction_2_r.rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~14_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(0));

-- Location: LCCOMB_X27_Y6_N28
\core1|instruction_2_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~15_combout\ = (\core1|instruction_1_r.rd\(1) & (\n_reset~input_o\ & ((!\core1|alu_1|Selector32~0_combout\) # (!\core1|alu_1|Selector32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(1),
	datab => \n_reset~input_o\,
	datac => \core1|alu_1|Selector32~1_combout\,
	datad => \core1|alu_1|Selector32~0_combout\,
	combout => \core1|instruction_2_r~15_combout\);

-- Location: FF_X27_Y6_N29
\core1|instruction_2_r.rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~15_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(1));

-- Location: LCCOMB_X26_Y5_N10
\core1|state_machine|state_o[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~1_combout\ = (\core1|instruction_2_r.rs_imm\(4)) # ((\core1|instruction_2_r.rs_imm\(5)) # ((\core1|instruction_2_r.rd\(0)) # (\core1|instruction_2_r.rd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(4),
	datab => \core1|instruction_2_r.rs_imm\(5),
	datac => \core1|instruction_2_r.rd\(0),
	datad => \core1|instruction_2_r.rd\(1),
	combout => \core1|state_machine|state_o[0]~1_combout\);

-- Location: LCCOMB_X27_Y5_N30
\core1|state_machine|state_o[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~2_combout\ = (\core1|instruction_2_r.rd\(4)) # (((\core1|state_machine|state_o[0]~0_combout\) # (\core1|state_machine|state_o[0]~1_combout\)) # (!\core1|barrier_n~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rd\(4),
	datab => \core1|barrier_n~1_combout\,
	datac => \core1|state_machine|state_o[0]~0_combout\,
	datad => \core1|state_machine|state_o[0]~1_combout\,
	combout => \core1|state_machine|state_o[0]~2_combout\);

-- Location: LCCOMB_X28_Y4_N18
\core1|state_machine|state_o[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~3_combout\ = (\core1|state_r\(1)) # ((\core1|state_r\(0) & ((\core1|state_machine|state_o[0]~2_combout\))) # (!\core1|state_r\(0) & (\core1|net_PC_write_cmd~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd~combout\,
	datab => \core1|state_r\(0),
	datac => \core1|state_machine|state_o[0]~2_combout\,
	datad => \core1|state_r\(1),
	combout => \core1|state_machine|state_o[0]~3_combout\);

-- Location: LCCOMB_X28_Y4_N2
\core1|state_machine|state_o[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~4_combout\ = (\core1|state_machine|state_o[0]~3_combout\) # ((!\core1|stall~3_combout\ & \core1|exception_o~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|state_machine|state_o[0]~3_combout\,
	datac => \core1|stall~3_combout\,
	datad => \core1|exception_o~q\,
	combout => \core1|state_machine|state_o[0]~4_combout\);

-- Location: FF_X28_Y4_N3
\core1|state_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|state_machine|state_o[0]~4_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|state_r\(0));

-- Location: LCCOMB_X27_Y4_N4
\core1|net_PC_write_cmd_IDLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|net_PC_write_cmd_IDLE~0_combout\ = (!\core1|state_r\(0) & (\core1|net_PC_write_cmd~combout\ & !\core1|state_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(0),
	datac => \core1|net_PC_write_cmd~combout\,
	datad => \core1|state_r\(1),
	combout => \core1|net_PC_write_cmd_IDLE~0_combout\);

-- Location: LCCOMB_X27_Y5_N24
\core1|PC_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~1_combout\ = (!\core1|net_PC_write_cmd_IDLE~0_combout\ & (\n_reset~input_o\ & \core1|stall~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datab => \n_reset~input_o\,
	datad => \core1|stall~3_combout\,
	combout => \core1|PC_r~1_combout\);

-- Location: LCCOMB_X23_Y4_N22
\core1|PC_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[0]~2_combout\ = (\core1|PC_n[5]~0_combout\ & (((\core1|PC_n[5]~1_combout\)))) # (!\core1|PC_n[5]~0_combout\ & ((\core1|PC_n[5]~1_combout\ & (\core1|pc_plus1[0]~0_combout\)) # (!\core1|PC_n[5]~1_combout\ & 
-- ((\core1|imm_jump_add[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_plus1[0]~0_combout\,
	datab => \core1|imm_jump_add[0]~0_combout\,
	datac => \core1|PC_n[5]~0_combout\,
	datad => \core1|PC_n[5]~1_combout\,
	combout => \core1|PC_n[0]~2_combout\);

-- Location: LCCOMB_X22_Y4_N18
\core1|PC_n[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[0]~3_combout\ = (\core1|PC_n[5]~0_combout\ & ((\core1|PC_n[0]~2_combout\ & ((\core1|alu_1|Selector31~27_combout\))) # (!\core1|PC_n[0]~2_combout\ & (\net_packet_flat_i[32]~input_o\)))) # (!\core1|PC_n[5]~0_combout\ & 
-- (((\core1|PC_n[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~0_combout\,
	datab => \net_packet_flat_i[32]~input_o\,
	datac => \core1|alu_1|Selector31~27_combout\,
	datad => \core1|PC_n[0]~2_combout\,
	combout => \core1|PC_n[0]~3_combout\);

-- Location: LCCOMB_X21_Y7_N0
\core1|PC_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~2_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(0)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[0]~3_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(0),
	datad => \core1|PC_n[0]~3_combout\,
	combout => \core1|PC_r~2_combout\);

-- Location: FF_X21_Y7_N1
\core1|PC_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(0));

-- Location: LCCOMB_X23_Y5_N16
\core1|imem_addr[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~2_combout\ = (\core1|PC_r\(0) & ((\core1|imem_addr[0]~1_combout\) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[0]~3_combout\)))) # (!\core1|PC_r\(0) & (\core1|imem_addr[0]~0_combout\ & (\core1|PC_n[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(0),
	datab => \core1|imem_addr[0]~0_combout\,
	datac => \core1|PC_n[0]~3_combout\,
	datad => \core1|imem_addr[0]~1_combout\,
	combout => \core1|imem_addr[0]~2_combout\);

-- Location: LCCOMB_X23_Y5_N22
\core1|imem_addr[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~3_combout\ = (\core1|imem_addr[0]~2_combout\) # ((\net_packet_flat_i[32]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[32]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[0]~2_combout\,
	combout => \core1|imem_addr[0]~3_combout\);

-- Location: LCCOMB_X22_Y3_N2
\core1|instruction_1_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~2_combout\ = (\n_reset~input_o\ & (!\core1|always2~4_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|always2~4_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2),
	combout => \core1|instruction_1_r~2_combout\);

-- Location: FF_X22_Y3_N3
\core1|instruction_1_r.opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~2_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(2));

-- Location: LCCOMB_X22_Y3_N0
\core1|always2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~2_combout\ = (!\core1|instruction_1_r.opcode\(3) & (\core1|instruction_1_r.opcode\(1) & (\core1|instruction_1_r.opcode\(0) & \core1|instruction_1_r.opcode\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(3),
	datab => \core1|instruction_1_r.opcode\(1),
	datac => \core1|instruction_1_r.opcode\(0),
	datad => \core1|instruction_1_r.opcode\(4),
	combout => \core1|always2~2_combout\);

-- Location: LCCOMB_X22_Y3_N26
\core1|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~0_combout\ = (\core1|instruction_1_r.opcode\(3) & (!\core1|instruction_1_r.opcode\(1) & (!\core1|instruction_1_r.opcode\(0) & !\core1|instruction_1_r.opcode\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(3),
	datab => \core1|instruction_1_r.opcode\(1),
	datac => \core1|instruction_1_r.opcode\(0),
	datad => \core1|instruction_1_r.opcode\(4),
	combout => \core1|always2~0_combout\);

-- Location: LCCOMB_X22_Y6_N30
\core1|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~1_combout\ = (!\core1|instruction_1_r.rd\(4) & (\core1|rs_val_2_r[28]~33_combout\ & (\core1|always2~0_combout\ & \core1|rd_val_2_r[21]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(4),
	datab => \core1|rs_val_2_r[28]~33_combout\,
	datac => \core1|always2~0_combout\,
	datad => \core1|rd_val_2_r[21]~32_combout\,
	combout => \core1|always2~1_combout\);

-- Location: LCCOMB_X22_Y6_N12
\core1|always2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~3_combout\ = (\core1|alu_1|WideNor11~2_combout\) # ((\core1|instruction_1_r.opcode\(2) & ((\core1|always2~2_combout\) # (\core1|always2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(2),
	datab => \core1|always2~2_combout\,
	datac => \core1|always2~1_combout\,
	datad => \core1|alu_1|WideNor11~2_combout\,
	combout => \core1|always2~3_combout\);

-- Location: LCCOMB_X22_Y6_N18
\core1|always2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~4_combout\ = (\core1|always2~3_combout\) # ((\core1|alu_1|WideNor11~0_combout\ & (!\core1|instruction_2_r.opcode\(2) & \core1|alu_1|Selector32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~3_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_1|Selector32~0_combout\,
	combout => \core1|always2~4_combout\);

-- Location: LCCOMB_X22_Y3_N16
\core1|instruction_1_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~1_combout\ = (\n_reset~input_o\ & (!\core1|always2~4_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|always2~4_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1),
	combout => \core1|instruction_1_r~1_combout\);

-- Location: FF_X22_Y3_N17
\core1|instruction_1_r.opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~1_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(3));

-- Location: LCCOMB_X22_Y3_N30
\core1|decode|WideNor20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor20~0_combout\ = (\core1|instruction_1_r.opcode\(3) & (!\core1|instruction_1_r.opcode\(1) & ((!\core1|instruction_1_r.opcode\(2))))) # (!\core1|instruction_1_r.opcode\(3) & (\core1|instruction_1_r.opcode\(2) & 
-- ((\core1|instruction_1_r.opcode\(0)) # (!\core1|instruction_1_r.opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(3),
	datab => \core1|instruction_1_r.opcode\(1),
	datac => \core1|instruction_1_r.opcode\(0),
	datad => \core1|instruction_1_r.opcode\(2),
	combout => \core1|decode|WideNor20~0_combout\);

-- Location: LCCOMB_X22_Y3_N14
\core1|op_writes_rf_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|op_writes_rf_2_r~0_combout\ = (!\core1|instruction_1_r.opcode\(4) & (((\core1|instruction_1_r.opcode\(1)) # (!\core1|instruction_1_r.opcode\(3))) # (!\core1|instruction_1_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(2),
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|instruction_1_r.opcode\(3),
	datad => \core1|instruction_1_r.opcode\(1),
	combout => \core1|op_writes_rf_2_r~0_combout\);

-- Location: LCCOMB_X22_Y3_N10
\core1|op_writes_rf_2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|op_writes_rf_2_r~1_combout\ = (!\core1|instruction_2_r.rd[2]~0_combout\ & ((\core1|op_writes_rf_2_r~0_combout\) # ((\core1|decode|WideNor20~0_combout\ & \core1|instruction_1_r.opcode\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|decode|WideNor20~0_combout\,
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|op_writes_rf_2_r~0_combout\,
	datad => \core1|instruction_2_r.rd[2]~0_combout\,
	combout => \core1|op_writes_rf_2_r~1_combout\);

-- Location: FF_X22_Y3_N11
\core1|op_writes_rf_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|op_writes_rf_2_r~1_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|op_writes_rf_2_r~q\);

-- Location: LCCOMB_X28_Y4_N10
\core1|to_mem_o.yumi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|to_mem_o.yumi~0_combout\ = (\from_mem_flat_i[1]~input_o\ & (!\core1|imem_wen~combout\ & ((!\core1|op_writes_rf_2_r~q\) # (!\core1|net_reg_write_cmd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \from_mem_flat_i[1]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|op_writes_rf_2_r~q\,
	combout => \core1|to_mem_o.yumi~0_combout\);

-- Location: LCCOMB_X22_Y3_N28
\core1|decode|WideNor25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor25~0_combout\ = (\core1|instruction_1_r.opcode\(3) & (\core1|instruction_1_r.opcode\(4) & (\core1|instruction_1_r.opcode\(0) & !\core1|instruction_1_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(3),
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|instruction_1_r.opcode\(0),
	datad => \core1|instruction_1_r.opcode\(2),
	combout => \core1|decode|WideNor25~0_combout\);

-- Location: FF_X22_Y3_N29
\core1|is_byte_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|decode|WideNor25~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_byte_op_2_r~q\);

-- Location: LCCOMB_X22_Y3_N20
\core1|is_store_op_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|is_store_op_2_r~0_combout\ = (\core1|instruction_1_r.opcode\(1) & (\core1|decode|WideNor2~0_combout\ & !\core1|instruction_2_r.rd[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.opcode\(1),
	datac => \core1|decode|WideNor2~0_combout\,
	datad => \core1|instruction_2_r.rd[2]~0_combout\,
	combout => \core1|is_store_op_2_r~0_combout\);

-- Location: FF_X22_Y3_N21
\core1|is_store_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|is_store_op_2_r~0_combout\,
	ena => \core1|instruction_2_r.rd[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_store_op_2_r~q\);

-- Location: LCCOMB_X23_Y4_N24
\core1|barrier_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r~0_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ & (\net_packet_flat_i[0]~input_o\)) # (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|alu_1|Selector31~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datac => \net_packet_flat_i[0]~input_o\,
	datad => \core1|alu_1|Selector31~27_combout\,
	combout => \core1|barrier_r~0_combout\);

-- Location: LCCOMB_X26_Y5_N6
\core1|barrier_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_n~0_combout\ = (((\core1|instruction_2_r.opcode\(4)) # (!\core1|instruction_2_r.opcode\(3))) # (!\core1|alu_1|Selector21~5_combout\)) # (!\core1|instruction_2_r.rd\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rd\(4),
	datab => \core1|alu_1|Selector21~5_combout\,
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|barrier_n~0_combout\);

-- Location: LCCOMB_X27_Y5_N0
\core1|barrier_r[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r[1]~1_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ $ (((!\core1|barrier_n~0_combout\ & !\core1|stall~3_combout\)))) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datab => \n_reset~input_o\,
	datac => \core1|barrier_n~0_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|barrier_r[1]~1_combout\);

-- Location: FF_X23_Y4_N25
\core1|barrier_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_r~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|barrier_r[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_r\(0));

-- Location: LCCOMB_X27_Y4_N24
\core1|barrier_mask_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r~0_combout\ = (\net_packet_flat_i[0]~input_o\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \net_packet_flat_i[0]~input_o\,
	datad => \n_reset~input_o\,
	combout => \core1|barrier_mask_r~0_combout\);

-- Location: LCCOMB_X27_Y4_N10
\core1|barrier_mask_r[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r[2]~1_combout\ = ((\net_packet_flat_i[52]~input_o\) # ((\core1|state_r\(0) & \core1|state_r\(1)))) # (!\net_packet_flat_i[54]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(0),
	datab => \core1|state_r\(1),
	datac => \net_packet_flat_i[54]~input_o\,
	datad => \net_packet_flat_i[52]~input_o\,
	combout => \core1|barrier_mask_r[2]~1_combout\);

-- Location: LCCOMB_X27_Y4_N0
\core1|barrier_mask_r[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r[2]~2_combout\ = ((!\net_packet_flat_i[53]~input_o\ & (\core1|Equal6~2_combout\ & !\core1|barrier_mask_r[2]~1_combout\))) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \net_packet_flat_i[53]~input_o\,
	datac => \core1|Equal6~2_combout\,
	datad => \core1|barrier_mask_r[2]~1_combout\,
	combout => \core1|barrier_mask_r[2]~2_combout\);

-- Location: FF_X27_Y4_N25
\core1|barrier_mask_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_mask_r~0_combout\,
	ena => \core1|barrier_mask_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_mask_r\(0));

-- Location: LCCOMB_X27_Y4_N6
\core1|barrier_o[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_o\(0) = (\core1|barrier_r\(0) & \core1|barrier_mask_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|barrier_r\(0),
	datad => \core1|barrier_mask_r\(0),
	combout => \core1|barrier_o\(0));

-- Location: LCCOMB_X21_Y6_N28
\core1|barrier_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r~2_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ & (\net_packet_flat_i[1]~input_o\)) # (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|alu_1|Selector30~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datac => \net_packet_flat_i[1]~input_o\,
	datad => \core1|alu_1|Selector30~combout\,
	combout => \core1|barrier_r~2_combout\);

-- Location: FF_X21_Y6_N29
\core1|barrier_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_r~2_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|barrier_r[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_r\(1));

-- Location: LCCOMB_X27_Y4_N16
\core1|barrier_mask_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r~3_combout\ = (\net_packet_flat_i[1]~input_o\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \net_packet_flat_i[1]~input_o\,
	datad => \n_reset~input_o\,
	combout => \core1|barrier_mask_r~3_combout\);

-- Location: FF_X27_Y4_N17
\core1|barrier_mask_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_mask_r~3_combout\,
	ena => \core1|barrier_mask_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_mask_r\(1));

-- Location: LCCOMB_X35_Y1_N8
\core1|barrier_o[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_o\(1) = (\core1|barrier_r\(1) & \core1|barrier_mask_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|barrier_r\(1),
	datad => \core1|barrier_mask_r\(1),
	combout => \core1|barrier_o\(1));

-- Location: LCCOMB_X25_Y5_N12
\core1|barrier_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r~3_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ & (\net_packet_flat_i[2]~input_o\)) # (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|alu_1|Selector29~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datac => \net_packet_flat_i[2]~input_o\,
	datad => \core1|alu_1|Selector29~combout\,
	combout => \core1|barrier_r~3_combout\);

-- Location: FF_X25_Y5_N13
\core1|barrier_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_r~3_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|barrier_r[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_r\(2));

-- Location: LCCOMB_X27_Y4_N2
\core1|barrier_mask_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r~4_combout\ = (\net_packet_flat_i[2]~input_o\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \net_packet_flat_i[2]~input_o\,
	datad => \n_reset~input_o\,
	combout => \core1|barrier_mask_r~4_combout\);

-- Location: FF_X27_Y4_N3
\core1|barrier_mask_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_mask_r~4_combout\,
	ena => \core1|barrier_mask_r[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_mask_r\(2));

-- Location: LCCOMB_X27_Y4_N8
\core1|barrier_o[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_o\(2) = (\core1|barrier_r\(2) & \core1|barrier_mask_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|barrier_r\(2),
	datad => \core1|barrier_mask_r\(2),
	combout => \core1|barrier_o\(2));

-- Location: LCCOMB_X12_Y8_N24
\core1|data_mem_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[0]~0_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(0)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|data_mem_addr[0]~0_combout\);

-- Location: LCCOMB_X19_Y11_N24
\core1|data_mem_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[1]~1_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(1))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(1),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|data_mem_addr[1]~1_combout\);

-- Location: LCCOMB_X15_Y4_N24
\core1|data_mem_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[2]~2_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(2))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rd_val_2_r\(2),
	datac => \core1|rs_val_2_r\(2),
	combout => \core1|data_mem_addr[2]~2_combout\);

-- Location: LCCOMB_X11_Y7_N4
\core1|data_mem_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[3]~3_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(3)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rd_val_2_r\(3),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[3]~3_combout\);

-- Location: LCCOMB_X14_Y10_N28
\core1|data_mem_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[4]~4_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(4)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rd_val_2_r\(4),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[4]~4_combout\);

-- Location: LCCOMB_X15_Y7_N24
\core1|data_mem_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[5]~5_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(5)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(5),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|data_mem_addr[5]~5_combout\);

-- Location: LCCOMB_X7_Y7_N24
\core1|data_mem_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[6]~6_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(6)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datac => \core1|rd_val_2_r\(6),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[6]~6_combout\);

-- Location: LCCOMB_X15_Y4_N14
\core1|data_mem_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[7]~7_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(7))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rd_val_2_r\(7),
	datad => \core1|rs_val_2_r\(7),
	combout => \core1|data_mem_addr[7]~7_combout\);

-- Location: LCCOMB_X10_Y2_N4
\core1|data_mem_addr[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[8]~8_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(8))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(8),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(8),
	combout => \core1|data_mem_addr[8]~8_combout\);

-- Location: LCCOMB_X17_Y4_N28
\core1|data_mem_addr[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[9]~9_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(9))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datac => \core1|rd_val_2_r\(9),
	datad => \core1|rs_val_2_r\(9),
	combout => \core1|data_mem_addr[9]~9_combout\);

-- Location: LCCOMB_X17_Y6_N20
\core1|data_mem_addr[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[10]~10_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(10)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(10),
	combout => \core1|data_mem_addr[10]~10_combout\);

-- Location: LCCOMB_X1_Y14_N16
\core1|data_mem_addr[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[11]~11_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(11)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(11),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[11]~11_combout\);

-- Location: LCCOMB_X14_Y4_N28
\core1|data_mem_addr[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[12]~12_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(12)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(12),
	combout => \core1|data_mem_addr[12]~12_combout\);

-- Location: LCCOMB_X14_Y10_N22
\core1|data_mem_addr[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[13]~13_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(13))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|data_mem_addr[13]~13_combout\);

-- Location: LCCOMB_X16_Y4_N28
\core1|data_mem_addr[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[14]~14_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(14))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rd_val_2_r\(14),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|data_mem_addr[14]~14_combout\);

-- Location: LCCOMB_X12_Y5_N4
\core1|data_mem_addr[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[15]~15_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(15)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(15),
	datac => \core1|rd_val_2_r\(15),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[15]~15_combout\);

-- Location: LCCOMB_X11_Y7_N2
\core1|data_mem_addr[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[16]~16_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(16)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(16),
	combout => \core1|data_mem_addr[16]~16_combout\);

-- Location: LCCOMB_X17_Y6_N26
\core1|data_mem_addr[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[17]~17_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(17)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|data_mem_addr[17]~17_combout\);

-- Location: LCCOMB_X11_Y7_N28
\core1|data_mem_addr[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[18]~18_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(18)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|data_mem_addr[18]~18_combout\);

-- Location: LCCOMB_X14_Y4_N26
\core1|data_mem_addr[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[19]~19_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(19))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(19),
	combout => \core1|data_mem_addr[19]~19_combout\);

-- Location: LCCOMB_X8_Y4_N4
\core1|data_mem_addr[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[20]~20_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(20)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(20),
	datac => \core1|rd_val_2_r\(20),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[20]~20_combout\);

-- Location: LCCOMB_X14_Y4_N4
\core1|data_mem_addr[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[21]~21_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(21))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rd_val_2_r\(21),
	datad => \core1|rs_val_2_r\(21),
	combout => \core1|data_mem_addr[21]~21_combout\);

-- Location: LCCOMB_X12_Y5_N30
\core1|data_mem_addr[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[22]~22_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(22)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(22),
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[22]~22_combout\);

-- Location: LCCOMB_X11_Y7_N22
\core1|data_mem_addr[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[23]~23_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(23)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(23),
	combout => \core1|data_mem_addr[23]~23_combout\);

-- Location: LCCOMB_X11_Y4_N28
\core1|data_mem_addr[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[24]~24_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(24)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(24),
	combout => \core1|data_mem_addr[24]~24_combout\);

-- Location: LCCOMB_X11_Y7_N20
\core1|data_mem_addr[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[25]~25_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(25)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datac => \core1|rd_val_2_r\(25),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[25]~25_combout\);

-- Location: LCCOMB_X14_Y10_N0
\core1|data_mem_addr[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[26]~26_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(26))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(26),
	datac => \core1|rs_val_2_r\(26),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[26]~26_combout\);

-- Location: LCCOMB_X1_Y11_N16
\core1|data_mem_addr[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[27]~27_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(27)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rs_val_2_r\(27),
	datad => \core1|rd_val_2_r\(27),
	combout => \core1|data_mem_addr[27]~27_combout\);

-- Location: LCCOMB_X1_Y10_N16
\core1|data_mem_addr[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[28]~28_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(28)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|data_mem_addr[28]~28_combout\);

-- Location: LCCOMB_X16_Y4_N26
\core1|data_mem_addr[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[29]~29_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(29))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rd_val_2_r\(29),
	datad => \core1|rs_val_2_r\(29),
	combout => \core1|data_mem_addr[29]~29_combout\);

-- Location: LCCOMB_X17_Y12_N28
\core1|data_mem_addr[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[30]~30_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(30)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(30),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(30),
	combout => \core1|data_mem_addr[30]~30_combout\);

-- Location: LCCOMB_X12_Y5_N28
\core1|data_mem_addr[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[31]~31_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(31))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[31]~31_combout\);

ww_net_packet_flat_o(0) <= \net_packet_flat_o[0]~output_o\;

ww_net_packet_flat_o(1) <= \net_packet_flat_o[1]~output_o\;

ww_net_packet_flat_o(2) <= \net_packet_flat_o[2]~output_o\;

ww_net_packet_flat_o(3) <= \net_packet_flat_o[3]~output_o\;

ww_net_packet_flat_o(4) <= \net_packet_flat_o[4]~output_o\;

ww_net_packet_flat_o(5) <= \net_packet_flat_o[5]~output_o\;

ww_net_packet_flat_o(6) <= \net_packet_flat_o[6]~output_o\;

ww_net_packet_flat_o(7) <= \net_packet_flat_o[7]~output_o\;

ww_net_packet_flat_o(8) <= \net_packet_flat_o[8]~output_o\;

ww_net_packet_flat_o(9) <= \net_packet_flat_o[9]~output_o\;

ww_net_packet_flat_o(10) <= \net_packet_flat_o[10]~output_o\;

ww_net_packet_flat_o(11) <= \net_packet_flat_o[11]~output_o\;

ww_net_packet_flat_o(12) <= \net_packet_flat_o[12]~output_o\;

ww_net_packet_flat_o(13) <= \net_packet_flat_o[13]~output_o\;

ww_net_packet_flat_o(14) <= \net_packet_flat_o[14]~output_o\;

ww_net_packet_flat_o(15) <= \net_packet_flat_o[15]~output_o\;

ww_net_packet_flat_o(16) <= \net_packet_flat_o[16]~output_o\;

ww_net_packet_flat_o(17) <= \net_packet_flat_o[17]~output_o\;

ww_net_packet_flat_o(18) <= \net_packet_flat_o[18]~output_o\;

ww_net_packet_flat_o(19) <= \net_packet_flat_o[19]~output_o\;

ww_net_packet_flat_o(20) <= \net_packet_flat_o[20]~output_o\;

ww_net_packet_flat_o(21) <= \net_packet_flat_o[21]~output_o\;

ww_net_packet_flat_o(22) <= \net_packet_flat_o[22]~output_o\;

ww_net_packet_flat_o(23) <= \net_packet_flat_o[23]~output_o\;

ww_net_packet_flat_o(24) <= \net_packet_flat_o[24]~output_o\;

ww_net_packet_flat_o(25) <= \net_packet_flat_o[25]~output_o\;

ww_net_packet_flat_o(26) <= \net_packet_flat_o[26]~output_o\;

ww_net_packet_flat_o(27) <= \net_packet_flat_o[27]~output_o\;

ww_net_packet_flat_o(28) <= \net_packet_flat_o[28]~output_o\;

ww_net_packet_flat_o(29) <= \net_packet_flat_o[29]~output_o\;

ww_net_packet_flat_o(30) <= \net_packet_flat_o[30]~output_o\;

ww_net_packet_flat_o(31) <= \net_packet_flat_o[31]~output_o\;

ww_net_packet_flat_o(32) <= \net_packet_flat_o[32]~output_o\;

ww_net_packet_flat_o(33) <= \net_packet_flat_o[33]~output_o\;

ww_net_packet_flat_o(34) <= \net_packet_flat_o[34]~output_o\;

ww_net_packet_flat_o(35) <= \net_packet_flat_o[35]~output_o\;

ww_net_packet_flat_o(36) <= \net_packet_flat_o[36]~output_o\;

ww_net_packet_flat_o(37) <= \net_packet_flat_o[37]~output_o\;

ww_net_packet_flat_o(38) <= \net_packet_flat_o[38]~output_o\;

ww_net_packet_flat_o(39) <= \net_packet_flat_o[39]~output_o\;

ww_net_packet_flat_o(40) <= \net_packet_flat_o[40]~output_o\;

ww_net_packet_flat_o(41) <= \net_packet_flat_o[41]~output_o\;

ww_net_packet_flat_o(42) <= \net_packet_flat_o[42]~output_o\;

ww_net_packet_flat_o(43) <= \net_packet_flat_o[43]~output_o\;

ww_net_packet_flat_o(44) <= \net_packet_flat_o[44]~output_o\;

ww_net_packet_flat_o(45) <= \net_packet_flat_o[45]~output_o\;

ww_net_packet_flat_o(46) <= \net_packet_flat_o[46]~output_o\;

ww_net_packet_flat_o(47) <= \net_packet_flat_o[47]~output_o\;

ww_net_packet_flat_o(48) <= \net_packet_flat_o[48]~output_o\;

ww_net_packet_flat_o(49) <= \net_packet_flat_o[49]~output_o\;

ww_net_packet_flat_o(50) <= \net_packet_flat_o[50]~output_o\;

ww_net_packet_flat_o(51) <= \net_packet_flat_o[51]~output_o\;

ww_net_packet_flat_o(52) <= \net_packet_flat_o[52]~output_o\;

ww_net_packet_flat_o(53) <= \net_packet_flat_o[53]~output_o\;

ww_net_packet_flat_o(54) <= \net_packet_flat_o[54]~output_o\;

ww_net_packet_flat_o(55) <= \net_packet_flat_o[55]~output_o\;

ww_net_packet_flat_o(56) <= \net_packet_flat_o[56]~output_o\;

ww_net_packet_flat_o(57) <= \net_packet_flat_o[57]~output_o\;

ww_net_packet_flat_o(58) <= \net_packet_flat_o[58]~output_o\;

ww_net_packet_flat_o(59) <= \net_packet_flat_o[59]~output_o\;

ww_net_packet_flat_o(60) <= \net_packet_flat_o[60]~output_o\;

ww_net_packet_flat_o(61) <= \net_packet_flat_o[61]~output_o\;

ww_net_packet_flat_o(62) <= \net_packet_flat_o[62]~output_o\;

ww_net_packet_flat_o(63) <= \net_packet_flat_o[63]~output_o\;

ww_net_packet_flat_o(64) <= \net_packet_flat_o[64]~output_o\;

ww_to_mem_flat_o(0) <= \to_mem_flat_o[0]~output_o\;

ww_to_mem_flat_o(1) <= \to_mem_flat_o[1]~output_o\;

ww_to_mem_flat_o(2) <= \to_mem_flat_o[2]~output_o\;

ww_to_mem_flat_o(3) <= \to_mem_flat_o[3]~output_o\;

ww_to_mem_flat_o(4) <= \to_mem_flat_o[4]~output_o\;

ww_to_mem_flat_o(5) <= \to_mem_flat_o[5]~output_o\;

ww_to_mem_flat_o(6) <= \to_mem_flat_o[6]~output_o\;

ww_to_mem_flat_o(7) <= \to_mem_flat_o[7]~output_o\;

ww_to_mem_flat_o(8) <= \to_mem_flat_o[8]~output_o\;

ww_to_mem_flat_o(9) <= \to_mem_flat_o[9]~output_o\;

ww_to_mem_flat_o(10) <= \to_mem_flat_o[10]~output_o\;

ww_to_mem_flat_o(11) <= \to_mem_flat_o[11]~output_o\;

ww_to_mem_flat_o(12) <= \to_mem_flat_o[12]~output_o\;

ww_to_mem_flat_o(13) <= \to_mem_flat_o[13]~output_o\;

ww_to_mem_flat_o(14) <= \to_mem_flat_o[14]~output_o\;

ww_to_mem_flat_o(15) <= \to_mem_flat_o[15]~output_o\;

ww_to_mem_flat_o(16) <= \to_mem_flat_o[16]~output_o\;

ww_to_mem_flat_o(17) <= \to_mem_flat_o[17]~output_o\;

ww_to_mem_flat_o(18) <= \to_mem_flat_o[18]~output_o\;

ww_to_mem_flat_o(19) <= \to_mem_flat_o[19]~output_o\;

ww_to_mem_flat_o(20) <= \to_mem_flat_o[20]~output_o\;

ww_to_mem_flat_o(21) <= \to_mem_flat_o[21]~output_o\;

ww_to_mem_flat_o(22) <= \to_mem_flat_o[22]~output_o\;

ww_to_mem_flat_o(23) <= \to_mem_flat_o[23]~output_o\;

ww_to_mem_flat_o(24) <= \to_mem_flat_o[24]~output_o\;

ww_to_mem_flat_o(25) <= \to_mem_flat_o[25]~output_o\;

ww_to_mem_flat_o(26) <= \to_mem_flat_o[26]~output_o\;

ww_to_mem_flat_o(27) <= \to_mem_flat_o[27]~output_o\;

ww_to_mem_flat_o(28) <= \to_mem_flat_o[28]~output_o\;

ww_to_mem_flat_o(29) <= \to_mem_flat_o[29]~output_o\;

ww_to_mem_flat_o(30) <= \to_mem_flat_o[30]~output_o\;

ww_to_mem_flat_o(31) <= \to_mem_flat_o[31]~output_o\;

ww_to_mem_flat_o(32) <= \to_mem_flat_o[32]~output_o\;

ww_to_mem_flat_o(33) <= \to_mem_flat_o[33]~output_o\;

ww_to_mem_flat_o(34) <= \to_mem_flat_o[34]~output_o\;

ww_to_mem_flat_o(35) <= \to_mem_flat_o[35]~output_o\;

ww_barrier_o(0) <= \barrier_o[0]~output_o\;

ww_barrier_o(1) <= \barrier_o[1]~output_o\;

ww_barrier_o(2) <= \barrier_o[2]~output_o\;

ww_exception_o <= \exception_o~output_o\;

ww_debug_flat_o(0) <= \debug_flat_o[0]~output_o\;

ww_debug_flat_o(1) <= \debug_flat_o[1]~output_o\;

ww_debug_flat_o(2) <= \debug_flat_o[2]~output_o\;

ww_debug_flat_o(3) <= \debug_flat_o[3]~output_o\;

ww_debug_flat_o(4) <= \debug_flat_o[4]~output_o\;

ww_debug_flat_o(5) <= \debug_flat_o[5]~output_o\;

ww_debug_flat_o(6) <= \debug_flat_o[6]~output_o\;

ww_debug_flat_o(7) <= \debug_flat_o[7]~output_o\;

ww_debug_flat_o(8) <= \debug_flat_o[8]~output_o\;

ww_debug_flat_o(9) <= \debug_flat_o[9]~output_o\;

ww_debug_flat_o(10) <= \debug_flat_o[10]~output_o\;

ww_debug_flat_o(11) <= \debug_flat_o[11]~output_o\;

ww_debug_flat_o(12) <= \debug_flat_o[12]~output_o\;

ww_debug_flat_o(13) <= \debug_flat_o[13]~output_o\;

ww_debug_flat_o(14) <= \debug_flat_o[14]~output_o\;

ww_debug_flat_o(15) <= \debug_flat_o[15]~output_o\;

ww_debug_flat_o(16) <= \debug_flat_o[16]~output_o\;

ww_debug_flat_o(17) <= \debug_flat_o[17]~output_o\;

ww_debug_flat_o(18) <= \debug_flat_o[18]~output_o\;

ww_debug_flat_o(19) <= \debug_flat_o[19]~output_o\;

ww_debug_flat_o(20) <= \debug_flat_o[20]~output_o\;

ww_debug_flat_o(21) <= \debug_flat_o[21]~output_o\;

ww_debug_flat_o(22) <= \debug_flat_o[22]~output_o\;

ww_debug_flat_o(23) <= \debug_flat_o[23]~output_o\;

ww_debug_flat_o(24) <= \debug_flat_o[24]~output_o\;

ww_debug_flat_o(25) <= \debug_flat_o[25]~output_o\;

ww_debug_flat_o(26) <= \debug_flat_o[26]~output_o\;

ww_debug_flat_o(27) <= \debug_flat_o[27]~output_o\;

ww_debug_flat_o(28) <= \debug_flat_o[28]~output_o\;

ww_debug_flat_o(29) <= \debug_flat_o[29]~output_o\;

ww_debug_flat_o(30) <= \debug_flat_o[30]~output_o\;

ww_debug_flat_o(31) <= \debug_flat_o[31]~output_o\;

ww_debug_flat_o(32) <= \debug_flat_o[32]~output_o\;

ww_debug_flat_o(33) <= \debug_flat_o[33]~output_o\;

ww_data_mem_addr(0) <= \data_mem_addr[0]~output_o\;

ww_data_mem_addr(1) <= \data_mem_addr[1]~output_o\;

ww_data_mem_addr(2) <= \data_mem_addr[2]~output_o\;

ww_data_mem_addr(3) <= \data_mem_addr[3]~output_o\;

ww_data_mem_addr(4) <= \data_mem_addr[4]~output_o\;

ww_data_mem_addr(5) <= \data_mem_addr[5]~output_o\;

ww_data_mem_addr(6) <= \data_mem_addr[6]~output_o\;

ww_data_mem_addr(7) <= \data_mem_addr[7]~output_o\;

ww_data_mem_addr(8) <= \data_mem_addr[8]~output_o\;

ww_data_mem_addr(9) <= \data_mem_addr[9]~output_o\;

ww_data_mem_addr(10) <= \data_mem_addr[10]~output_o\;

ww_data_mem_addr(11) <= \data_mem_addr[11]~output_o\;

ww_data_mem_addr(12) <= \data_mem_addr[12]~output_o\;

ww_data_mem_addr(13) <= \data_mem_addr[13]~output_o\;

ww_data_mem_addr(14) <= \data_mem_addr[14]~output_o\;

ww_data_mem_addr(15) <= \data_mem_addr[15]~output_o\;

ww_data_mem_addr(16) <= \data_mem_addr[16]~output_o\;

ww_data_mem_addr(17) <= \data_mem_addr[17]~output_o\;

ww_data_mem_addr(18) <= \data_mem_addr[18]~output_o\;

ww_data_mem_addr(19) <= \data_mem_addr[19]~output_o\;

ww_data_mem_addr(20) <= \data_mem_addr[20]~output_o\;

ww_data_mem_addr(21) <= \data_mem_addr[21]~output_o\;

ww_data_mem_addr(22) <= \data_mem_addr[22]~output_o\;

ww_data_mem_addr(23) <= \data_mem_addr[23]~output_o\;

ww_data_mem_addr(24) <= \data_mem_addr[24]~output_o\;

ww_data_mem_addr(25) <= \data_mem_addr[25]~output_o\;

ww_data_mem_addr(26) <= \data_mem_addr[26]~output_o\;

ww_data_mem_addr(27) <= \data_mem_addr[27]~output_o\;

ww_data_mem_addr(28) <= \data_mem_addr[28]~output_o\;

ww_data_mem_addr(29) <= \data_mem_addr[29]~output_o\;

ww_data_mem_addr(30) <= \data_mem_addr[30]~output_o\;

ww_data_mem_addr(31) <= \data_mem_addr[31]~output_o\;
END structure;


