hdl_samples
====

## Outline

1. RS flip flop
    RSFF
2. Transparent latch
    LATCH
3. D flip flop
    DFF
4. enable D flip flop
    E_DFF

# Require

- iverilog
- gtkwave
