* d:\fossee\esim\library\subcircuitlibrary\sr_ff\sr_ff.cir

* u2  net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_nand
* u4  net-_u2-pad3_ net-_u1-pad4_ net-_u1-pad5_ d_nand
* u5  net-_u1-pad5_ net-_u3-pad3_ net-_u1-pad4_ d_nand
* u3  net-_u1-pad2_ net-_u1-pad3_ net-_u3-pad3_ d_nand
* u1  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ port
a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2
a2 [net-_u2-pad3_ net-_u1-pad4_ ] net-_u1-pad5_ u4
a3 [net-_u1-pad5_ net-_u3-pad3_ ] net-_u1-pad4_ u5
a4 [net-_u1-pad2_ net-_u1-pad3_ ] net-_u3-pad3_ u3
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u2 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u4 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u5 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u3 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
