;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SPL 0, <-54
	SUB 421, 1
	SUB 421, 1
	ADD <300, 90
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ <130, 9
	JMZ <130, 9
	JMZ <130, 9
	MOV -301, @36
	MOV <11, -106
	ADD 0, -742
	DJN -1, @-20
	JMN 200, #1
	CMP @13, 0
	SUB 1, <-1
	JMP 1, @-1
	JMN -351, #36
	SLT 121, 0
	SLT 121, 0
	MOV <11, <-106
	MOV <11, <-106
	SLT @121, 106
	SLT @121, 106
	MOV -301, @36
	SUB #12, @200
	SUB @121, 103
	SPL 0, <320
	SUB @121, 103
	SPL 0, <320
	SPL 0, <320
	SUB 0, <10
	SPL 0, <320
	SUB 0, <10
	MOV -1, <-21
	SLT 210, 60
	JMZ <130, 9
	MOV -301, @36
	SPL -9, @-12
	SPL -9, @-12
	CMP 290, 90
	SPL 0, <-54
	MOV -1, <-26
	SPL 0, <-54
