// Seed: 3144382922
module module_0;
  logic id_0;
  reg   id_1;
  reg   id_2 = 1;
  always @(negedge 1) begin
    id_1 <= id_2;
  end
endmodule
