Warning: Design 'system' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : system
Version: X-2025.06-SP1
Date   : Mon Nov 24 14:09:45 2025
****************************************

Library(s) Used:

    saed14hvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_hvt/db_nldm/saed14hvt_tt0p8v25c.db)
    saed14rvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db)
    saed14lvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_lvt/db_nldm/saed14lvt_tt0p8v25c.db)
    saed14sram_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/sram/logic_synth/single/saed14sram_tt0p8v25c.db)
    saed14io_fc_tt0p8v25c_1p8v (File: /share/synopsys/libs/SAED14nm_PDK/lib/io_std/db_nldm/saed14io_fc_tt0p8v25c_1p8v.db)

Number of ports:                        18850
Number of nets:                         54535
Number of cells:                        38939
Number of combinational cells:          32265
Number of sequential cells:              6379
Number of macros/black boxes:              17
Number of buf/inv:                       6894
Number of references:                      16

Combinational area:              10464.857950
Buf/Inv area:                     1490.019605
Noncombinational area:           11079.558776
Macro/Black Box area:            45366.799316
Net Interconnect area:           42185.066800

Total cell area:                 66911.216042
Total area:                     109096.282842

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  -------------------  ---------------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes       Design
--------------------------------  ----------  -------  ----------  ----------  ----------  --------------------------------------------------------
system                            66911.2160    100.0      1.5096      0.0000      0.0000  system
u_amber0                          15838.0390     23.7     21.0456      0.0000      0.0000  a25_core_1
u_amber0/u_coprocessor              293.4396      0.4    133.8216    159.6180      0.0000  a25_coprocessor_1
u_amber0/u_execute                 3931.4868      5.9    501.1872    216.7164      0.0000  a25_execute_1
u_amber0/u_execute/add_x_10          19.0920      0.0     19.0920      0.0000      0.0000  a25_execute_0_DW01_add_J3_2_1
u_amber0/u_execute/add_x_11          24.1980      0.0     24.1980      0.0000      0.0000  a25_execute_0_DW01_add_J3_1_1
u_amber0/u_execute/add_x_12          22.0668      0.0     22.0668      0.0000      0.0000  a25_execute_0_DW01_add_J3_0_1
u_amber0/u_execute/add_x_8           15.4068      0.0     15.4068      0.0000      0.0000  a25_execute_0_DW01_add_J3_3_1
u_amber0/u_execute/sub_x_9           17.7600      0.0     17.7600      0.0000      0.0000  a25_execute_0_DW01_sub_J3_0_1
u_amber0/u_execute/u_alu            199.5780      0.3    123.9204      0.0000      0.0000  a25_alu_1
u_amber0/u_execute/u_alu/add_x_7     28.1496      0.0     28.1496      0.0000      0.0000  a25_alu_0_DW01_add_J10_1_1
u_amber0/u_execute/u_alu/add_x_8     47.5080      0.1     47.5080      0.0000      0.0000  a25_alu_0_DW01_add_J10_0_1
u_amber0/u_execute/u_barrel_shift   329.6700      0.5    329.6700      0.0000      0.0000  a25_barrel_shift_1
u_amber0/u_execute/u_multiply       294.4608      0.4     95.2824     72.5496      0.0000  a25_multiply_1
u_amber0/u_execute/u_multiply/add_x_1    23.0436     0.0    23.0436     0.0000     0.0000  a25_multiply_0_DW01_inc_J11_1_1
u_amber0/u_execute/u_multiply/add_x_3    53.6352     0.1    53.6352     0.0000     0.0000  a25_multiply_0_DW01_add_J11_1_1
u_amber0/u_execute/u_multiply/add_x_4    46.8420     0.1    46.8420     0.0000     0.0000  a25_multiply_0_DW01_add_J11_0_1
u_amber0/u_execute/u_multiply/add_x_6     3.1080     0.0     3.1080     0.0000     0.0000  a25_multiply_0_DW01_inc_J11_0_1
u_amber0/u_execute/u_register_bank  2291.3508     3.4   1491.3072    800.0436      0.0000  a25_register_bank_1
u_amber0/u_fetch                  11028.9418     16.5     50.7492      0.8436      0.0000  a25_fetch_1
u_amber0/u_fetch/lt_x_1               2.4864      0.0      2.4864      0.0000      0.0000  a25_fetch_0_DW_cmp_J9_2_1
u_amber0/u_fetch/lt_x_2               3.0192      0.0      3.0192      0.0000      0.0000  a25_fetch_0_DW_cmp_J9_1_1
u_amber0/u_fetch/lt_x_3               2.4864      0.0      2.4864      0.0000      0.0000  a25_fetch_0_DW_cmp_J9_0_1
u_amber0/u_fetch/u_cache          10969.3570     16.4     97.8132    110.1120  10674.5410  a25_icache_1
u_amber0/u_fetch/u_cache/add_x_3      5.1060      0.0      5.1060      0.0000      0.0000  a25_icache_0_DW01_inc_J9_0_1
u_amber0/u_fetch/u_cache/eq_x_21     17.5824      0.0     17.5824      0.0000      0.0000  a25_icache_0_DW_cmp_J9_4_1
u_amber0/u_fetch/u_cache/eq_x_26     11.6772      0.0     11.6772      0.0000      0.0000  a25_icache_0_DW_cmp_J9_3_1
u_amber0/u_fetch/u_cache/eq_x_27     11.5884      0.0     11.5884      0.0000      0.0000  a25_icache_0_DW_cmp_J9_2_1
u_amber0/u_fetch/u_cache/eq_x_28     11.6772      0.0     11.6772      0.0000      0.0000  a25_icache_0_DW_cmp_J9_1_1
u_amber0/u_fetch/u_cache/eq_x_29     11.6328      0.0     11.6328      0.0000      0.0000  a25_icache_0_DW_cmp_J9_0_1
u_amber0/u_fetch/u_cache/ne_x_17     17.6268      0.0     17.6268      0.0000      0.0000  a25_icache_0_DW_cmp_J9_5_1
u_amber0/u_mem                      154.2012      0.2     99.2340     42.3576      0.0000  a25_mem_1
u_amber0/u_mem/lt_x_1                 4.2180      0.0      4.2180      0.0000      0.0000  a25_mem_0_DW_cmp_J7_2_1
u_amber0/u_mem/lt_x_2                 4.1736      0.0      4.1736      0.0000      0.0000  a25_mem_0_DW_cmp_J7_1_1
u_amber0/u_mem/lt_x_3                 4.2180      0.0      4.2180      0.0000      0.0000  a25_mem_0_DW_cmp_J7_0_1
u_amber0/u_wishbone                 341.6580      0.5    169.2972    172.3608      0.0000  a25_wishbone_1
u_amber0/u_write_back                67.2660      0.1     22.7772     44.4888      0.0000  a25_write_back_1
u_amber1                          15860.1502     23.7     20.4240      0.0000      0.0000  a25_core_0
u_amber1/u_coprocessor              292.3296      0.4    132.8892    159.4404      0.0000  a25_coprocessor_0
u_amber1/u_execute                 3953.7756      5.9    506.5152    211.7436      0.0000  a25_execute_0
u_amber1/u_execute/add_x_10          19.4472      0.0     19.4472      0.0000      0.0000  a25_execute_0_DW01_add_J3_2_0
u_amber1/u_execute/add_x_11          23.3544      0.0     23.3544      0.0000      0.0000  a25_execute_0_DW01_add_J3_1_0
u_amber1/u_execute/add_x_12          22.0224      0.0     22.0224      0.0000      0.0000  a25_execute_0_DW01_add_J3_0_0
u_amber1/u_execute/add_x_8           15.3180      0.0     15.3180      0.0000      0.0000  a25_execute_0_DW01_add_J3_3_0
u_amber1/u_execute/sub_x_9           17.7600      0.0     17.7600      0.0000      0.0000  a25_execute_0_DW01_sub_J3_0_0
u_amber1/u_execute/u_alu            204.5952      0.3    124.1868      0.0000      0.0000  a25_alu_0
u_amber1/u_execute/u_alu/add_x_7     29.0376      0.0     29.0376      0.0000      0.0000  a25_alu_0_DW01_add_J10_1_0
u_amber1/u_execute/u_alu/add_x_8     51.3708      0.1     51.3708      0.0000      0.0000  a25_alu_0_DW01_add_J10_0_0
u_amber1/u_execute/u_barrel_shift   340.9920      0.5    340.9920      0.0000      0.0000  a25_barrel_shift_0
u_amber1/u_execute/u_multiply       294.7716      0.4     96.7032     71.7504      0.0000  a25_multiply_0
u_amber1/u_execute/u_multiply/add_x_1    26.0184     0.0    26.0184     0.0000     0.0000  a25_multiply_0_DW01_inc_J11_1_0
u_amber1/u_execute/u_multiply/add_x_3    49.6392     0.1    49.6392     0.0000     0.0000  a25_multiply_0_DW01_add_J11_1_0
u_amber1/u_execute/u_multiply/add_x_4    47.5524     0.1    47.5524     0.0000     0.0000  a25_multiply_0_DW01_add_J11_0_0
u_amber1/u_execute/u_multiply/add_x_6     3.1080     0.0     3.1080     0.0000     0.0000  a25_multiply_0_DW01_inc_J11_0_0
u_amber1/u_execute/u_register_bank  2297.2560     3.4   1496.9904    800.2656      0.0000  a25_register_bank_0
u_amber1/u_fetch                  11030.0518     16.5     51.8148      0.8436      0.0000  a25_fetch_0
u_amber1/u_fetch/lt_x_1               2.4864      0.0      2.4864      0.0000      0.0000  a25_fetch_0_DW_cmp_J9_2_0
u_amber1/u_fetch/lt_x_2               3.0636      0.0      3.0636      0.0000      0.0000  a25_fetch_0_DW_cmp_J9_1_0
u_amber1/u_fetch/lt_x_3               2.4864      0.0      2.4864      0.0000      0.0000  a25_fetch_0_DW_cmp_J9_0_0
u_amber1/u_fetch/u_cache          10969.3570     16.4     97.5912    110.1564  10674.5410  a25_icache_0
u_amber1/u_fetch/u_cache/add_x_3      5.1060      0.0      5.1060      0.0000      0.0000  a25_icache_0_DW01_inc_J9_0_0
u_amber1/u_fetch/u_cache/eq_x_21     17.6268      0.0     17.6268      0.0000      0.0000  a25_icache_0_DW_cmp_J9_4_0
u_amber1/u_fetch/u_cache/eq_x_26     11.6772      0.0     11.6772      0.0000      0.0000  a25_icache_0_DW_cmp_J9_3_0
u_amber1/u_fetch/u_cache/eq_x_27     11.6772      0.0     11.6772      0.0000      0.0000  a25_icache_0_DW_cmp_J9_2_0
u_amber1/u_fetch/u_cache/eq_x_28     11.6772      0.0     11.6772      0.0000      0.0000  a25_icache_0_DW_cmp_J9_1_0
u_amber1/u_fetch/u_cache/eq_x_29     11.6328      0.0     11.6328      0.0000      0.0000  a25_icache_0_DW_cmp_J9_0_0
u_amber1/u_fetch/u_cache/ne_x_17     17.6712      0.0     17.6712      0.0000      0.0000  a25_icache_0_DW_cmp_J9_5_0
u_amber1/u_mem                      153.4464      0.2     98.6568     42.1800      0.0000  a25_mem_0
u_amber1/u_mem/lt_x_1                 4.2180      0.0      4.2180      0.0000      0.0000  a25_mem_0_DW_cmp_J7_2_0
u_amber1/u_mem/lt_x_2                 4.1736      0.0      4.1736      0.0000      0.0000  a25_mem_0_DW_cmp_J7_1_0
u_amber1/u_mem/lt_x_3                 4.2180      0.0      4.2180      0.0000      0.0000  a25_mem_0_DW_cmp_J7_0_0
u_amber1/u_wishbone                 340.2816      0.5    168.0984    172.1832      0.0000  a25_wishbone_0
u_amber1/u_write_back                69.8412      0.1     23.8872     45.9540      0.0000  a25_write_back_0
u_boot_mem_wrapper                21355.0760     31.9      0.0000      0.0000      0.0000  boot_mem_wrapper
u_boot_mem_wrapper/u_boot_mem     21355.0760     31.9      5.1504      0.8436  21349.0820  boot_mem
u_clocks_resets                       3.7740      0.0      1.9092      1.8648      0.0000  clocks_resets
u_eth_top                          7317.3153     10.9     38.3172     57.2760      0.0000  eth_top
u_eth_top/ethreg1                   614.6736      0.9    143.1012     22.3776      0.0000  eth_registers
u_eth_top/ethreg1/COLLCONF_0          9.5016      0.0      2.8416      6.6600      0.0000  eth_register_6_3f
u_eth_top/ethreg1/COLLCONF_2          6.3936      0.0      1.9536      4.4400      0.0000  eth_register_4_f
u_eth_top/ethreg1/CTRLMODER_0         4.7064      0.0      1.5096      3.1968      0.0000  eth_register_3_0
u_eth_top/ethreg1/INT_MASK_0         10.7448      0.0      3.2856      7.4592      0.0000  eth_register_7_00
u_eth_top/ethreg1/IPGR1_0            10.8336      0.0      3.2856      7.5480      0.0000  eth_register_7_0c
u_eth_top/ethreg1/IPGR2_0            10.8336      0.0      3.2856      7.5480      0.0000  eth_register_7_12_0
u_eth_top/ethreg1/IPGT_0             10.8336      0.0      3.2856      7.5480      0.0000  eth_register_7_12_1
u_eth_top/ethreg1/MAC_ADDR0_0        12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_15
u_eth_top/ethreg1/MAC_ADDR0_1        12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_14
u_eth_top/ethreg1/MAC_ADDR0_2        12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_13
u_eth_top/ethreg1/MAC_ADDR0_3        12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_12
u_eth_top/ethreg1/MAC_ADDR1_0        12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_11
u_eth_top/ethreg1/MAC_ADDR1_1        12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_10
u_eth_top/ethreg1/MIIADDRESS_0        7.7256      0.0      2.3976      5.3280      0.0000  eth_register_5_00_1
u_eth_top/ethreg1/MIIADDRESS_1        7.7256      0.0      2.3976      5.3280      0.0000  eth_register_5_00_0
u_eth_top/ethreg1/MIICOMMAND0         1.6872      0.0      0.6216      1.0656      0.0000  eth_register_WIDTH1_RESET_VALUE0_2
u_eth_top/ethreg1/MIICOMMAND1         1.8648      0.0      0.7992      1.0656      0.0000  eth_register_WIDTH1_RESET_VALUE0_1
u_eth_top/ethreg1/MIICOMMAND2         1.8648      0.0      0.7992      1.0656      0.0000  eth_register_WIDTH1_RESET_VALUE0_0
u_eth_top/ethreg1/MIIMODER_0         12.9204      0.0      4.2624      8.6580      0.0000  eth_register_8_64
u_eth_top/ethreg1/MIIMODER_1          1.6872      0.0      0.6216      1.0656      0.0000  eth_register_1_0_1
u_eth_top/ethreg1/MIIRX_DATA         25.0416      0.0      7.9920     17.0496      0.0000  eth_register_16_0000
u_eth_top/ethreg1/MIITX_DATA_0       12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_17
u_eth_top/ethreg1/MIITX_DATA_1       12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_16
u_eth_top/ethreg1/MODER_0            12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_20
u_eth_top/ethreg1/MODER_1            12.8760      0.0      4.2624      8.6136      0.0000  eth_register_8_a0
u_eth_top/ethreg1/MODER_2             1.6872      0.0      0.6216      1.0656      0.0000  eth_register_1_0_2
u_eth_top/ethreg1/PACKETLEN_0        12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_19
u_eth_top/ethreg1/PACKETLEN_1        12.8760      0.0      4.2624      8.6136      0.0000  eth_register_8_06
u_eth_top/ethreg1/PACKETLEN_2        12.8316      0.0      4.2624      8.5692      0.0000  eth_register_8_40_1
u_eth_top/ethreg1/PACKETLEN_3        12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_18
u_eth_top/ethreg1/RXHASH0_0          12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_9
u_eth_top/ethreg1/RXHASH0_1          12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_8
u_eth_top/ethreg1/RXHASH0_2          12.7872      0.0      4.2624      8.5248      0.0000  eth_register_8_00_7
u_eth_top/ethreg1/RXHASH0_3          12.5208      0.0      3.9960      8.5248      0.0000  eth_register_8_00_6
u_eth_top/ethreg1/RXHASH1_0          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_5
u_eth_top/ethreg1/RXHASH1_1          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_4
u_eth_top/ethreg1/RXHASH1_2          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_3
u_eth_top/ethreg1/RXHASH1_3          12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_2
u_eth_top/ethreg1/TXCTRL_0           12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_1
u_eth_top/ethreg1/TXCTRL_1           12.2544      0.0      3.7296      8.5248      0.0000  eth_register_8_00_0
u_eth_top/ethreg1/TXCTRL_2            1.8648      0.0      0.7992      1.0656      0.0000  eth_register_1_0_0
u_eth_top/ethreg1/TX_BD_NUM_0        12.8316      0.0      4.2624      8.5692      0.0000  eth_register_8_40_0
u_eth_top/ethreg1/gt_x_5              1.1100      0.0      1.1100      0.0000      0.0000  eth_registers_DW_cmp_J18_0
u_eth_top/ethreg1/lte_x_1             4.2180      0.0      4.2180      0.0000      0.0000  eth_registers_DW_cmp_J18_1
u_eth_top/maccontrol1               284.7372      0.4      9.2796      5.3280      0.0000  eth_maccontrol
u_eth_top/maccontrol1/receivecontrol1   189.8988     0.3    68.5092    76.8564     0.0000  eth_receivecontrol
u_eth_top/maccontrol1/receivecontrol1/add_x_24     2.4420     0.0     2.4420     0.0000     0.0000 eth_receivecontrol_DW01_inc_J11_1
u_eth_top/maccontrol1/receivecontrol1/add_x_31     3.1080     0.0     3.1080     0.0000     0.0000 eth_receivecontrol_DW01_inc_J11_0
u_eth_top/maccontrol1/receivecontrol1/eq_x_1     4.5732     0.0     4.5732     0.0000     0.0000 eth_receivecontrol_DW_cmp_J11_5
u_eth_top/maccontrol1/receivecontrol1/eq_x_2     4.5732     0.0     4.5732     0.0000     0.0000 eth_receivecontrol_DW_cmp_J11_4
u_eth_top/maccontrol1/receivecontrol1/eq_x_3     4.5732     0.0     4.5732     0.0000     0.0000 eth_receivecontrol_DW_cmp_J11_3
u_eth_top/maccontrol1/receivecontrol1/eq_x_4     4.5732     0.0     4.5732     0.0000     0.0000 eth_receivecontrol_DW_cmp_J11_2
u_eth_top/maccontrol1/receivecontrol1/eq_x_5     4.5732     0.0     4.5732     0.0000     0.0000 eth_receivecontrol_DW_cmp_J11_1
u_eth_top/maccontrol1/receivecontrol1/eq_x_6     4.5732     0.0     4.5732     0.0000     0.0000 eth_receivecontrol_DW_cmp_J11_0
u_eth_top/maccontrol1/receivecontrol1/sub_x_27    11.5440     0.0    11.5440     0.0000     0.0000 eth_receivecontrol_DW01_dec_J11_0
u_eth_top/maccontrol1/transmitcontrol1    80.2308     0.1    47.4192    27.2616     0.0000 eth_transmitcontrol
u_eth_top/maccontrol1/transmitcontrol1/add_x_10     3.1080     0.0     3.1080     0.0000     0.0000 eth_transmitcontrol_DW01_inc_J18_0
u_eth_top/maccontrol1/transmitcontrol1/add_x_9     2.4420     0.0     2.4420     0.0000     0.0000 eth_transmitcontrol_DW01_add_J18_0
u_eth_top/macstatus1                 92.4852      0.1     14.3412     19.2252      0.0000  eth_macstatus
u_eth_top/macstatus1/eq_x_7           3.5076      0.0      3.5076      0.0000      0.0000  eth_macstatus_DW_cmp_J17_0
u_eth_top/macstatus1/gt_x_13         13.8528      0.0     13.8528      0.0000      0.0000  eth_macstatus_DW_cmp_J17_1
u_eth_top/macstatus1/gte_x_3         13.8528      0.0     13.8528      0.0000      0.0000  eth_macstatus_DW_cmp_J17_4
u_eth_top/macstatus1/lt_x_9          13.8528      0.0     13.8528      0.0000      0.0000  eth_macstatus_DW_cmp_J17_2
u_eth_top/macstatus1/lte_x_4         13.8528      0.0     13.8528      0.0000      0.0000  eth_macstatus_DW_cmp_J17_3
u_eth_top/miim1                     163.1700      0.2     26.6400     38.3616      0.0000  eth_miim
u_eth_top/miim1/add_x_9               3.7740      0.0      3.7740      0.0000      0.0000  eth_miim_DW01_inc_J10_0
u_eth_top/miim1/clkgen               27.0840      0.0      7.2372      9.6348      0.0000  eth_clockgen
u_eth_top/miim1/clkgen/sub_x_2        4.8840      0.0      4.8840      0.0000      0.0000  eth_clockgen_DW01_dec_J18_1
u_eth_top/miim1/clkgen/sub_x_3        5.3280      0.0      5.3280      0.0000      0.0000  eth_clockgen_DW01_dec_J18_0
u_eth_top/miim1/outctrl              13.7640      0.0      6.1716      6.3936      0.0000  eth_outputcontrol
u_eth_top/miim1/outctrl/gt_x_1        0.3108      0.0      0.3108      0.0000      0.0000  eth_outputcontrol_DW_cmp_J9_1
u_eth_top/miim1/outctrl/lt_x_2        0.8880      0.0      0.8880      0.0000      0.0000  eth_outputcontrol_DW_cmp_J9_0
u_eth_top/miim1/shftrg               53.5464      0.1     26.9064     26.6400      0.0000  eth_shiftreg
u_eth_top/rxethmac1                 294.1500      0.4     17.6268     41.6916      0.0000  eth_rxethmac
u_eth_top/rxethmac1/crcrx            63.2700      0.1     27.7500     35.5200      0.0000  eth_crc_0
u_eth_top/rxethmac1/rxaddrcheck1     62.9148      0.1     31.2132      4.2624      0.0000  eth_rxaddrcheck
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_3     4.5732     0.0     4.5732     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_J15_5
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_4     4.5732     0.0     4.5732     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_J15_4
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_5     4.5732     0.0     4.5732     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_J15_3
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_6     4.5732     0.0     4.5732     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_J15_2
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_7     4.5732     0.0     4.5732     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_J15_1
u_eth_top/rxethmac1/rxaddrcheck1/eq_x_8     4.5732     0.0     4.5732     0.0000     0.0000 eth_rxaddrcheck_DW_cmp_J15_0
u_eth_top/rxethmac1/rxcounters1      95.9040      0.1     33.7884     26.6400      0.0000  eth_rxcounters
u_eth_top/rxethmac1/rxcounters1/add_x_1     9.7680     0.0     9.7680     0.0000     0.0000 eth_rxcounters_DW01_inc_J12_1
u_eth_top/rxethmac1/rxcounters1/add_x_4     9.6348     0.0     9.6348     0.0000     0.0000 eth_rxcounters_DW01_add_J12_0
u_eth_top/rxethmac1/rxcounters1/add_x_8     2.4420     0.0     2.4420     0.0000     0.0000 eth_rxcounters_DW01_inc_J12_0
u_eth_top/rxethmac1/rxcounters1/eq_x_7     9.1908     0.0     9.1908     0.0000     0.0000 eth_rxcounters_DW_cmp_J12_0
u_eth_top/rxethmac1/rxcounters1/gt_x_5     2.2644     0.0     2.2644     0.0000     0.0000 eth_rxcounters_DW_cmp_J12_2
u_eth_top/rxethmac1/rxcounters1/lt_x_6     2.1756     0.0     2.1756     0.0000     0.0000 eth_rxcounters_DW_cmp_J12_1
u_eth_top/rxethmac1/rxstatem1        12.7428      0.0      6.3048      6.4380      0.0000  eth_rxstatem
u_eth_top/txethmac1                 337.6620      0.5     27.3060     21.3564      0.0000  eth_txethmac
u_eth_top/txethmac1/eq_x_2            3.5076      0.0      3.5076      0.0000      0.0000  eth_txethmac_DW_cmp_J15_0
u_eth_top/txethmac1/random1          40.7592      0.1     13.7196     21.3120      0.0000  eth_random
u_eth_top/txethmac1/random1/eq_x_19     5.7276     0.0     5.7276      0.0000      0.0000  eth_random_DW_cmp_J10_9
u_eth_top/txethmac1/txcounters1     140.7480      0.2     36.6300     37.2960      0.0000  eth_txcounters
u_eth_top/txethmac1/txcounters1/add_x_1     9.7680     0.0     9.7680     0.0000     0.0000 eth_txcounters_DW01_inc_J17_1
u_eth_top/txethmac1/txcounters1/add_x_7     9.7680     0.0     9.7680     0.0000     0.0000 eth_txcounters_DW01_inc_J17_0
u_eth_top/txethmac1/txcounters1/eq_x_10     9.1908     0.0     9.1908     0.0000     0.0000 eth_txcounters_DW_cmp_J17_0
u_eth_top/txethmac1/txcounters1/gte_x_6    14.2968     0.0    14.2968     0.0000     0.0000 eth_txcounters_DW_cmp_J17_1
u_eth_top/txethmac1/txcounters1/sub_x_4    10.9224     0.0    10.9224     0.0000     0.0000 eth_txcounters_DW01_sub_J17_0
u_eth_top/txethmac1/txcounters1/sub_x_5    12.8760     0.0    12.8760     0.0000     0.0000 eth_txcounters_DW01_dec_J17_0
u_eth_top/txethmac1/txcrc            57.8976      0.1     22.3776     35.5200      0.0000  eth_crc_1
u_eth_top/txethmac1/txstatem1        46.0872      0.1     14.5632     12.8316      0.0000  eth_txstatem
u_eth_top/txethmac1/txstatem1/gte_x_1     4.9284     0.0     4.9284     0.0000     0.0000  eth_txstatem_DW_cmp_J11_3
u_eth_top/txethmac1/txstatem1/gte_x_2     4.9284     0.0     4.9284     0.0000     0.0000  eth_txstatem_DW_cmp_J11_2
u_eth_top/txethmac1/txstatem1/lte_x_3     4.9284     0.0     4.9284     0.0000     0.0000  eth_txstatem_DW_cmp_J11_1
u_eth_top/txethmac1/txstatem1/ne_x_4     3.9072     0.0     3.9072     0.0000      0.0000  eth_txstatem_DW_cmp_J11_0
u_eth_top/wishbone                 5434.8440      8.1    407.3700    479.9640      0.0000  eth_wishbone
u_eth_top/wishbone/add_x_118          3.7740      0.0      3.7740      0.0000      0.0000  eth_wishbone_DW01_inc_J2_2
u_eth_top/wishbone/add_x_119          3.7740      0.0      3.7740      0.0000      0.0000  eth_wishbone_DW01_inc_J2_1
u_eth_top/wishbone/add_x_156         19.0920      0.0     19.0920      0.0000      0.0000  eth_wishbone_DW01_inc_J2_0
u_eth_top/wishbone/add_x_27          19.0920      0.0     19.0920      0.0000      0.0000  eth_wishbone_DW01_inc_J2_5
u_eth_top/wishbone/add_x_37          19.0920      0.0     19.0920      0.0000      0.0000  eth_wishbone_DW01_inc_J2_4
u_eth_top/wishbone/add_x_39          19.0920      0.0     19.0920      0.0000      0.0000  eth_wishbone_DW01_inc_J2_3
u_eth_top/wishbone/bd_ram          2669.4345      4.0      0.7992      0.0000   2668.6353  eth_spram_256x32
u_eth_top/wishbone/gt_x_13            2.0868      0.0      2.0868      0.0000      0.0000  eth_wishbone_DW_cmp_J2_6
u_eth_top/wishbone/gt_x_182           0.7104      0.0      0.7104      0.0000      0.0000  eth_wishbone_DW_cmp_J2_0
u_eth_top/wishbone/gt_x_41            2.3532      0.0      2.3532      0.0000      0.0000  eth_wishbone_DW_cmp_J2_3
u_eth_top/wishbone/gt_x_43            2.3532      0.0      2.3532      0.0000      0.0000  eth_wishbone_DW_cmp_J2_1
u_eth_top/wishbone/lt_x_40            0.2664      0.0      0.2664      0.0000      0.0000  eth_wishbone_DW_cmp_J2_4
u_eth_top/wishbone/lt_x_42            0.2664      0.0      0.2664      0.0000      0.0000  eth_wishbone_DW_cmp_J2_2
u_eth_top/wishbone/lte_x_34           2.1756      0.0      2.1756      0.0000      0.0000  eth_wishbone_DW_cmp_J2_5
u_eth_top/wishbone/rx_fifo          870.0180      1.3    343.5672    521.0784      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0
u_eth_top/wishbone/rx_fifo/add_x_2     2.4420     0.0      2.4420      0.0000      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_inc_J5_0
u_eth_top/wishbone/rx_fifo/sub_x_1     2.9304     0.0      2.9304      0.0000      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_dec_J5_0
u_eth_top/wishbone/sub_x_20           9.9900      0.0      9.9900      0.0000      0.0000  eth_wishbone_DW01_sub_J2_2
u_eth_top/wishbone/sub_x_21          11.2776      0.0     11.2776      0.0000      0.0000  eth_wishbone_DW01_sub_J2_1
u_eth_top/wishbone/sub_x_22          10.7004      0.0     10.7004      0.0000      0.0000  eth_wishbone_DW01_sub_J2_0
u_eth_top/wishbone/sub_x_23          11.5440      0.0     11.5440      0.0000      0.0000  eth_wishbone_DW01_dec_J2_0
u_eth_top/wishbone/tx_fifo          870.4176      1.3    343.9668    521.0784      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1
u_eth_top/wishbone/tx_fifo/add_x_2     2.4420     0.0      2.4420      0.0000      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_inc_J4_0
u_eth_top/wishbone/tx_fifo/sub_x_1     2.9304     0.0      2.9304      0.0000      0.0000  eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_dec_J4_0
u_interrupt_controller0             290.1096      0.4    152.6028    137.5068      0.0000  interrupt_controller_1
u_interrupt_controller1             290.1096      0.4    152.6028    137.5068      0.0000  interrupt_controller_0
u_iobuf                            5000.7104      7.5      0.7104   5000.0000      0.0000  generic_iobuf
u_test_module                       168.8088      0.3     79.2984     78.8544      0.0000  test_module
u_test_module/sub_x_4                 5.3280      0.0      5.3280      0.0000      0.0000  test_module_DW01_dec_J13_1
u_test_module/sub_x_8                 5.3280      0.0      5.3280      0.0000      0.0000  test_module_DW01_dec_J13_0
u_timer_module                      480.7188      0.7    218.9364    129.9144      0.0000  timer_module
u_timer_module/sub_x_1               11.5440      0.0     11.5440      0.0000      0.0000  timer_module_DW01_sub_J14_5
u_timer_module/sub_x_2               14.6520      0.0     14.6520      0.0000      0.0000  timer_module_DW01_sub_J14_4
u_timer_module/sub_x_3               17.7600      0.0     17.7600      0.0000      0.0000  timer_module_DW01_dec_J14_2
u_timer_module/sub_x_4               11.5440      0.0     11.5440      0.0000      0.0000  timer_module_DW01_sub_J14_3
u_timer_module/sub_x_5               14.6520      0.0     14.6520      0.0000      0.0000  timer_module_DW01_sub_J14_2
u_timer_module/sub_x_6               17.7600      0.0     17.7600      0.0000      0.0000  timer_module_DW01_dec_J14_1
u_timer_module/sub_x_7               11.5440      0.0     11.5440      0.0000      0.0000  timer_module_DW01_sub_J14_1
u_timer_module/sub_x_8               14.6520      0.0     14.6520      0.0000      0.0000  timer_module_DW01_sub_J14_0
u_timer_module/sub_x_9               17.7600      0.0     17.7600      0.0000      0.0000  timer_module_DW01_dec_J14_0
u_wb_rr_arb2                         69.3528      0.1     66.5556      2.7972      0.0000  wb_rr_arb2
u_wishbone_arbiter                  235.5420      0.4    221.1564      1.7760      0.0000  wishbone_arbiter
u_wishbone_arbiter/lt_x_3             4.2180      0.0      4.2180      0.0000      0.0000  wishbone_arbiter_DW_cmp_J7_2
u_wishbone_arbiter/lt_x_4             4.1736      0.0      4.1736      0.0000      0.0000  wishbone_arbiter_DW_cmp_J7_1
u_wishbone_arbiter/lt_x_5             4.2180      0.0      4.2180      0.0000      0.0000  wishbone_arbiter_DW_cmp_J7_0
--------------------------------  ----------  -------  ----------  ----------  ----------  --------------------------------------------------------
Total                                                  10464.8579  11079.5588  45366.7993

1
