Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec 12 00:51:54 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Platform_top_timing_summary_routed.rpt -pb Platform_top_timing_summary_routed.pb -rpx Platform_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Platform_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Platform_Motion_uut/c1v_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[16]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clkdiv_uut/q_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 514 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.273        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.273        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.902ns (40.208%)  route 2.828ns (59.792%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.630 r  clkdiv_uut/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.630    clkdiv_uut/q_reg[12]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.964 r  clkdiv_uut/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.964    clkdiv_uut/q_reg[16]_i_1_n_6
    SLICE_X48Y92         FDCE                                         r  clkdiv_uut/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  clkdiv_uut/q_reg[17]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.062    15.237    clkdiv_uut/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.881ns (39.942%)  route 2.828ns (60.058%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.630 r  clkdiv_uut/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.630    clkdiv_uut/q_reg[12]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.943 r  clkdiv_uut/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.943    clkdiv_uut/q_reg[16]_i_1_n_4
    SLICE_X48Y92         FDCE                                         r  clkdiv_uut/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  clkdiv_uut/q_reg[19]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.062    15.237    clkdiv_uut/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.807ns (38.983%)  route 2.828ns (61.017%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.630 r  clkdiv_uut/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.630    clkdiv_uut/q_reg[12]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.869 r  clkdiv_uut/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.869    clkdiv_uut/q_reg[16]_i_1_n_5
    SLICE_X48Y92         FDCE                                         r  clkdiv_uut/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  clkdiv_uut/q_reg[18]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.062    15.237    clkdiv_uut/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.791ns (38.772%)  route 2.828ns (61.228%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.630 r  clkdiv_uut/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.630    clkdiv_uut/q_reg[12]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.853 r  clkdiv_uut/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.853    clkdiv_uut/q_reg[16]_i_1_n_7
    SLICE_X48Y92         FDCE                                         r  clkdiv_uut/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  clkdiv_uut/q_reg[16]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.062    15.237    clkdiv_uut/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.788ns (38.732%)  route 2.828ns (61.268%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.850 r  clkdiv_uut/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.850    clkdiv_uut/q_reg[12]_i_1_n_6
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[13]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X48Y91         FDCE (Setup_fdce_C_D)        0.062    15.237    clkdiv_uut/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.767ns (38.452%)  route 2.828ns (61.548%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.829 r  clkdiv_uut/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.829    clkdiv_uut/q_reg[12]_i_1_n_4
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[15]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X48Y91         FDCE (Setup_fdce_C_D)        0.062    15.237    clkdiv_uut/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.693ns (37.445%)  route 2.828ns (62.555%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.755 r  clkdiv_uut/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.755    clkdiv_uut/q_reg[12]_i_1_n_5
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[14]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X48Y91         FDCE (Setup_fdce_C_D)        0.062    15.237    clkdiv_uut/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.677ns (37.222%)  route 2.828ns (62.778%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  clkdiv_uut/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    clkdiv_uut/q_reg[8]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.739 r  clkdiv_uut/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.739    clkdiv_uut/q_reg[12]_i_1_n_7
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.512    14.935    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[12]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X48Y91         FDCE (Setup_fdce_C_D)        0.062    15.237    clkdiv_uut/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.674ns (37.181%)  route 2.828ns (62.819%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.736 r  clkdiv_uut/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.736    clkdiv_uut/q_reg[8]_i_1_n_6
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.934    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[9]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)        0.062    15.236    clkdiv_uut/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 clkdiv_uut/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.653ns (36.886%)  route 2.828ns (63.114%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.234    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_uut/q_reg[1]/Q
                         net (fo=1, routed)           1.044     6.733    clkdiv_uut/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  clkdiv_uut/CLK_BUFG_inst/O
                         net (fo=66, routed)          1.785     8.614    clkdiv_uut/CLK_BUFG
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.288 r  clkdiv_uut/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    clkdiv_uut/q_reg[0]_i_1_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  clkdiv_uut/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    clkdiv_uut/q_reg[4]_i_1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.715 r  clkdiv_uut/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.715    clkdiv_uut/q_reg[8]_i_1_n_4
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.934    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[11]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)        0.062    15.236    clkdiv_uut/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clkdiv_uut/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.797    clkdiv_uut/q_reg_n_0_[0]
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  clkdiv_uut/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    clkdiv_uut/q[0]_i_2_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  clkdiv_uut/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    clkdiv_uut/q_reg[0]_i_1_n_7
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[0]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X48Y88         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_uut/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_uut/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_uut/q_reg_n_0_[11]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  clkdiv_uut/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    clkdiv_uut/q_reg[8]_i_1_n_4
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.836     2.001    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[11]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y90         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_uut/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_uut/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.807    clkdiv_uut/q_reg_n_0_[3]
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  clkdiv_uut/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    clkdiv_uut/q_reg[0]_i_1_n_4
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[3]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X48Y88         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_uut/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_uut/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    clkdiv_uut/q_reg_n_0_[12]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  clkdiv_uut/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    clkdiv_uut/q_reg[12]_i_1_n_7
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.836     2.001    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[12]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y91         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_uut/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  clkdiv_uut/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_uut/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.801    clkdiv_uut/q_reg_n_0_[4]
    SLICE_X48Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  clkdiv_uut/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    clkdiv_uut/q_reg[4]_i_1_n_7
    SLICE_X48Y89         FDCE                                         r  clkdiv_uut/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  clkdiv_uut/q_reg[4]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X48Y89         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_uut/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_uut/q_reg[15]/Q
                         net (fo=1, routed)           0.209     1.834    clkdiv_uut/q_reg_n_0_[15]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.942 r  clkdiv_uut/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    clkdiv_uut/q_reg[12]_i_1_n_4
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.836     2.001    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[15]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y91         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_uut/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  clkdiv_uut/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_uut/q_reg[7]/Q
                         net (fo=1, routed)           0.209     1.833    clkdiv_uut/q_reg_n_0_[7]
    SLICE_X48Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.941 r  clkdiv_uut/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    clkdiv_uut/q_reg[4]_i_1_n_4
    SLICE_X48Y89         FDCE                                         r  clkdiv_uut/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  clkdiv_uut/q_reg[7]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X48Y89         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_uut/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.256ns (55.546%)  route 0.205ns (44.454%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_uut/q_reg[8]/Q
                         net (fo=1, routed)           0.205     1.830    clkdiv_uut/q_reg_n_0_[8]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.945 r  clkdiv_uut/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    clkdiv_uut/q_reg[8]_i_1_n_7
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.836     2.001    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  clkdiv_uut/q_reg[8]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y90         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_uut/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clkdiv_uut/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.797    clkdiv_uut/q_reg_n_0_[0]
    SLICE_X48Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  clkdiv_uut/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    clkdiv_uut/q[0]_i_2_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.948 r  clkdiv_uut/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.948    clkdiv_uut/q_reg[0]_i_1_n_6
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     2.000    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  clkdiv_uut/q_reg[1]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X48Y88         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_uut/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clkdiv_uut/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_uut/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.565     1.484    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_uut/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    clkdiv_uut/q_reg_n_0_[12]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.953 r  clkdiv_uut/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    clkdiv_uut/q_reg[12]_i_1_n_6
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.836     2.001    clkdiv_uut/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  clkdiv_uut/q_reg[13]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y91         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_uut/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y88    clkdiv_uut/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y90    clkdiv_uut/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y90    clkdiv_uut/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y91    clkdiv_uut/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y91    clkdiv_uut/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y91    clkdiv_uut/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y91    clkdiv_uut/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    clkdiv_uut/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    clkdiv_uut/q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88    clkdiv_uut/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88    clkdiv_uut/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88    clkdiv_uut/q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88    clkdiv_uut/q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    clkdiv_uut/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    clkdiv_uut/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkdiv_uut/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkdiv_uut/q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkdiv_uut/q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkdiv_uut/q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88    clkdiv_uut/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88    clkdiv_uut/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    clkdiv_uut/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    clkdiv_uut/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    clkdiv_uut/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    clkdiv_uut/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkdiv_uut/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkdiv_uut/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkdiv_uut/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkdiv_uut/q_reg[13]/C



