<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/02_FourBitCounterWithFIFO/pushpullfifo_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="PushPullFIFO_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="2" />
   <wvobject fp_name="divider77" type="divider">
      <obj_property name="label">TestBench</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
   <wvobject fp_name="divider29" type="divider">
      <obj_property name="label">PushPullFIFO</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
</wave_config>
