# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/tanli/Documents/GitHub/verilog/aluTb.v
