
TP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008588  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  08008788  08008788  00018788  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d0c  08008d0c  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08008d0c  08008d0c  00018d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d14  08008d14  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d14  08008d14  00018d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d18  08008d18  00018d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08008d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  200001f0  08008f0c  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08008f0c  00020310  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010351  00000000  00000000  0002021e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024a6  00000000  00000000  0003056f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  00032a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b50  00000000  00000000  00033680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a732  00000000  00000000  000341d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ba9  00000000  00000000  0005e902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb8ce  00000000  00000000  000704ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016bd79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004580  00000000  00000000  0016bdcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f0 	.word	0x200001f0
 800021c:	00000000 	.word	0x00000000
 8000220:	08008770 	.word	0x08008770

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f4 	.word	0x200001f4
 800023c:	08008770 	.word	0x08008770

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000678:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009e2:	f000 fdc9 	bl	8001578 <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 80009e6:	f000 f85f 	bl	8000aa8 <SystemClock_Config>

	/* Initialize BSP Led for blue led (LED2) */
	BSP_LED_Init(LED1);
 80009ea:	2000      	movs	r0, #0
 80009ec:	f000 fcda 	bl	80013a4 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 80009f0:	2001      	movs	r0, #1
 80009f2:	f000 fcd7 	bl	80013a4 <BSP_LED_Init>

	/* Initialize BSP for button */
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 80009f6:	2100      	movs	r1, #0
 80009f8:	2000      	movs	r0, #0
 80009fa:	f000 fd53 	bl	80014a4 <BSP_PB_Init>
	if(!uartInit()) {
 80009fe:	f000 fc5f 	bl	80012c0 <uartInit>
 8000a02:	4603      	mov	r3, r0
 8000a04:	f083 0301 	eor.w	r3, r3, #1
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <main+0x36>
		Error_Handler();
 8000a0e:	f000 f8bd 	bl	8000b8c <Error_Handler>
	}
	/* Start the FSM */
	debounceFSM_init();
 8000a12:	f000 fb37 	bl	8001084 <debounceFSM_init>

	/* Variable definitions */
	bool_t delaySelect = false;
 8000a16:	2300      	movs	r3, #0
 8000a18:	75fb      	strb	r3, [r7, #23]
	delay_t Delays;

	/* Initialize delay structure and run it */
	delayInit(&Delays, LEDSEC1);
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	2164      	movs	r1, #100	; 0x64
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 fbd0 	bl	80011c4 <delayInit>
	delayRead(&Delays);
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	4618      	mov	r0, r3
 8000a28:	f000 fbdd 	bl	80011e6 <delayRead>
	//uint8_t message[] = "Hola Mundo!\r\n";
	/* Infinite loop */
		while (1)
		{
			float temperature = readMax30205Temperature(&hi2c1);
 8000a2c:	481b      	ldr	r0, [pc, #108]	; (8000a9c <main+0xc0>)
 8000a2e:	f000 fc13 	bl	8001258 <readMax30205Temperature>
 8000a32:	ed87 0a04 	vstr	s0, [r7, #16]
			uartSendString((uint8_t *)"Temperature: ");
 8000a36:	481a      	ldr	r0, [pc, #104]	; (8000aa0 <main+0xc4>)
 8000a38:	f000 fc72 	bl	8001320 <uartSendString>
			uartSendFloat(temperature);
 8000a3c:	ed97 0a04 	vldr	s0, [r7, #16]
 8000a40:	f000 fc92 	bl	8001368 <uartSendFloat>
			uartSendString((uint8_t *)" C\r\n");
 8000a44:	4817      	ldr	r0, [pc, #92]	; (8000aa4 <main+0xc8>)
 8000a46:	f000 fc6b 	bl	8001320 <uartSendString>
			HAL_Delay(1000);
 8000a4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a4e:	f000 fdf1 	bl	8001634 <HAL_Delay>

			debounceFSM_update();
 8000a52:	f000 fb27 	bl	80010a4 <debounceFSM_update>

			/* revisa si el boton fue apretado */
			if(readKey()){
 8000a56:	f000 fb9d 	bl	8001194 <readKey>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d012      	beq.n	8000a86 <main+0xaa>
				/* cambia las velocidades del blink LED2*/
				if(delaySelect ) {
 8000a60:	7dfb      	ldrb	r3, [r7, #23]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d007      	beq.n	8000a76 <main+0x9a>
					delaySelect = false;
 8000a66:	2300      	movs	r3, #0
 8000a68:	75fb      	strb	r3, [r7, #23]
					delayWrite(&Delays, LEDSEC1);
 8000a6a:	1d3b      	adds	r3, r7, #4
 8000a6c:	2164      	movs	r1, #100	; 0x64
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 fbe1 	bl	8001236 <delayWrite>
 8000a74:	e007      	b.n	8000a86 <main+0xaa>
				}
				else{
					delaySelect = true;
 8000a76:	2301      	movs	r3, #1
 8000a78:	75fb      	strb	r3, [r7, #23]
					delayWrite(&Delays, LEDSEC2);
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000a80:	4618      	mov	r0, r3
 8000a82:	f000 fbd8 	bl	8001236 <delayWrite>
				}

			}
			if(delayRead(&Delays)){
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f000 fbac 	bl	80011e6 <delayRead>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d0cb      	beq.n	8000a2c <main+0x50>
				BSP_LED_Toggle(LED2);
 8000a94:	2001      	movs	r0, #1
 8000a96:	f000 fceb 	bl	8001470 <BSP_LED_Toggle>
		{
 8000a9a:	e7c7      	b.n	8000a2c <main+0x50>
 8000a9c:	2000020c 	.word	0x2000020c
 8000aa0:	08008788 	.word	0x08008788
 8000aa4:	08008798 	.word	0x08008798

08000aa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b094      	sub	sp, #80	; 0x50
 8000aac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aae:	f107 031c 	add.w	r3, r7, #28
 8000ab2:	2234      	movs	r2, #52	; 0x34
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f003 faec 	bl	8004094 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000abc:	f107 0308 	add.w	r3, r7, #8
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000acc:	f001 fc40 	bl	8002350 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ad0:	4b2c      	ldr	r3, [pc, #176]	; (8000b84 <SystemClock_Config+0xdc>)
 8000ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad4:	4a2b      	ldr	r2, [pc, #172]	; (8000b84 <SystemClock_Config+0xdc>)
 8000ad6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ada:	6413      	str	r3, [r2, #64]	; 0x40
 8000adc:	4b29      	ldr	r3, [pc, #164]	; (8000b84 <SystemClock_Config+0xdc>)
 8000ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ae8:	4b27      	ldr	r3, [pc, #156]	; (8000b88 <SystemClock_Config+0xe0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000af0:	4a25      	ldr	r2, [pc, #148]	; (8000b88 <SystemClock_Config+0xe0>)
 8000af2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af6:	6013      	str	r3, [r2, #0]
 8000af8:	4b23      	ldr	r3, [pc, #140]	; (8000b88 <SystemClock_Config+0xe0>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b00:	603b      	str	r3, [r7, #0]
 8000b02:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b04:	2301      	movs	r3, #1
 8000b06:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000b08:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000b0c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b12:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b16:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b18:	2304      	movs	r3, #4
 8000b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000b1c:	2360      	movs	r3, #96	; 0x60
 8000b1e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b20:	2302      	movs	r3, #2
 8000b22:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b24:	2304      	movs	r3, #4
 8000b26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2c:	f107 031c 	add.w	r3, r7, #28
 8000b30:	4618      	mov	r0, r3
 8000b32:	f001 fc6d 	bl	8002410 <HAL_RCC_OscConfig>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b3c:	f000 f826 	bl	8000b8c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b40:	f001 fc16 	bl	8002370 <HAL_PWREx_EnableOverDrive>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000b4a:	f000 f81f 	bl	8000b8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b4e:	230f      	movs	r3, #15
 8000b50:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b52:	2302      	movs	r3, #2
 8000b54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b56:	2300      	movs	r3, #0
 8000b58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b60:	2300      	movs	r3, #0
 8000b62:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b64:	f107 0308 	add.w	r3, r7, #8
 8000b68:	2103      	movs	r1, #3
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f001 fefe 	bl	800296c <HAL_RCC_ClockConfig>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000b76:	f000 f809 	bl	8000b8c <Error_Handler>
  }
}
 8000b7a:	bf00      	nop
 8000b7c:	3750      	adds	r7, #80	; 0x50
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40023800 	.word	0x40023800
 8000b88:	40007000 	.word	0x40007000

08000b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	BSP_LED_On(LED1);
 8000b90:	2000      	movs	r0, #0
 8000b92:	f000 fc53 	bl	800143c <BSP_LED_On>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b96:	b672      	cpsid	i
}
 8000b98:	bf00      	nop
  __disable_irq();
  while (1)
 8000b9a:	e7fe      	b.n	8000b9a <Error_Handler+0xe>

08000b9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <HAL_MspInit+0x44>)
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <HAL_MspInit+0x44>)
 8000ba8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bac:	6413      	str	r3, [r2, #64]	; 0x40
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <HAL_MspInit+0x44>)
 8000bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bba:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <HAL_MspInit+0x44>)
 8000bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bbe:	4a08      	ldr	r2, [pc, #32]	; (8000be0 <HAL_MspInit+0x44>)
 8000bc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bc4:	6453      	str	r3, [r2, #68]	; 0x44
 8000bc6:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <HAL_MspInit+0x44>)
 8000bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bce:	603b      	str	r3, [r7, #0]
 8000bd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	40023800 	.word	0x40023800

08000be4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b0b2      	sub	sp, #200	; 0xc8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c00:	2290      	movs	r2, #144	; 0x90
 8000c02:	2100      	movs	r1, #0
 8000c04:	4618      	mov	r0, r3
 8000c06:	f003 fa45 	bl	8004094 <memset>
  if(huart->Instance==UART4)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a7f      	ldr	r2, [pc, #508]	; (8000e0c <HAL_UART_MspInit+0x228>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d15e      	bne.n	8000cd2 <HAL_UART_MspInit+0xee>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000c14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c18:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c22:	4618      	mov	r0, r3
 8000c24:	f002 f8c8 	bl	8002db8 <HAL_RCCEx_PeriphCLKConfig>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c2e:	f7ff ffad 	bl	8000b8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000c32:	4b77      	ldr	r3, [pc, #476]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c36:	4a76      	ldr	r2, [pc, #472]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000c38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c3e:	4b74      	ldr	r3, [pc, #464]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c46:	623b      	str	r3, [r7, #32]
 8000c48:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	4b71      	ldr	r3, [pc, #452]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a70      	ldr	r2, [pc, #448]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000c50:	f043 0301 	orr.w	r3, r3, #1
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b6e      	ldr	r3, [pc, #440]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	61fb      	str	r3, [r7, #28]
 8000c60:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c62:	4b6b      	ldr	r3, [pc, #428]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	4a6a      	ldr	r2, [pc, #424]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000c68:	f043 0304 	orr.w	r3, r3, #4
 8000c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c6e:	4b68      	ldr	r3, [pc, #416]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	f003 0304 	and.w	r3, r3, #4
 8000c76:	61bb      	str	r3, [r7, #24]
 8000c78:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0/WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c80:	2302      	movs	r3, #2
 8000c82:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000c92:	2308      	movs	r3, #8
 8000c94:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c98:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	485d      	ldr	r0, [pc, #372]	; (8000e14 <HAL_UART_MspInit+0x230>)
 8000ca0:	f000 fdfe 	bl	80018a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000ca4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cac:	2302      	movs	r3, #2
 8000cae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000cbe:	2308      	movs	r3, #8
 8000cc0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cc4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4853      	ldr	r0, [pc, #332]	; (8000e18 <HAL_UART_MspInit+0x234>)
 8000ccc:	f000 fde8 	bl	80018a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000cd0:	e098      	b.n	8000e04 <HAL_UART_MspInit+0x220>
  else if(huart->Instance==USART1)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a51      	ldr	r2, [pc, #324]	; (8000e1c <HAL_UART_MspInit+0x238>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d151      	bne.n	8000d80 <HAL_UART_MspInit+0x19c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000cdc:	2340      	movs	r3, #64	; 0x40
 8000cde:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ce4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f002 f865 	bl	8002db8 <HAL_RCCEx_PeriphCLKConfig>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8000cf4:	f7ff ff4a 	bl	8000b8c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cf8:	4b45      	ldr	r3, [pc, #276]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cfc:	4a44      	ldr	r2, [pc, #272]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000cfe:	f043 0310 	orr.w	r3, r3, #16
 8000d02:	6453      	str	r3, [r2, #68]	; 0x44
 8000d04:	4b42      	ldr	r3, [pc, #264]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d08:	f003 0310 	and.w	r3, r3, #16
 8000d0c:	617b      	str	r3, [r7, #20]
 8000d0e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d10:	4b3f      	ldr	r3, [pc, #252]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d14:	4a3e      	ldr	r2, [pc, #248]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000d16:	f043 0302 	orr.w	r3, r3, #2
 8000d1a:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1c:	4b3c      	ldr	r3, [pc, #240]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d20:	f003 0302 	and.w	r3, r3, #2
 8000d24:	613b      	str	r3, [r7, #16]
 8000d26:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d30:	2302      	movs	r3, #2
 8000d32:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	2300      	movs	r3, #0
 8000d38:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000d42:	2304      	movs	r3, #4
 8000d44:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d48:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4834      	ldr	r0, [pc, #208]	; (8000e20 <HAL_UART_MspInit+0x23c>)
 8000d50:	f000 fda6 	bl	80018a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000d54:	2340      	movs	r3, #64	; 0x40
 8000d56:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d66:	2303      	movs	r3, #3
 8000d68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d6c:	2307      	movs	r3, #7
 8000d6e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d72:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000d76:	4619      	mov	r1, r3
 8000d78:	4829      	ldr	r0, [pc, #164]	; (8000e20 <HAL_UART_MspInit+0x23c>)
 8000d7a:	f000 fd91 	bl	80018a0 <HAL_GPIO_Init>
}
 8000d7e:	e041      	b.n	8000e04 <HAL_UART_MspInit+0x220>
  else if(huart->Instance==USART3)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a27      	ldr	r2, [pc, #156]	; (8000e24 <HAL_UART_MspInit+0x240>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d13c      	bne.n	8000e04 <HAL_UART_MspInit+0x220>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d8e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000d90:	2300      	movs	r3, #0
 8000d92:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f002 f80d 	bl	8002db8 <HAL_RCCEx_PeriphCLKConfig>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <HAL_UART_MspInit+0x1c4>
      Error_Handler();
 8000da4:	f7ff fef2 	bl	8000b8c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000da8:	4b19      	ldr	r3, [pc, #100]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dac:	4a18      	ldr	r2, [pc, #96]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000dae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000db2:	6413      	str	r3, [r2, #64]	; 0x40
 8000db4:	4b16      	ldr	r3, [pc, #88]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dbc:	60fb      	str	r3, [r7, #12]
 8000dbe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dc0:	4b13      	ldr	r3, [pc, #76]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc4:	4a12      	ldr	r2, [pc, #72]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000dc6:	f043 0308 	orr.w	r3, r3, #8
 8000dca:	6313      	str	r3, [r2, #48]	; 0x30
 8000dcc:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <HAL_UART_MspInit+0x22c>)
 8000dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd0:	f003 0308 	and.w	r3, r3, #8
 8000dd4:	60bb      	str	r3, [r7, #8]
 8000dd6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000dd8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ddc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de0:	2302      	movs	r3, #2
 8000de2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dec:	2303      	movs	r3, #3
 8000dee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000df2:	2307      	movs	r3, #7
 8000df4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000df8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	480a      	ldr	r0, [pc, #40]	; (8000e28 <HAL_UART_MspInit+0x244>)
 8000e00:	f000 fd4e 	bl	80018a0 <HAL_GPIO_Init>
}
 8000e04:	bf00      	nop
 8000e06:	37c8      	adds	r7, #200	; 0xc8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	40004c00 	.word	0x40004c00
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40020000 	.word	0x40020000
 8000e18:	40020800 	.word	0x40020800
 8000e1c:	40011000 	.word	0x40011000
 8000e20:	40020400 	.word	0x40020400
 8000e24:	40004800 	.word	0x40004800
 8000e28:	40020c00 	.word	0x40020c00

08000e2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e30:	e7fe      	b.n	8000e30 <NMI_Handler+0x4>

08000e32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e32:	b480      	push	{r7}
 8000e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e36:	e7fe      	b.n	8000e36 <HardFault_Handler+0x4>

08000e38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e3c:	e7fe      	b.n	8000e3c <MemManage_Handler+0x4>

08000e3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e42:	e7fe      	b.n	8000e42 <BusFault_Handler+0x4>

08000e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e48:	e7fe      	b.n	8000e48 <UsageFault_Handler+0x4>

08000e4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e78:	f000 fbbc 	bl	80015f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  return 1;
 8000e84:	2301      	movs	r3, #1
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <_kill>:

int _kill(int pid, int sig)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e9a:	f003 f8bf 	bl	800401c <__errno>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2216      	movs	r2, #22
 8000ea2:	601a      	str	r2, [r3, #0]
  return -1;
 8000ea4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <_exit>:

void _exit (int status)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000eb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f7ff ffe7 	bl	8000e90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000ec2:	e7fe      	b.n	8000ec2 <_exit+0x12>

08000ec4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b086      	sub	sp, #24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]
 8000ed4:	e00a      	b.n	8000eec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ed6:	f3af 8000 	nop.w
 8000eda:	4601      	mov	r1, r0
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	1c5a      	adds	r2, r3, #1
 8000ee0:	60ba      	str	r2, [r7, #8]
 8000ee2:	b2ca      	uxtb	r2, r1
 8000ee4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	617b      	str	r3, [r7, #20]
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	dbf0      	blt.n	8000ed6 <_read+0x12>
  }

  return len;
 8000ef4:	687b      	ldr	r3, [r7, #4]
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3718      	adds	r7, #24
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b086      	sub	sp, #24
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	60f8      	str	r0, [r7, #12]
 8000f06:	60b9      	str	r1, [r7, #8]
 8000f08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	617b      	str	r3, [r7, #20]
 8000f0e:	e009      	b.n	8000f24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	1c5a      	adds	r2, r3, #1
 8000f14:	60ba      	str	r2, [r7, #8]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	3301      	adds	r3, #1
 8000f22:	617b      	str	r3, [r7, #20]
 8000f24:	697a      	ldr	r2, [r7, #20]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	dbf1      	blt.n	8000f10 <_write+0x12>
  }
  return len;
 8000f2c:	687b      	ldr	r3, [r7, #4]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3718      	adds	r7, #24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <_close>:

int _close(int file)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	b083      	sub	sp, #12
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
 8000f56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f5e:	605a      	str	r2, [r3, #4]
  return 0;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <_isatty>:

int _isatty(int file)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b083      	sub	sp, #12
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f76:	2301      	movs	r3, #1
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f90:	2300      	movs	r3, #0
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3714      	adds	r7, #20
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
	...

08000fa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fa8:	4a14      	ldr	r2, [pc, #80]	; (8000ffc <_sbrk+0x5c>)
 8000faa:	4b15      	ldr	r3, [pc, #84]	; (8001000 <_sbrk+0x60>)
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fb4:	4b13      	ldr	r3, [pc, #76]	; (8001004 <_sbrk+0x64>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d102      	bne.n	8000fc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <_sbrk+0x64>)
 8000fbe:	4a12      	ldr	r2, [pc, #72]	; (8001008 <_sbrk+0x68>)
 8000fc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fc2:	4b10      	ldr	r3, [pc, #64]	; (8001004 <_sbrk+0x64>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d207      	bcs.n	8000fe0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd0:	f003 f824 	bl	800401c <__errno>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	220c      	movs	r2, #12
 8000fd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fde:	e009      	b.n	8000ff4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe0:	4b08      	ldr	r3, [pc, #32]	; (8001004 <_sbrk+0x64>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fe6:	4b07      	ldr	r3, [pc, #28]	; (8001004 <_sbrk+0x64>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4413      	add	r3, r2
 8000fee:	4a05      	ldr	r2, [pc, #20]	; (8001004 <_sbrk+0x64>)
 8000ff0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3718      	adds	r7, #24
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20080000 	.word	0x20080000
 8001000:	00000400 	.word	0x00000400
 8001004:	20000260 	.word	0x20000260
 8001008:	20000310 	.word	0x20000310

0800100c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001010:	4b06      	ldr	r3, [pc, #24]	; (800102c <SystemInit+0x20>)
 8001012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001016:	4a05      	ldr	r2, [pc, #20]	; (800102c <SystemInit+0x20>)
 8001018:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800101c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	e000ed00 	.word	0xe000ed00

08001030 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001030:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001068 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001034:	480d      	ldr	r0, [pc, #52]	; (800106c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001036:	490e      	ldr	r1, [pc, #56]	; (8001070 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001038:	4a0e      	ldr	r2, [pc, #56]	; (8001074 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800103a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800103c:	e002      	b.n	8001044 <LoopCopyDataInit>

0800103e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800103e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001040:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001042:	3304      	adds	r3, #4

08001044 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001044:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001046:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001048:	d3f9      	bcc.n	800103e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800104a:	4a0b      	ldr	r2, [pc, #44]	; (8001078 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800104c:	4c0b      	ldr	r4, [pc, #44]	; (800107c <LoopFillZerobss+0x26>)
  movs r3, #0
 800104e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001050:	e001      	b.n	8001056 <LoopFillZerobss>

08001052 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001052:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001054:	3204      	adds	r2, #4

08001056 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001056:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001058:	d3fb      	bcc.n	8001052 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800105a:	f7ff ffd7 	bl	800100c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800105e:	f002 fff5 	bl	800404c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001062:	f7ff fcbb 	bl	80009dc <main>
  bx  lr    
 8001066:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001068:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800106c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001070:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001074:	08008d1c 	.word	0x08008d1c
  ldr r2, =_sbss
 8001078:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800107c:	20000310 	.word	0x20000310

08001080 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001080:	e7fe      	b.n	8001080 <ADC_IRQHandler>
	...

08001084 <debounceFSM_init>:
static delay_t delay;
static debounceState_t buttonDebounce;
static bool_t buttonPressed;


void debounceFSM_init(){
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0

	/* pone el estado inicial a BUTTON UP*/
	buttonDebounce = BUTTON_UP;
 8001088:	4b04      	ldr	r3, [pc, #16]	; (800109c <debounceFSM_init+0x18>)
 800108a:	2200      	movs	r2, #0
 800108c:	701a      	strb	r2, [r3, #0]
	/*configura la estructura del delay*/
	delayInit(&delay, DEBOUNCE_TIME);
 800108e:	2128      	movs	r1, #40	; 0x28
 8001090:	4803      	ldr	r0, [pc, #12]	; (80010a0 <debounceFSM_init+0x1c>)
 8001092:	f000 f897 	bl	80011c4 <delayInit>

}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000270 	.word	0x20000270
 80010a0:	20000264 	.word	0x20000264

080010a4 <debounceFSM_update>:


void debounceFSM_update(){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	switch(buttonDebounce){
 80010a8:	4b35      	ldr	r3, [pc, #212]	; (8001180 <debounceFSM_update+0xdc>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b03      	cmp	r3, #3
 80010ae:	d859      	bhi.n	8001164 <debounceFSM_update+0xc0>
 80010b0:	a201      	add	r2, pc, #4	; (adr r2, 80010b8 <debounceFSM_update+0x14>)
 80010b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b6:	bf00      	nop
 80010b8:	080010c9 	.word	0x080010c9
 80010bc:	080010e3 	.word	0x080010e3
 80010c0:	08001117 	.word	0x08001117
 80010c4:	08001131 	.word	0x08001131
	/* ve si el boton fue apretado , y despues del delay pasa al estado falling*/
	case BUTTON_UP:

		if(BSP_PB_GetState(BUTTON_USER)){
 80010c8:	2000      	movs	r0, #0
 80010ca:	f000 fa3f 	bl	800154c <BSP_PB_GetState>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d04b      	beq.n	800116c <debounceFSM_update+0xc8>
			/* Update to next state */
			buttonDebounce = BUTTON_FALLING;
 80010d4:	4b2a      	ldr	r3, [pc, #168]	; (8001180 <debounceFSM_update+0xdc>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	701a      	strb	r2, [r3, #0]
			/* Start the delay count */
			delayRead(&delay);
 80010da:	482a      	ldr	r0, [pc, #168]	; (8001184 <debounceFSM_update+0xe0>)
 80010dc:	f000 f883 	bl	80011e6 <delayRead>
		}
		break;
 80010e0:	e044      	b.n	800116c <debounceFSM_update+0xc8>

	case BUTTON_FALLING:

		if(delayRead(&delay)){
 80010e2:	4828      	ldr	r0, [pc, #160]	; (8001184 <debounceFSM_update+0xe0>)
 80010e4:	f000 f87f 	bl	80011e6 <delayRead>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d040      	beq.n	8001170 <debounceFSM_update+0xcc>

			if(BSP_PB_GetState(BUTTON_USER)) {
 80010ee:	2000      	movs	r0, #0
 80010f0:	f000 fa2c 	bl	800154c <BSP_PB_GetState>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d009      	beq.n	800110e <debounceFSM_update+0x6a>

				buttonDebounce = BUTTON_DOWN;
 80010fa:	4b21      	ldr	r3, [pc, #132]	; (8001180 <debounceFSM_update+0xdc>)
 80010fc:	2202      	movs	r2, #2
 80010fe:	701a      	strb	r2, [r3, #0]
				uartSendString("FLANCO DESCENDENTE \n");
 8001100:	4821      	ldr	r0, [pc, #132]	; (8001188 <debounceFSM_update+0xe4>)
 8001102:	f000 f90d 	bl	8001320 <uartSendString>

				buttonPressed = true;
 8001106:	4b21      	ldr	r3, [pc, #132]	; (800118c <debounceFSM_update+0xe8>)
 8001108:	2201      	movs	r2, #1
 800110a:	701a      	strb	r2, [r3, #0]
			else{
				/* en caso de ruido volver al estado anterior*/
				buttonDebounce = BUTTON_UP;
			}
		}
		break;
 800110c:	e030      	b.n	8001170 <debounceFSM_update+0xcc>
				buttonDebounce = BUTTON_UP;
 800110e:	4b1c      	ldr	r3, [pc, #112]	; (8001180 <debounceFSM_update+0xdc>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
		break;
 8001114:	e02c      	b.n	8001170 <debounceFSM_update+0xcc>

	case BUTTON_DOWN:
		if(!BSP_PB_GetState(BUTTON_USER)){
 8001116:	2000      	movs	r0, #0
 8001118:	f000 fa18 	bl	800154c <BSP_PB_GetState>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d128      	bne.n	8001174 <debounceFSM_update+0xd0>
			buttonDebounce = BUTTON_RISING;
 8001122:	4b17      	ldr	r3, [pc, #92]	; (8001180 <debounceFSM_update+0xdc>)
 8001124:	2203      	movs	r2, #3
 8001126:	701a      	strb	r2, [r3, #0]
			delayRead(&delay);
 8001128:	4816      	ldr	r0, [pc, #88]	; (8001184 <debounceFSM_update+0xe0>)
 800112a:	f000 f85c 	bl	80011e6 <delayRead>
		}
		break;
 800112e:	e021      	b.n	8001174 <debounceFSM_update+0xd0>

	case BUTTON_RISING:
		/* ve si el boton fue soltado*/
		if(delayRead(&delay)){
 8001130:	4814      	ldr	r0, [pc, #80]	; (8001184 <debounceFSM_update+0xe0>)
 8001132:	f000 f858 	bl	80011e6 <delayRead>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d01d      	beq.n	8001178 <debounceFSM_update+0xd4>
			if(!BSP_PB_GetState(BUTTON_USER)){
 800113c:	2000      	movs	r0, #0
 800113e:	f000 fa05 	bl	800154c <BSP_PB_GetState>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d109      	bne.n	800115c <debounceFSM_update+0xb8>
				buttonDebounce = BUTTON_UP;
 8001148:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <debounceFSM_update+0xdc>)
 800114a:	2200      	movs	r2, #0
 800114c:	701a      	strb	r2, [r3, #0]
				uartSendString("FLANCO ASCENDENTE \n");
 800114e:	4810      	ldr	r0, [pc, #64]	; (8001190 <debounceFSM_update+0xec>)
 8001150:	f000 f8e6 	bl	8001320 <uartSendString>
				buttonPressed = false;
 8001154:	4b0d      	ldr	r3, [pc, #52]	; (800118c <debounceFSM_update+0xe8>)
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]
			else{
				/* en caso de ruido volver al estado anterior*/
				buttonDebounce = BUTTON_DOWN;
			}
		}
		break;
 800115a:	e00d      	b.n	8001178 <debounceFSM_update+0xd4>
				buttonDebounce = BUTTON_DOWN;
 800115c:	4b08      	ldr	r3, [pc, #32]	; (8001180 <debounceFSM_update+0xdc>)
 800115e:	2202      	movs	r2, #2
 8001160:	701a      	strb	r2, [r3, #0]
		break;
 8001162:	e009      	b.n	8001178 <debounceFSM_update+0xd4>
	default:
		buttonDebounce = BUTTON_UP;
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <debounceFSM_update+0xdc>)
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]
		break;
 800116a:	e006      	b.n	800117a <debounceFSM_update+0xd6>
		break;
 800116c:	bf00      	nop
 800116e:	e004      	b.n	800117a <debounceFSM_update+0xd6>
		break;
 8001170:	bf00      	nop
 8001172:	e002      	b.n	800117a <debounceFSM_update+0xd6>
		break;
 8001174:	bf00      	nop
 8001176:	e000      	b.n	800117a <debounceFSM_update+0xd6>
		break;
 8001178:	bf00      	nop
	}

}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000270 	.word	0x20000270
 8001184:	20000264 	.word	0x20000264
 8001188:	080087a0 	.word	0x080087a0
 800118c:	20000271 	.word	0x20000271
 8001190:	080087b8 	.word	0x080087b8

08001194 <readKey>:

//agarra la variable booleana buttonPressed generar una bandera
bool_t readKey(){
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
	bool_t flag = false;
 800119a:	2300      	movs	r3, #0
 800119c:	71fb      	strb	r3, [r7, #7]
	if (buttonPressed) {
 800119e:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <readKey+0x2c>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d004      	beq.n	80011b0 <readKey+0x1c>
		flag = true;
 80011a6:	2301      	movs	r3, #1
 80011a8:	71fb      	strb	r3, [r7, #7]
		buttonPressed = false;
 80011aa:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <readKey+0x2c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
	}
	return flag;
 80011b0:	79fb      	ldrb	r3, [r7, #7]
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	20000271 	.word	0x20000271

080011c4 <delayInit>:
 *
 *  Created on: Mar 18, 2023
 *      Author: Alan Cornejo
 */
#include "API_delay.h"
void delayInit( delay_t * delay, tick_t duration ){
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	6039      	str	r1, [r7, #0]
	  delay->duration=duration;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	605a      	str	r2, [r3, #4]
	  delay->running=false;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	721a      	strb	r2, [r3, #8]

}
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <delayRead>:
bool_t delayRead( delay_t * delay ){
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b082      	sub	sp, #8
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
	if((delay->running)==false){
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	7a1b      	ldrb	r3, [r3, #8]
 80011f2:	f083 0301 	eor.w	r3, r3, #1
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d008      	beq.n	800120e <delayRead+0x28>
		delay->running=true;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2201      	movs	r2, #1
 8001200:	721a      	strb	r2, [r3, #8]
		delay->startTime=HAL_GetTick();
 8001202:	f000 fa0b 	bl	800161c <HAL_GetTick>
 8001206:	4602      	mov	r2, r0
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	e00e      	b.n	800122c <delayRead+0x46>
	}
	else{
		if(HAL_GetTick()-delay->startTime>=delay->duration){
 800120e:	f000 fa05 	bl	800161c <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	1ad2      	subs	r2, r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	429a      	cmp	r2, r3
 8001220:	d304      	bcc.n	800122c <delayRead+0x46>
			delay->running=false;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	721a      	strb	r2, [r3, #8]
			return true;
 8001228:	2301      	movs	r3, #1
 800122a:	e000      	b.n	800122e <delayRead+0x48>
		}
	}
	return false;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <delayWrite>:
void delayWrite( delay_t * delay, tick_t duration ){
 8001236:	b480      	push	{r7}
 8001238:	b083      	sub	sp, #12
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	6039      	str	r1, [r7, #0]
	delay->duration=duration;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	683a      	ldr	r2, [r7, #0]
 8001244:	605a      	str	r2, [r3, #4]
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	0000      	movs	r0, r0
 8001254:	0000      	movs	r0, r0
	...

08001258 <readMax30205Temperature>:
#include "API_max30205.h"

#define MAX30205_ADDR (0x90)
#define MAX30205_TEMP_REG (0x00)

float readMax30205Temperature(I2C_HandleTypeDef *hi2c) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b08a      	sub	sp, #40	; 0x28
 800125c:	af04      	add	r7, sp, #16
 800125e:	6078      	str	r0, [r7, #4]
    uint8_t rawData[2];
    float temperature;

    HAL_I2C_Mem_Read(hi2c, MAX30205_ADDR, MAX30205_TEMP_REG, 1, rawData, 2, 100);
 8001260:	2364      	movs	r3, #100	; 0x64
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	2302      	movs	r3, #2
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2301      	movs	r3, #1
 8001270:	2200      	movs	r2, #0
 8001272:	2190      	movs	r1, #144	; 0x90
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f000 fd0b 	bl	8001c90 <HAL_I2C_Mem_Read>

    int16_t tempInt = (int16_t)(rawData[0] << 8 | rawData[1]);
 800127a:	7b3b      	ldrb	r3, [r7, #12]
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	b21a      	sxth	r2, r3
 8001280:	7b7b      	ldrb	r3, [r7, #13]
 8001282:	b21b      	sxth	r3, r3
 8001284:	4313      	orrs	r3, r2
 8001286:	82fb      	strh	r3, [r7, #22]
    temperature = tempInt * 0.00390625;
 8001288:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800128c:	ee07 3a90 	vmov	s15, r3
 8001290:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001294:	ed9f 6b08 	vldr	d6, [pc, #32]	; 80012b8 <readMax30205Temperature+0x60>
 8001298:	ee27 7b06 	vmul.f64	d7, d7, d6
 800129c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80012a0:	edc7 7a04 	vstr	s15, [r7, #16]

    return temperature;
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	ee07 3a90 	vmov	s15, r3
}
 80012aa:	eeb0 0a67 	vmov.f32	s0, s15
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	f3af 8000 	nop.w
 80012b8:	00000000 	.word	0x00000000
 80012bc:	3f700000 	.word	0x3f700000

080012c0 <uartInit>:
#include "main.h"
#define BAUD_RATE 9600
#define INIT_MSG "Uart Inicializada (115200 8N1)\n\r"
static UART_HandleTypeDef huart;
bool_t uartInit()
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
    // Configurar y habilitar el perifrico UART utilizando HAL
    huart.Instance = USARTx; // Reemplazar USARTx por el USART utilizado
 80012c4:	4b13      	ldr	r3, [pc, #76]	; (8001314 <uartInit+0x54>)
 80012c6:	4a14      	ldr	r2, [pc, #80]	; (8001318 <uartInit+0x58>)
 80012c8:	601a      	str	r2, [r3, #0]
    huart.Init.BaudRate = 115200;
 80012ca:	4b12      	ldr	r3, [pc, #72]	; (8001314 <uartInit+0x54>)
 80012cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012d0:	605a      	str	r2, [r3, #4]
    huart.Init.WordLength = UART_WORDLENGTH_8B;
 80012d2:	4b10      	ldr	r3, [pc, #64]	; (8001314 <uartInit+0x54>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
    huart.Init.StopBits = UART_STOPBITS_1;
 80012d8:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <uartInit+0x54>)
 80012da:	2200      	movs	r2, #0
 80012dc:	60da      	str	r2, [r3, #12]
    huart.Init.Parity = UART_PARITY_NONE;
 80012de:	4b0d      	ldr	r3, [pc, #52]	; (8001314 <uartInit+0x54>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	611a      	str	r2, [r3, #16]
    huart.Init.Mode = UART_MODE_TX_RX;
 80012e4:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <uartInit+0x54>)
 80012e6:	220c      	movs	r2, #12
 80012e8:	615a      	str	r2, [r3, #20]
    huart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ea:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <uartInit+0x54>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	619a      	str	r2, [r3, #24]
    huart.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f0:	4b08      	ldr	r3, [pc, #32]	; (8001314 <uartInit+0x54>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart) != HAL_OK)
 80012f6:	4807      	ldr	r0, [pc, #28]	; (8001314 <uartInit+0x54>)
 80012f8:	f002 f986 	bl	8003608 <HAL_UART_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <uartInit+0x46>
    {
        return false;
 8001302:	2300      	movs	r3, #0
 8001304:	e003      	b.n	800130e <uartInit+0x4e>
    }
    uartSendString((uint8_t *)INIT_MSG);
 8001306:	4805      	ldr	r0, [pc, #20]	; (800131c <uartInit+0x5c>)
 8001308:	f000 f80a 	bl	8001320 <uartSendString>
    return true;
 800130c:	2301      	movs	r3, #1
}
 800130e:	4618      	mov	r0, r3
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000274 	.word	0x20000274
 8001318:	40004800 	.word	0x40004800
 800131c:	080087cc 	.word	0x080087cc

08001320 <uartSendString>:

void uartSendString(uint8_t *pstring) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
	assert(pstring != NULL);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d105      	bne.n	800133a <uartSendString+0x1a>
 800132e:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <uartSendString+0x38>)
 8001330:	4a0a      	ldr	r2, [pc, #40]	; (800135c <uartSendString+0x3c>)
 8001332:	2121      	movs	r1, #33	; 0x21
 8001334:	480a      	ldr	r0, [pc, #40]	; (8001360 <uartSendString+0x40>)
 8001336:	f002 fe53 	bl	8003fe0 <__assert_func>
	//HAL_UART_Transmit(&uartHandle, pstring, strlen(pstring),0xFFFF);
    HAL_UART_Transmit(&huart, pstring, strlen((const char *)pstring), HAL_MAX_DELAY);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7fe ff80 	bl	8000240 <strlen>
 8001340:	4603      	mov	r3, r0
 8001342:	b29a      	uxth	r2, r3
 8001344:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001348:	6879      	ldr	r1, [r7, #4]
 800134a:	4806      	ldr	r0, [pc, #24]	; (8001364 <uartSendString+0x44>)
 800134c:	f002 f9aa 	bl	80036a4 <HAL_UART_Transmit>
	//uint16_t length = strlen((const char *)pstring); // CAlculo el largo del string a enviar
	//HAL_UART_Transmit(&huart, pstring, length, ((length+10)*10000)/huart.Init.BaudRate); // Envio datos
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	080087f0 	.word	0x080087f0
 800135c:	08008848 	.word	0x08008848
 8001360:	08008800 	.word	0x08008800
 8001364:	20000274 	.word	0x20000274

08001368 <uartSendFloat>:
	//HAL_UART_Transmit(&uartHandle, pstring, size, 0xFFFF);
    HAL_UART_Transmit(&huart, pstring, size, HAL_MAX_DELAY);
	//HAL_UART_Transmit(&huart, pstring, size, ((size+10)*10000)/huart.Init.BaudRate); // Envio datos
}

void uartSendFloat(float value) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b08c      	sub	sp, #48	; 0x30
 800136c:	af02      	add	r7, sp, #8
 800136e:	ed87 0a01 	vstr	s0, [r7, #4]
    char buffer[32];
    snprintf(buffer, sizeof(buffer), "%.2f", value); // Convertir el valor float a una cadena
 8001372:	edd7 7a01 	vldr	s15, [r7, #4]
 8001376:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800137a:	f107 0308 	add.w	r3, r7, #8
 800137e:	ed8d 7b00 	vstr	d7, [sp]
 8001382:	4a07      	ldr	r2, [pc, #28]	; (80013a0 <uartSendFloat+0x38>)
 8001384:	2120      	movs	r1, #32
 8001386:	4618      	mov	r0, r3
 8001388:	f003 fe34 	bl	8004ff4 <sniprintf>
    uartSendString((uint8_t *)buffer); // Enviar la cadena a travs de UART
 800138c:	f107 0308 	add.w	r3, r7, #8
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff ffc5 	bl	8001320 <uartSendString>
}
 8001396:	bf00      	nop
 8001398:	3728      	adds	r7, #40	; 0x28
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	08008828 	.word	0x08008828

080013a4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	; 0x28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d10c      	bne.n	80013ce <BSP_LED_Init+0x2a>
 80013b4:	4b1e      	ldr	r3, [pc, #120]	; (8001430 <BSP_LED_Init+0x8c>)
 80013b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b8:	4a1d      	ldr	r2, [pc, #116]	; (8001430 <BSP_LED_Init+0x8c>)
 80013ba:	f043 0302 	orr.w	r3, r3, #2
 80013be:	6313      	str	r3, [r2, #48]	; 0x30
 80013c0:	4b1b      	ldr	r3, [pc, #108]	; (8001430 <BSP_LED_Init+0x8c>)
 80013c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	e00b      	b.n	80013e6 <BSP_LED_Init+0x42>
 80013ce:	4b18      	ldr	r3, [pc, #96]	; (8001430 <BSP_LED_Init+0x8c>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	4a17      	ldr	r2, [pc, #92]	; (8001430 <BSP_LED_Init+0x8c>)
 80013d4:	f043 0302 	orr.w	r3, r3, #2
 80013d8:	6313      	str	r3, [r2, #48]	; 0x30
 80013da:	4b15      	ldr	r3, [pc, #84]	; (8001430 <BSP_LED_Init+0x8c>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4a12      	ldr	r2, [pc, #72]	; (8001434 <BSP_LED_Init+0x90>)
 80013ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f0:	2301      	movs	r3, #1
 80013f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f8:	2303      	movs	r3, #3
 80013fa:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	4a0e      	ldr	r2, [pc, #56]	; (8001438 <BSP_LED_Init+0x94>)
 8001400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001404:	f107 0214 	add.w	r2, r7, #20
 8001408:	4611      	mov	r1, r2
 800140a:	4618      	mov	r0, r3
 800140c:	f000 fa48 	bl	80018a0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	4a09      	ldr	r2, [pc, #36]	; (8001438 <BSP_LED_Init+0x94>)
 8001414:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	4a06      	ldr	r2, [pc, #24]	; (8001434 <BSP_LED_Init+0x90>)
 800141c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001420:	2200      	movs	r2, #0
 8001422:	4619      	mov	r1, r3
 8001424:	f000 fc00 	bl	8001c28 <HAL_GPIO_WritePin>
}
 8001428:	bf00      	nop
 800142a:	3728      	adds	r7, #40	; 0x28
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40023800 	.word	0x40023800
 8001434:	08008858 	.word	0x08008858
 8001438:	20000004 	.word	0x20000004

0800143c <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED2
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	4a07      	ldr	r2, [pc, #28]	; (8001468 <BSP_LED_On+0x2c>)
 800144a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	4a06      	ldr	r2, [pc, #24]	; (800146c <BSP_LED_On+0x30>)
 8001452:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001456:	2201      	movs	r2, #1
 8001458:	4619      	mov	r1, r3
 800145a:	f000 fbe5 	bl	8001c28 <HAL_GPIO_WritePin>
}
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000004 	.word	0x20000004
 800146c:	08008858 	.word	0x08008858

08001470 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3 
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	4a07      	ldr	r2, [pc, #28]	; (800149c <BSP_LED_Toggle+0x2c>)
 800147e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	4906      	ldr	r1, [pc, #24]	; (80014a0 <BSP_LED_Toggle+0x30>)
 8001486:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800148a:	4619      	mov	r1, r3
 800148c:	4610      	mov	r0, r2
 800148e:	f000 fbe4 	bl	8001c5a <HAL_GPIO_TogglePin>
}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000004 	.word	0x20000004
 80014a0:	08008858 	.word	0x08008858

080014a4 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	460a      	mov	r2, r1
 80014ae:	71fb      	strb	r3, [r7, #7]
 80014b0:	4613      	mov	r3, r2
 80014b2:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80014b4:	4b23      	ldr	r3, [pc, #140]	; (8001544 <BSP_PB_Init+0xa0>)
 80014b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b8:	4a22      	ldr	r2, [pc, #136]	; (8001544 <BSP_PB_Init+0xa0>)
 80014ba:	f043 0304 	orr.w	r3, r3, #4
 80014be:	6313      	str	r3, [r2, #48]	; 0x30
 80014c0:	4b20      	ldr	r3, [pc, #128]	; (8001544 <BSP_PB_Init+0xa0>)
 80014c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80014cc:	79bb      	ldrb	r3, [r7, #6]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d112      	bne.n	80014f8 <BSP_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80014d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014d6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014d8:	2300      	movs	r3, #0
 80014da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014dc:	2302      	movs	r3, #2
 80014de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e0:	2303      	movs	r3, #3
 80014e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	4a18      	ldr	r2, [pc, #96]	; (8001548 <BSP_PB_Init+0xa4>)
 80014e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ec:	f107 020c 	add.w	r2, r7, #12
 80014f0:	4611      	mov	r1, r2
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 f9d4 	bl	80018a0 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80014f8:	79bb      	ldrb	r3, [r7, #6]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d11d      	bne.n	800153a <BSP_PB_Init+0x96>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80014fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001502:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8001508:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800150c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	4a0d      	ldr	r2, [pc, #52]	; (8001548 <BSP_PB_Init+0xa4>)
 8001512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001516:	f107 020c 	add.w	r2, r7, #12
 800151a:	4611      	mov	r1, r2
 800151c:	4618      	mov	r0, r3
 800151e:	f000 f9bf 	bl	80018a0 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8001522:	2328      	movs	r3, #40	; 0x28
 8001524:	b25b      	sxtb	r3, r3
 8001526:	2200      	movs	r2, #0
 8001528:	210f      	movs	r1, #15
 800152a:	4618      	mov	r0, r3
 800152c:	f000 f981 	bl	8001832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8001530:	2328      	movs	r3, #40	; 0x28
 8001532:	b25b      	sxtb	r3, r3
 8001534:	4618      	mov	r0, r3
 8001536:	f000 f998 	bl	800186a <HAL_NVIC_EnableIRQ>
  }
}
 800153a:	bf00      	nop
 800153c:	3720      	adds	r7, #32
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40023800 	.word	0x40023800
 8001548:	20000010 	.word	0x20000010

0800154c <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	4a06      	ldr	r2, [pc, #24]	; (8001574 <BSP_PB_GetState+0x28>)
 800155a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800155e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001562:	4611      	mov	r1, r2
 8001564:	4618      	mov	r0, r3
 8001566:	f000 fb47 	bl	8001bf8 <HAL_GPIO_ReadPin>
 800156a:	4603      	mov	r3, r0
}
 800156c:	4618      	mov	r0, r3
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000010 	.word	0x20000010

08001578 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800157c:	2003      	movs	r0, #3
 800157e:	f000 f94d 	bl	800181c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001582:	2000      	movs	r0, #0
 8001584:	f000 f806 	bl	8001594 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001588:	f7ff fb08 	bl	8000b9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <HAL_InitTick+0x54>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b12      	ldr	r3, [pc, #72]	; (80015ec <HAL_InitTick+0x58>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	4619      	mov	r1, r3
 80015a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f967 	bl	8001886 <HAL_SYSTICK_Config>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e00e      	b.n	80015e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b0f      	cmp	r3, #15
 80015c6:	d80a      	bhi.n	80015de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015c8:	2200      	movs	r2, #0
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015d0:	f000 f92f 	bl	8001832 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015d4:	4a06      	ldr	r2, [pc, #24]	; (80015f0 <HAL_InitTick+0x5c>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015da:	2300      	movs	r3, #0
 80015dc:	e000      	b.n	80015e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000000 	.word	0x20000000
 80015ec:	20000018 	.word	0x20000018
 80015f0:	20000014 	.word	0x20000014

080015f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f8:	4b06      	ldr	r3, [pc, #24]	; (8001614 <HAL_IncTick+0x20>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <HAL_IncTick+0x24>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4413      	add	r3, r2
 8001604:	4a04      	ldr	r2, [pc, #16]	; (8001618 <HAL_IncTick+0x24>)
 8001606:	6013      	str	r3, [r2, #0]
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	20000018 	.word	0x20000018
 8001618:	200002fc 	.word	0x200002fc

0800161c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return uwTick;
 8001620:	4b03      	ldr	r3, [pc, #12]	; (8001630 <HAL_GetTick+0x14>)
 8001622:	681b      	ldr	r3, [r3, #0]
}
 8001624:	4618      	mov	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	200002fc 	.word	0x200002fc

08001634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800163c:	f7ff ffee 	bl	800161c <HAL_GetTick>
 8001640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800164c:	d005      	beq.n	800165a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800164e:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <HAL_Delay+0x44>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	461a      	mov	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4413      	add	r3, r2
 8001658:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800165a:	bf00      	nop
 800165c:	f7ff ffde 	bl	800161c <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	429a      	cmp	r2, r3
 800166a:	d8f7      	bhi.n	800165c <HAL_Delay+0x28>
  {
  }
}
 800166c:	bf00      	nop
 800166e:	bf00      	nop
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000018 	.word	0x20000018

0800167c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800168c:	4b0b      	ldr	r3, [pc, #44]	; (80016bc <__NVIC_SetPriorityGrouping+0x40>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001698:	4013      	ands	r3, r2
 800169a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016a4:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <__NVIC_SetPriorityGrouping+0x44>)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016aa:	4a04      	ldr	r2, [pc, #16]	; (80016bc <__NVIC_SetPriorityGrouping+0x40>)
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	60d3      	str	r3, [r2, #12]
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00
 80016c0:	05fa0000 	.word	0x05fa0000

080016c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c8:	4b04      	ldr	r3, [pc, #16]	; (80016dc <__NVIC_GetPriorityGrouping+0x18>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	0a1b      	lsrs	r3, r3, #8
 80016ce:	f003 0307 	and.w	r3, r3, #7
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	db0b      	blt.n	800170a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	f003 021f 	and.w	r2, r3, #31
 80016f8:	4907      	ldr	r1, [pc, #28]	; (8001718 <__NVIC_EnableIRQ+0x38>)
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	095b      	lsrs	r3, r3, #5
 8001700:	2001      	movs	r0, #1
 8001702:	fa00 f202 	lsl.w	r2, r0, r2
 8001706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	e000e100 	.word	0xe000e100

0800171c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	6039      	str	r1, [r7, #0]
 8001726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172c:	2b00      	cmp	r3, #0
 800172e:	db0a      	blt.n	8001746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	b2da      	uxtb	r2, r3
 8001734:	490c      	ldr	r1, [pc, #48]	; (8001768 <__NVIC_SetPriority+0x4c>)
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	0112      	lsls	r2, r2, #4
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	440b      	add	r3, r1
 8001740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001744:	e00a      	b.n	800175c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	b2da      	uxtb	r2, r3
 800174a:	4908      	ldr	r1, [pc, #32]	; (800176c <__NVIC_SetPriority+0x50>)
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	f003 030f 	and.w	r3, r3, #15
 8001752:	3b04      	subs	r3, #4
 8001754:	0112      	lsls	r2, r2, #4
 8001756:	b2d2      	uxtb	r2, r2
 8001758:	440b      	add	r3, r1
 800175a:	761a      	strb	r2, [r3, #24]
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	e000e100 	.word	0xe000e100
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001770:	b480      	push	{r7}
 8001772:	b089      	sub	sp, #36	; 0x24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	f1c3 0307 	rsb	r3, r3, #7
 800178a:	2b04      	cmp	r3, #4
 800178c:	bf28      	it	cs
 800178e:	2304      	movcs	r3, #4
 8001790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	3304      	adds	r3, #4
 8001796:	2b06      	cmp	r3, #6
 8001798:	d902      	bls.n	80017a0 <NVIC_EncodePriority+0x30>
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	3b03      	subs	r3, #3
 800179e:	e000      	b.n	80017a2 <NVIC_EncodePriority+0x32>
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	43da      	mvns	r2, r3
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	401a      	ands	r2, r3
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	fa01 f303 	lsl.w	r3, r1, r3
 80017c2:	43d9      	mvns	r1, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c8:	4313      	orrs	r3, r2
         );
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3724      	adds	r7, #36	; 0x24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
	...

080017d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3b01      	subs	r3, #1
 80017e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017e8:	d301      	bcc.n	80017ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ea:	2301      	movs	r3, #1
 80017ec:	e00f      	b.n	800180e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ee:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <SysTick_Config+0x40>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017f6:	210f      	movs	r1, #15
 80017f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017fc:	f7ff ff8e 	bl	800171c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <SysTick_Config+0x40>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001806:	4b04      	ldr	r3, [pc, #16]	; (8001818 <SysTick_Config+0x40>)
 8001808:	2207      	movs	r2, #7
 800180a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	e000e010 	.word	0xe000e010

0800181c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ff29 	bl	800167c <__NVIC_SetPriorityGrouping>
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001832:	b580      	push	{r7, lr}
 8001834:	b086      	sub	sp, #24
 8001836:	af00      	add	r7, sp, #0
 8001838:	4603      	mov	r3, r0
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
 800183e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001844:	f7ff ff3e 	bl	80016c4 <__NVIC_GetPriorityGrouping>
 8001848:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	68b9      	ldr	r1, [r7, #8]
 800184e:	6978      	ldr	r0, [r7, #20]
 8001850:	f7ff ff8e 	bl	8001770 <NVIC_EncodePriority>
 8001854:	4602      	mov	r2, r0
 8001856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800185a:	4611      	mov	r1, r2
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff ff5d 	bl	800171c <__NVIC_SetPriority>
}
 8001862:	bf00      	nop
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b082      	sub	sp, #8
 800186e:	af00      	add	r7, sp, #0
 8001870:	4603      	mov	r3, r0
 8001872:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ff31 	bl	80016e0 <__NVIC_EnableIRQ>
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b082      	sub	sp, #8
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff ffa2 	bl	80017d8 <SysTick_Config>
 8001894:	4603      	mov	r3, r0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b089      	sub	sp, #36	; 0x24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
 80018be:	e175      	b.n	8001bac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80018c0:	2201      	movs	r2, #1
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	4013      	ands	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	429a      	cmp	r2, r3
 80018da:	f040 8164 	bne.w	8001ba6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 0303 	and.w	r3, r3, #3
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d005      	beq.n	80018f6 <HAL_GPIO_Init+0x56>
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d130      	bne.n	8001958 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	2203      	movs	r2, #3
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	43db      	mvns	r3, r3
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	4013      	ands	r3, r2
 800190c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	68da      	ldr	r2, [r3, #12]
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	4313      	orrs	r3, r2
 800191e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800192c:	2201      	movs	r2, #1
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	43db      	mvns	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	091b      	lsrs	r3, r3, #4
 8001942:	f003 0201 	and.w	r2, r3, #1
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	4313      	orrs	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	2b03      	cmp	r3, #3
 8001962:	d017      	beq.n	8001994 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	2203      	movs	r2, #3
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	4013      	ands	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	4313      	orrs	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d123      	bne.n	80019e8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	08da      	lsrs	r2, r3, #3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3208      	adds	r2, #8
 80019a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	f003 0307 	and.w	r3, r3, #7
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	220f      	movs	r2, #15
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	4013      	ands	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	691a      	ldr	r2, [r3, #16]
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	08da      	lsrs	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3208      	adds	r2, #8
 80019e2:	69b9      	ldr	r1, [r7, #24]
 80019e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	2203      	movs	r2, #3
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4013      	ands	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 0203 	and.w	r2, r3, #3
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f000 80be 	beq.w	8001ba6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2a:	4b66      	ldr	r3, [pc, #408]	; (8001bc4 <HAL_GPIO_Init+0x324>)
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2e:	4a65      	ldr	r2, [pc, #404]	; (8001bc4 <HAL_GPIO_Init+0x324>)
 8001a30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a34:	6453      	str	r3, [r2, #68]	; 0x44
 8001a36:	4b63      	ldr	r3, [pc, #396]	; (8001bc4 <HAL_GPIO_Init+0x324>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001a42:	4a61      	ldr	r2, [pc, #388]	; (8001bc8 <HAL_GPIO_Init+0x328>)
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	089b      	lsrs	r3, r3, #2
 8001a48:	3302      	adds	r3, #2
 8001a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	f003 0303 	and.w	r3, r3, #3
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	220f      	movs	r2, #15
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	4013      	ands	r3, r2
 8001a64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a58      	ldr	r2, [pc, #352]	; (8001bcc <HAL_GPIO_Init+0x32c>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d037      	beq.n	8001ade <HAL_GPIO_Init+0x23e>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a57      	ldr	r2, [pc, #348]	; (8001bd0 <HAL_GPIO_Init+0x330>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d031      	beq.n	8001ada <HAL_GPIO_Init+0x23a>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a56      	ldr	r2, [pc, #344]	; (8001bd4 <HAL_GPIO_Init+0x334>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d02b      	beq.n	8001ad6 <HAL_GPIO_Init+0x236>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a55      	ldr	r2, [pc, #340]	; (8001bd8 <HAL_GPIO_Init+0x338>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d025      	beq.n	8001ad2 <HAL_GPIO_Init+0x232>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a54      	ldr	r2, [pc, #336]	; (8001bdc <HAL_GPIO_Init+0x33c>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d01f      	beq.n	8001ace <HAL_GPIO_Init+0x22e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a53      	ldr	r2, [pc, #332]	; (8001be0 <HAL_GPIO_Init+0x340>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d019      	beq.n	8001aca <HAL_GPIO_Init+0x22a>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a52      	ldr	r2, [pc, #328]	; (8001be4 <HAL_GPIO_Init+0x344>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d013      	beq.n	8001ac6 <HAL_GPIO_Init+0x226>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a51      	ldr	r2, [pc, #324]	; (8001be8 <HAL_GPIO_Init+0x348>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d00d      	beq.n	8001ac2 <HAL_GPIO_Init+0x222>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a50      	ldr	r2, [pc, #320]	; (8001bec <HAL_GPIO_Init+0x34c>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d007      	beq.n	8001abe <HAL_GPIO_Init+0x21e>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a4f      	ldr	r2, [pc, #316]	; (8001bf0 <HAL_GPIO_Init+0x350>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d101      	bne.n	8001aba <HAL_GPIO_Init+0x21a>
 8001ab6:	2309      	movs	r3, #9
 8001ab8:	e012      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001aba:	230a      	movs	r3, #10
 8001abc:	e010      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001abe:	2308      	movs	r3, #8
 8001ac0:	e00e      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001ac2:	2307      	movs	r3, #7
 8001ac4:	e00c      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001ac6:	2306      	movs	r3, #6
 8001ac8:	e00a      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001aca:	2305      	movs	r3, #5
 8001acc:	e008      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001ace:	2304      	movs	r3, #4
 8001ad0:	e006      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e004      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e002      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001ada:	2301      	movs	r3, #1
 8001adc:	e000      	b.n	8001ae0 <HAL_GPIO_Init+0x240>
 8001ade:	2300      	movs	r3, #0
 8001ae0:	69fa      	ldr	r2, [r7, #28]
 8001ae2:	f002 0203 	and.w	r2, r2, #3
 8001ae6:	0092      	lsls	r2, r2, #2
 8001ae8:	4093      	lsls	r3, r2
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001af0:	4935      	ldr	r1, [pc, #212]	; (8001bc8 <HAL_GPIO_Init+0x328>)
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	089b      	lsrs	r3, r3, #2
 8001af6:	3302      	adds	r3, #2
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001afe:	4b3d      	ldr	r3, [pc, #244]	; (8001bf4 <HAL_GPIO_Init+0x354>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	43db      	mvns	r3, r3
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b22:	4a34      	ldr	r2, [pc, #208]	; (8001bf4 <HAL_GPIO_Init+0x354>)
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b28:	4b32      	ldr	r3, [pc, #200]	; (8001bf4 <HAL_GPIO_Init+0x354>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	43db      	mvns	r3, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4013      	ands	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d003      	beq.n	8001b4c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b4c:	4a29      	ldr	r2, [pc, #164]	; (8001bf4 <HAL_GPIO_Init+0x354>)
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b52:	4b28      	ldr	r3, [pc, #160]	; (8001bf4 <HAL_GPIO_Init+0x354>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	43db      	mvns	r3, r3
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d003      	beq.n	8001b76 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b76:	4a1f      	ldr	r2, [pc, #124]	; (8001bf4 <HAL_GPIO_Init+0x354>)
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b7c:	4b1d      	ldr	r3, [pc, #116]	; (8001bf4 <HAL_GPIO_Init+0x354>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	43db      	mvns	r3, r3
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d003      	beq.n	8001ba0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ba0:	4a14      	ldr	r2, [pc, #80]	; (8001bf4 <HAL_GPIO_Init+0x354>)
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	61fb      	str	r3, [r7, #28]
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	2b0f      	cmp	r3, #15
 8001bb0:	f67f ae86 	bls.w	80018c0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001bb4:	bf00      	nop
 8001bb6:	bf00      	nop
 8001bb8:	3724      	adds	r7, #36	; 0x24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	40013800 	.word	0x40013800
 8001bcc:	40020000 	.word	0x40020000
 8001bd0:	40020400 	.word	0x40020400
 8001bd4:	40020800 	.word	0x40020800
 8001bd8:	40020c00 	.word	0x40020c00
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	40021400 	.word	0x40021400
 8001be4:	40021800 	.word	0x40021800
 8001be8:	40021c00 	.word	0x40021c00
 8001bec:	40022000 	.word	0x40022000
 8001bf0:	40022400 	.word	0x40022400
 8001bf4:	40013c00 	.word	0x40013c00

08001bf8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	460b      	mov	r3, r1
 8001c02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	691a      	ldr	r2, [r3, #16]
 8001c08:	887b      	ldrh	r3, [r7, #2]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d002      	beq.n	8001c16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c10:	2301      	movs	r3, #1
 8001c12:	73fb      	strb	r3, [r7, #15]
 8001c14:	e001      	b.n	8001c1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c16:	2300      	movs	r3, #0
 8001c18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	807b      	strh	r3, [r7, #2]
 8001c34:	4613      	mov	r3, r2
 8001c36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c38:	787b      	ldrb	r3, [r7, #1]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c3e:	887a      	ldrh	r2, [r7, #2]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001c44:	e003      	b.n	8001c4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001c46:	887b      	ldrh	r3, [r7, #2]
 8001c48:	041a      	lsls	r2, r3, #16
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	619a      	str	r2, [r3, #24]
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b085      	sub	sp, #20
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
 8001c62:	460b      	mov	r3, r1
 8001c64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c6c:	887a      	ldrh	r2, [r7, #2]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	4013      	ands	r3, r2
 8001c72:	041a      	lsls	r2, r3, #16
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	43d9      	mvns	r1, r3
 8001c78:	887b      	ldrh	r3, [r7, #2]
 8001c7a:	400b      	ands	r3, r1
 8001c7c:	431a      	orrs	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	619a      	str	r2, [r3, #24]
}
 8001c82:	bf00      	nop
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
	...

08001c90 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af02      	add	r7, sp, #8
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	4608      	mov	r0, r1
 8001c9a:	4611      	mov	r1, r2
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	817b      	strh	r3, [r7, #10]
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	813b      	strh	r3, [r7, #8]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b20      	cmp	r3, #32
 8001cb4:	f040 80fd 	bne.w	8001eb2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d002      	beq.n	8001cc4 <HAL_I2C_Mem_Read+0x34>
 8001cbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d105      	bne.n	8001cd0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e0f1      	b.n	8001eb4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d101      	bne.n	8001cde <HAL_I2C_Mem_Read+0x4e>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e0ea      	b.n	8001eb4 <HAL_I2C_Mem_Read+0x224>
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ce6:	f7ff fc99 	bl	800161c <HAL_GetTick>
 8001cea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	2319      	movs	r3, #25
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cf8:	68f8      	ldr	r0, [r7, #12]
 8001cfa:	f000 f95b 	bl	8001fb4 <I2C_WaitOnFlagUntilTimeout>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e0d5      	b.n	8001eb4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2222      	movs	r2, #34	; 0x22
 8001d0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2240      	movs	r2, #64	; 0x40
 8001d14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6a3a      	ldr	r2, [r7, #32]
 8001d22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001d28:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d30:	88f8      	ldrh	r0, [r7, #6]
 8001d32:	893a      	ldrh	r2, [r7, #8]
 8001d34:	8979      	ldrh	r1, [r7, #10]
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	9301      	str	r3, [sp, #4]
 8001d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	4603      	mov	r3, r0
 8001d40:	68f8      	ldr	r0, [r7, #12]
 8001d42:	f000 f8bf 	bl	8001ec4 <I2C_RequestMemoryRead>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d005      	beq.n	8001d58 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e0ad      	b.n	8001eb4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	2bff      	cmp	r3, #255	; 0xff
 8001d60:	d90e      	bls.n	8001d80 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	22ff      	movs	r2, #255	; 0xff
 8001d66:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	8979      	ldrh	r1, [r7, #10]
 8001d70:	4b52      	ldr	r3, [pc, #328]	; (8001ebc <HAL_I2C_Mem_Read+0x22c>)
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d78:	68f8      	ldr	r0, [r7, #12]
 8001d7a:	f000 fab7 	bl	80022ec <I2C_TransferConfig>
 8001d7e:	e00f      	b.n	8001da0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	8979      	ldrh	r1, [r7, #10]
 8001d92:	4b4a      	ldr	r3, [pc, #296]	; (8001ebc <HAL_I2C_Mem_Read+0x22c>)
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d9a:	68f8      	ldr	r0, [r7, #12]
 8001d9c:	f000 faa6 	bl	80022ec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001da6:	2200      	movs	r2, #0
 8001da8:	2104      	movs	r1, #4
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f000 f902 	bl	8001fb4 <I2C_WaitOnFlagUntilTimeout>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e07c      	b.n	8001eb4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dcc:	1c5a      	adds	r2, r3, #1
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	3b01      	subs	r3, #1
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d034      	beq.n	8001e60 <HAL_I2C_Mem_Read+0x1d0>
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d130      	bne.n	8001e60 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e04:	2200      	movs	r2, #0
 8001e06:	2180      	movs	r1, #128	; 0x80
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	f000 f8d3 	bl	8001fb4 <I2C_WaitOnFlagUntilTimeout>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e04d      	b.n	8001eb4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	2bff      	cmp	r3, #255	; 0xff
 8001e20:	d90e      	bls.n	8001e40 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	22ff      	movs	r2, #255	; 0xff
 8001e26:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e2c:	b2da      	uxtb	r2, r3
 8001e2e:	8979      	ldrh	r1, [r7, #10]
 8001e30:	2300      	movs	r3, #0
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e38:	68f8      	ldr	r0, [r7, #12]
 8001e3a:	f000 fa57 	bl	80022ec <I2C_TransferConfig>
 8001e3e:	e00f      	b.n	8001e60 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e4e:	b2da      	uxtb	r2, r3
 8001e50:	8979      	ldrh	r1, [r7, #10]
 8001e52:	2300      	movs	r3, #0
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f000 fa46 	bl	80022ec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d19a      	bne.n	8001da0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e6e:	68f8      	ldr	r0, [r7, #12]
 8001e70:	f000 f920 	bl	80020b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e01a      	b.n	8001eb4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2220      	movs	r2, #32
 8001e84:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6859      	ldr	r1, [r3, #4]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <HAL_I2C_Mem_Read+0x230>)
 8001e92:	400b      	ands	r3, r1
 8001e94:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2220      	movs	r2, #32
 8001e9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	e000      	b.n	8001eb4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001eb2:	2302      	movs	r3, #2
  }
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3718      	adds	r7, #24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	80002400 	.word	0x80002400
 8001ec0:	fe00e800 	.word	0xfe00e800

08001ec4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af02      	add	r7, sp, #8
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	4608      	mov	r0, r1
 8001ece:	4611      	mov	r1, r2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	817b      	strh	r3, [r7, #10]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	813b      	strh	r3, [r7, #8]
 8001eda:	4613      	mov	r3, r2
 8001edc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	8979      	ldrh	r1, [r7, #10]
 8001ee4:	4b20      	ldr	r3, [pc, #128]	; (8001f68 <I2C_RequestMemoryRead+0xa4>)
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	2300      	movs	r3, #0
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	f000 f9fe 	bl	80022ec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ef0:	69fa      	ldr	r2, [r7, #28]
 8001ef2:	69b9      	ldr	r1, [r7, #24]
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f000 f89d 	bl	8002034 <I2C_WaitOnTXISFlagUntilTimeout>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e02c      	b.n	8001f5e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f04:	88fb      	ldrh	r3, [r7, #6]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d105      	bne.n	8001f16 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f0a:	893b      	ldrh	r3, [r7, #8]
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	629a      	str	r2, [r3, #40]	; 0x28
 8001f14:	e015      	b.n	8001f42 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f16:	893b      	ldrh	r3, [r7, #8]
 8001f18:	0a1b      	lsrs	r3, r3, #8
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f24:	69fa      	ldr	r2, [r7, #28]
 8001f26:	69b9      	ldr	r1, [r7, #24]
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f000 f883 	bl	8002034 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e012      	b.n	8001f5e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f38:	893b      	ldrh	r3, [r7, #8]
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2140      	movs	r1, #64	; 0x40
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f000 f831 	bl	8001fb4 <I2C_WaitOnFlagUntilTimeout>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e000      	b.n	8001f5e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	80002000 	.word	0x80002000

08001f6c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d103      	bne.n	8001f8a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2200      	movs	r2, #0
 8001f88:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d007      	beq.n	8001fa8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	699a      	ldr	r2, [r3, #24]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f042 0201 	orr.w	r2, r2, #1
 8001fa6:	619a      	str	r2, [r3, #24]
  }
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	603b      	str	r3, [r7, #0]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001fc4:	e022      	b.n	800200c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001fcc:	d01e      	beq.n	800200c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fce:	f7ff fb25 	bl	800161c <HAL_GetTick>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d302      	bcc.n	8001fe4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d113      	bne.n	800200c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe8:	f043 0220 	orr.w	r2, r3, #32
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2220      	movs	r2, #32
 8001ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e00f      	b.n	800202c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	699a      	ldr	r2, [r3, #24]
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	4013      	ands	r3, r2
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	429a      	cmp	r2, r3
 800201a:	bf0c      	ite	eq
 800201c:	2301      	moveq	r3, #1
 800201e:	2300      	movne	r3, #0
 8002020:	b2db      	uxtb	r3, r3
 8002022:	461a      	mov	r2, r3
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	429a      	cmp	r2, r3
 8002028:	d0cd      	beq.n	8001fc6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800202a:	2300      	movs	r3, #0
}
 800202c:	4618      	mov	r0, r3
 800202e:	3710      	adds	r7, #16
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002040:	e02c      	b.n	800209c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	68b9      	ldr	r1, [r7, #8]
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f000 f870 	bl	800212c <I2C_IsErrorOccurred>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e02a      	b.n	80020ac <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800205c:	d01e      	beq.n	800209c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800205e:	f7ff fadd 	bl	800161c <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	429a      	cmp	r2, r3
 800206c:	d302      	bcc.n	8002074 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d113      	bne.n	800209c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002078:	f043 0220 	orr.w	r2, r3, #32
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2220      	movs	r2, #32
 8002084:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e007      	b.n	80020ac <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	699b      	ldr	r3, [r3, #24]
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d1cb      	bne.n	8002042 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020c0:	e028      	b.n	8002114 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	68b9      	ldr	r1, [r7, #8]
 80020c6:	68f8      	ldr	r0, [r7, #12]
 80020c8:	f000 f830 	bl	800212c <I2C_IsErrorOccurred>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e026      	b.n	8002124 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020d6:	f7ff faa1 	bl	800161c <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d302      	bcc.n	80020ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d113      	bne.n	8002114 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f0:	f043 0220 	orr.w	r2, r3, #32
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2220      	movs	r2, #32
 80020fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e007      	b.n	8002124 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	f003 0320 	and.w	r3, r3, #32
 800211e:	2b20      	cmp	r3, #32
 8002120:	d1cf      	bne.n	80020c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	3710      	adds	r7, #16
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b08a      	sub	sp, #40	; 0x28
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002146:	2300      	movs	r3, #0
 8002148:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	f003 0310 	and.w	r3, r3, #16
 8002154:	2b00      	cmp	r3, #0
 8002156:	d068      	beq.n	800222a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2210      	movs	r2, #16
 800215e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002160:	e049      	b.n	80021f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002168:	d045      	beq.n	80021f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800216a:	f7ff fa57 	bl	800161c <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	429a      	cmp	r2, r3
 8002178:	d302      	bcc.n	8002180 <I2C_IsErrorOccurred+0x54>
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d13a      	bne.n	80021f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800218a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002192:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800219e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021a2:	d121      	bne.n	80021e8 <I2C_IsErrorOccurred+0xbc>
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021aa:	d01d      	beq.n	80021e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80021ac:	7cfb      	ldrb	r3, [r7, #19]
 80021ae:	2b20      	cmp	r3, #32
 80021b0:	d01a      	beq.n	80021e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80021c2:	f7ff fa2b 	bl	800161c <HAL_GetTick>
 80021c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021c8:	e00e      	b.n	80021e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80021ca:	f7ff fa27 	bl	800161c <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	2b19      	cmp	r3, #25
 80021d6:	d907      	bls.n	80021e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80021d8:	6a3b      	ldr	r3, [r7, #32]
 80021da:	f043 0320 	orr.w	r3, r3, #32
 80021de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80021e6:	e006      	b.n	80021f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	f003 0320 	and.w	r3, r3, #32
 80021f2:	2b20      	cmp	r3, #32
 80021f4:	d1e9      	bne.n	80021ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	f003 0320 	and.w	r3, r3, #32
 8002200:	2b20      	cmp	r3, #32
 8002202:	d003      	beq.n	800220c <I2C_IsErrorOccurred+0xe0>
 8002204:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002208:	2b00      	cmp	r3, #0
 800220a:	d0aa      	beq.n	8002162 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800220c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002210:	2b00      	cmp	r3, #0
 8002212:	d103      	bne.n	800221c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2220      	movs	r2, #32
 800221a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800221c:	6a3b      	ldr	r3, [r7, #32]
 800221e:	f043 0304 	orr.w	r3, r3, #4
 8002222:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002238:	2b00      	cmp	r3, #0
 800223a:	d00b      	beq.n	8002254 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800223c:	6a3b      	ldr	r3, [r7, #32]
 800223e:	f043 0301 	orr.w	r3, r3, #1
 8002242:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f44f 7280 	mov.w	r2, #256	; 0x100
 800224c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00b      	beq.n	8002276 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	f043 0308 	orr.w	r3, r3, #8
 8002264:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800226e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800227c:	2b00      	cmp	r3, #0
 800227e:	d00b      	beq.n	8002298 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002280:	6a3b      	ldr	r3, [r7, #32]
 8002282:	f043 0302 	orr.w	r3, r3, #2
 8002286:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002290:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002298:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800229c:	2b00      	cmp	r3, #0
 800229e:	d01c      	beq.n	80022da <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80022a0:	68f8      	ldr	r0, [r7, #12]
 80022a2:	f7ff fe63 	bl	8001f6c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	6859      	ldr	r1, [r3, #4]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	4b0d      	ldr	r3, [pc, #52]	; (80022e8 <I2C_IsErrorOccurred+0x1bc>)
 80022b2:	400b      	ands	r3, r1
 80022b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022ba:	6a3b      	ldr	r3, [r7, #32]
 80022bc:	431a      	orrs	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2220      	movs	r2, #32
 80022c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80022da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3728      	adds	r7, #40	; 0x28
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	fe00e800 	.word	0xfe00e800

080022ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	607b      	str	r3, [r7, #4]
 80022f6:	460b      	mov	r3, r1
 80022f8:	817b      	strh	r3, [r7, #10]
 80022fa:	4613      	mov	r3, r2
 80022fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022fe:	897b      	ldrh	r3, [r7, #10]
 8002300:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002304:	7a7b      	ldrb	r3, [r7, #9]
 8002306:	041b      	lsls	r3, r3, #16
 8002308:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800230c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002312:	6a3b      	ldr	r3, [r7, #32]
 8002314:	4313      	orrs	r3, r2
 8002316:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800231a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	6a3b      	ldr	r3, [r7, #32]
 8002324:	0d5b      	lsrs	r3, r3, #21
 8002326:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800232a:	4b08      	ldr	r3, [pc, #32]	; (800234c <I2C_TransferConfig+0x60>)
 800232c:	430b      	orrs	r3, r1
 800232e:	43db      	mvns	r3, r3
 8002330:	ea02 0103 	and.w	r1, r2, r3
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	697a      	ldr	r2, [r7, #20]
 800233a:	430a      	orrs	r2, r1
 800233c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800233e:	bf00      	nop
 8002340:	371c      	adds	r7, #28
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	03ff63ff 	.word	0x03ff63ff

08002350 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002354:	4b05      	ldr	r3, [pc, #20]	; (800236c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a04      	ldr	r2, [pc, #16]	; (800236c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800235a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800235e:	6013      	str	r3, [r2, #0]
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	40007000 	.word	0x40007000

08002370 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800237a:	4b23      	ldr	r3, [pc, #140]	; (8002408 <HAL_PWREx_EnableOverDrive+0x98>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237e:	4a22      	ldr	r2, [pc, #136]	; (8002408 <HAL_PWREx_EnableOverDrive+0x98>)
 8002380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002384:	6413      	str	r3, [r2, #64]	; 0x40
 8002386:	4b20      	ldr	r3, [pc, #128]	; (8002408 <HAL_PWREx_EnableOverDrive+0x98>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800238e:	603b      	str	r3, [r7, #0]
 8002390:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002392:	4b1e      	ldr	r3, [pc, #120]	; (800240c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a1d      	ldr	r2, [pc, #116]	; (800240c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002398:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800239c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800239e:	f7ff f93d 	bl	800161c <HAL_GetTick>
 80023a2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80023a4:	e009      	b.n	80023ba <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80023a6:	f7ff f939 	bl	800161c <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023b4:	d901      	bls.n	80023ba <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e022      	b.n	8002400 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80023ba:	4b14      	ldr	r3, [pc, #80]	; (800240c <HAL_PWREx_EnableOverDrive+0x9c>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023c6:	d1ee      	bne.n	80023a6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80023c8:	4b10      	ldr	r3, [pc, #64]	; (800240c <HAL_PWREx_EnableOverDrive+0x9c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a0f      	ldr	r2, [pc, #60]	; (800240c <HAL_PWREx_EnableOverDrive+0x9c>)
 80023ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023d2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023d4:	f7ff f922 	bl	800161c <HAL_GetTick>
 80023d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023da:	e009      	b.n	80023f0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80023dc:	f7ff f91e 	bl	800161c <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023ea:	d901      	bls.n	80023f0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e007      	b.n	8002400 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <HAL_PWREx_EnableOverDrive+0x9c>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80023fc:	d1ee      	bne.n	80023dc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40023800 	.word	0x40023800
 800240c:	40007000 	.word	0x40007000

08002410 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002418:	2300      	movs	r3, #0
 800241a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e29b      	b.n	800295e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	f000 8087 	beq.w	8002542 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002434:	4b96      	ldr	r3, [pc, #600]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f003 030c 	and.w	r3, r3, #12
 800243c:	2b04      	cmp	r3, #4
 800243e:	d00c      	beq.n	800245a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002440:	4b93      	ldr	r3, [pc, #588]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 030c 	and.w	r3, r3, #12
 8002448:	2b08      	cmp	r3, #8
 800244a:	d112      	bne.n	8002472 <HAL_RCC_OscConfig+0x62>
 800244c:	4b90      	ldr	r3, [pc, #576]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002454:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002458:	d10b      	bne.n	8002472 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800245a:	4b8d      	ldr	r3, [pc, #564]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d06c      	beq.n	8002540 <HAL_RCC_OscConfig+0x130>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d168      	bne.n	8002540 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e275      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800247a:	d106      	bne.n	800248a <HAL_RCC_OscConfig+0x7a>
 800247c:	4b84      	ldr	r3, [pc, #528]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a83      	ldr	r2, [pc, #524]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002482:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002486:	6013      	str	r3, [r2, #0]
 8002488:	e02e      	b.n	80024e8 <HAL_RCC_OscConfig+0xd8>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10c      	bne.n	80024ac <HAL_RCC_OscConfig+0x9c>
 8002492:	4b7f      	ldr	r3, [pc, #508]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a7e      	ldr	r2, [pc, #504]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002498:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800249c:	6013      	str	r3, [r2, #0]
 800249e:	4b7c      	ldr	r3, [pc, #496]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a7b      	ldr	r2, [pc, #492]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	e01d      	b.n	80024e8 <HAL_RCC_OscConfig+0xd8>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024b4:	d10c      	bne.n	80024d0 <HAL_RCC_OscConfig+0xc0>
 80024b6:	4b76      	ldr	r3, [pc, #472]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a75      	ldr	r2, [pc, #468]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024c0:	6013      	str	r3, [r2, #0]
 80024c2:	4b73      	ldr	r3, [pc, #460]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a72      	ldr	r2, [pc, #456]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024cc:	6013      	str	r3, [r2, #0]
 80024ce:	e00b      	b.n	80024e8 <HAL_RCC_OscConfig+0xd8>
 80024d0:	4b6f      	ldr	r3, [pc, #444]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a6e      	ldr	r2, [pc, #440]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024da:	6013      	str	r3, [r2, #0]
 80024dc:	4b6c      	ldr	r3, [pc, #432]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a6b      	ldr	r2, [pc, #428]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d013      	beq.n	8002518 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f0:	f7ff f894 	bl	800161c <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f8:	f7ff f890 	bl	800161c <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b64      	cmp	r3, #100	; 0x64
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e229      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800250a:	4b61      	ldr	r3, [pc, #388]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d0f0      	beq.n	80024f8 <HAL_RCC_OscConfig+0xe8>
 8002516:	e014      	b.n	8002542 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002518:	f7ff f880 	bl	800161c <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002520:	f7ff f87c 	bl	800161c <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b64      	cmp	r3, #100	; 0x64
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e215      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002532:	4b57      	ldr	r3, [pc, #348]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f0      	bne.n	8002520 <HAL_RCC_OscConfig+0x110>
 800253e:	e000      	b.n	8002542 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002540:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d069      	beq.n	8002622 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800254e:	4b50      	ldr	r3, [pc, #320]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 030c 	and.w	r3, r3, #12
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00b      	beq.n	8002572 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800255a:	4b4d      	ldr	r3, [pc, #308]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 030c 	and.w	r3, r3, #12
 8002562:	2b08      	cmp	r3, #8
 8002564:	d11c      	bne.n	80025a0 <HAL_RCC_OscConfig+0x190>
 8002566:	4b4a      	ldr	r3, [pc, #296]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d116      	bne.n	80025a0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002572:	4b47      	ldr	r3, [pc, #284]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d005      	beq.n	800258a <HAL_RCC_OscConfig+0x17a>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d001      	beq.n	800258a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e1e9      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800258a:	4b41      	ldr	r3, [pc, #260]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	493d      	ldr	r1, [pc, #244]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800259a:	4313      	orrs	r3, r2
 800259c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800259e:	e040      	b.n	8002622 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d023      	beq.n	80025f0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a8:	4b39      	ldr	r3, [pc, #228]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a38      	ldr	r2, [pc, #224]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b4:	f7ff f832 	bl	800161c <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025bc:	f7ff f82e 	bl	800161c <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e1c7      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ce:	4b30      	ldr	r3, [pc, #192]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d0f0      	beq.n	80025bc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025da:	4b2d      	ldr	r3, [pc, #180]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	4929      	ldr	r1, [pc, #164]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80025ea:	4313      	orrs	r3, r2
 80025ec:	600b      	str	r3, [r1, #0]
 80025ee:	e018      	b.n	8002622 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025f0:	4b27      	ldr	r3, [pc, #156]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a26      	ldr	r2, [pc, #152]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80025f6:	f023 0301 	bic.w	r3, r3, #1
 80025fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fc:	f7ff f80e 	bl	800161c <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002604:	f7ff f80a 	bl	800161c <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e1a3      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002616:	4b1e      	ldr	r3, [pc, #120]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1f0      	bne.n	8002604 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0308 	and.w	r3, r3, #8
 800262a:	2b00      	cmp	r3, #0
 800262c:	d038      	beq.n	80026a0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d019      	beq.n	800266a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002636:	4b16      	ldr	r3, [pc, #88]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002638:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800263a:	4a15      	ldr	r2, [pc, #84]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002642:	f7fe ffeb 	bl	800161c <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002648:	e008      	b.n	800265c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800264a:	f7fe ffe7 	bl	800161c <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e180      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800265c:	4b0c      	ldr	r3, [pc, #48]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800265e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0f0      	beq.n	800264a <HAL_RCC_OscConfig+0x23a>
 8002668:	e01a      	b.n	80026a0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800266a:	4b09      	ldr	r3, [pc, #36]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800266c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800266e:	4a08      	ldr	r2, [pc, #32]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002670:	f023 0301 	bic.w	r3, r3, #1
 8002674:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002676:	f7fe ffd1 	bl	800161c <HAL_GetTick>
 800267a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800267c:	e00a      	b.n	8002694 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800267e:	f7fe ffcd 	bl	800161c <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d903      	bls.n	8002694 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e166      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
 8002690:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002694:	4b92      	ldr	r3, [pc, #584]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002696:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002698:	f003 0302 	and.w	r3, r3, #2
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1ee      	bne.n	800267e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0304 	and.w	r3, r3, #4
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f000 80a4 	beq.w	80027f6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ae:	4b8c      	ldr	r3, [pc, #560]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80026b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10d      	bne.n	80026d6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ba:	4b89      	ldr	r3, [pc, #548]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026be:	4a88      	ldr	r2, [pc, #544]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80026c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026c4:	6413      	str	r3, [r2, #64]	; 0x40
 80026c6:	4b86      	ldr	r3, [pc, #536]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ce:	60bb      	str	r3, [r7, #8]
 80026d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026d2:	2301      	movs	r3, #1
 80026d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026d6:	4b83      	ldr	r3, [pc, #524]	; (80028e4 <HAL_RCC_OscConfig+0x4d4>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d118      	bne.n	8002714 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80026e2:	4b80      	ldr	r3, [pc, #512]	; (80028e4 <HAL_RCC_OscConfig+0x4d4>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a7f      	ldr	r2, [pc, #508]	; (80028e4 <HAL_RCC_OscConfig+0x4d4>)
 80026e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ee:	f7fe ff95 	bl	800161c <HAL_GetTick>
 80026f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026f4:	e008      	b.n	8002708 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f6:	f7fe ff91 	bl	800161c <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b64      	cmp	r3, #100	; 0x64
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e12a      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002708:	4b76      	ldr	r3, [pc, #472]	; (80028e4 <HAL_RCC_OscConfig+0x4d4>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0f0      	beq.n	80026f6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d106      	bne.n	800272a <HAL_RCC_OscConfig+0x31a>
 800271c:	4b70      	ldr	r3, [pc, #448]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 800271e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002720:	4a6f      	ldr	r2, [pc, #444]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	6713      	str	r3, [r2, #112]	; 0x70
 8002728:	e02d      	b.n	8002786 <HAL_RCC_OscConfig+0x376>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d10c      	bne.n	800274c <HAL_RCC_OscConfig+0x33c>
 8002732:	4b6b      	ldr	r3, [pc, #428]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002736:	4a6a      	ldr	r2, [pc, #424]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002738:	f023 0301 	bic.w	r3, r3, #1
 800273c:	6713      	str	r3, [r2, #112]	; 0x70
 800273e:	4b68      	ldr	r3, [pc, #416]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002742:	4a67      	ldr	r2, [pc, #412]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002744:	f023 0304 	bic.w	r3, r3, #4
 8002748:	6713      	str	r3, [r2, #112]	; 0x70
 800274a:	e01c      	b.n	8002786 <HAL_RCC_OscConfig+0x376>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	2b05      	cmp	r3, #5
 8002752:	d10c      	bne.n	800276e <HAL_RCC_OscConfig+0x35e>
 8002754:	4b62      	ldr	r3, [pc, #392]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002758:	4a61      	ldr	r2, [pc, #388]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 800275a:	f043 0304 	orr.w	r3, r3, #4
 800275e:	6713      	str	r3, [r2, #112]	; 0x70
 8002760:	4b5f      	ldr	r3, [pc, #380]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002764:	4a5e      	ldr	r2, [pc, #376]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	6713      	str	r3, [r2, #112]	; 0x70
 800276c:	e00b      	b.n	8002786 <HAL_RCC_OscConfig+0x376>
 800276e:	4b5c      	ldr	r3, [pc, #368]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002772:	4a5b      	ldr	r2, [pc, #364]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002774:	f023 0301 	bic.w	r3, r3, #1
 8002778:	6713      	str	r3, [r2, #112]	; 0x70
 800277a:	4b59      	ldr	r3, [pc, #356]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 800277c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800277e:	4a58      	ldr	r2, [pc, #352]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002780:	f023 0304 	bic.w	r3, r3, #4
 8002784:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d015      	beq.n	80027ba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800278e:	f7fe ff45 	bl	800161c <HAL_GetTick>
 8002792:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002794:	e00a      	b.n	80027ac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002796:	f7fe ff41 	bl	800161c <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d901      	bls.n	80027ac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	e0d8      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ac:	4b4c      	ldr	r3, [pc, #304]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80027ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b0:	f003 0302 	and.w	r3, r3, #2
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d0ee      	beq.n	8002796 <HAL_RCC_OscConfig+0x386>
 80027b8:	e014      	b.n	80027e4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ba:	f7fe ff2f 	bl	800161c <HAL_GetTick>
 80027be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027c0:	e00a      	b.n	80027d8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c2:	f7fe ff2b 	bl	800161c <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d901      	bls.n	80027d8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e0c2      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027d8:	4b41      	ldr	r3, [pc, #260]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80027da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1ee      	bne.n	80027c2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027e4:	7dfb      	ldrb	r3, [r7, #23]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d105      	bne.n	80027f6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ea:	4b3d      	ldr	r3, [pc, #244]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	4a3c      	ldr	r2, [pc, #240]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80027f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 80ae 	beq.w	800295c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002800:	4b37      	ldr	r3, [pc, #220]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f003 030c 	and.w	r3, r3, #12
 8002808:	2b08      	cmp	r3, #8
 800280a:	d06d      	beq.n	80028e8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	2b02      	cmp	r3, #2
 8002812:	d14b      	bne.n	80028ac <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002814:	4b32      	ldr	r3, [pc, #200]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a31      	ldr	r2, [pc, #196]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 800281a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800281e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002820:	f7fe fefc 	bl	800161c <HAL_GetTick>
 8002824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002826:	e008      	b.n	800283a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002828:	f7fe fef8 	bl	800161c <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	2b02      	cmp	r3, #2
 8002834:	d901      	bls.n	800283a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e091      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800283a:	4b29      	ldr	r3, [pc, #164]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d1f0      	bne.n	8002828 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	69da      	ldr	r2, [r3, #28]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	431a      	orrs	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002854:	019b      	lsls	r3, r3, #6
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285c:	085b      	lsrs	r3, r3, #1
 800285e:	3b01      	subs	r3, #1
 8002860:	041b      	lsls	r3, r3, #16
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002868:	061b      	lsls	r3, r3, #24
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002870:	071b      	lsls	r3, r3, #28
 8002872:	491b      	ldr	r1, [pc, #108]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 8002874:	4313      	orrs	r3, r2
 8002876:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002878:	4b19      	ldr	r3, [pc, #100]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a18      	ldr	r2, [pc, #96]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 800287e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002882:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002884:	f7fe feca 	bl	800161c <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800288c:	f7fe fec6 	bl	800161c <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e05f      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800289e:	4b10      	ldr	r3, [pc, #64]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f0      	beq.n	800288c <HAL_RCC_OscConfig+0x47c>
 80028aa:	e057      	b.n	800295c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ac:	4b0c      	ldr	r3, [pc, #48]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a0b      	ldr	r2, [pc, #44]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80028b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f7fe feb0 	bl	800161c <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c0:	f7fe feac 	bl	800161c <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e045      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d2:	4b03      	ldr	r3, [pc, #12]	; (80028e0 <HAL_RCC_OscConfig+0x4d0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x4b0>
 80028de:	e03d      	b.n	800295c <HAL_RCC_OscConfig+0x54c>
 80028e0:	40023800 	.word	0x40023800
 80028e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80028e8:	4b1f      	ldr	r3, [pc, #124]	; (8002968 <HAL_RCC_OscConfig+0x558>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	699b      	ldr	r3, [r3, #24]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d030      	beq.n	8002958 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002900:	429a      	cmp	r2, r3
 8002902:	d129      	bne.n	8002958 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800290e:	429a      	cmp	r2, r3
 8002910:	d122      	bne.n	8002958 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002918:	4013      	ands	r3, r2
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800291e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002920:	4293      	cmp	r3, r2
 8002922:	d119      	bne.n	8002958 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800292e:	085b      	lsrs	r3, r3, #1
 8002930:	3b01      	subs	r3, #1
 8002932:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002934:	429a      	cmp	r2, r3
 8002936:	d10f      	bne.n	8002958 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002942:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002944:	429a      	cmp	r2, r3
 8002946:	d107      	bne.n	8002958 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002954:	429a      	cmp	r2, r3
 8002956:	d001      	beq.n	800295c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e000      	b.n	800295e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3718      	adds	r7, #24
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40023800 	.word	0x40023800

0800296c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002976:	2300      	movs	r3, #0
 8002978:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e0d0      	b.n	8002b26 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002984:	4b6a      	ldr	r3, [pc, #424]	; (8002b30 <HAL_RCC_ClockConfig+0x1c4>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 030f 	and.w	r3, r3, #15
 800298c:	683a      	ldr	r2, [r7, #0]
 800298e:	429a      	cmp	r2, r3
 8002990:	d910      	bls.n	80029b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002992:	4b67      	ldr	r3, [pc, #412]	; (8002b30 <HAL_RCC_ClockConfig+0x1c4>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f023 020f 	bic.w	r2, r3, #15
 800299a:	4965      	ldr	r1, [pc, #404]	; (8002b30 <HAL_RCC_ClockConfig+0x1c4>)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	4313      	orrs	r3, r2
 80029a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a2:	4b63      	ldr	r3, [pc, #396]	; (8002b30 <HAL_RCC_ClockConfig+0x1c4>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d001      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e0b8      	b.n	8002b26 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d020      	beq.n	8002a02 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d005      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029cc:	4b59      	ldr	r3, [pc, #356]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	4a58      	ldr	r2, [pc, #352]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 80029d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0308 	and.w	r3, r3, #8
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d005      	beq.n	80029f0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029e4:	4b53      	ldr	r3, [pc, #332]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	4a52      	ldr	r2, [pc, #328]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 80029ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80029ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029f0:	4b50      	ldr	r3, [pc, #320]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	494d      	ldr	r1, [pc, #308]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d040      	beq.n	8002a90 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d107      	bne.n	8002a26 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a16:	4b47      	ldr	r3, [pc, #284]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d115      	bne.n	8002a4e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e07f      	b.n	8002b26 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d107      	bne.n	8002a3e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a2e:	4b41      	ldr	r3, [pc, #260]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d109      	bne.n	8002a4e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e073      	b.n	8002b26 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a3e:	4b3d      	ldr	r3, [pc, #244]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e06b      	b.n	8002b26 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a4e:	4b39      	ldr	r3, [pc, #228]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f023 0203 	bic.w	r2, r3, #3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	4936      	ldr	r1, [pc, #216]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a60:	f7fe fddc 	bl	800161c <HAL_GetTick>
 8002a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a66:	e00a      	b.n	8002a7e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a68:	f7fe fdd8 	bl	800161c <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e053      	b.n	8002b26 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a7e:	4b2d      	ldr	r3, [pc, #180]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 020c 	and.w	r2, r3, #12
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d1eb      	bne.n	8002a68 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a90:	4b27      	ldr	r3, [pc, #156]	; (8002b30 <HAL_RCC_ClockConfig+0x1c4>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 030f 	and.w	r3, r3, #15
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d210      	bcs.n	8002ac0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a9e:	4b24      	ldr	r3, [pc, #144]	; (8002b30 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f023 020f 	bic.w	r2, r3, #15
 8002aa6:	4922      	ldr	r1, [pc, #136]	; (8002b30 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aae:	4b20      	ldr	r3, [pc, #128]	; (8002b30 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d001      	beq.n	8002ac0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e032      	b.n	8002b26 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d008      	beq.n	8002ade <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002acc:	4b19      	ldr	r3, [pc, #100]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	4916      	ldr	r1, [pc, #88]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d009      	beq.n	8002afe <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002aea:	4b12      	ldr	r3, [pc, #72]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	490e      	ldr	r1, [pc, #56]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002afe:	f000 f821 	bl	8002b44 <HAL_RCC_GetSysClockFreq>
 8002b02:	4602      	mov	r2, r0
 8002b04:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <HAL_RCC_ClockConfig+0x1c8>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	091b      	lsrs	r3, r3, #4
 8002b0a:	f003 030f 	and.w	r3, r3, #15
 8002b0e:	490a      	ldr	r1, [pc, #40]	; (8002b38 <HAL_RCC_ClockConfig+0x1cc>)
 8002b10:	5ccb      	ldrb	r3, [r1, r3]
 8002b12:	fa22 f303 	lsr.w	r3, r2, r3
 8002b16:	4a09      	ldr	r2, [pc, #36]	; (8002b3c <HAL_RCC_ClockConfig+0x1d0>)
 8002b18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b1a:	4b09      	ldr	r3, [pc, #36]	; (8002b40 <HAL_RCC_ClockConfig+0x1d4>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fe fd38 	bl	8001594 <HAL_InitTick>

  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40023c00 	.word	0x40023c00
 8002b34:	40023800 	.word	0x40023800
 8002b38:	08008830 	.word	0x08008830
 8002b3c:	20000000 	.word	0x20000000
 8002b40:	20000014 	.word	0x20000014

08002b44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b48:	b094      	sub	sp, #80	; 0x50
 8002b4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	647b      	str	r3, [r7, #68]	; 0x44
 8002b50:	2300      	movs	r3, #0
 8002b52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b54:	2300      	movs	r3, #0
 8002b56:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b5c:	4b79      	ldr	r3, [pc, #484]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 030c 	and.w	r3, r3, #12
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	d00d      	beq.n	8002b84 <HAL_RCC_GetSysClockFreq+0x40>
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	f200 80e1 	bhi.w	8002d30 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d002      	beq.n	8002b78 <HAL_RCC_GetSysClockFreq+0x34>
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d003      	beq.n	8002b7e <HAL_RCC_GetSysClockFreq+0x3a>
 8002b76:	e0db      	b.n	8002d30 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b78:	4b73      	ldr	r3, [pc, #460]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b7a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b7c:	e0db      	b.n	8002d36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b7e:	4b73      	ldr	r3, [pc, #460]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x208>)
 8002b80:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b82:	e0d8      	b.n	8002d36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b84:	4b6f      	ldr	r3, [pc, #444]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b8c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002b8e:	4b6d      	ldr	r3, [pc, #436]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d063      	beq.n	8002c62 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b9a:	4b6a      	ldr	r3, [pc, #424]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	099b      	lsrs	r3, r3, #6
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ba4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bac:	633b      	str	r3, [r7, #48]	; 0x30
 8002bae:	2300      	movs	r3, #0
 8002bb0:	637b      	str	r3, [r7, #52]	; 0x34
 8002bb2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002bb6:	4622      	mov	r2, r4
 8002bb8:	462b      	mov	r3, r5
 8002bba:	f04f 0000 	mov.w	r0, #0
 8002bbe:	f04f 0100 	mov.w	r1, #0
 8002bc2:	0159      	lsls	r1, r3, #5
 8002bc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bc8:	0150      	lsls	r0, r2, #5
 8002bca:	4602      	mov	r2, r0
 8002bcc:	460b      	mov	r3, r1
 8002bce:	4621      	mov	r1, r4
 8002bd0:	1a51      	subs	r1, r2, r1
 8002bd2:	6139      	str	r1, [r7, #16]
 8002bd4:	4629      	mov	r1, r5
 8002bd6:	eb63 0301 	sbc.w	r3, r3, r1
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	f04f 0200 	mov.w	r2, #0
 8002be0:	f04f 0300 	mov.w	r3, #0
 8002be4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002be8:	4659      	mov	r1, fp
 8002bea:	018b      	lsls	r3, r1, #6
 8002bec:	4651      	mov	r1, sl
 8002bee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bf2:	4651      	mov	r1, sl
 8002bf4:	018a      	lsls	r2, r1, #6
 8002bf6:	4651      	mov	r1, sl
 8002bf8:	ebb2 0801 	subs.w	r8, r2, r1
 8002bfc:	4659      	mov	r1, fp
 8002bfe:	eb63 0901 	sbc.w	r9, r3, r1
 8002c02:	f04f 0200 	mov.w	r2, #0
 8002c06:	f04f 0300 	mov.w	r3, #0
 8002c0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c16:	4690      	mov	r8, r2
 8002c18:	4699      	mov	r9, r3
 8002c1a:	4623      	mov	r3, r4
 8002c1c:	eb18 0303 	adds.w	r3, r8, r3
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	462b      	mov	r3, r5
 8002c24:	eb49 0303 	adc.w	r3, r9, r3
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	f04f 0200 	mov.w	r2, #0
 8002c2e:	f04f 0300 	mov.w	r3, #0
 8002c32:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c36:	4629      	mov	r1, r5
 8002c38:	024b      	lsls	r3, r1, #9
 8002c3a:	4621      	mov	r1, r4
 8002c3c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c40:	4621      	mov	r1, r4
 8002c42:	024a      	lsls	r2, r1, #9
 8002c44:	4610      	mov	r0, r2
 8002c46:	4619      	mov	r1, r3
 8002c48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c50:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c54:	f7fd fd08 	bl	8000668 <__aeabi_uldivmod>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c60:	e058      	b.n	8002d14 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c62:	4b38      	ldr	r3, [pc, #224]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	099b      	lsrs	r3, r3, #6
 8002c68:	2200      	movs	r2, #0
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	4611      	mov	r1, r2
 8002c6e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c72:	623b      	str	r3, [r7, #32]
 8002c74:	2300      	movs	r3, #0
 8002c76:	627b      	str	r3, [r7, #36]	; 0x24
 8002c78:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c7c:	4642      	mov	r2, r8
 8002c7e:	464b      	mov	r3, r9
 8002c80:	f04f 0000 	mov.w	r0, #0
 8002c84:	f04f 0100 	mov.w	r1, #0
 8002c88:	0159      	lsls	r1, r3, #5
 8002c8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c8e:	0150      	lsls	r0, r2, #5
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4641      	mov	r1, r8
 8002c96:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c9a:	4649      	mov	r1, r9
 8002c9c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ca0:	f04f 0200 	mov.w	r2, #0
 8002ca4:	f04f 0300 	mov.w	r3, #0
 8002ca8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002cac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002cb0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cb4:	ebb2 040a 	subs.w	r4, r2, sl
 8002cb8:	eb63 050b 	sbc.w	r5, r3, fp
 8002cbc:	f04f 0200 	mov.w	r2, #0
 8002cc0:	f04f 0300 	mov.w	r3, #0
 8002cc4:	00eb      	lsls	r3, r5, #3
 8002cc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cca:	00e2      	lsls	r2, r4, #3
 8002ccc:	4614      	mov	r4, r2
 8002cce:	461d      	mov	r5, r3
 8002cd0:	4643      	mov	r3, r8
 8002cd2:	18e3      	adds	r3, r4, r3
 8002cd4:	603b      	str	r3, [r7, #0]
 8002cd6:	464b      	mov	r3, r9
 8002cd8:	eb45 0303 	adc.w	r3, r5, r3
 8002cdc:	607b      	str	r3, [r7, #4]
 8002cde:	f04f 0200 	mov.w	r2, #0
 8002ce2:	f04f 0300 	mov.w	r3, #0
 8002ce6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cea:	4629      	mov	r1, r5
 8002cec:	028b      	lsls	r3, r1, #10
 8002cee:	4621      	mov	r1, r4
 8002cf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002cf4:	4621      	mov	r1, r4
 8002cf6:	028a      	lsls	r2, r1, #10
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cfe:	2200      	movs	r2, #0
 8002d00:	61bb      	str	r3, [r7, #24]
 8002d02:	61fa      	str	r2, [r7, #28]
 8002d04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d08:	f7fd fcae 	bl	8000668 <__aeabi_uldivmod>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	460b      	mov	r3, r1
 8002d10:	4613      	mov	r3, r2
 8002d12:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002d14:	4b0b      	ldr	r3, [pc, #44]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	0c1b      	lsrs	r3, r3, #16
 8002d1a:	f003 0303 	and.w	r3, r3, #3
 8002d1e:	3301      	adds	r3, #1
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002d24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d2e:	e002      	b.n	8002d36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d30:	4b05      	ldr	r3, [pc, #20]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d32:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3750      	adds	r7, #80	; 0x50
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d42:	bf00      	nop
 8002d44:	40023800 	.word	0x40023800
 8002d48:	00f42400 	.word	0x00f42400
 8002d4c:	007a1200 	.word	0x007a1200

08002d50 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d54:	4b03      	ldr	r3, [pc, #12]	; (8002d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d56:	681b      	ldr	r3, [r3, #0]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	20000000 	.word	0x20000000

08002d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d6c:	f7ff fff0 	bl	8002d50 <HAL_RCC_GetHCLKFreq>
 8002d70:	4602      	mov	r2, r0
 8002d72:	4b05      	ldr	r3, [pc, #20]	; (8002d88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	0a9b      	lsrs	r3, r3, #10
 8002d78:	f003 0307 	and.w	r3, r3, #7
 8002d7c:	4903      	ldr	r1, [pc, #12]	; (8002d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d7e:	5ccb      	ldrb	r3, [r1, r3]
 8002d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	08008840 	.word	0x08008840

08002d90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d94:	f7ff ffdc 	bl	8002d50 <HAL_RCC_GetHCLKFreq>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	0b5b      	lsrs	r3, r3, #13
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	4903      	ldr	r1, [pc, #12]	; (8002db4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002da6:	5ccb      	ldrb	r3, [r1, r3]
 8002da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40023800 	.word	0x40023800
 8002db4:	08008840 	.word	0x08008840

08002db8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b088      	sub	sp, #32
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0301 	and.w	r3, r3, #1
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d012      	beq.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002de0:	4b69      	ldr	r3, [pc, #420]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	4a68      	ldr	r2, [pc, #416]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002de6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002dea:	6093      	str	r3, [r2, #8]
 8002dec:	4b66      	ldr	r3, [pc, #408]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002df4:	4964      	ldr	r1, [pc, #400]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002e02:	2301      	movs	r3, #1
 8002e04:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d017      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e12:	4b5d      	ldr	r3, [pc, #372]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e18:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e20:	4959      	ldr	r1, [pc, #356]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e30:	d101      	bne.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002e32:	2301      	movs	r3, #1
 8002e34:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d017      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e4e:	4b4e      	ldr	r3, [pc, #312]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e54:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5c:	494a      	ldr	r1, [pc, #296]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e68:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e6c:	d101      	bne.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0320 	and.w	r3, r3, #32
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 808b 	beq.w	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e9c:	4b3a      	ldr	r3, [pc, #232]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea0:	4a39      	ldr	r2, [pc, #228]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ea2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ea6:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea8:	4b37      	ldr	r3, [pc, #220]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002eb4:	4b35      	ldr	r3, [pc, #212]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a34      	ldr	r2, [pc, #208]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ebe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ec0:	f7fe fbac 	bl	800161c <HAL_GetTick>
 8002ec4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ec8:	f7fe fba8 	bl	800161c <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b64      	cmp	r3, #100	; 0x64
 8002ed4:	d901      	bls.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e38f      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002eda:	4b2c      	ldr	r3, [pc, #176]	; (8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0f0      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ee6:	4b28      	ldr	r3, [pc, #160]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eee:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d035      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d02e      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f04:	4b20      	ldr	r3, [pc, #128]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f0c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f0e:	4b1e      	ldr	r3, [pc, #120]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f12:	4a1d      	ldr	r2, [pc, #116]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f18:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f1a:	4b1b      	ldr	r3, [pc, #108]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f1e:	4a1a      	ldr	r2, [pc, #104]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f24:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002f26:	4a18      	ldr	r2, [pc, #96]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002f2c:	4b16      	ldr	r3, [pc, #88]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d114      	bne.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f38:	f7fe fb70 	bl	800161c <HAL_GetTick>
 8002f3c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f3e:	e00a      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f40:	f7fe fb6c 	bl	800161c <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e351      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f56:	4b0c      	ldr	r3, [pc, #48]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0ee      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f6e:	d111      	bne.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002f70:	4b05      	ldr	r3, [pc, #20]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f7c:	4b04      	ldr	r3, [pc, #16]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f7e:	400b      	ands	r3, r1
 8002f80:	4901      	ldr	r1, [pc, #4]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
 8002f86:	e00b      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	40007000 	.word	0x40007000
 8002f90:	0ffffcff 	.word	0x0ffffcff
 8002f94:	4bac      	ldr	r3, [pc, #688]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	4aab      	ldr	r2, [pc, #684]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f9a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002f9e:	6093      	str	r3, [r2, #8]
 8002fa0:	4ba9      	ldr	r3, [pc, #676]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fa2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fac:	49a6      	ldr	r1, [pc, #664]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0310 	and.w	r3, r3, #16
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d010      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002fbe:	4ba2      	ldr	r3, [pc, #648]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fc4:	4aa0      	ldr	r2, [pc, #640]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fca:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002fce:	4b9e      	ldr	r3, [pc, #632]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fd0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd8:	499b      	ldr	r1, [pc, #620]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00a      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fec:	4b96      	ldr	r3, [pc, #600]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ff2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ffa:	4993      	ldr	r1, [pc, #588]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00a      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800300e:	4b8e      	ldr	r3, [pc, #568]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003010:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003014:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800301c:	498a      	ldr	r1, [pc, #552]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800301e:	4313      	orrs	r3, r2
 8003020:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d00a      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003030:	4b85      	ldr	r3, [pc, #532]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003036:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800303e:	4982      	ldr	r1, [pc, #520]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003040:	4313      	orrs	r3, r2
 8003042:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00a      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003052:	4b7d      	ldr	r3, [pc, #500]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003058:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003060:	4979      	ldr	r1, [pc, #484]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003062:	4313      	orrs	r3, r2
 8003064:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00a      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003074:	4b74      	ldr	r3, [pc, #464]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800307a:	f023 0203 	bic.w	r2, r3, #3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003082:	4971      	ldr	r1, [pc, #452]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003084:	4313      	orrs	r3, r2
 8003086:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00a      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003096:	4b6c      	ldr	r3, [pc, #432]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309c:	f023 020c 	bic.w	r2, r3, #12
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030a4:	4968      	ldr	r1, [pc, #416]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00a      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030b8:	4b63      	ldr	r3, [pc, #396]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030be:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030c6:	4960      	ldr	r1, [pc, #384]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030da:	4b5b      	ldr	r3, [pc, #364]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030e8:	4957      	ldr	r1, [pc, #348]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00a      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030fc:	4b52      	ldr	r3, [pc, #328]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003102:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310a:	494f      	ldr	r1, [pc, #316]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800310c:	4313      	orrs	r3, r2
 800310e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00a      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800311e:	4b4a      	ldr	r3, [pc, #296]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003124:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800312c:	4946      	ldr	r1, [pc, #280]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800312e:	4313      	orrs	r3, r2
 8003130:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00a      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003140:	4b41      	ldr	r3, [pc, #260]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003146:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800314e:	493e      	ldr	r1, [pc, #248]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003150:	4313      	orrs	r3, r2
 8003152:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d00a      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003162:	4b39      	ldr	r3, [pc, #228]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003168:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003170:	4935      	ldr	r1, [pc, #212]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003172:	4313      	orrs	r3, r2
 8003174:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00a      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003184:	4b30      	ldr	r3, [pc, #192]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003192:	492d      	ldr	r1, [pc, #180]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003194:	4313      	orrs	r3, r2
 8003196:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d011      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80031a6:	4b28      	ldr	r3, [pc, #160]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ac:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031b4:	4924      	ldr	r1, [pc, #144]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031c4:	d101      	bne.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80031c6:	2301      	movs	r3, #1
 80031c8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0308 	and.w	r3, r3, #8
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80031d6:	2301      	movs	r3, #1
 80031d8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00a      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031e6:	4b18      	ldr	r3, [pc, #96]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ec:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031f4:	4914      	ldr	r1, [pc, #80]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00b      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003208:	4b0f      	ldr	r3, [pc, #60]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800320a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800320e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003218:	490b      	ldr	r1, [pc, #44]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800321a:	4313      	orrs	r3, r2
 800321c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00f      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800322c:	4b06      	ldr	r3, [pc, #24]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800322e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003232:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800323c:	4902      	ldr	r1, [pc, #8]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800323e:	4313      	orrs	r3, r2
 8003240:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003244:	e002      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003246:	bf00      	nop
 8003248:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00b      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003258:	4b8a      	ldr	r3, [pc, #552]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800325a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800325e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003268:	4986      	ldr	r1, [pc, #536]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800326a:	4313      	orrs	r3, r2
 800326c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d00b      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800327c:	4b81      	ldr	r3, [pc, #516]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800327e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003282:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800328c:	497d      	ldr	r1, [pc, #500]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800328e:	4313      	orrs	r3, r2
 8003290:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d006      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 80d6 	beq.w	8003454 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80032a8:	4b76      	ldr	r3, [pc, #472]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a75      	ldr	r2, [pc, #468]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80032b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032b4:	f7fe f9b2 	bl	800161c <HAL_GetTick>
 80032b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80032bc:	f7fe f9ae 	bl	800161c <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b64      	cmp	r3, #100	; 0x64
 80032c8:	d901      	bls.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e195      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032ce:	4b6d      	ldr	r3, [pc, #436]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d1f0      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d021      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d11d      	bne.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80032ee:	4b65      	ldr	r3, [pc, #404]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032f4:	0c1b      	lsrs	r3, r3, #16
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80032fc:	4b61      	ldr	r3, [pc, #388]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003302:	0e1b      	lsrs	r3, r3, #24
 8003304:	f003 030f 	and.w	r3, r3, #15
 8003308:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	019a      	lsls	r2, r3, #6
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	041b      	lsls	r3, r3, #16
 8003314:	431a      	orrs	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	061b      	lsls	r3, r3, #24
 800331a:	431a      	orrs	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	071b      	lsls	r3, r3, #28
 8003322:	4958      	ldr	r1, [pc, #352]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003324:	4313      	orrs	r3, r2
 8003326:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d004      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800333a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800333e:	d00a      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003348:	2b00      	cmp	r3, #0
 800334a:	d02e      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003350:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003354:	d129      	bne.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003356:	4b4b      	ldr	r3, [pc, #300]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003358:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800335c:	0c1b      	lsrs	r3, r3, #16
 800335e:	f003 0303 	and.w	r3, r3, #3
 8003362:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003364:	4b47      	ldr	r3, [pc, #284]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003366:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800336a:	0f1b      	lsrs	r3, r3, #28
 800336c:	f003 0307 	and.w	r3, r3, #7
 8003370:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	019a      	lsls	r2, r3, #6
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	041b      	lsls	r3, r3, #16
 800337c:	431a      	orrs	r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	061b      	lsls	r3, r3, #24
 8003384:	431a      	orrs	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	071b      	lsls	r3, r3, #28
 800338a:	493e      	ldr	r1, [pc, #248]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800338c:	4313      	orrs	r3, r2
 800338e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003392:	4b3c      	ldr	r3, [pc, #240]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003394:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003398:	f023 021f 	bic.w	r2, r3, #31
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	3b01      	subs	r3, #1
 80033a2:	4938      	ldr	r1, [pc, #224]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d01d      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80033b6:	4b33      	ldr	r3, [pc, #204]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033bc:	0e1b      	lsrs	r3, r3, #24
 80033be:	f003 030f 	and.w	r3, r3, #15
 80033c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80033c4:	4b2f      	ldr	r3, [pc, #188]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033ca:	0f1b      	lsrs	r3, r3, #28
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	019a      	lsls	r2, r3, #6
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	041b      	lsls	r3, r3, #16
 80033de:	431a      	orrs	r2, r3
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	061b      	lsls	r3, r3, #24
 80033e4:	431a      	orrs	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	071b      	lsls	r3, r3, #28
 80033ea:	4926      	ldr	r1, [pc, #152]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d011      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	019a      	lsls	r2, r3, #6
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	041b      	lsls	r3, r3, #16
 800340a:	431a      	orrs	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	061b      	lsls	r3, r3, #24
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	071b      	lsls	r3, r3, #28
 800341a:	491a      	ldr	r1, [pc, #104]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800341c:	4313      	orrs	r3, r2
 800341e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003422:	4b18      	ldr	r3, [pc, #96]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a17      	ldr	r2, [pc, #92]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003428:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800342c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800342e:	f7fe f8f5 	bl	800161c <HAL_GetTick>
 8003432:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003434:	e008      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003436:	f7fe f8f1 	bl	800161c <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b64      	cmp	r3, #100	; 0x64
 8003442:	d901      	bls.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e0d8      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003448:	4b0e      	ldr	r3, [pc, #56]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d0f0      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	2b01      	cmp	r3, #1
 8003458:	f040 80ce 	bne.w	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800345c:	4b09      	ldr	r3, [pc, #36]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a08      	ldr	r2, [pc, #32]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003462:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003466:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003468:	f7fe f8d8 	bl	800161c <HAL_GetTick>
 800346c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800346e:	e00b      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003470:	f7fe f8d4 	bl	800161c <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b64      	cmp	r3, #100	; 0x64
 800347c:	d904      	bls.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e0bb      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003482:	bf00      	nop
 8003484:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003488:	4b5e      	ldr	r3, [pc, #376]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003490:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003494:	d0ec      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d009      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d02e      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d12a      	bne.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80034be:	4b51      	ldr	r3, [pc, #324]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80034c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c4:	0c1b      	lsrs	r3, r3, #16
 80034c6:	f003 0303 	and.w	r3, r3, #3
 80034ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80034cc:	4b4d      	ldr	r3, [pc, #308]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80034ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d2:	0f1b      	lsrs	r3, r3, #28
 80034d4:	f003 0307 	and.w	r3, r3, #7
 80034d8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	019a      	lsls	r2, r3, #6
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	041b      	lsls	r3, r3, #16
 80034e4:	431a      	orrs	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	061b      	lsls	r3, r3, #24
 80034ec:	431a      	orrs	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	071b      	lsls	r3, r3, #28
 80034f2:	4944      	ldr	r1, [pc, #272]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80034fa:	4b42      	ldr	r3, [pc, #264]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80034fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003500:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003508:	3b01      	subs	r3, #1
 800350a:	021b      	lsls	r3, r3, #8
 800350c:	493d      	ldr	r1, [pc, #244]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800350e:	4313      	orrs	r3, r2
 8003510:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d022      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003524:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003528:	d11d      	bne.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800352a:	4b36      	ldr	r3, [pc, #216]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	0e1b      	lsrs	r3, r3, #24
 8003532:	f003 030f 	and.w	r3, r3, #15
 8003536:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003538:	4b32      	ldr	r3, [pc, #200]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800353a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800353e:	0f1b      	lsrs	r3, r3, #28
 8003540:	f003 0307 	and.w	r3, r3, #7
 8003544:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	019a      	lsls	r2, r3, #6
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	041b      	lsls	r3, r3, #16
 8003552:	431a      	orrs	r2, r3
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	061b      	lsls	r3, r3, #24
 8003558:	431a      	orrs	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	071b      	lsls	r3, r3, #28
 800355e:	4929      	ldr	r1, [pc, #164]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003560:	4313      	orrs	r3, r2
 8003562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0308 	and.w	r3, r3, #8
 800356e:	2b00      	cmp	r3, #0
 8003570:	d028      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003572:	4b24      	ldr	r3, [pc, #144]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003578:	0e1b      	lsrs	r3, r3, #24
 800357a:	f003 030f 	and.w	r3, r3, #15
 800357e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003580:	4b20      	ldr	r3, [pc, #128]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003586:	0c1b      	lsrs	r3, r3, #16
 8003588:	f003 0303 	and.w	r3, r3, #3
 800358c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	019a      	lsls	r2, r3, #6
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	041b      	lsls	r3, r3, #16
 8003598:	431a      	orrs	r2, r3
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	061b      	lsls	r3, r3, #24
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	69db      	ldr	r3, [r3, #28]
 80035a4:	071b      	lsls	r3, r3, #28
 80035a6:	4917      	ldr	r1, [pc, #92]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80035ae:	4b15      	ldr	r3, [pc, #84]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035bc:	4911      	ldr	r1, [pc, #68]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80035c4:	4b0f      	ldr	r3, [pc, #60]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a0e      	ldr	r2, [pc, #56]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035d0:	f7fe f824 	bl	800161c <HAL_GetTick>
 80035d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80035d6:	e008      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80035d8:	f7fe f820 	bl	800161c <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b64      	cmp	r3, #100	; 0x64
 80035e4:	d901      	bls.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e007      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80035ea:	4b06      	ldr	r3, [pc, #24]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035f6:	d1ef      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3720      	adds	r7, #32
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	40023800 	.word	0x40023800

08003608 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e040      	b.n	800369c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800361e:	2b00      	cmp	r3, #0
 8003620:	d106      	bne.n	8003630 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7fd fada 	bl	8000be4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2224      	movs	r2, #36	; 0x24
 8003634:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0201 	bic.w	r2, r2, #1
 8003644:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f8b0 	bl	80037ac <UART_SetConfig>
 800364c:	4603      	mov	r3, r0
 800364e:	2b01      	cmp	r3, #1
 8003650:	d101      	bne.n	8003656 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e022      	b.n	800369c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 fb08 	bl	8003c74 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003672:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003682:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f042 0201 	orr.w	r2, r2, #1
 8003692:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f000 fb8f 	bl	8003db8 <UART_CheckIdleState>
 800369a:	4603      	mov	r3, r0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3708      	adds	r7, #8
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b08a      	sub	sp, #40	; 0x28
 80036a8:	af02      	add	r7, sp, #8
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	603b      	str	r3, [r7, #0]
 80036b0:	4613      	mov	r3, r2
 80036b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036b8:	2b20      	cmp	r3, #32
 80036ba:	d171      	bne.n	80037a0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d002      	beq.n	80036c8 <HAL_UART_Transmit+0x24>
 80036c2:	88fb      	ldrh	r3, [r7, #6]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d101      	bne.n	80036cc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e06a      	b.n	80037a2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2221      	movs	r2, #33	; 0x21
 80036d8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036da:	f7fd ff9f 	bl	800161c <HAL_GetTick>
 80036de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	88fa      	ldrh	r2, [r7, #6]
 80036e4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	88fa      	ldrh	r2, [r7, #6]
 80036ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036f8:	d108      	bne.n	800370c <HAL_UART_Transmit+0x68>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d104      	bne.n	800370c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003702:	2300      	movs	r3, #0
 8003704:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	61bb      	str	r3, [r7, #24]
 800370a:	e003      	b.n	8003714 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003710:	2300      	movs	r3, #0
 8003712:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003714:	e02c      	b.n	8003770 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	2200      	movs	r2, #0
 800371e:	2180      	movs	r1, #128	; 0x80
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 fb96 	bl	8003e52 <UART_WaitOnFlagUntilTimeout>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	e038      	b.n	80037a2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10b      	bne.n	800374e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	881b      	ldrh	r3, [r3, #0]
 800373a:	461a      	mov	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003744:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	3302      	adds	r3, #2
 800374a:	61bb      	str	r3, [r7, #24]
 800374c:	e007      	b.n	800375e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	781a      	ldrb	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	3301      	adds	r3, #1
 800375c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003764:	b29b      	uxth	r3, r3
 8003766:	3b01      	subs	r3, #1
 8003768:	b29a      	uxth	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003776:	b29b      	uxth	r3, r3
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1cc      	bne.n	8003716 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	2200      	movs	r2, #0
 8003784:	2140      	movs	r1, #64	; 0x40
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 fb63 	bl	8003e52 <UART_WaitOnFlagUntilTimeout>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e005      	b.n	80037a2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2220      	movs	r2, #32
 800379a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	e000      	b.n	80037a2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80037a0:	2302      	movs	r3, #2
  }
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3720      	adds	r7, #32
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b088      	sub	sp, #32
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037b4:	2300      	movs	r3, #0
 80037b6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	431a      	orrs	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	4ba6      	ldr	r3, [pc, #664]	; (8003a70 <UART_SetConfig+0x2c4>)
 80037d8:	4013      	ands	r3, r2
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	6979      	ldr	r1, [r7, #20]
 80037e0:	430b      	orrs	r3, r1
 80037e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	699b      	ldr	r3, [r3, #24]
 80037fe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	4313      	orrs	r3, r2
 8003808:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	697a      	ldr	r2, [r7, #20]
 800381a:	430a      	orrs	r2, r1
 800381c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a94      	ldr	r2, [pc, #592]	; (8003a74 <UART_SetConfig+0x2c8>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d120      	bne.n	800386a <UART_SetConfig+0xbe>
 8003828:	4b93      	ldr	r3, [pc, #588]	; (8003a78 <UART_SetConfig+0x2cc>)
 800382a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382e:	f003 0303 	and.w	r3, r3, #3
 8003832:	2b03      	cmp	r3, #3
 8003834:	d816      	bhi.n	8003864 <UART_SetConfig+0xb8>
 8003836:	a201      	add	r2, pc, #4	; (adr r2, 800383c <UART_SetConfig+0x90>)
 8003838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800383c:	0800384d 	.word	0x0800384d
 8003840:	08003859 	.word	0x08003859
 8003844:	08003853 	.word	0x08003853
 8003848:	0800385f 	.word	0x0800385f
 800384c:	2301      	movs	r3, #1
 800384e:	77fb      	strb	r3, [r7, #31]
 8003850:	e150      	b.n	8003af4 <UART_SetConfig+0x348>
 8003852:	2302      	movs	r3, #2
 8003854:	77fb      	strb	r3, [r7, #31]
 8003856:	e14d      	b.n	8003af4 <UART_SetConfig+0x348>
 8003858:	2304      	movs	r3, #4
 800385a:	77fb      	strb	r3, [r7, #31]
 800385c:	e14a      	b.n	8003af4 <UART_SetConfig+0x348>
 800385e:	2308      	movs	r3, #8
 8003860:	77fb      	strb	r3, [r7, #31]
 8003862:	e147      	b.n	8003af4 <UART_SetConfig+0x348>
 8003864:	2310      	movs	r3, #16
 8003866:	77fb      	strb	r3, [r7, #31]
 8003868:	e144      	b.n	8003af4 <UART_SetConfig+0x348>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a83      	ldr	r2, [pc, #524]	; (8003a7c <UART_SetConfig+0x2d0>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d132      	bne.n	80038da <UART_SetConfig+0x12e>
 8003874:	4b80      	ldr	r3, [pc, #512]	; (8003a78 <UART_SetConfig+0x2cc>)
 8003876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800387a:	f003 030c 	and.w	r3, r3, #12
 800387e:	2b0c      	cmp	r3, #12
 8003880:	d828      	bhi.n	80038d4 <UART_SetConfig+0x128>
 8003882:	a201      	add	r2, pc, #4	; (adr r2, 8003888 <UART_SetConfig+0xdc>)
 8003884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003888:	080038bd 	.word	0x080038bd
 800388c:	080038d5 	.word	0x080038d5
 8003890:	080038d5 	.word	0x080038d5
 8003894:	080038d5 	.word	0x080038d5
 8003898:	080038c9 	.word	0x080038c9
 800389c:	080038d5 	.word	0x080038d5
 80038a0:	080038d5 	.word	0x080038d5
 80038a4:	080038d5 	.word	0x080038d5
 80038a8:	080038c3 	.word	0x080038c3
 80038ac:	080038d5 	.word	0x080038d5
 80038b0:	080038d5 	.word	0x080038d5
 80038b4:	080038d5 	.word	0x080038d5
 80038b8:	080038cf 	.word	0x080038cf
 80038bc:	2300      	movs	r3, #0
 80038be:	77fb      	strb	r3, [r7, #31]
 80038c0:	e118      	b.n	8003af4 <UART_SetConfig+0x348>
 80038c2:	2302      	movs	r3, #2
 80038c4:	77fb      	strb	r3, [r7, #31]
 80038c6:	e115      	b.n	8003af4 <UART_SetConfig+0x348>
 80038c8:	2304      	movs	r3, #4
 80038ca:	77fb      	strb	r3, [r7, #31]
 80038cc:	e112      	b.n	8003af4 <UART_SetConfig+0x348>
 80038ce:	2308      	movs	r3, #8
 80038d0:	77fb      	strb	r3, [r7, #31]
 80038d2:	e10f      	b.n	8003af4 <UART_SetConfig+0x348>
 80038d4:	2310      	movs	r3, #16
 80038d6:	77fb      	strb	r3, [r7, #31]
 80038d8:	e10c      	b.n	8003af4 <UART_SetConfig+0x348>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a68      	ldr	r2, [pc, #416]	; (8003a80 <UART_SetConfig+0x2d4>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d120      	bne.n	8003926 <UART_SetConfig+0x17a>
 80038e4:	4b64      	ldr	r3, [pc, #400]	; (8003a78 <UART_SetConfig+0x2cc>)
 80038e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80038ee:	2b30      	cmp	r3, #48	; 0x30
 80038f0:	d013      	beq.n	800391a <UART_SetConfig+0x16e>
 80038f2:	2b30      	cmp	r3, #48	; 0x30
 80038f4:	d814      	bhi.n	8003920 <UART_SetConfig+0x174>
 80038f6:	2b20      	cmp	r3, #32
 80038f8:	d009      	beq.n	800390e <UART_SetConfig+0x162>
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	d810      	bhi.n	8003920 <UART_SetConfig+0x174>
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d002      	beq.n	8003908 <UART_SetConfig+0x15c>
 8003902:	2b10      	cmp	r3, #16
 8003904:	d006      	beq.n	8003914 <UART_SetConfig+0x168>
 8003906:	e00b      	b.n	8003920 <UART_SetConfig+0x174>
 8003908:	2300      	movs	r3, #0
 800390a:	77fb      	strb	r3, [r7, #31]
 800390c:	e0f2      	b.n	8003af4 <UART_SetConfig+0x348>
 800390e:	2302      	movs	r3, #2
 8003910:	77fb      	strb	r3, [r7, #31]
 8003912:	e0ef      	b.n	8003af4 <UART_SetConfig+0x348>
 8003914:	2304      	movs	r3, #4
 8003916:	77fb      	strb	r3, [r7, #31]
 8003918:	e0ec      	b.n	8003af4 <UART_SetConfig+0x348>
 800391a:	2308      	movs	r3, #8
 800391c:	77fb      	strb	r3, [r7, #31]
 800391e:	e0e9      	b.n	8003af4 <UART_SetConfig+0x348>
 8003920:	2310      	movs	r3, #16
 8003922:	77fb      	strb	r3, [r7, #31]
 8003924:	e0e6      	b.n	8003af4 <UART_SetConfig+0x348>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a56      	ldr	r2, [pc, #344]	; (8003a84 <UART_SetConfig+0x2d8>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d120      	bne.n	8003972 <UART_SetConfig+0x1c6>
 8003930:	4b51      	ldr	r3, [pc, #324]	; (8003a78 <UART_SetConfig+0x2cc>)
 8003932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003936:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800393a:	2bc0      	cmp	r3, #192	; 0xc0
 800393c:	d013      	beq.n	8003966 <UART_SetConfig+0x1ba>
 800393e:	2bc0      	cmp	r3, #192	; 0xc0
 8003940:	d814      	bhi.n	800396c <UART_SetConfig+0x1c0>
 8003942:	2b80      	cmp	r3, #128	; 0x80
 8003944:	d009      	beq.n	800395a <UART_SetConfig+0x1ae>
 8003946:	2b80      	cmp	r3, #128	; 0x80
 8003948:	d810      	bhi.n	800396c <UART_SetConfig+0x1c0>
 800394a:	2b00      	cmp	r3, #0
 800394c:	d002      	beq.n	8003954 <UART_SetConfig+0x1a8>
 800394e:	2b40      	cmp	r3, #64	; 0x40
 8003950:	d006      	beq.n	8003960 <UART_SetConfig+0x1b4>
 8003952:	e00b      	b.n	800396c <UART_SetConfig+0x1c0>
 8003954:	2300      	movs	r3, #0
 8003956:	77fb      	strb	r3, [r7, #31]
 8003958:	e0cc      	b.n	8003af4 <UART_SetConfig+0x348>
 800395a:	2302      	movs	r3, #2
 800395c:	77fb      	strb	r3, [r7, #31]
 800395e:	e0c9      	b.n	8003af4 <UART_SetConfig+0x348>
 8003960:	2304      	movs	r3, #4
 8003962:	77fb      	strb	r3, [r7, #31]
 8003964:	e0c6      	b.n	8003af4 <UART_SetConfig+0x348>
 8003966:	2308      	movs	r3, #8
 8003968:	77fb      	strb	r3, [r7, #31]
 800396a:	e0c3      	b.n	8003af4 <UART_SetConfig+0x348>
 800396c:	2310      	movs	r3, #16
 800396e:	77fb      	strb	r3, [r7, #31]
 8003970:	e0c0      	b.n	8003af4 <UART_SetConfig+0x348>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a44      	ldr	r2, [pc, #272]	; (8003a88 <UART_SetConfig+0x2dc>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d125      	bne.n	80039c8 <UART_SetConfig+0x21c>
 800397c:	4b3e      	ldr	r3, [pc, #248]	; (8003a78 <UART_SetConfig+0x2cc>)
 800397e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003986:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800398a:	d017      	beq.n	80039bc <UART_SetConfig+0x210>
 800398c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003990:	d817      	bhi.n	80039c2 <UART_SetConfig+0x216>
 8003992:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003996:	d00b      	beq.n	80039b0 <UART_SetConfig+0x204>
 8003998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800399c:	d811      	bhi.n	80039c2 <UART_SetConfig+0x216>
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <UART_SetConfig+0x1fe>
 80039a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039a6:	d006      	beq.n	80039b6 <UART_SetConfig+0x20a>
 80039a8:	e00b      	b.n	80039c2 <UART_SetConfig+0x216>
 80039aa:	2300      	movs	r3, #0
 80039ac:	77fb      	strb	r3, [r7, #31]
 80039ae:	e0a1      	b.n	8003af4 <UART_SetConfig+0x348>
 80039b0:	2302      	movs	r3, #2
 80039b2:	77fb      	strb	r3, [r7, #31]
 80039b4:	e09e      	b.n	8003af4 <UART_SetConfig+0x348>
 80039b6:	2304      	movs	r3, #4
 80039b8:	77fb      	strb	r3, [r7, #31]
 80039ba:	e09b      	b.n	8003af4 <UART_SetConfig+0x348>
 80039bc:	2308      	movs	r3, #8
 80039be:	77fb      	strb	r3, [r7, #31]
 80039c0:	e098      	b.n	8003af4 <UART_SetConfig+0x348>
 80039c2:	2310      	movs	r3, #16
 80039c4:	77fb      	strb	r3, [r7, #31]
 80039c6:	e095      	b.n	8003af4 <UART_SetConfig+0x348>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a2f      	ldr	r2, [pc, #188]	; (8003a8c <UART_SetConfig+0x2e0>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d125      	bne.n	8003a1e <UART_SetConfig+0x272>
 80039d2:	4b29      	ldr	r3, [pc, #164]	; (8003a78 <UART_SetConfig+0x2cc>)
 80039d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80039dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80039e0:	d017      	beq.n	8003a12 <UART_SetConfig+0x266>
 80039e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80039e6:	d817      	bhi.n	8003a18 <UART_SetConfig+0x26c>
 80039e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039ec:	d00b      	beq.n	8003a06 <UART_SetConfig+0x25a>
 80039ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039f2:	d811      	bhi.n	8003a18 <UART_SetConfig+0x26c>
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <UART_SetConfig+0x254>
 80039f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039fc:	d006      	beq.n	8003a0c <UART_SetConfig+0x260>
 80039fe:	e00b      	b.n	8003a18 <UART_SetConfig+0x26c>
 8003a00:	2301      	movs	r3, #1
 8003a02:	77fb      	strb	r3, [r7, #31]
 8003a04:	e076      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a06:	2302      	movs	r3, #2
 8003a08:	77fb      	strb	r3, [r7, #31]
 8003a0a:	e073      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a0c:	2304      	movs	r3, #4
 8003a0e:	77fb      	strb	r3, [r7, #31]
 8003a10:	e070      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a12:	2308      	movs	r3, #8
 8003a14:	77fb      	strb	r3, [r7, #31]
 8003a16:	e06d      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a18:	2310      	movs	r3, #16
 8003a1a:	77fb      	strb	r3, [r7, #31]
 8003a1c:	e06a      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a1b      	ldr	r2, [pc, #108]	; (8003a90 <UART_SetConfig+0x2e4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d138      	bne.n	8003a9a <UART_SetConfig+0x2ee>
 8003a28:	4b13      	ldr	r3, [pc, #76]	; (8003a78 <UART_SetConfig+0x2cc>)
 8003a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a2e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003a32:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a36:	d017      	beq.n	8003a68 <UART_SetConfig+0x2bc>
 8003a38:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a3c:	d82a      	bhi.n	8003a94 <UART_SetConfig+0x2e8>
 8003a3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a42:	d00b      	beq.n	8003a5c <UART_SetConfig+0x2b0>
 8003a44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a48:	d824      	bhi.n	8003a94 <UART_SetConfig+0x2e8>
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d003      	beq.n	8003a56 <UART_SetConfig+0x2aa>
 8003a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a52:	d006      	beq.n	8003a62 <UART_SetConfig+0x2b6>
 8003a54:	e01e      	b.n	8003a94 <UART_SetConfig+0x2e8>
 8003a56:	2300      	movs	r3, #0
 8003a58:	77fb      	strb	r3, [r7, #31]
 8003a5a:	e04b      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	77fb      	strb	r3, [r7, #31]
 8003a60:	e048      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a62:	2304      	movs	r3, #4
 8003a64:	77fb      	strb	r3, [r7, #31]
 8003a66:	e045      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a68:	2308      	movs	r3, #8
 8003a6a:	77fb      	strb	r3, [r7, #31]
 8003a6c:	e042      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a6e:	bf00      	nop
 8003a70:	efff69f3 	.word	0xefff69f3
 8003a74:	40011000 	.word	0x40011000
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	40004400 	.word	0x40004400
 8003a80:	40004800 	.word	0x40004800
 8003a84:	40004c00 	.word	0x40004c00
 8003a88:	40005000 	.word	0x40005000
 8003a8c:	40011400 	.word	0x40011400
 8003a90:	40007800 	.word	0x40007800
 8003a94:	2310      	movs	r3, #16
 8003a96:	77fb      	strb	r3, [r7, #31]
 8003a98:	e02c      	b.n	8003af4 <UART_SetConfig+0x348>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a72      	ldr	r2, [pc, #456]	; (8003c68 <UART_SetConfig+0x4bc>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d125      	bne.n	8003af0 <UART_SetConfig+0x344>
 8003aa4:	4b71      	ldr	r3, [pc, #452]	; (8003c6c <UART_SetConfig+0x4c0>)
 8003aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aaa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003aae:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ab2:	d017      	beq.n	8003ae4 <UART_SetConfig+0x338>
 8003ab4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ab8:	d817      	bhi.n	8003aea <UART_SetConfig+0x33e>
 8003aba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003abe:	d00b      	beq.n	8003ad8 <UART_SetConfig+0x32c>
 8003ac0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ac4:	d811      	bhi.n	8003aea <UART_SetConfig+0x33e>
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <UART_SetConfig+0x326>
 8003aca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ace:	d006      	beq.n	8003ade <UART_SetConfig+0x332>
 8003ad0:	e00b      	b.n	8003aea <UART_SetConfig+0x33e>
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	77fb      	strb	r3, [r7, #31]
 8003ad6:	e00d      	b.n	8003af4 <UART_SetConfig+0x348>
 8003ad8:	2302      	movs	r3, #2
 8003ada:	77fb      	strb	r3, [r7, #31]
 8003adc:	e00a      	b.n	8003af4 <UART_SetConfig+0x348>
 8003ade:	2304      	movs	r3, #4
 8003ae0:	77fb      	strb	r3, [r7, #31]
 8003ae2:	e007      	b.n	8003af4 <UART_SetConfig+0x348>
 8003ae4:	2308      	movs	r3, #8
 8003ae6:	77fb      	strb	r3, [r7, #31]
 8003ae8:	e004      	b.n	8003af4 <UART_SetConfig+0x348>
 8003aea:	2310      	movs	r3, #16
 8003aec:	77fb      	strb	r3, [r7, #31]
 8003aee:	e001      	b.n	8003af4 <UART_SetConfig+0x348>
 8003af0:	2310      	movs	r3, #16
 8003af2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	69db      	ldr	r3, [r3, #28]
 8003af8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003afc:	d15b      	bne.n	8003bb6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003afe:	7ffb      	ldrb	r3, [r7, #31]
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d828      	bhi.n	8003b56 <UART_SetConfig+0x3aa>
 8003b04:	a201      	add	r2, pc, #4	; (adr r2, 8003b0c <UART_SetConfig+0x360>)
 8003b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0a:	bf00      	nop
 8003b0c:	08003b31 	.word	0x08003b31
 8003b10:	08003b39 	.word	0x08003b39
 8003b14:	08003b41 	.word	0x08003b41
 8003b18:	08003b57 	.word	0x08003b57
 8003b1c:	08003b47 	.word	0x08003b47
 8003b20:	08003b57 	.word	0x08003b57
 8003b24:	08003b57 	.word	0x08003b57
 8003b28:	08003b57 	.word	0x08003b57
 8003b2c:	08003b4f 	.word	0x08003b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b30:	f7ff f91a 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8003b34:	61b8      	str	r0, [r7, #24]
        break;
 8003b36:	e013      	b.n	8003b60 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b38:	f7ff f92a 	bl	8002d90 <HAL_RCC_GetPCLK2Freq>
 8003b3c:	61b8      	str	r0, [r7, #24]
        break;
 8003b3e:	e00f      	b.n	8003b60 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b40:	4b4b      	ldr	r3, [pc, #300]	; (8003c70 <UART_SetConfig+0x4c4>)
 8003b42:	61bb      	str	r3, [r7, #24]
        break;
 8003b44:	e00c      	b.n	8003b60 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b46:	f7fe fffd 	bl	8002b44 <HAL_RCC_GetSysClockFreq>
 8003b4a:	61b8      	str	r0, [r7, #24]
        break;
 8003b4c:	e008      	b.n	8003b60 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b52:	61bb      	str	r3, [r7, #24]
        break;
 8003b54:	e004      	b.n	8003b60 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	77bb      	strb	r3, [r7, #30]
        break;
 8003b5e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d074      	beq.n	8003c50 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	005a      	lsls	r2, r3, #1
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	085b      	lsrs	r3, r3, #1
 8003b70:	441a      	add	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	2b0f      	cmp	r3, #15
 8003b80:	d916      	bls.n	8003bb0 <UART_SetConfig+0x404>
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b88:	d212      	bcs.n	8003bb0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	f023 030f 	bic.w	r3, r3, #15
 8003b92:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	085b      	lsrs	r3, r3, #1
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	f003 0307 	and.w	r3, r3, #7
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	89fb      	ldrh	r3, [r7, #14]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	89fa      	ldrh	r2, [r7, #14]
 8003bac:	60da      	str	r2, [r3, #12]
 8003bae:	e04f      	b.n	8003c50 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	77bb      	strb	r3, [r7, #30]
 8003bb4:	e04c      	b.n	8003c50 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003bb6:	7ffb      	ldrb	r3, [r7, #31]
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d828      	bhi.n	8003c0e <UART_SetConfig+0x462>
 8003bbc:	a201      	add	r2, pc, #4	; (adr r2, 8003bc4 <UART_SetConfig+0x418>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003be9 	.word	0x08003be9
 8003bc8:	08003bf1 	.word	0x08003bf1
 8003bcc:	08003bf9 	.word	0x08003bf9
 8003bd0:	08003c0f 	.word	0x08003c0f
 8003bd4:	08003bff 	.word	0x08003bff
 8003bd8:	08003c0f 	.word	0x08003c0f
 8003bdc:	08003c0f 	.word	0x08003c0f
 8003be0:	08003c0f 	.word	0x08003c0f
 8003be4:	08003c07 	.word	0x08003c07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003be8:	f7ff f8be 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8003bec:	61b8      	str	r0, [r7, #24]
        break;
 8003bee:	e013      	b.n	8003c18 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003bf0:	f7ff f8ce 	bl	8002d90 <HAL_RCC_GetPCLK2Freq>
 8003bf4:	61b8      	str	r0, [r7, #24]
        break;
 8003bf6:	e00f      	b.n	8003c18 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bf8:	4b1d      	ldr	r3, [pc, #116]	; (8003c70 <UART_SetConfig+0x4c4>)
 8003bfa:	61bb      	str	r3, [r7, #24]
        break;
 8003bfc:	e00c      	b.n	8003c18 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bfe:	f7fe ffa1 	bl	8002b44 <HAL_RCC_GetSysClockFreq>
 8003c02:	61b8      	str	r0, [r7, #24]
        break;
 8003c04:	e008      	b.n	8003c18 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c0a:	61bb      	str	r3, [r7, #24]
        break;
 8003c0c:	e004      	b.n	8003c18 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	77bb      	strb	r3, [r7, #30]
        break;
 8003c16:	bf00      	nop
    }

    if (pclk != 0U)
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d018      	beq.n	8003c50 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	085a      	lsrs	r2, r3, #1
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	441a      	add	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c30:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	2b0f      	cmp	r3, #15
 8003c36:	d909      	bls.n	8003c4c <UART_SetConfig+0x4a0>
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c3e:	d205      	bcs.n	8003c4c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	60da      	str	r2, [r3, #12]
 8003c4a:	e001      	b.n	8003c50 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003c5c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3720      	adds	r7, #32
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	40007c00 	.word	0x40007c00
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	00f42400 	.word	0x00f42400

08003c74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00a      	beq.n	8003c9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00a      	beq.n	8003cc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00a      	beq.n	8003ce2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00a      	beq.n	8003d04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	430a      	orrs	r2, r1
 8003d02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d08:	f003 0310 	and.w	r3, r3, #16
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00a      	beq.n	8003d26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	430a      	orrs	r2, r1
 8003d24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2a:	f003 0320 	and.w	r3, r3, #32
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00a      	beq.n	8003d48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	430a      	orrs	r2, r1
 8003d46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d01a      	beq.n	8003d8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d72:	d10a      	bne.n	8003d8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	430a      	orrs	r2, r1
 8003d88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00a      	beq.n	8003dac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	430a      	orrs	r2, r1
 8003daa:	605a      	str	r2, [r3, #4]
  }
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b086      	sub	sp, #24
 8003dbc:	af02      	add	r7, sp, #8
 8003dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003dc8:	f7fd fc28 	bl	800161c <HAL_GetTick>
 8003dcc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0308 	and.w	r3, r3, #8
 8003dd8:	2b08      	cmp	r3, #8
 8003dda:	d10e      	bne.n	8003dfa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ddc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f831 	bl	8003e52 <UART_WaitOnFlagUntilTimeout>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e027      	b.n	8003e4a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0304 	and.w	r3, r3, #4
 8003e04:	2b04      	cmp	r3, #4
 8003e06:	d10e      	bne.n	8003e26 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 f81b 	bl	8003e52 <UART_WaitOnFlagUntilTimeout>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e011      	b.n	8003e4a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b09c      	sub	sp, #112	; 0x70
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	60f8      	str	r0, [r7, #12]
 8003e5a:	60b9      	str	r1, [r7, #8]
 8003e5c:	603b      	str	r3, [r7, #0]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e62:	e0a7      	b.n	8003fb4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e6a:	f000 80a3 	beq.w	8003fb4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e6e:	f7fd fbd5 	bl	800161c <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d302      	bcc.n	8003e84 <UART_WaitOnFlagUntilTimeout+0x32>
 8003e7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d13f      	bne.n	8003f04 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e8c:	e853 3f00 	ldrex	r3, [r3]
 8003e90:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003e92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e94:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e98:	667b      	str	r3, [r7, #100]	; 0x64
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ea2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ea4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003ea8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003eaa:	e841 2300 	strex	r3, r2, [r1]
 8003eae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003eb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1e6      	bne.n	8003e84 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	3308      	adds	r3, #8
 8003ebc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ec0:	e853 3f00 	ldrex	r3, [r3]
 8003ec4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ec8:	f023 0301 	bic.w	r3, r3, #1
 8003ecc:	663b      	str	r3, [r7, #96]	; 0x60
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	3308      	adds	r3, #8
 8003ed4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003ed6:	64ba      	str	r2, [r7, #72]	; 0x48
 8003ed8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eda:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003edc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ede:	e841 2300 	strex	r3, r2, [r1]
 8003ee2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1e5      	bne.n	8003eb6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2220      	movs	r2, #32
 8003eee:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2220      	movs	r2, #32
 8003ef4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e068      	b.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0304 	and.w	r3, r3, #4
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d050      	beq.n	8003fb4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	69db      	ldr	r3, [r3, #28]
 8003f18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f20:	d148      	bne.n	8003fb4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f2a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f34:	e853 3f00 	ldrex	r3, [r3]
 8003f38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f40:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	461a      	mov	r2, r3
 8003f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f4a:	637b      	str	r3, [r7, #52]	; 0x34
 8003f4c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f52:	e841 2300 	strex	r3, r2, [r1]
 8003f56:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1e6      	bne.n	8003f2c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	3308      	adds	r3, #8
 8003f64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	e853 3f00 	ldrex	r3, [r3]
 8003f6c:	613b      	str	r3, [r7, #16]
   return(result);
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	f023 0301 	bic.w	r3, r3, #1
 8003f74:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	3308      	adds	r3, #8
 8003f7c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003f7e:	623a      	str	r2, [r7, #32]
 8003f80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f82:	69f9      	ldr	r1, [r7, #28]
 8003f84:	6a3a      	ldr	r2, [r7, #32]
 8003f86:	e841 2300 	strex	r3, r2, [r1]
 8003f8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1e5      	bne.n	8003f5e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2220      	movs	r2, #32
 8003f96:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e010      	b.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69da      	ldr	r2, [r3, #28]
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	68ba      	ldr	r2, [r7, #8]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	bf0c      	ite	eq
 8003fc4:	2301      	moveq	r3, #1
 8003fc6:	2300      	movne	r3, #0
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	461a      	mov	r2, r3
 8003fcc:	79fb      	ldrb	r3, [r7, #7]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	f43f af48 	beq.w	8003e64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3770      	adds	r7, #112	; 0x70
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
	...

08003fe0 <__assert_func>:
 8003fe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003fe2:	4614      	mov	r4, r2
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	4b09      	ldr	r3, [pc, #36]	; (800400c <__assert_func+0x2c>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4605      	mov	r5, r0
 8003fec:	68d8      	ldr	r0, [r3, #12]
 8003fee:	b14c      	cbz	r4, 8004004 <__assert_func+0x24>
 8003ff0:	4b07      	ldr	r3, [pc, #28]	; (8004010 <__assert_func+0x30>)
 8003ff2:	9100      	str	r1, [sp, #0]
 8003ff4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003ff8:	4906      	ldr	r1, [pc, #24]	; (8004014 <__assert_func+0x34>)
 8003ffa:	462b      	mov	r3, r5
 8003ffc:	f000 f814 	bl	8004028 <fiprintf>
 8004000:	f001 ff66 	bl	8005ed0 <abort>
 8004004:	4b04      	ldr	r3, [pc, #16]	; (8004018 <__assert_func+0x38>)
 8004006:	461c      	mov	r4, r3
 8004008:	e7f3      	b.n	8003ff2 <__assert_func+0x12>
 800400a:	bf00      	nop
 800400c:	2000001c 	.word	0x2000001c
 8004010:	0800885e 	.word	0x0800885e
 8004014:	0800886b 	.word	0x0800886b
 8004018:	08008899 	.word	0x08008899

0800401c <__errno>:
 800401c:	4b01      	ldr	r3, [pc, #4]	; (8004024 <__errno+0x8>)
 800401e:	6818      	ldr	r0, [r3, #0]
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	2000001c 	.word	0x2000001c

08004028 <fiprintf>:
 8004028:	b40e      	push	{r1, r2, r3}
 800402a:	b503      	push	{r0, r1, lr}
 800402c:	4601      	mov	r1, r0
 800402e:	ab03      	add	r3, sp, #12
 8004030:	4805      	ldr	r0, [pc, #20]	; (8004048 <fiprintf+0x20>)
 8004032:	f853 2b04 	ldr.w	r2, [r3], #4
 8004036:	6800      	ldr	r0, [r0, #0]
 8004038:	9301      	str	r3, [sp, #4]
 800403a:	f000 f85d 	bl	80040f8 <_vfiprintf_r>
 800403e:	b002      	add	sp, #8
 8004040:	f85d eb04 	ldr.w	lr, [sp], #4
 8004044:	b003      	add	sp, #12
 8004046:	4770      	bx	lr
 8004048:	2000001c 	.word	0x2000001c

0800404c <__libc_init_array>:
 800404c:	b570      	push	{r4, r5, r6, lr}
 800404e:	4d0d      	ldr	r5, [pc, #52]	; (8004084 <__libc_init_array+0x38>)
 8004050:	4c0d      	ldr	r4, [pc, #52]	; (8004088 <__libc_init_array+0x3c>)
 8004052:	1b64      	subs	r4, r4, r5
 8004054:	10a4      	asrs	r4, r4, #2
 8004056:	2600      	movs	r6, #0
 8004058:	42a6      	cmp	r6, r4
 800405a:	d109      	bne.n	8004070 <__libc_init_array+0x24>
 800405c:	4d0b      	ldr	r5, [pc, #44]	; (800408c <__libc_init_array+0x40>)
 800405e:	4c0c      	ldr	r4, [pc, #48]	; (8004090 <__libc_init_array+0x44>)
 8004060:	f004 fb86 	bl	8008770 <_init>
 8004064:	1b64      	subs	r4, r4, r5
 8004066:	10a4      	asrs	r4, r4, #2
 8004068:	2600      	movs	r6, #0
 800406a:	42a6      	cmp	r6, r4
 800406c:	d105      	bne.n	800407a <__libc_init_array+0x2e>
 800406e:	bd70      	pop	{r4, r5, r6, pc}
 8004070:	f855 3b04 	ldr.w	r3, [r5], #4
 8004074:	4798      	blx	r3
 8004076:	3601      	adds	r6, #1
 8004078:	e7ee      	b.n	8004058 <__libc_init_array+0xc>
 800407a:	f855 3b04 	ldr.w	r3, [r5], #4
 800407e:	4798      	blx	r3
 8004080:	3601      	adds	r6, #1
 8004082:	e7f2      	b.n	800406a <__libc_init_array+0x1e>
 8004084:	08008d14 	.word	0x08008d14
 8004088:	08008d14 	.word	0x08008d14
 800408c:	08008d14 	.word	0x08008d14
 8004090:	08008d18 	.word	0x08008d18

08004094 <memset>:
 8004094:	4402      	add	r2, r0
 8004096:	4603      	mov	r3, r0
 8004098:	4293      	cmp	r3, r2
 800409a:	d100      	bne.n	800409e <memset+0xa>
 800409c:	4770      	bx	lr
 800409e:	f803 1b01 	strb.w	r1, [r3], #1
 80040a2:	e7f9      	b.n	8004098 <memset+0x4>

080040a4 <__sfputc_r>:
 80040a4:	6893      	ldr	r3, [r2, #8]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	b410      	push	{r4}
 80040ac:	6093      	str	r3, [r2, #8]
 80040ae:	da08      	bge.n	80040c2 <__sfputc_r+0x1e>
 80040b0:	6994      	ldr	r4, [r2, #24]
 80040b2:	42a3      	cmp	r3, r4
 80040b4:	db01      	blt.n	80040ba <__sfputc_r+0x16>
 80040b6:	290a      	cmp	r1, #10
 80040b8:	d103      	bne.n	80040c2 <__sfputc_r+0x1e>
 80040ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040be:	f001 be47 	b.w	8005d50 <__swbuf_r>
 80040c2:	6813      	ldr	r3, [r2, #0]
 80040c4:	1c58      	adds	r0, r3, #1
 80040c6:	6010      	str	r0, [r2, #0]
 80040c8:	7019      	strb	r1, [r3, #0]
 80040ca:	4608      	mov	r0, r1
 80040cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040d0:	4770      	bx	lr

080040d2 <__sfputs_r>:
 80040d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040d4:	4606      	mov	r6, r0
 80040d6:	460f      	mov	r7, r1
 80040d8:	4614      	mov	r4, r2
 80040da:	18d5      	adds	r5, r2, r3
 80040dc:	42ac      	cmp	r4, r5
 80040de:	d101      	bne.n	80040e4 <__sfputs_r+0x12>
 80040e0:	2000      	movs	r0, #0
 80040e2:	e007      	b.n	80040f4 <__sfputs_r+0x22>
 80040e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040e8:	463a      	mov	r2, r7
 80040ea:	4630      	mov	r0, r6
 80040ec:	f7ff ffda 	bl	80040a4 <__sfputc_r>
 80040f0:	1c43      	adds	r3, r0, #1
 80040f2:	d1f3      	bne.n	80040dc <__sfputs_r+0xa>
 80040f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080040f8 <_vfiprintf_r>:
 80040f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040fc:	460d      	mov	r5, r1
 80040fe:	b09d      	sub	sp, #116	; 0x74
 8004100:	4614      	mov	r4, r2
 8004102:	4698      	mov	r8, r3
 8004104:	4606      	mov	r6, r0
 8004106:	b118      	cbz	r0, 8004110 <_vfiprintf_r+0x18>
 8004108:	6983      	ldr	r3, [r0, #24]
 800410a:	b90b      	cbnz	r3, 8004110 <_vfiprintf_r+0x18>
 800410c:	f002 fdfc 	bl	8006d08 <__sinit>
 8004110:	4b89      	ldr	r3, [pc, #548]	; (8004338 <_vfiprintf_r+0x240>)
 8004112:	429d      	cmp	r5, r3
 8004114:	d11b      	bne.n	800414e <_vfiprintf_r+0x56>
 8004116:	6875      	ldr	r5, [r6, #4]
 8004118:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800411a:	07d9      	lsls	r1, r3, #31
 800411c:	d405      	bmi.n	800412a <_vfiprintf_r+0x32>
 800411e:	89ab      	ldrh	r3, [r5, #12]
 8004120:	059a      	lsls	r2, r3, #22
 8004122:	d402      	bmi.n	800412a <_vfiprintf_r+0x32>
 8004124:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004126:	f003 fa00 	bl	800752a <__retarget_lock_acquire_recursive>
 800412a:	89ab      	ldrh	r3, [r5, #12]
 800412c:	071b      	lsls	r3, r3, #28
 800412e:	d501      	bpl.n	8004134 <_vfiprintf_r+0x3c>
 8004130:	692b      	ldr	r3, [r5, #16]
 8004132:	b9eb      	cbnz	r3, 8004170 <_vfiprintf_r+0x78>
 8004134:	4629      	mov	r1, r5
 8004136:	4630      	mov	r0, r6
 8004138:	f001 fe5c 	bl	8005df4 <__swsetup_r>
 800413c:	b1c0      	cbz	r0, 8004170 <_vfiprintf_r+0x78>
 800413e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004140:	07dc      	lsls	r4, r3, #31
 8004142:	d50e      	bpl.n	8004162 <_vfiprintf_r+0x6a>
 8004144:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004148:	b01d      	add	sp, #116	; 0x74
 800414a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800414e:	4b7b      	ldr	r3, [pc, #492]	; (800433c <_vfiprintf_r+0x244>)
 8004150:	429d      	cmp	r5, r3
 8004152:	d101      	bne.n	8004158 <_vfiprintf_r+0x60>
 8004154:	68b5      	ldr	r5, [r6, #8]
 8004156:	e7df      	b.n	8004118 <_vfiprintf_r+0x20>
 8004158:	4b79      	ldr	r3, [pc, #484]	; (8004340 <_vfiprintf_r+0x248>)
 800415a:	429d      	cmp	r5, r3
 800415c:	bf08      	it	eq
 800415e:	68f5      	ldreq	r5, [r6, #12]
 8004160:	e7da      	b.n	8004118 <_vfiprintf_r+0x20>
 8004162:	89ab      	ldrh	r3, [r5, #12]
 8004164:	0598      	lsls	r0, r3, #22
 8004166:	d4ed      	bmi.n	8004144 <_vfiprintf_r+0x4c>
 8004168:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800416a:	f003 f9df 	bl	800752c <__retarget_lock_release_recursive>
 800416e:	e7e9      	b.n	8004144 <_vfiprintf_r+0x4c>
 8004170:	2300      	movs	r3, #0
 8004172:	9309      	str	r3, [sp, #36]	; 0x24
 8004174:	2320      	movs	r3, #32
 8004176:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800417a:	f8cd 800c 	str.w	r8, [sp, #12]
 800417e:	2330      	movs	r3, #48	; 0x30
 8004180:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004344 <_vfiprintf_r+0x24c>
 8004184:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004188:	f04f 0901 	mov.w	r9, #1
 800418c:	4623      	mov	r3, r4
 800418e:	469a      	mov	sl, r3
 8004190:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004194:	b10a      	cbz	r2, 800419a <_vfiprintf_r+0xa2>
 8004196:	2a25      	cmp	r2, #37	; 0x25
 8004198:	d1f9      	bne.n	800418e <_vfiprintf_r+0x96>
 800419a:	ebba 0b04 	subs.w	fp, sl, r4
 800419e:	d00b      	beq.n	80041b8 <_vfiprintf_r+0xc0>
 80041a0:	465b      	mov	r3, fp
 80041a2:	4622      	mov	r2, r4
 80041a4:	4629      	mov	r1, r5
 80041a6:	4630      	mov	r0, r6
 80041a8:	f7ff ff93 	bl	80040d2 <__sfputs_r>
 80041ac:	3001      	adds	r0, #1
 80041ae:	f000 80aa 	beq.w	8004306 <_vfiprintf_r+0x20e>
 80041b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041b4:	445a      	add	r2, fp
 80041b6:	9209      	str	r2, [sp, #36]	; 0x24
 80041b8:	f89a 3000 	ldrb.w	r3, [sl]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f000 80a2 	beq.w	8004306 <_vfiprintf_r+0x20e>
 80041c2:	2300      	movs	r3, #0
 80041c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80041c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80041cc:	f10a 0a01 	add.w	sl, sl, #1
 80041d0:	9304      	str	r3, [sp, #16]
 80041d2:	9307      	str	r3, [sp, #28]
 80041d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80041d8:	931a      	str	r3, [sp, #104]	; 0x68
 80041da:	4654      	mov	r4, sl
 80041dc:	2205      	movs	r2, #5
 80041de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041e2:	4858      	ldr	r0, [pc, #352]	; (8004344 <_vfiprintf_r+0x24c>)
 80041e4:	f7fc f834 	bl	8000250 <memchr>
 80041e8:	9a04      	ldr	r2, [sp, #16]
 80041ea:	b9d8      	cbnz	r0, 8004224 <_vfiprintf_r+0x12c>
 80041ec:	06d1      	lsls	r1, r2, #27
 80041ee:	bf44      	itt	mi
 80041f0:	2320      	movmi	r3, #32
 80041f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80041f6:	0713      	lsls	r3, r2, #28
 80041f8:	bf44      	itt	mi
 80041fa:	232b      	movmi	r3, #43	; 0x2b
 80041fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004200:	f89a 3000 	ldrb.w	r3, [sl]
 8004204:	2b2a      	cmp	r3, #42	; 0x2a
 8004206:	d015      	beq.n	8004234 <_vfiprintf_r+0x13c>
 8004208:	9a07      	ldr	r2, [sp, #28]
 800420a:	4654      	mov	r4, sl
 800420c:	2000      	movs	r0, #0
 800420e:	f04f 0c0a 	mov.w	ip, #10
 8004212:	4621      	mov	r1, r4
 8004214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004218:	3b30      	subs	r3, #48	; 0x30
 800421a:	2b09      	cmp	r3, #9
 800421c:	d94e      	bls.n	80042bc <_vfiprintf_r+0x1c4>
 800421e:	b1b0      	cbz	r0, 800424e <_vfiprintf_r+0x156>
 8004220:	9207      	str	r2, [sp, #28]
 8004222:	e014      	b.n	800424e <_vfiprintf_r+0x156>
 8004224:	eba0 0308 	sub.w	r3, r0, r8
 8004228:	fa09 f303 	lsl.w	r3, r9, r3
 800422c:	4313      	orrs	r3, r2
 800422e:	9304      	str	r3, [sp, #16]
 8004230:	46a2      	mov	sl, r4
 8004232:	e7d2      	b.n	80041da <_vfiprintf_r+0xe2>
 8004234:	9b03      	ldr	r3, [sp, #12]
 8004236:	1d19      	adds	r1, r3, #4
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	9103      	str	r1, [sp, #12]
 800423c:	2b00      	cmp	r3, #0
 800423e:	bfbb      	ittet	lt
 8004240:	425b      	neglt	r3, r3
 8004242:	f042 0202 	orrlt.w	r2, r2, #2
 8004246:	9307      	strge	r3, [sp, #28]
 8004248:	9307      	strlt	r3, [sp, #28]
 800424a:	bfb8      	it	lt
 800424c:	9204      	strlt	r2, [sp, #16]
 800424e:	7823      	ldrb	r3, [r4, #0]
 8004250:	2b2e      	cmp	r3, #46	; 0x2e
 8004252:	d10c      	bne.n	800426e <_vfiprintf_r+0x176>
 8004254:	7863      	ldrb	r3, [r4, #1]
 8004256:	2b2a      	cmp	r3, #42	; 0x2a
 8004258:	d135      	bne.n	80042c6 <_vfiprintf_r+0x1ce>
 800425a:	9b03      	ldr	r3, [sp, #12]
 800425c:	1d1a      	adds	r2, r3, #4
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	9203      	str	r2, [sp, #12]
 8004262:	2b00      	cmp	r3, #0
 8004264:	bfb8      	it	lt
 8004266:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800426a:	3402      	adds	r4, #2
 800426c:	9305      	str	r3, [sp, #20]
 800426e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004354 <_vfiprintf_r+0x25c>
 8004272:	7821      	ldrb	r1, [r4, #0]
 8004274:	2203      	movs	r2, #3
 8004276:	4650      	mov	r0, sl
 8004278:	f7fb ffea 	bl	8000250 <memchr>
 800427c:	b140      	cbz	r0, 8004290 <_vfiprintf_r+0x198>
 800427e:	2340      	movs	r3, #64	; 0x40
 8004280:	eba0 000a 	sub.w	r0, r0, sl
 8004284:	fa03 f000 	lsl.w	r0, r3, r0
 8004288:	9b04      	ldr	r3, [sp, #16]
 800428a:	4303      	orrs	r3, r0
 800428c:	3401      	adds	r4, #1
 800428e:	9304      	str	r3, [sp, #16]
 8004290:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004294:	482c      	ldr	r0, [pc, #176]	; (8004348 <_vfiprintf_r+0x250>)
 8004296:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800429a:	2206      	movs	r2, #6
 800429c:	f7fb ffd8 	bl	8000250 <memchr>
 80042a0:	2800      	cmp	r0, #0
 80042a2:	d03f      	beq.n	8004324 <_vfiprintf_r+0x22c>
 80042a4:	4b29      	ldr	r3, [pc, #164]	; (800434c <_vfiprintf_r+0x254>)
 80042a6:	bb1b      	cbnz	r3, 80042f0 <_vfiprintf_r+0x1f8>
 80042a8:	9b03      	ldr	r3, [sp, #12]
 80042aa:	3307      	adds	r3, #7
 80042ac:	f023 0307 	bic.w	r3, r3, #7
 80042b0:	3308      	adds	r3, #8
 80042b2:	9303      	str	r3, [sp, #12]
 80042b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042b6:	443b      	add	r3, r7
 80042b8:	9309      	str	r3, [sp, #36]	; 0x24
 80042ba:	e767      	b.n	800418c <_vfiprintf_r+0x94>
 80042bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80042c0:	460c      	mov	r4, r1
 80042c2:	2001      	movs	r0, #1
 80042c4:	e7a5      	b.n	8004212 <_vfiprintf_r+0x11a>
 80042c6:	2300      	movs	r3, #0
 80042c8:	3401      	adds	r4, #1
 80042ca:	9305      	str	r3, [sp, #20]
 80042cc:	4619      	mov	r1, r3
 80042ce:	f04f 0c0a 	mov.w	ip, #10
 80042d2:	4620      	mov	r0, r4
 80042d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80042d8:	3a30      	subs	r2, #48	; 0x30
 80042da:	2a09      	cmp	r2, #9
 80042dc:	d903      	bls.n	80042e6 <_vfiprintf_r+0x1ee>
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d0c5      	beq.n	800426e <_vfiprintf_r+0x176>
 80042e2:	9105      	str	r1, [sp, #20]
 80042e4:	e7c3      	b.n	800426e <_vfiprintf_r+0x176>
 80042e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80042ea:	4604      	mov	r4, r0
 80042ec:	2301      	movs	r3, #1
 80042ee:	e7f0      	b.n	80042d2 <_vfiprintf_r+0x1da>
 80042f0:	ab03      	add	r3, sp, #12
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	462a      	mov	r2, r5
 80042f6:	4b16      	ldr	r3, [pc, #88]	; (8004350 <_vfiprintf_r+0x258>)
 80042f8:	a904      	add	r1, sp, #16
 80042fa:	4630      	mov	r0, r6
 80042fc:	f000 f8bc 	bl	8004478 <_printf_float>
 8004300:	4607      	mov	r7, r0
 8004302:	1c78      	adds	r0, r7, #1
 8004304:	d1d6      	bne.n	80042b4 <_vfiprintf_r+0x1bc>
 8004306:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004308:	07d9      	lsls	r1, r3, #31
 800430a:	d405      	bmi.n	8004318 <_vfiprintf_r+0x220>
 800430c:	89ab      	ldrh	r3, [r5, #12]
 800430e:	059a      	lsls	r2, r3, #22
 8004310:	d402      	bmi.n	8004318 <_vfiprintf_r+0x220>
 8004312:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004314:	f003 f90a 	bl	800752c <__retarget_lock_release_recursive>
 8004318:	89ab      	ldrh	r3, [r5, #12]
 800431a:	065b      	lsls	r3, r3, #25
 800431c:	f53f af12 	bmi.w	8004144 <_vfiprintf_r+0x4c>
 8004320:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004322:	e711      	b.n	8004148 <_vfiprintf_r+0x50>
 8004324:	ab03      	add	r3, sp, #12
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	462a      	mov	r2, r5
 800432a:	4b09      	ldr	r3, [pc, #36]	; (8004350 <_vfiprintf_r+0x258>)
 800432c:	a904      	add	r1, sp, #16
 800432e:	4630      	mov	r0, r6
 8004330:	f000 fb2e 	bl	8004990 <_printf_i>
 8004334:	e7e4      	b.n	8004300 <_vfiprintf_r+0x208>
 8004336:	bf00      	nop
 8004338:	08008af4 	.word	0x08008af4
 800433c:	08008b14 	.word	0x08008b14
 8004340:	08008ad4 	.word	0x08008ad4
 8004344:	080088a0 	.word	0x080088a0
 8004348:	080088aa 	.word	0x080088aa
 800434c:	08004479 	.word	0x08004479
 8004350:	080040d3 	.word	0x080040d3
 8004354:	080088a6 	.word	0x080088a6

08004358 <__cvt>:
 8004358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800435a:	ed2d 8b02 	vpush	{d8}
 800435e:	eeb0 8b40 	vmov.f64	d8, d0
 8004362:	b085      	sub	sp, #20
 8004364:	4617      	mov	r7, r2
 8004366:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004368:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800436a:	ee18 2a90 	vmov	r2, s17
 800436e:	f025 0520 	bic.w	r5, r5, #32
 8004372:	2a00      	cmp	r2, #0
 8004374:	bfb6      	itet	lt
 8004376:	222d      	movlt	r2, #45	; 0x2d
 8004378:	2200      	movge	r2, #0
 800437a:	eeb1 8b40 	vneglt.f64	d8, d0
 800437e:	2d46      	cmp	r5, #70	; 0x46
 8004380:	460c      	mov	r4, r1
 8004382:	701a      	strb	r2, [r3, #0]
 8004384:	d004      	beq.n	8004390 <__cvt+0x38>
 8004386:	2d45      	cmp	r5, #69	; 0x45
 8004388:	d100      	bne.n	800438c <__cvt+0x34>
 800438a:	3401      	adds	r4, #1
 800438c:	2102      	movs	r1, #2
 800438e:	e000      	b.n	8004392 <__cvt+0x3a>
 8004390:	2103      	movs	r1, #3
 8004392:	ab03      	add	r3, sp, #12
 8004394:	9301      	str	r3, [sp, #4]
 8004396:	ab02      	add	r3, sp, #8
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	4622      	mov	r2, r4
 800439c:	4633      	mov	r3, r6
 800439e:	eeb0 0b48 	vmov.f64	d0, d8
 80043a2:	f001 fe29 	bl	8005ff8 <_dtoa_r>
 80043a6:	2d47      	cmp	r5, #71	; 0x47
 80043a8:	d101      	bne.n	80043ae <__cvt+0x56>
 80043aa:	07fb      	lsls	r3, r7, #31
 80043ac:	d51a      	bpl.n	80043e4 <__cvt+0x8c>
 80043ae:	2d46      	cmp	r5, #70	; 0x46
 80043b0:	eb00 0204 	add.w	r2, r0, r4
 80043b4:	d10c      	bne.n	80043d0 <__cvt+0x78>
 80043b6:	7803      	ldrb	r3, [r0, #0]
 80043b8:	2b30      	cmp	r3, #48	; 0x30
 80043ba:	d107      	bne.n	80043cc <__cvt+0x74>
 80043bc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80043c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c4:	bf1c      	itt	ne
 80043c6:	f1c4 0401 	rsbne	r4, r4, #1
 80043ca:	6034      	strne	r4, [r6, #0]
 80043cc:	6833      	ldr	r3, [r6, #0]
 80043ce:	441a      	add	r2, r3
 80043d0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80043d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043d8:	bf08      	it	eq
 80043da:	9203      	streq	r2, [sp, #12]
 80043dc:	2130      	movs	r1, #48	; 0x30
 80043de:	9b03      	ldr	r3, [sp, #12]
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d307      	bcc.n	80043f4 <__cvt+0x9c>
 80043e4:	9b03      	ldr	r3, [sp, #12]
 80043e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043e8:	1a1b      	subs	r3, r3, r0
 80043ea:	6013      	str	r3, [r2, #0]
 80043ec:	b005      	add	sp, #20
 80043ee:	ecbd 8b02 	vpop	{d8}
 80043f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043f4:	1c5c      	adds	r4, r3, #1
 80043f6:	9403      	str	r4, [sp, #12]
 80043f8:	7019      	strb	r1, [r3, #0]
 80043fa:	e7f0      	b.n	80043de <__cvt+0x86>

080043fc <__exponent>:
 80043fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043fe:	4603      	mov	r3, r0
 8004400:	2900      	cmp	r1, #0
 8004402:	bfb8      	it	lt
 8004404:	4249      	neglt	r1, r1
 8004406:	f803 2b02 	strb.w	r2, [r3], #2
 800440a:	bfb4      	ite	lt
 800440c:	222d      	movlt	r2, #45	; 0x2d
 800440e:	222b      	movge	r2, #43	; 0x2b
 8004410:	2909      	cmp	r1, #9
 8004412:	7042      	strb	r2, [r0, #1]
 8004414:	dd2a      	ble.n	800446c <__exponent+0x70>
 8004416:	f10d 0407 	add.w	r4, sp, #7
 800441a:	46a4      	mov	ip, r4
 800441c:	270a      	movs	r7, #10
 800441e:	46a6      	mov	lr, r4
 8004420:	460a      	mov	r2, r1
 8004422:	fb91 f6f7 	sdiv	r6, r1, r7
 8004426:	fb07 1516 	mls	r5, r7, r6, r1
 800442a:	3530      	adds	r5, #48	; 0x30
 800442c:	2a63      	cmp	r2, #99	; 0x63
 800442e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004432:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004436:	4631      	mov	r1, r6
 8004438:	dcf1      	bgt.n	800441e <__exponent+0x22>
 800443a:	3130      	adds	r1, #48	; 0x30
 800443c:	f1ae 0502 	sub.w	r5, lr, #2
 8004440:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004444:	1c44      	adds	r4, r0, #1
 8004446:	4629      	mov	r1, r5
 8004448:	4561      	cmp	r1, ip
 800444a:	d30a      	bcc.n	8004462 <__exponent+0x66>
 800444c:	f10d 0209 	add.w	r2, sp, #9
 8004450:	eba2 020e 	sub.w	r2, r2, lr
 8004454:	4565      	cmp	r5, ip
 8004456:	bf88      	it	hi
 8004458:	2200      	movhi	r2, #0
 800445a:	4413      	add	r3, r2
 800445c:	1a18      	subs	r0, r3, r0
 800445e:	b003      	add	sp, #12
 8004460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004462:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004466:	f804 2f01 	strb.w	r2, [r4, #1]!
 800446a:	e7ed      	b.n	8004448 <__exponent+0x4c>
 800446c:	2330      	movs	r3, #48	; 0x30
 800446e:	3130      	adds	r1, #48	; 0x30
 8004470:	7083      	strb	r3, [r0, #2]
 8004472:	70c1      	strb	r1, [r0, #3]
 8004474:	1d03      	adds	r3, r0, #4
 8004476:	e7f1      	b.n	800445c <__exponent+0x60>

08004478 <_printf_float>:
 8004478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800447c:	b08b      	sub	sp, #44	; 0x2c
 800447e:	460c      	mov	r4, r1
 8004480:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004484:	4616      	mov	r6, r2
 8004486:	461f      	mov	r7, r3
 8004488:	4605      	mov	r5, r0
 800448a:	f003 f849 	bl	8007520 <_localeconv_r>
 800448e:	f8d0 b000 	ldr.w	fp, [r0]
 8004492:	4658      	mov	r0, fp
 8004494:	f7fb fed4 	bl	8000240 <strlen>
 8004498:	2300      	movs	r3, #0
 800449a:	9308      	str	r3, [sp, #32]
 800449c:	f8d8 3000 	ldr.w	r3, [r8]
 80044a0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80044a4:	6822      	ldr	r2, [r4, #0]
 80044a6:	3307      	adds	r3, #7
 80044a8:	f023 0307 	bic.w	r3, r3, #7
 80044ac:	f103 0108 	add.w	r1, r3, #8
 80044b0:	f8c8 1000 	str.w	r1, [r8]
 80044b4:	4682      	mov	sl, r0
 80044b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80044ba:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80044be:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8004720 <_printf_float+0x2a8>
 80044c2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80044c6:	eeb0 6bc0 	vabs.f64	d6, d0
 80044ca:	eeb4 6b47 	vcmp.f64	d6, d7
 80044ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d2:	dd24      	ble.n	800451e <_printf_float+0xa6>
 80044d4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80044d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044dc:	d502      	bpl.n	80044e4 <_printf_float+0x6c>
 80044de:	232d      	movs	r3, #45	; 0x2d
 80044e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044e4:	4b90      	ldr	r3, [pc, #576]	; (8004728 <_printf_float+0x2b0>)
 80044e6:	4891      	ldr	r0, [pc, #580]	; (800472c <_printf_float+0x2b4>)
 80044e8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80044ec:	bf94      	ite	ls
 80044ee:	4698      	movls	r8, r3
 80044f0:	4680      	movhi	r8, r0
 80044f2:	2303      	movs	r3, #3
 80044f4:	6123      	str	r3, [r4, #16]
 80044f6:	f022 0204 	bic.w	r2, r2, #4
 80044fa:	2300      	movs	r3, #0
 80044fc:	6022      	str	r2, [r4, #0]
 80044fe:	9304      	str	r3, [sp, #16]
 8004500:	9700      	str	r7, [sp, #0]
 8004502:	4633      	mov	r3, r6
 8004504:	aa09      	add	r2, sp, #36	; 0x24
 8004506:	4621      	mov	r1, r4
 8004508:	4628      	mov	r0, r5
 800450a:	f000 f9d3 	bl	80048b4 <_printf_common>
 800450e:	3001      	adds	r0, #1
 8004510:	f040 808a 	bne.w	8004628 <_printf_float+0x1b0>
 8004514:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004518:	b00b      	add	sp, #44	; 0x2c
 800451a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800451e:	eeb4 0b40 	vcmp.f64	d0, d0
 8004522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004526:	d709      	bvc.n	800453c <_printf_float+0xc4>
 8004528:	ee10 3a90 	vmov	r3, s1
 800452c:	2b00      	cmp	r3, #0
 800452e:	bfbc      	itt	lt
 8004530:	232d      	movlt	r3, #45	; 0x2d
 8004532:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004536:	487e      	ldr	r0, [pc, #504]	; (8004730 <_printf_float+0x2b8>)
 8004538:	4b7e      	ldr	r3, [pc, #504]	; (8004734 <_printf_float+0x2bc>)
 800453a:	e7d5      	b.n	80044e8 <_printf_float+0x70>
 800453c:	6863      	ldr	r3, [r4, #4]
 800453e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004542:	9104      	str	r1, [sp, #16]
 8004544:	1c59      	adds	r1, r3, #1
 8004546:	d13c      	bne.n	80045c2 <_printf_float+0x14a>
 8004548:	2306      	movs	r3, #6
 800454a:	6063      	str	r3, [r4, #4]
 800454c:	2300      	movs	r3, #0
 800454e:	9303      	str	r3, [sp, #12]
 8004550:	ab08      	add	r3, sp, #32
 8004552:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004556:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800455a:	ab07      	add	r3, sp, #28
 800455c:	6861      	ldr	r1, [r4, #4]
 800455e:	9300      	str	r3, [sp, #0]
 8004560:	6022      	str	r2, [r4, #0]
 8004562:	f10d 031b 	add.w	r3, sp, #27
 8004566:	4628      	mov	r0, r5
 8004568:	f7ff fef6 	bl	8004358 <__cvt>
 800456c:	9b04      	ldr	r3, [sp, #16]
 800456e:	9907      	ldr	r1, [sp, #28]
 8004570:	2b47      	cmp	r3, #71	; 0x47
 8004572:	4680      	mov	r8, r0
 8004574:	d108      	bne.n	8004588 <_printf_float+0x110>
 8004576:	1cc8      	adds	r0, r1, #3
 8004578:	db02      	blt.n	8004580 <_printf_float+0x108>
 800457a:	6863      	ldr	r3, [r4, #4]
 800457c:	4299      	cmp	r1, r3
 800457e:	dd41      	ble.n	8004604 <_printf_float+0x18c>
 8004580:	f1a9 0902 	sub.w	r9, r9, #2
 8004584:	fa5f f989 	uxtb.w	r9, r9
 8004588:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800458c:	d820      	bhi.n	80045d0 <_printf_float+0x158>
 800458e:	3901      	subs	r1, #1
 8004590:	464a      	mov	r2, r9
 8004592:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004596:	9107      	str	r1, [sp, #28]
 8004598:	f7ff ff30 	bl	80043fc <__exponent>
 800459c:	9a08      	ldr	r2, [sp, #32]
 800459e:	9004      	str	r0, [sp, #16]
 80045a0:	1813      	adds	r3, r2, r0
 80045a2:	2a01      	cmp	r2, #1
 80045a4:	6123      	str	r3, [r4, #16]
 80045a6:	dc02      	bgt.n	80045ae <_printf_float+0x136>
 80045a8:	6822      	ldr	r2, [r4, #0]
 80045aa:	07d2      	lsls	r2, r2, #31
 80045ac:	d501      	bpl.n	80045b2 <_printf_float+0x13a>
 80045ae:	3301      	adds	r3, #1
 80045b0:	6123      	str	r3, [r4, #16]
 80045b2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d0a2      	beq.n	8004500 <_printf_float+0x88>
 80045ba:	232d      	movs	r3, #45	; 0x2d
 80045bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045c0:	e79e      	b.n	8004500 <_printf_float+0x88>
 80045c2:	9904      	ldr	r1, [sp, #16]
 80045c4:	2947      	cmp	r1, #71	; 0x47
 80045c6:	d1c1      	bne.n	800454c <_printf_float+0xd4>
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1bf      	bne.n	800454c <_printf_float+0xd4>
 80045cc:	2301      	movs	r3, #1
 80045ce:	e7bc      	b.n	800454a <_printf_float+0xd2>
 80045d0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80045d4:	d118      	bne.n	8004608 <_printf_float+0x190>
 80045d6:	2900      	cmp	r1, #0
 80045d8:	6863      	ldr	r3, [r4, #4]
 80045da:	dd0b      	ble.n	80045f4 <_printf_float+0x17c>
 80045dc:	6121      	str	r1, [r4, #16]
 80045de:	b913      	cbnz	r3, 80045e6 <_printf_float+0x16e>
 80045e0:	6822      	ldr	r2, [r4, #0]
 80045e2:	07d0      	lsls	r0, r2, #31
 80045e4:	d502      	bpl.n	80045ec <_printf_float+0x174>
 80045e6:	3301      	adds	r3, #1
 80045e8:	440b      	add	r3, r1
 80045ea:	6123      	str	r3, [r4, #16]
 80045ec:	2300      	movs	r3, #0
 80045ee:	65a1      	str	r1, [r4, #88]	; 0x58
 80045f0:	9304      	str	r3, [sp, #16]
 80045f2:	e7de      	b.n	80045b2 <_printf_float+0x13a>
 80045f4:	b913      	cbnz	r3, 80045fc <_printf_float+0x184>
 80045f6:	6822      	ldr	r2, [r4, #0]
 80045f8:	07d2      	lsls	r2, r2, #31
 80045fa:	d501      	bpl.n	8004600 <_printf_float+0x188>
 80045fc:	3302      	adds	r3, #2
 80045fe:	e7f4      	b.n	80045ea <_printf_float+0x172>
 8004600:	2301      	movs	r3, #1
 8004602:	e7f2      	b.n	80045ea <_printf_float+0x172>
 8004604:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004608:	9b08      	ldr	r3, [sp, #32]
 800460a:	4299      	cmp	r1, r3
 800460c:	db05      	blt.n	800461a <_printf_float+0x1a2>
 800460e:	6823      	ldr	r3, [r4, #0]
 8004610:	6121      	str	r1, [r4, #16]
 8004612:	07d8      	lsls	r0, r3, #31
 8004614:	d5ea      	bpl.n	80045ec <_printf_float+0x174>
 8004616:	1c4b      	adds	r3, r1, #1
 8004618:	e7e7      	b.n	80045ea <_printf_float+0x172>
 800461a:	2900      	cmp	r1, #0
 800461c:	bfd4      	ite	le
 800461e:	f1c1 0202 	rsble	r2, r1, #2
 8004622:	2201      	movgt	r2, #1
 8004624:	4413      	add	r3, r2
 8004626:	e7e0      	b.n	80045ea <_printf_float+0x172>
 8004628:	6823      	ldr	r3, [r4, #0]
 800462a:	055a      	lsls	r2, r3, #21
 800462c:	d407      	bmi.n	800463e <_printf_float+0x1c6>
 800462e:	6923      	ldr	r3, [r4, #16]
 8004630:	4642      	mov	r2, r8
 8004632:	4631      	mov	r1, r6
 8004634:	4628      	mov	r0, r5
 8004636:	47b8      	blx	r7
 8004638:	3001      	adds	r0, #1
 800463a:	d12a      	bne.n	8004692 <_printf_float+0x21a>
 800463c:	e76a      	b.n	8004514 <_printf_float+0x9c>
 800463e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004642:	f240 80e2 	bls.w	800480a <_printf_float+0x392>
 8004646:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800464a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800464e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004652:	d133      	bne.n	80046bc <_printf_float+0x244>
 8004654:	4a38      	ldr	r2, [pc, #224]	; (8004738 <_printf_float+0x2c0>)
 8004656:	2301      	movs	r3, #1
 8004658:	4631      	mov	r1, r6
 800465a:	4628      	mov	r0, r5
 800465c:	47b8      	blx	r7
 800465e:	3001      	adds	r0, #1
 8004660:	f43f af58 	beq.w	8004514 <_printf_float+0x9c>
 8004664:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004668:	429a      	cmp	r2, r3
 800466a:	db02      	blt.n	8004672 <_printf_float+0x1fa>
 800466c:	6823      	ldr	r3, [r4, #0]
 800466e:	07d8      	lsls	r0, r3, #31
 8004670:	d50f      	bpl.n	8004692 <_printf_float+0x21a>
 8004672:	4653      	mov	r3, sl
 8004674:	465a      	mov	r2, fp
 8004676:	4631      	mov	r1, r6
 8004678:	4628      	mov	r0, r5
 800467a:	47b8      	blx	r7
 800467c:	3001      	adds	r0, #1
 800467e:	f43f af49 	beq.w	8004514 <_printf_float+0x9c>
 8004682:	f04f 0800 	mov.w	r8, #0
 8004686:	f104 091a 	add.w	r9, r4, #26
 800468a:	9b08      	ldr	r3, [sp, #32]
 800468c:	3b01      	subs	r3, #1
 800468e:	4543      	cmp	r3, r8
 8004690:	dc09      	bgt.n	80046a6 <_printf_float+0x22e>
 8004692:	6823      	ldr	r3, [r4, #0]
 8004694:	079b      	lsls	r3, r3, #30
 8004696:	f100 8108 	bmi.w	80048aa <_printf_float+0x432>
 800469a:	68e0      	ldr	r0, [r4, #12]
 800469c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800469e:	4298      	cmp	r0, r3
 80046a0:	bfb8      	it	lt
 80046a2:	4618      	movlt	r0, r3
 80046a4:	e738      	b.n	8004518 <_printf_float+0xa0>
 80046a6:	2301      	movs	r3, #1
 80046a8:	464a      	mov	r2, r9
 80046aa:	4631      	mov	r1, r6
 80046ac:	4628      	mov	r0, r5
 80046ae:	47b8      	blx	r7
 80046b0:	3001      	adds	r0, #1
 80046b2:	f43f af2f 	beq.w	8004514 <_printf_float+0x9c>
 80046b6:	f108 0801 	add.w	r8, r8, #1
 80046ba:	e7e6      	b.n	800468a <_printf_float+0x212>
 80046bc:	9b07      	ldr	r3, [sp, #28]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	dc3c      	bgt.n	800473c <_printf_float+0x2c4>
 80046c2:	4a1d      	ldr	r2, [pc, #116]	; (8004738 <_printf_float+0x2c0>)
 80046c4:	2301      	movs	r3, #1
 80046c6:	4631      	mov	r1, r6
 80046c8:	4628      	mov	r0, r5
 80046ca:	47b8      	blx	r7
 80046cc:	3001      	adds	r0, #1
 80046ce:	f43f af21 	beq.w	8004514 <_printf_float+0x9c>
 80046d2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	d102      	bne.n	80046e0 <_printf_float+0x268>
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	07d9      	lsls	r1, r3, #31
 80046de:	d5d8      	bpl.n	8004692 <_printf_float+0x21a>
 80046e0:	4653      	mov	r3, sl
 80046e2:	465a      	mov	r2, fp
 80046e4:	4631      	mov	r1, r6
 80046e6:	4628      	mov	r0, r5
 80046e8:	47b8      	blx	r7
 80046ea:	3001      	adds	r0, #1
 80046ec:	f43f af12 	beq.w	8004514 <_printf_float+0x9c>
 80046f0:	f04f 0900 	mov.w	r9, #0
 80046f4:	f104 0a1a 	add.w	sl, r4, #26
 80046f8:	9b07      	ldr	r3, [sp, #28]
 80046fa:	425b      	negs	r3, r3
 80046fc:	454b      	cmp	r3, r9
 80046fe:	dc01      	bgt.n	8004704 <_printf_float+0x28c>
 8004700:	9b08      	ldr	r3, [sp, #32]
 8004702:	e795      	b.n	8004630 <_printf_float+0x1b8>
 8004704:	2301      	movs	r3, #1
 8004706:	4652      	mov	r2, sl
 8004708:	4631      	mov	r1, r6
 800470a:	4628      	mov	r0, r5
 800470c:	47b8      	blx	r7
 800470e:	3001      	adds	r0, #1
 8004710:	f43f af00 	beq.w	8004514 <_printf_float+0x9c>
 8004714:	f109 0901 	add.w	r9, r9, #1
 8004718:	e7ee      	b.n	80046f8 <_printf_float+0x280>
 800471a:	bf00      	nop
 800471c:	f3af 8000 	nop.w
 8004720:	ffffffff 	.word	0xffffffff
 8004724:	7fefffff 	.word	0x7fefffff
 8004728:	080088b1 	.word	0x080088b1
 800472c:	080088b5 	.word	0x080088b5
 8004730:	080088bd 	.word	0x080088bd
 8004734:	080088b9 	.word	0x080088b9
 8004738:	080088c1 	.word	0x080088c1
 800473c:	9a08      	ldr	r2, [sp, #32]
 800473e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004740:	429a      	cmp	r2, r3
 8004742:	bfa8      	it	ge
 8004744:	461a      	movge	r2, r3
 8004746:	2a00      	cmp	r2, #0
 8004748:	4691      	mov	r9, r2
 800474a:	dc38      	bgt.n	80047be <_printf_float+0x346>
 800474c:	2300      	movs	r3, #0
 800474e:	9305      	str	r3, [sp, #20]
 8004750:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004754:	f104 021a 	add.w	r2, r4, #26
 8004758:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800475a:	9905      	ldr	r1, [sp, #20]
 800475c:	9304      	str	r3, [sp, #16]
 800475e:	eba3 0309 	sub.w	r3, r3, r9
 8004762:	428b      	cmp	r3, r1
 8004764:	dc33      	bgt.n	80047ce <_printf_float+0x356>
 8004766:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800476a:	429a      	cmp	r2, r3
 800476c:	db3c      	blt.n	80047e8 <_printf_float+0x370>
 800476e:	6823      	ldr	r3, [r4, #0]
 8004770:	07da      	lsls	r2, r3, #31
 8004772:	d439      	bmi.n	80047e8 <_printf_float+0x370>
 8004774:	9b08      	ldr	r3, [sp, #32]
 8004776:	9a04      	ldr	r2, [sp, #16]
 8004778:	9907      	ldr	r1, [sp, #28]
 800477a:	1a9a      	subs	r2, r3, r2
 800477c:	eba3 0901 	sub.w	r9, r3, r1
 8004780:	4591      	cmp	r9, r2
 8004782:	bfa8      	it	ge
 8004784:	4691      	movge	r9, r2
 8004786:	f1b9 0f00 	cmp.w	r9, #0
 800478a:	dc35      	bgt.n	80047f8 <_printf_float+0x380>
 800478c:	f04f 0800 	mov.w	r8, #0
 8004790:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004794:	f104 0a1a 	add.w	sl, r4, #26
 8004798:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800479c:	1a9b      	subs	r3, r3, r2
 800479e:	eba3 0309 	sub.w	r3, r3, r9
 80047a2:	4543      	cmp	r3, r8
 80047a4:	f77f af75 	ble.w	8004692 <_printf_float+0x21a>
 80047a8:	2301      	movs	r3, #1
 80047aa:	4652      	mov	r2, sl
 80047ac:	4631      	mov	r1, r6
 80047ae:	4628      	mov	r0, r5
 80047b0:	47b8      	blx	r7
 80047b2:	3001      	adds	r0, #1
 80047b4:	f43f aeae 	beq.w	8004514 <_printf_float+0x9c>
 80047b8:	f108 0801 	add.w	r8, r8, #1
 80047bc:	e7ec      	b.n	8004798 <_printf_float+0x320>
 80047be:	4613      	mov	r3, r2
 80047c0:	4631      	mov	r1, r6
 80047c2:	4642      	mov	r2, r8
 80047c4:	4628      	mov	r0, r5
 80047c6:	47b8      	blx	r7
 80047c8:	3001      	adds	r0, #1
 80047ca:	d1bf      	bne.n	800474c <_printf_float+0x2d4>
 80047cc:	e6a2      	b.n	8004514 <_printf_float+0x9c>
 80047ce:	2301      	movs	r3, #1
 80047d0:	4631      	mov	r1, r6
 80047d2:	4628      	mov	r0, r5
 80047d4:	9204      	str	r2, [sp, #16]
 80047d6:	47b8      	blx	r7
 80047d8:	3001      	adds	r0, #1
 80047da:	f43f ae9b 	beq.w	8004514 <_printf_float+0x9c>
 80047de:	9b05      	ldr	r3, [sp, #20]
 80047e0:	9a04      	ldr	r2, [sp, #16]
 80047e2:	3301      	adds	r3, #1
 80047e4:	9305      	str	r3, [sp, #20]
 80047e6:	e7b7      	b.n	8004758 <_printf_float+0x2e0>
 80047e8:	4653      	mov	r3, sl
 80047ea:	465a      	mov	r2, fp
 80047ec:	4631      	mov	r1, r6
 80047ee:	4628      	mov	r0, r5
 80047f0:	47b8      	blx	r7
 80047f2:	3001      	adds	r0, #1
 80047f4:	d1be      	bne.n	8004774 <_printf_float+0x2fc>
 80047f6:	e68d      	b.n	8004514 <_printf_float+0x9c>
 80047f8:	9a04      	ldr	r2, [sp, #16]
 80047fa:	464b      	mov	r3, r9
 80047fc:	4442      	add	r2, r8
 80047fe:	4631      	mov	r1, r6
 8004800:	4628      	mov	r0, r5
 8004802:	47b8      	blx	r7
 8004804:	3001      	adds	r0, #1
 8004806:	d1c1      	bne.n	800478c <_printf_float+0x314>
 8004808:	e684      	b.n	8004514 <_printf_float+0x9c>
 800480a:	9a08      	ldr	r2, [sp, #32]
 800480c:	2a01      	cmp	r2, #1
 800480e:	dc01      	bgt.n	8004814 <_printf_float+0x39c>
 8004810:	07db      	lsls	r3, r3, #31
 8004812:	d537      	bpl.n	8004884 <_printf_float+0x40c>
 8004814:	2301      	movs	r3, #1
 8004816:	4642      	mov	r2, r8
 8004818:	4631      	mov	r1, r6
 800481a:	4628      	mov	r0, r5
 800481c:	47b8      	blx	r7
 800481e:	3001      	adds	r0, #1
 8004820:	f43f ae78 	beq.w	8004514 <_printf_float+0x9c>
 8004824:	4653      	mov	r3, sl
 8004826:	465a      	mov	r2, fp
 8004828:	4631      	mov	r1, r6
 800482a:	4628      	mov	r0, r5
 800482c:	47b8      	blx	r7
 800482e:	3001      	adds	r0, #1
 8004830:	f43f ae70 	beq.w	8004514 <_printf_float+0x9c>
 8004834:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004838:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800483c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004840:	d01b      	beq.n	800487a <_printf_float+0x402>
 8004842:	9b08      	ldr	r3, [sp, #32]
 8004844:	f108 0201 	add.w	r2, r8, #1
 8004848:	3b01      	subs	r3, #1
 800484a:	4631      	mov	r1, r6
 800484c:	4628      	mov	r0, r5
 800484e:	47b8      	blx	r7
 8004850:	3001      	adds	r0, #1
 8004852:	d10e      	bne.n	8004872 <_printf_float+0x3fa>
 8004854:	e65e      	b.n	8004514 <_printf_float+0x9c>
 8004856:	2301      	movs	r3, #1
 8004858:	464a      	mov	r2, r9
 800485a:	4631      	mov	r1, r6
 800485c:	4628      	mov	r0, r5
 800485e:	47b8      	blx	r7
 8004860:	3001      	adds	r0, #1
 8004862:	f43f ae57 	beq.w	8004514 <_printf_float+0x9c>
 8004866:	f108 0801 	add.w	r8, r8, #1
 800486a:	9b08      	ldr	r3, [sp, #32]
 800486c:	3b01      	subs	r3, #1
 800486e:	4543      	cmp	r3, r8
 8004870:	dcf1      	bgt.n	8004856 <_printf_float+0x3de>
 8004872:	9b04      	ldr	r3, [sp, #16]
 8004874:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004878:	e6db      	b.n	8004632 <_printf_float+0x1ba>
 800487a:	f04f 0800 	mov.w	r8, #0
 800487e:	f104 091a 	add.w	r9, r4, #26
 8004882:	e7f2      	b.n	800486a <_printf_float+0x3f2>
 8004884:	2301      	movs	r3, #1
 8004886:	4642      	mov	r2, r8
 8004888:	e7df      	b.n	800484a <_printf_float+0x3d2>
 800488a:	2301      	movs	r3, #1
 800488c:	464a      	mov	r2, r9
 800488e:	4631      	mov	r1, r6
 8004890:	4628      	mov	r0, r5
 8004892:	47b8      	blx	r7
 8004894:	3001      	adds	r0, #1
 8004896:	f43f ae3d 	beq.w	8004514 <_printf_float+0x9c>
 800489a:	f108 0801 	add.w	r8, r8, #1
 800489e:	68e3      	ldr	r3, [r4, #12]
 80048a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80048a2:	1a5b      	subs	r3, r3, r1
 80048a4:	4543      	cmp	r3, r8
 80048a6:	dcf0      	bgt.n	800488a <_printf_float+0x412>
 80048a8:	e6f7      	b.n	800469a <_printf_float+0x222>
 80048aa:	f04f 0800 	mov.w	r8, #0
 80048ae:	f104 0919 	add.w	r9, r4, #25
 80048b2:	e7f4      	b.n	800489e <_printf_float+0x426>

080048b4 <_printf_common>:
 80048b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048b8:	4616      	mov	r6, r2
 80048ba:	4699      	mov	r9, r3
 80048bc:	688a      	ldr	r2, [r1, #8]
 80048be:	690b      	ldr	r3, [r1, #16]
 80048c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048c4:	4293      	cmp	r3, r2
 80048c6:	bfb8      	it	lt
 80048c8:	4613      	movlt	r3, r2
 80048ca:	6033      	str	r3, [r6, #0]
 80048cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048d0:	4607      	mov	r7, r0
 80048d2:	460c      	mov	r4, r1
 80048d4:	b10a      	cbz	r2, 80048da <_printf_common+0x26>
 80048d6:	3301      	adds	r3, #1
 80048d8:	6033      	str	r3, [r6, #0]
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	0699      	lsls	r1, r3, #26
 80048de:	bf42      	ittt	mi
 80048e0:	6833      	ldrmi	r3, [r6, #0]
 80048e2:	3302      	addmi	r3, #2
 80048e4:	6033      	strmi	r3, [r6, #0]
 80048e6:	6825      	ldr	r5, [r4, #0]
 80048e8:	f015 0506 	ands.w	r5, r5, #6
 80048ec:	d106      	bne.n	80048fc <_printf_common+0x48>
 80048ee:	f104 0a19 	add.w	sl, r4, #25
 80048f2:	68e3      	ldr	r3, [r4, #12]
 80048f4:	6832      	ldr	r2, [r6, #0]
 80048f6:	1a9b      	subs	r3, r3, r2
 80048f8:	42ab      	cmp	r3, r5
 80048fa:	dc26      	bgt.n	800494a <_printf_common+0x96>
 80048fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004900:	1e13      	subs	r3, r2, #0
 8004902:	6822      	ldr	r2, [r4, #0]
 8004904:	bf18      	it	ne
 8004906:	2301      	movne	r3, #1
 8004908:	0692      	lsls	r2, r2, #26
 800490a:	d42b      	bmi.n	8004964 <_printf_common+0xb0>
 800490c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004910:	4649      	mov	r1, r9
 8004912:	4638      	mov	r0, r7
 8004914:	47c0      	blx	r8
 8004916:	3001      	adds	r0, #1
 8004918:	d01e      	beq.n	8004958 <_printf_common+0xa4>
 800491a:	6823      	ldr	r3, [r4, #0]
 800491c:	68e5      	ldr	r5, [r4, #12]
 800491e:	6832      	ldr	r2, [r6, #0]
 8004920:	f003 0306 	and.w	r3, r3, #6
 8004924:	2b04      	cmp	r3, #4
 8004926:	bf08      	it	eq
 8004928:	1aad      	subeq	r5, r5, r2
 800492a:	68a3      	ldr	r3, [r4, #8]
 800492c:	6922      	ldr	r2, [r4, #16]
 800492e:	bf0c      	ite	eq
 8004930:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004934:	2500      	movne	r5, #0
 8004936:	4293      	cmp	r3, r2
 8004938:	bfc4      	itt	gt
 800493a:	1a9b      	subgt	r3, r3, r2
 800493c:	18ed      	addgt	r5, r5, r3
 800493e:	2600      	movs	r6, #0
 8004940:	341a      	adds	r4, #26
 8004942:	42b5      	cmp	r5, r6
 8004944:	d11a      	bne.n	800497c <_printf_common+0xc8>
 8004946:	2000      	movs	r0, #0
 8004948:	e008      	b.n	800495c <_printf_common+0xa8>
 800494a:	2301      	movs	r3, #1
 800494c:	4652      	mov	r2, sl
 800494e:	4649      	mov	r1, r9
 8004950:	4638      	mov	r0, r7
 8004952:	47c0      	blx	r8
 8004954:	3001      	adds	r0, #1
 8004956:	d103      	bne.n	8004960 <_printf_common+0xac>
 8004958:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800495c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004960:	3501      	adds	r5, #1
 8004962:	e7c6      	b.n	80048f2 <_printf_common+0x3e>
 8004964:	18e1      	adds	r1, r4, r3
 8004966:	1c5a      	adds	r2, r3, #1
 8004968:	2030      	movs	r0, #48	; 0x30
 800496a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800496e:	4422      	add	r2, r4
 8004970:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004974:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004978:	3302      	adds	r3, #2
 800497a:	e7c7      	b.n	800490c <_printf_common+0x58>
 800497c:	2301      	movs	r3, #1
 800497e:	4622      	mov	r2, r4
 8004980:	4649      	mov	r1, r9
 8004982:	4638      	mov	r0, r7
 8004984:	47c0      	blx	r8
 8004986:	3001      	adds	r0, #1
 8004988:	d0e6      	beq.n	8004958 <_printf_common+0xa4>
 800498a:	3601      	adds	r6, #1
 800498c:	e7d9      	b.n	8004942 <_printf_common+0x8e>
	...

08004990 <_printf_i>:
 8004990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004994:	7e0f      	ldrb	r7, [r1, #24]
 8004996:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004998:	2f78      	cmp	r7, #120	; 0x78
 800499a:	4691      	mov	r9, r2
 800499c:	4680      	mov	r8, r0
 800499e:	460c      	mov	r4, r1
 80049a0:	469a      	mov	sl, r3
 80049a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80049a6:	d807      	bhi.n	80049b8 <_printf_i+0x28>
 80049a8:	2f62      	cmp	r7, #98	; 0x62
 80049aa:	d80a      	bhi.n	80049c2 <_printf_i+0x32>
 80049ac:	2f00      	cmp	r7, #0
 80049ae:	f000 80d8 	beq.w	8004b62 <_printf_i+0x1d2>
 80049b2:	2f58      	cmp	r7, #88	; 0x58
 80049b4:	f000 80a3 	beq.w	8004afe <_printf_i+0x16e>
 80049b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049c0:	e03a      	b.n	8004a38 <_printf_i+0xa8>
 80049c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049c6:	2b15      	cmp	r3, #21
 80049c8:	d8f6      	bhi.n	80049b8 <_printf_i+0x28>
 80049ca:	a101      	add	r1, pc, #4	; (adr r1, 80049d0 <_printf_i+0x40>)
 80049cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049d0:	08004a29 	.word	0x08004a29
 80049d4:	08004a3d 	.word	0x08004a3d
 80049d8:	080049b9 	.word	0x080049b9
 80049dc:	080049b9 	.word	0x080049b9
 80049e0:	080049b9 	.word	0x080049b9
 80049e4:	080049b9 	.word	0x080049b9
 80049e8:	08004a3d 	.word	0x08004a3d
 80049ec:	080049b9 	.word	0x080049b9
 80049f0:	080049b9 	.word	0x080049b9
 80049f4:	080049b9 	.word	0x080049b9
 80049f8:	080049b9 	.word	0x080049b9
 80049fc:	08004b49 	.word	0x08004b49
 8004a00:	08004a6d 	.word	0x08004a6d
 8004a04:	08004b2b 	.word	0x08004b2b
 8004a08:	080049b9 	.word	0x080049b9
 8004a0c:	080049b9 	.word	0x080049b9
 8004a10:	08004b6b 	.word	0x08004b6b
 8004a14:	080049b9 	.word	0x080049b9
 8004a18:	08004a6d 	.word	0x08004a6d
 8004a1c:	080049b9 	.word	0x080049b9
 8004a20:	080049b9 	.word	0x080049b9
 8004a24:	08004b33 	.word	0x08004b33
 8004a28:	682b      	ldr	r3, [r5, #0]
 8004a2a:	1d1a      	adds	r2, r3, #4
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	602a      	str	r2, [r5, #0]
 8004a30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e0a3      	b.n	8004b84 <_printf_i+0x1f4>
 8004a3c:	6820      	ldr	r0, [r4, #0]
 8004a3e:	6829      	ldr	r1, [r5, #0]
 8004a40:	0606      	lsls	r6, r0, #24
 8004a42:	f101 0304 	add.w	r3, r1, #4
 8004a46:	d50a      	bpl.n	8004a5e <_printf_i+0xce>
 8004a48:	680e      	ldr	r6, [r1, #0]
 8004a4a:	602b      	str	r3, [r5, #0]
 8004a4c:	2e00      	cmp	r6, #0
 8004a4e:	da03      	bge.n	8004a58 <_printf_i+0xc8>
 8004a50:	232d      	movs	r3, #45	; 0x2d
 8004a52:	4276      	negs	r6, r6
 8004a54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a58:	485e      	ldr	r0, [pc, #376]	; (8004bd4 <_printf_i+0x244>)
 8004a5a:	230a      	movs	r3, #10
 8004a5c:	e019      	b.n	8004a92 <_printf_i+0x102>
 8004a5e:	680e      	ldr	r6, [r1, #0]
 8004a60:	602b      	str	r3, [r5, #0]
 8004a62:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a66:	bf18      	it	ne
 8004a68:	b236      	sxthne	r6, r6
 8004a6a:	e7ef      	b.n	8004a4c <_printf_i+0xbc>
 8004a6c:	682b      	ldr	r3, [r5, #0]
 8004a6e:	6820      	ldr	r0, [r4, #0]
 8004a70:	1d19      	adds	r1, r3, #4
 8004a72:	6029      	str	r1, [r5, #0]
 8004a74:	0601      	lsls	r1, r0, #24
 8004a76:	d501      	bpl.n	8004a7c <_printf_i+0xec>
 8004a78:	681e      	ldr	r6, [r3, #0]
 8004a7a:	e002      	b.n	8004a82 <_printf_i+0xf2>
 8004a7c:	0646      	lsls	r6, r0, #25
 8004a7e:	d5fb      	bpl.n	8004a78 <_printf_i+0xe8>
 8004a80:	881e      	ldrh	r6, [r3, #0]
 8004a82:	4854      	ldr	r0, [pc, #336]	; (8004bd4 <_printf_i+0x244>)
 8004a84:	2f6f      	cmp	r7, #111	; 0x6f
 8004a86:	bf0c      	ite	eq
 8004a88:	2308      	moveq	r3, #8
 8004a8a:	230a      	movne	r3, #10
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a92:	6865      	ldr	r5, [r4, #4]
 8004a94:	60a5      	str	r5, [r4, #8]
 8004a96:	2d00      	cmp	r5, #0
 8004a98:	bfa2      	ittt	ge
 8004a9a:	6821      	ldrge	r1, [r4, #0]
 8004a9c:	f021 0104 	bicge.w	r1, r1, #4
 8004aa0:	6021      	strge	r1, [r4, #0]
 8004aa2:	b90e      	cbnz	r6, 8004aa8 <_printf_i+0x118>
 8004aa4:	2d00      	cmp	r5, #0
 8004aa6:	d04d      	beq.n	8004b44 <_printf_i+0x1b4>
 8004aa8:	4615      	mov	r5, r2
 8004aaa:	fbb6 f1f3 	udiv	r1, r6, r3
 8004aae:	fb03 6711 	mls	r7, r3, r1, r6
 8004ab2:	5dc7      	ldrb	r7, [r0, r7]
 8004ab4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ab8:	4637      	mov	r7, r6
 8004aba:	42bb      	cmp	r3, r7
 8004abc:	460e      	mov	r6, r1
 8004abe:	d9f4      	bls.n	8004aaa <_printf_i+0x11a>
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	d10b      	bne.n	8004adc <_printf_i+0x14c>
 8004ac4:	6823      	ldr	r3, [r4, #0]
 8004ac6:	07de      	lsls	r6, r3, #31
 8004ac8:	d508      	bpl.n	8004adc <_printf_i+0x14c>
 8004aca:	6923      	ldr	r3, [r4, #16]
 8004acc:	6861      	ldr	r1, [r4, #4]
 8004ace:	4299      	cmp	r1, r3
 8004ad0:	bfde      	ittt	le
 8004ad2:	2330      	movle	r3, #48	; 0x30
 8004ad4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ad8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004adc:	1b52      	subs	r2, r2, r5
 8004ade:	6122      	str	r2, [r4, #16]
 8004ae0:	f8cd a000 	str.w	sl, [sp]
 8004ae4:	464b      	mov	r3, r9
 8004ae6:	aa03      	add	r2, sp, #12
 8004ae8:	4621      	mov	r1, r4
 8004aea:	4640      	mov	r0, r8
 8004aec:	f7ff fee2 	bl	80048b4 <_printf_common>
 8004af0:	3001      	adds	r0, #1
 8004af2:	d14c      	bne.n	8004b8e <_printf_i+0x1fe>
 8004af4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004af8:	b004      	add	sp, #16
 8004afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004afe:	4835      	ldr	r0, [pc, #212]	; (8004bd4 <_printf_i+0x244>)
 8004b00:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004b04:	6829      	ldr	r1, [r5, #0]
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	f851 6b04 	ldr.w	r6, [r1], #4
 8004b0c:	6029      	str	r1, [r5, #0]
 8004b0e:	061d      	lsls	r5, r3, #24
 8004b10:	d514      	bpl.n	8004b3c <_printf_i+0x1ac>
 8004b12:	07df      	lsls	r7, r3, #31
 8004b14:	bf44      	itt	mi
 8004b16:	f043 0320 	orrmi.w	r3, r3, #32
 8004b1a:	6023      	strmi	r3, [r4, #0]
 8004b1c:	b91e      	cbnz	r6, 8004b26 <_printf_i+0x196>
 8004b1e:	6823      	ldr	r3, [r4, #0]
 8004b20:	f023 0320 	bic.w	r3, r3, #32
 8004b24:	6023      	str	r3, [r4, #0]
 8004b26:	2310      	movs	r3, #16
 8004b28:	e7b0      	b.n	8004a8c <_printf_i+0xfc>
 8004b2a:	6823      	ldr	r3, [r4, #0]
 8004b2c:	f043 0320 	orr.w	r3, r3, #32
 8004b30:	6023      	str	r3, [r4, #0]
 8004b32:	2378      	movs	r3, #120	; 0x78
 8004b34:	4828      	ldr	r0, [pc, #160]	; (8004bd8 <_printf_i+0x248>)
 8004b36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b3a:	e7e3      	b.n	8004b04 <_printf_i+0x174>
 8004b3c:	0659      	lsls	r1, r3, #25
 8004b3e:	bf48      	it	mi
 8004b40:	b2b6      	uxthmi	r6, r6
 8004b42:	e7e6      	b.n	8004b12 <_printf_i+0x182>
 8004b44:	4615      	mov	r5, r2
 8004b46:	e7bb      	b.n	8004ac0 <_printf_i+0x130>
 8004b48:	682b      	ldr	r3, [r5, #0]
 8004b4a:	6826      	ldr	r6, [r4, #0]
 8004b4c:	6961      	ldr	r1, [r4, #20]
 8004b4e:	1d18      	adds	r0, r3, #4
 8004b50:	6028      	str	r0, [r5, #0]
 8004b52:	0635      	lsls	r5, r6, #24
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	d501      	bpl.n	8004b5c <_printf_i+0x1cc>
 8004b58:	6019      	str	r1, [r3, #0]
 8004b5a:	e002      	b.n	8004b62 <_printf_i+0x1d2>
 8004b5c:	0670      	lsls	r0, r6, #25
 8004b5e:	d5fb      	bpl.n	8004b58 <_printf_i+0x1c8>
 8004b60:	8019      	strh	r1, [r3, #0]
 8004b62:	2300      	movs	r3, #0
 8004b64:	6123      	str	r3, [r4, #16]
 8004b66:	4615      	mov	r5, r2
 8004b68:	e7ba      	b.n	8004ae0 <_printf_i+0x150>
 8004b6a:	682b      	ldr	r3, [r5, #0]
 8004b6c:	1d1a      	adds	r2, r3, #4
 8004b6e:	602a      	str	r2, [r5, #0]
 8004b70:	681d      	ldr	r5, [r3, #0]
 8004b72:	6862      	ldr	r2, [r4, #4]
 8004b74:	2100      	movs	r1, #0
 8004b76:	4628      	mov	r0, r5
 8004b78:	f7fb fb6a 	bl	8000250 <memchr>
 8004b7c:	b108      	cbz	r0, 8004b82 <_printf_i+0x1f2>
 8004b7e:	1b40      	subs	r0, r0, r5
 8004b80:	6060      	str	r0, [r4, #4]
 8004b82:	6863      	ldr	r3, [r4, #4]
 8004b84:	6123      	str	r3, [r4, #16]
 8004b86:	2300      	movs	r3, #0
 8004b88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b8c:	e7a8      	b.n	8004ae0 <_printf_i+0x150>
 8004b8e:	6923      	ldr	r3, [r4, #16]
 8004b90:	462a      	mov	r2, r5
 8004b92:	4649      	mov	r1, r9
 8004b94:	4640      	mov	r0, r8
 8004b96:	47d0      	blx	sl
 8004b98:	3001      	adds	r0, #1
 8004b9a:	d0ab      	beq.n	8004af4 <_printf_i+0x164>
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	079b      	lsls	r3, r3, #30
 8004ba0:	d413      	bmi.n	8004bca <_printf_i+0x23a>
 8004ba2:	68e0      	ldr	r0, [r4, #12]
 8004ba4:	9b03      	ldr	r3, [sp, #12]
 8004ba6:	4298      	cmp	r0, r3
 8004ba8:	bfb8      	it	lt
 8004baa:	4618      	movlt	r0, r3
 8004bac:	e7a4      	b.n	8004af8 <_printf_i+0x168>
 8004bae:	2301      	movs	r3, #1
 8004bb0:	4632      	mov	r2, r6
 8004bb2:	4649      	mov	r1, r9
 8004bb4:	4640      	mov	r0, r8
 8004bb6:	47d0      	blx	sl
 8004bb8:	3001      	adds	r0, #1
 8004bba:	d09b      	beq.n	8004af4 <_printf_i+0x164>
 8004bbc:	3501      	adds	r5, #1
 8004bbe:	68e3      	ldr	r3, [r4, #12]
 8004bc0:	9903      	ldr	r1, [sp, #12]
 8004bc2:	1a5b      	subs	r3, r3, r1
 8004bc4:	42ab      	cmp	r3, r5
 8004bc6:	dcf2      	bgt.n	8004bae <_printf_i+0x21e>
 8004bc8:	e7eb      	b.n	8004ba2 <_printf_i+0x212>
 8004bca:	2500      	movs	r5, #0
 8004bcc:	f104 0619 	add.w	r6, r4, #25
 8004bd0:	e7f5      	b.n	8004bbe <_printf_i+0x22e>
 8004bd2:	bf00      	nop
 8004bd4:	080088c3 	.word	0x080088c3
 8004bd8:	080088d4 	.word	0x080088d4

08004bdc <_scanf_float>:
 8004bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be0:	b087      	sub	sp, #28
 8004be2:	4617      	mov	r7, r2
 8004be4:	9303      	str	r3, [sp, #12]
 8004be6:	688b      	ldr	r3, [r1, #8]
 8004be8:	1e5a      	subs	r2, r3, #1
 8004bea:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004bee:	bf83      	ittte	hi
 8004bf0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004bf4:	195b      	addhi	r3, r3, r5
 8004bf6:	9302      	strhi	r3, [sp, #8]
 8004bf8:	2300      	movls	r3, #0
 8004bfa:	bf86      	itte	hi
 8004bfc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004c00:	608b      	strhi	r3, [r1, #8]
 8004c02:	9302      	strls	r3, [sp, #8]
 8004c04:	680b      	ldr	r3, [r1, #0]
 8004c06:	468b      	mov	fp, r1
 8004c08:	2500      	movs	r5, #0
 8004c0a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004c0e:	f84b 3b1c 	str.w	r3, [fp], #28
 8004c12:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004c16:	4680      	mov	r8, r0
 8004c18:	460c      	mov	r4, r1
 8004c1a:	465e      	mov	r6, fp
 8004c1c:	46aa      	mov	sl, r5
 8004c1e:	46a9      	mov	r9, r5
 8004c20:	9501      	str	r5, [sp, #4]
 8004c22:	68a2      	ldr	r2, [r4, #8]
 8004c24:	b152      	cbz	r2, 8004c3c <_scanf_float+0x60>
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	2b4e      	cmp	r3, #78	; 0x4e
 8004c2c:	d864      	bhi.n	8004cf8 <_scanf_float+0x11c>
 8004c2e:	2b40      	cmp	r3, #64	; 0x40
 8004c30:	d83c      	bhi.n	8004cac <_scanf_float+0xd0>
 8004c32:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004c36:	b2c8      	uxtb	r0, r1
 8004c38:	280e      	cmp	r0, #14
 8004c3a:	d93a      	bls.n	8004cb2 <_scanf_float+0xd6>
 8004c3c:	f1b9 0f00 	cmp.w	r9, #0
 8004c40:	d003      	beq.n	8004c4a <_scanf_float+0x6e>
 8004c42:	6823      	ldr	r3, [r4, #0]
 8004c44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c48:	6023      	str	r3, [r4, #0]
 8004c4a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004c4e:	f1ba 0f01 	cmp.w	sl, #1
 8004c52:	f200 8113 	bhi.w	8004e7c <_scanf_float+0x2a0>
 8004c56:	455e      	cmp	r6, fp
 8004c58:	f200 8105 	bhi.w	8004e66 <_scanf_float+0x28a>
 8004c5c:	2501      	movs	r5, #1
 8004c5e:	4628      	mov	r0, r5
 8004c60:	b007      	add	sp, #28
 8004c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c66:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004c6a:	2a0d      	cmp	r2, #13
 8004c6c:	d8e6      	bhi.n	8004c3c <_scanf_float+0x60>
 8004c6e:	a101      	add	r1, pc, #4	; (adr r1, 8004c74 <_scanf_float+0x98>)
 8004c70:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004c74:	08004db3 	.word	0x08004db3
 8004c78:	08004c3d 	.word	0x08004c3d
 8004c7c:	08004c3d 	.word	0x08004c3d
 8004c80:	08004c3d 	.word	0x08004c3d
 8004c84:	08004e13 	.word	0x08004e13
 8004c88:	08004deb 	.word	0x08004deb
 8004c8c:	08004c3d 	.word	0x08004c3d
 8004c90:	08004c3d 	.word	0x08004c3d
 8004c94:	08004dc1 	.word	0x08004dc1
 8004c98:	08004c3d 	.word	0x08004c3d
 8004c9c:	08004c3d 	.word	0x08004c3d
 8004ca0:	08004c3d 	.word	0x08004c3d
 8004ca4:	08004c3d 	.word	0x08004c3d
 8004ca8:	08004d79 	.word	0x08004d79
 8004cac:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004cb0:	e7db      	b.n	8004c6a <_scanf_float+0x8e>
 8004cb2:	290e      	cmp	r1, #14
 8004cb4:	d8c2      	bhi.n	8004c3c <_scanf_float+0x60>
 8004cb6:	a001      	add	r0, pc, #4	; (adr r0, 8004cbc <_scanf_float+0xe0>)
 8004cb8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004cbc:	08004d6b 	.word	0x08004d6b
 8004cc0:	08004c3d 	.word	0x08004c3d
 8004cc4:	08004d6b 	.word	0x08004d6b
 8004cc8:	08004dff 	.word	0x08004dff
 8004ccc:	08004c3d 	.word	0x08004c3d
 8004cd0:	08004d19 	.word	0x08004d19
 8004cd4:	08004d55 	.word	0x08004d55
 8004cd8:	08004d55 	.word	0x08004d55
 8004cdc:	08004d55 	.word	0x08004d55
 8004ce0:	08004d55 	.word	0x08004d55
 8004ce4:	08004d55 	.word	0x08004d55
 8004ce8:	08004d55 	.word	0x08004d55
 8004cec:	08004d55 	.word	0x08004d55
 8004cf0:	08004d55 	.word	0x08004d55
 8004cf4:	08004d55 	.word	0x08004d55
 8004cf8:	2b6e      	cmp	r3, #110	; 0x6e
 8004cfa:	d809      	bhi.n	8004d10 <_scanf_float+0x134>
 8004cfc:	2b60      	cmp	r3, #96	; 0x60
 8004cfe:	d8b2      	bhi.n	8004c66 <_scanf_float+0x8a>
 8004d00:	2b54      	cmp	r3, #84	; 0x54
 8004d02:	d077      	beq.n	8004df4 <_scanf_float+0x218>
 8004d04:	2b59      	cmp	r3, #89	; 0x59
 8004d06:	d199      	bne.n	8004c3c <_scanf_float+0x60>
 8004d08:	2d07      	cmp	r5, #7
 8004d0a:	d197      	bne.n	8004c3c <_scanf_float+0x60>
 8004d0c:	2508      	movs	r5, #8
 8004d0e:	e029      	b.n	8004d64 <_scanf_float+0x188>
 8004d10:	2b74      	cmp	r3, #116	; 0x74
 8004d12:	d06f      	beq.n	8004df4 <_scanf_float+0x218>
 8004d14:	2b79      	cmp	r3, #121	; 0x79
 8004d16:	e7f6      	b.n	8004d06 <_scanf_float+0x12a>
 8004d18:	6821      	ldr	r1, [r4, #0]
 8004d1a:	05c8      	lsls	r0, r1, #23
 8004d1c:	d51a      	bpl.n	8004d54 <_scanf_float+0x178>
 8004d1e:	9b02      	ldr	r3, [sp, #8]
 8004d20:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004d24:	6021      	str	r1, [r4, #0]
 8004d26:	f109 0901 	add.w	r9, r9, #1
 8004d2a:	b11b      	cbz	r3, 8004d34 <_scanf_float+0x158>
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	3201      	adds	r2, #1
 8004d30:	9302      	str	r3, [sp, #8]
 8004d32:	60a2      	str	r2, [r4, #8]
 8004d34:	68a3      	ldr	r3, [r4, #8]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	60a3      	str	r3, [r4, #8]
 8004d3a:	6923      	ldr	r3, [r4, #16]
 8004d3c:	3301      	adds	r3, #1
 8004d3e:	6123      	str	r3, [r4, #16]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	607b      	str	r3, [r7, #4]
 8004d48:	f340 8084 	ble.w	8004e54 <_scanf_float+0x278>
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	603b      	str	r3, [r7, #0]
 8004d52:	e766      	b.n	8004c22 <_scanf_float+0x46>
 8004d54:	eb1a 0f05 	cmn.w	sl, r5
 8004d58:	f47f af70 	bne.w	8004c3c <_scanf_float+0x60>
 8004d5c:	6822      	ldr	r2, [r4, #0]
 8004d5e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004d62:	6022      	str	r2, [r4, #0]
 8004d64:	f806 3b01 	strb.w	r3, [r6], #1
 8004d68:	e7e4      	b.n	8004d34 <_scanf_float+0x158>
 8004d6a:	6822      	ldr	r2, [r4, #0]
 8004d6c:	0610      	lsls	r0, r2, #24
 8004d6e:	f57f af65 	bpl.w	8004c3c <_scanf_float+0x60>
 8004d72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d76:	e7f4      	b.n	8004d62 <_scanf_float+0x186>
 8004d78:	f1ba 0f00 	cmp.w	sl, #0
 8004d7c:	d10e      	bne.n	8004d9c <_scanf_float+0x1c0>
 8004d7e:	f1b9 0f00 	cmp.w	r9, #0
 8004d82:	d10e      	bne.n	8004da2 <_scanf_float+0x1c6>
 8004d84:	6822      	ldr	r2, [r4, #0]
 8004d86:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004d8a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004d8e:	d108      	bne.n	8004da2 <_scanf_float+0x1c6>
 8004d90:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004d94:	6022      	str	r2, [r4, #0]
 8004d96:	f04f 0a01 	mov.w	sl, #1
 8004d9a:	e7e3      	b.n	8004d64 <_scanf_float+0x188>
 8004d9c:	f1ba 0f02 	cmp.w	sl, #2
 8004da0:	d055      	beq.n	8004e4e <_scanf_float+0x272>
 8004da2:	2d01      	cmp	r5, #1
 8004da4:	d002      	beq.n	8004dac <_scanf_float+0x1d0>
 8004da6:	2d04      	cmp	r5, #4
 8004da8:	f47f af48 	bne.w	8004c3c <_scanf_float+0x60>
 8004dac:	3501      	adds	r5, #1
 8004dae:	b2ed      	uxtb	r5, r5
 8004db0:	e7d8      	b.n	8004d64 <_scanf_float+0x188>
 8004db2:	f1ba 0f01 	cmp.w	sl, #1
 8004db6:	f47f af41 	bne.w	8004c3c <_scanf_float+0x60>
 8004dba:	f04f 0a02 	mov.w	sl, #2
 8004dbe:	e7d1      	b.n	8004d64 <_scanf_float+0x188>
 8004dc0:	b97d      	cbnz	r5, 8004de2 <_scanf_float+0x206>
 8004dc2:	f1b9 0f00 	cmp.w	r9, #0
 8004dc6:	f47f af3c 	bne.w	8004c42 <_scanf_float+0x66>
 8004dca:	6822      	ldr	r2, [r4, #0]
 8004dcc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004dd0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004dd4:	f47f af39 	bne.w	8004c4a <_scanf_float+0x6e>
 8004dd8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004ddc:	6022      	str	r2, [r4, #0]
 8004dde:	2501      	movs	r5, #1
 8004de0:	e7c0      	b.n	8004d64 <_scanf_float+0x188>
 8004de2:	2d03      	cmp	r5, #3
 8004de4:	d0e2      	beq.n	8004dac <_scanf_float+0x1d0>
 8004de6:	2d05      	cmp	r5, #5
 8004de8:	e7de      	b.n	8004da8 <_scanf_float+0x1cc>
 8004dea:	2d02      	cmp	r5, #2
 8004dec:	f47f af26 	bne.w	8004c3c <_scanf_float+0x60>
 8004df0:	2503      	movs	r5, #3
 8004df2:	e7b7      	b.n	8004d64 <_scanf_float+0x188>
 8004df4:	2d06      	cmp	r5, #6
 8004df6:	f47f af21 	bne.w	8004c3c <_scanf_float+0x60>
 8004dfa:	2507      	movs	r5, #7
 8004dfc:	e7b2      	b.n	8004d64 <_scanf_float+0x188>
 8004dfe:	6822      	ldr	r2, [r4, #0]
 8004e00:	0591      	lsls	r1, r2, #22
 8004e02:	f57f af1b 	bpl.w	8004c3c <_scanf_float+0x60>
 8004e06:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004e0a:	6022      	str	r2, [r4, #0]
 8004e0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004e10:	e7a8      	b.n	8004d64 <_scanf_float+0x188>
 8004e12:	6822      	ldr	r2, [r4, #0]
 8004e14:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004e18:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004e1c:	d006      	beq.n	8004e2c <_scanf_float+0x250>
 8004e1e:	0550      	lsls	r0, r2, #21
 8004e20:	f57f af0c 	bpl.w	8004c3c <_scanf_float+0x60>
 8004e24:	f1b9 0f00 	cmp.w	r9, #0
 8004e28:	f43f af0f 	beq.w	8004c4a <_scanf_float+0x6e>
 8004e2c:	0591      	lsls	r1, r2, #22
 8004e2e:	bf58      	it	pl
 8004e30:	9901      	ldrpl	r1, [sp, #4]
 8004e32:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e36:	bf58      	it	pl
 8004e38:	eba9 0101 	subpl.w	r1, r9, r1
 8004e3c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004e40:	bf58      	it	pl
 8004e42:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004e46:	6022      	str	r2, [r4, #0]
 8004e48:	f04f 0900 	mov.w	r9, #0
 8004e4c:	e78a      	b.n	8004d64 <_scanf_float+0x188>
 8004e4e:	f04f 0a03 	mov.w	sl, #3
 8004e52:	e787      	b.n	8004d64 <_scanf_float+0x188>
 8004e54:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004e58:	4639      	mov	r1, r7
 8004e5a:	4640      	mov	r0, r8
 8004e5c:	4798      	blx	r3
 8004e5e:	2800      	cmp	r0, #0
 8004e60:	f43f aedf 	beq.w	8004c22 <_scanf_float+0x46>
 8004e64:	e6ea      	b.n	8004c3c <_scanf_float+0x60>
 8004e66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e6e:	463a      	mov	r2, r7
 8004e70:	4640      	mov	r0, r8
 8004e72:	4798      	blx	r3
 8004e74:	6923      	ldr	r3, [r4, #16]
 8004e76:	3b01      	subs	r3, #1
 8004e78:	6123      	str	r3, [r4, #16]
 8004e7a:	e6ec      	b.n	8004c56 <_scanf_float+0x7a>
 8004e7c:	1e6b      	subs	r3, r5, #1
 8004e7e:	2b06      	cmp	r3, #6
 8004e80:	d825      	bhi.n	8004ece <_scanf_float+0x2f2>
 8004e82:	2d02      	cmp	r5, #2
 8004e84:	d836      	bhi.n	8004ef4 <_scanf_float+0x318>
 8004e86:	455e      	cmp	r6, fp
 8004e88:	f67f aee8 	bls.w	8004c5c <_scanf_float+0x80>
 8004e8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e90:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e94:	463a      	mov	r2, r7
 8004e96:	4640      	mov	r0, r8
 8004e98:	4798      	blx	r3
 8004e9a:	6923      	ldr	r3, [r4, #16]
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	6123      	str	r3, [r4, #16]
 8004ea0:	e7f1      	b.n	8004e86 <_scanf_float+0x2aa>
 8004ea2:	9802      	ldr	r0, [sp, #8]
 8004ea4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ea8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004eac:	9002      	str	r0, [sp, #8]
 8004eae:	463a      	mov	r2, r7
 8004eb0:	4640      	mov	r0, r8
 8004eb2:	4798      	blx	r3
 8004eb4:	6923      	ldr	r3, [r4, #16]
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	6123      	str	r3, [r4, #16]
 8004eba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004ebe:	fa5f fa8a 	uxtb.w	sl, sl
 8004ec2:	f1ba 0f02 	cmp.w	sl, #2
 8004ec6:	d1ec      	bne.n	8004ea2 <_scanf_float+0x2c6>
 8004ec8:	3d03      	subs	r5, #3
 8004eca:	b2ed      	uxtb	r5, r5
 8004ecc:	1b76      	subs	r6, r6, r5
 8004ece:	6823      	ldr	r3, [r4, #0]
 8004ed0:	05da      	lsls	r2, r3, #23
 8004ed2:	d52f      	bpl.n	8004f34 <_scanf_float+0x358>
 8004ed4:	055b      	lsls	r3, r3, #21
 8004ed6:	d510      	bpl.n	8004efa <_scanf_float+0x31e>
 8004ed8:	455e      	cmp	r6, fp
 8004eda:	f67f aebf 	bls.w	8004c5c <_scanf_float+0x80>
 8004ede:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ee2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ee6:	463a      	mov	r2, r7
 8004ee8:	4640      	mov	r0, r8
 8004eea:	4798      	blx	r3
 8004eec:	6923      	ldr	r3, [r4, #16]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	6123      	str	r3, [r4, #16]
 8004ef2:	e7f1      	b.n	8004ed8 <_scanf_float+0x2fc>
 8004ef4:	46aa      	mov	sl, r5
 8004ef6:	9602      	str	r6, [sp, #8]
 8004ef8:	e7df      	b.n	8004eba <_scanf_float+0x2de>
 8004efa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004efe:	6923      	ldr	r3, [r4, #16]
 8004f00:	2965      	cmp	r1, #101	; 0x65
 8004f02:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004f06:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8004f0a:	6123      	str	r3, [r4, #16]
 8004f0c:	d00c      	beq.n	8004f28 <_scanf_float+0x34c>
 8004f0e:	2945      	cmp	r1, #69	; 0x45
 8004f10:	d00a      	beq.n	8004f28 <_scanf_float+0x34c>
 8004f12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f16:	463a      	mov	r2, r7
 8004f18:	4640      	mov	r0, r8
 8004f1a:	4798      	blx	r3
 8004f1c:	6923      	ldr	r3, [r4, #16]
 8004f1e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	1eb5      	subs	r5, r6, #2
 8004f26:	6123      	str	r3, [r4, #16]
 8004f28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f2c:	463a      	mov	r2, r7
 8004f2e:	4640      	mov	r0, r8
 8004f30:	4798      	blx	r3
 8004f32:	462e      	mov	r6, r5
 8004f34:	6825      	ldr	r5, [r4, #0]
 8004f36:	f015 0510 	ands.w	r5, r5, #16
 8004f3a:	d14e      	bne.n	8004fda <_scanf_float+0x3fe>
 8004f3c:	7035      	strb	r5, [r6, #0]
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f48:	d119      	bne.n	8004f7e <_scanf_float+0x3a2>
 8004f4a:	9b01      	ldr	r3, [sp, #4]
 8004f4c:	454b      	cmp	r3, r9
 8004f4e:	eba3 0209 	sub.w	r2, r3, r9
 8004f52:	d121      	bne.n	8004f98 <_scanf_float+0x3bc>
 8004f54:	2200      	movs	r2, #0
 8004f56:	4659      	mov	r1, fp
 8004f58:	4640      	mov	r0, r8
 8004f5a:	f000 fe6f 	bl	8005c3c <_strtod_r>
 8004f5e:	6822      	ldr	r2, [r4, #0]
 8004f60:	9b03      	ldr	r3, [sp, #12]
 8004f62:	f012 0f02 	tst.w	r2, #2
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	d021      	beq.n	8004fae <_scanf_float+0x3d2>
 8004f6a:	9903      	ldr	r1, [sp, #12]
 8004f6c:	1d1a      	adds	r2, r3, #4
 8004f6e:	600a      	str	r2, [r1, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	ed83 0b00 	vstr	d0, [r3]
 8004f76:	68e3      	ldr	r3, [r4, #12]
 8004f78:	3301      	adds	r3, #1
 8004f7a:	60e3      	str	r3, [r4, #12]
 8004f7c:	e66f      	b.n	8004c5e <_scanf_float+0x82>
 8004f7e:	9b04      	ldr	r3, [sp, #16]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d0e7      	beq.n	8004f54 <_scanf_float+0x378>
 8004f84:	9905      	ldr	r1, [sp, #20]
 8004f86:	230a      	movs	r3, #10
 8004f88:	462a      	mov	r2, r5
 8004f8a:	3101      	adds	r1, #1
 8004f8c:	4640      	mov	r0, r8
 8004f8e:	f000 fedd 	bl	8005d4c <_strtol_r>
 8004f92:	9b04      	ldr	r3, [sp, #16]
 8004f94:	9e05      	ldr	r6, [sp, #20]
 8004f96:	1ac2      	subs	r2, r0, r3
 8004f98:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004f9c:	429e      	cmp	r6, r3
 8004f9e:	bf28      	it	cs
 8004fa0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004fa4:	490e      	ldr	r1, [pc, #56]	; (8004fe0 <_scanf_float+0x404>)
 8004fa6:	4630      	mov	r0, r6
 8004fa8:	f000 f858 	bl	800505c <siprintf>
 8004fac:	e7d2      	b.n	8004f54 <_scanf_float+0x378>
 8004fae:	9903      	ldr	r1, [sp, #12]
 8004fb0:	f012 0f04 	tst.w	r2, #4
 8004fb4:	f103 0204 	add.w	r2, r3, #4
 8004fb8:	600a      	str	r2, [r1, #0]
 8004fba:	d1d9      	bne.n	8004f70 <_scanf_float+0x394>
 8004fbc:	eeb4 0b40 	vcmp.f64	d0, d0
 8004fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fc4:	681e      	ldr	r6, [r3, #0]
 8004fc6:	d705      	bvc.n	8004fd4 <_scanf_float+0x3f8>
 8004fc8:	4806      	ldr	r0, [pc, #24]	; (8004fe4 <_scanf_float+0x408>)
 8004fca:	f000 f80d 	bl	8004fe8 <nanf>
 8004fce:	ed86 0a00 	vstr	s0, [r6]
 8004fd2:	e7d0      	b.n	8004f76 <_scanf_float+0x39a>
 8004fd4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004fd8:	e7f9      	b.n	8004fce <_scanf_float+0x3f2>
 8004fda:	2500      	movs	r5, #0
 8004fdc:	e63f      	b.n	8004c5e <_scanf_float+0x82>
 8004fde:	bf00      	nop
 8004fe0:	080088e5 	.word	0x080088e5
 8004fe4:	08008899 	.word	0x08008899

08004fe8 <nanf>:
 8004fe8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004ff0 <nanf+0x8>
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	7fc00000 	.word	0x7fc00000

08004ff4 <sniprintf>:
 8004ff4:	b40c      	push	{r2, r3}
 8004ff6:	b530      	push	{r4, r5, lr}
 8004ff8:	4b17      	ldr	r3, [pc, #92]	; (8005058 <sniprintf+0x64>)
 8004ffa:	1e0c      	subs	r4, r1, #0
 8004ffc:	681d      	ldr	r5, [r3, #0]
 8004ffe:	b09d      	sub	sp, #116	; 0x74
 8005000:	da08      	bge.n	8005014 <sniprintf+0x20>
 8005002:	238b      	movs	r3, #139	; 0x8b
 8005004:	602b      	str	r3, [r5, #0]
 8005006:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800500a:	b01d      	add	sp, #116	; 0x74
 800500c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005010:	b002      	add	sp, #8
 8005012:	4770      	bx	lr
 8005014:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005018:	f8ad 3014 	strh.w	r3, [sp, #20]
 800501c:	bf14      	ite	ne
 800501e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8005022:	4623      	moveq	r3, r4
 8005024:	9304      	str	r3, [sp, #16]
 8005026:	9307      	str	r3, [sp, #28]
 8005028:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800502c:	9002      	str	r0, [sp, #8]
 800502e:	9006      	str	r0, [sp, #24]
 8005030:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005034:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005036:	ab21      	add	r3, sp, #132	; 0x84
 8005038:	a902      	add	r1, sp, #8
 800503a:	4628      	mov	r0, r5
 800503c:	9301      	str	r3, [sp, #4]
 800503e:	f003 f95b 	bl	80082f8 <_svfiprintf_r>
 8005042:	1c43      	adds	r3, r0, #1
 8005044:	bfbc      	itt	lt
 8005046:	238b      	movlt	r3, #139	; 0x8b
 8005048:	602b      	strlt	r3, [r5, #0]
 800504a:	2c00      	cmp	r4, #0
 800504c:	d0dd      	beq.n	800500a <sniprintf+0x16>
 800504e:	9b02      	ldr	r3, [sp, #8]
 8005050:	2200      	movs	r2, #0
 8005052:	701a      	strb	r2, [r3, #0]
 8005054:	e7d9      	b.n	800500a <sniprintf+0x16>
 8005056:	bf00      	nop
 8005058:	2000001c 	.word	0x2000001c

0800505c <siprintf>:
 800505c:	b40e      	push	{r1, r2, r3}
 800505e:	b500      	push	{lr}
 8005060:	b09c      	sub	sp, #112	; 0x70
 8005062:	ab1d      	add	r3, sp, #116	; 0x74
 8005064:	9002      	str	r0, [sp, #8]
 8005066:	9006      	str	r0, [sp, #24]
 8005068:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800506c:	4809      	ldr	r0, [pc, #36]	; (8005094 <siprintf+0x38>)
 800506e:	9107      	str	r1, [sp, #28]
 8005070:	9104      	str	r1, [sp, #16]
 8005072:	4909      	ldr	r1, [pc, #36]	; (8005098 <siprintf+0x3c>)
 8005074:	f853 2b04 	ldr.w	r2, [r3], #4
 8005078:	9105      	str	r1, [sp, #20]
 800507a:	6800      	ldr	r0, [r0, #0]
 800507c:	9301      	str	r3, [sp, #4]
 800507e:	a902      	add	r1, sp, #8
 8005080:	f003 f93a 	bl	80082f8 <_svfiprintf_r>
 8005084:	9b02      	ldr	r3, [sp, #8]
 8005086:	2200      	movs	r2, #0
 8005088:	701a      	strb	r2, [r3, #0]
 800508a:	b01c      	add	sp, #112	; 0x70
 800508c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005090:	b003      	add	sp, #12
 8005092:	4770      	bx	lr
 8005094:	2000001c 	.word	0x2000001c
 8005098:	ffff0208 	.word	0xffff0208

0800509c <sulp>:
 800509c:	b570      	push	{r4, r5, r6, lr}
 800509e:	4604      	mov	r4, r0
 80050a0:	460d      	mov	r5, r1
 80050a2:	4616      	mov	r6, r2
 80050a4:	ec45 4b10 	vmov	d0, r4, r5
 80050a8:	f002 fe5a 	bl	8007d60 <__ulp>
 80050ac:	b17e      	cbz	r6, 80050ce <sulp+0x32>
 80050ae:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80050b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	dd09      	ble.n	80050ce <sulp+0x32>
 80050ba:	051b      	lsls	r3, r3, #20
 80050bc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80050c0:	2000      	movs	r0, #0
 80050c2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 80050c6:	ec41 0b17 	vmov	d7, r0, r1
 80050ca:	ee20 0b07 	vmul.f64	d0, d0, d7
 80050ce:	bd70      	pop	{r4, r5, r6, pc}

080050d0 <_strtod_l>:
 80050d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d4:	ed2d 8b0e 	vpush	{d8-d14}
 80050d8:	b097      	sub	sp, #92	; 0x5c
 80050da:	461f      	mov	r7, r3
 80050dc:	2300      	movs	r3, #0
 80050de:	9312      	str	r3, [sp, #72]	; 0x48
 80050e0:	4ba1      	ldr	r3, [pc, #644]	; (8005368 <_strtod_l+0x298>)
 80050e2:	920d      	str	r2, [sp, #52]	; 0x34
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	9307      	str	r3, [sp, #28]
 80050e8:	4604      	mov	r4, r0
 80050ea:	4618      	mov	r0, r3
 80050ec:	468b      	mov	fp, r1
 80050ee:	f7fb f8a7 	bl	8000240 <strlen>
 80050f2:	f04f 0800 	mov.w	r8, #0
 80050f6:	4605      	mov	r5, r0
 80050f8:	f04f 0900 	mov.w	r9, #0
 80050fc:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005100:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005102:	7813      	ldrb	r3, [r2, #0]
 8005104:	2b2b      	cmp	r3, #43	; 0x2b
 8005106:	d04d      	beq.n	80051a4 <_strtod_l+0xd4>
 8005108:	d83a      	bhi.n	8005180 <_strtod_l+0xb0>
 800510a:	2b0d      	cmp	r3, #13
 800510c:	d833      	bhi.n	8005176 <_strtod_l+0xa6>
 800510e:	2b08      	cmp	r3, #8
 8005110:	d833      	bhi.n	800517a <_strtod_l+0xaa>
 8005112:	2b00      	cmp	r3, #0
 8005114:	d03d      	beq.n	8005192 <_strtod_l+0xc2>
 8005116:	2300      	movs	r3, #0
 8005118:	9308      	str	r3, [sp, #32]
 800511a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800511c:	7833      	ldrb	r3, [r6, #0]
 800511e:	2b30      	cmp	r3, #48	; 0x30
 8005120:	f040 80b0 	bne.w	8005284 <_strtod_l+0x1b4>
 8005124:	7873      	ldrb	r3, [r6, #1]
 8005126:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800512a:	2b58      	cmp	r3, #88	; 0x58
 800512c:	d167      	bne.n	80051fe <_strtod_l+0x12e>
 800512e:	9b08      	ldr	r3, [sp, #32]
 8005130:	9301      	str	r3, [sp, #4]
 8005132:	ab12      	add	r3, sp, #72	; 0x48
 8005134:	9702      	str	r7, [sp, #8]
 8005136:	9300      	str	r3, [sp, #0]
 8005138:	4a8c      	ldr	r2, [pc, #560]	; (800536c <_strtod_l+0x29c>)
 800513a:	ab13      	add	r3, sp, #76	; 0x4c
 800513c:	a911      	add	r1, sp, #68	; 0x44
 800513e:	4620      	mov	r0, r4
 8005140:	f001 fee6 	bl	8006f10 <__gethex>
 8005144:	f010 0507 	ands.w	r5, r0, #7
 8005148:	4607      	mov	r7, r0
 800514a:	d005      	beq.n	8005158 <_strtod_l+0x88>
 800514c:	2d06      	cmp	r5, #6
 800514e:	d12b      	bne.n	80051a8 <_strtod_l+0xd8>
 8005150:	3601      	adds	r6, #1
 8005152:	2300      	movs	r3, #0
 8005154:	9611      	str	r6, [sp, #68]	; 0x44
 8005156:	9308      	str	r3, [sp, #32]
 8005158:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800515a:	2b00      	cmp	r3, #0
 800515c:	f040 854e 	bne.w	8005bfc <_strtod_l+0xb2c>
 8005160:	9b08      	ldr	r3, [sp, #32]
 8005162:	b1e3      	cbz	r3, 800519e <_strtod_l+0xce>
 8005164:	ec49 8b17 	vmov	d7, r8, r9
 8005168:	eeb1 0b47 	vneg.f64	d0, d7
 800516c:	b017      	add	sp, #92	; 0x5c
 800516e:	ecbd 8b0e 	vpop	{d8-d14}
 8005172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005176:	2b20      	cmp	r3, #32
 8005178:	d1cd      	bne.n	8005116 <_strtod_l+0x46>
 800517a:	3201      	adds	r2, #1
 800517c:	9211      	str	r2, [sp, #68]	; 0x44
 800517e:	e7bf      	b.n	8005100 <_strtod_l+0x30>
 8005180:	2b2d      	cmp	r3, #45	; 0x2d
 8005182:	d1c8      	bne.n	8005116 <_strtod_l+0x46>
 8005184:	2301      	movs	r3, #1
 8005186:	9308      	str	r3, [sp, #32]
 8005188:	1c53      	adds	r3, r2, #1
 800518a:	9311      	str	r3, [sp, #68]	; 0x44
 800518c:	7853      	ldrb	r3, [r2, #1]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1c3      	bne.n	800511a <_strtod_l+0x4a>
 8005192:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005194:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005198:	2b00      	cmp	r3, #0
 800519a:	f040 852d 	bne.w	8005bf8 <_strtod_l+0xb28>
 800519e:	ec49 8b10 	vmov	d0, r8, r9
 80051a2:	e7e3      	b.n	800516c <_strtod_l+0x9c>
 80051a4:	2300      	movs	r3, #0
 80051a6:	e7ee      	b.n	8005186 <_strtod_l+0xb6>
 80051a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80051aa:	b13a      	cbz	r2, 80051bc <_strtod_l+0xec>
 80051ac:	2135      	movs	r1, #53	; 0x35
 80051ae:	a814      	add	r0, sp, #80	; 0x50
 80051b0:	f002 fede 	bl	8007f70 <__copybits>
 80051b4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80051b6:	4620      	mov	r0, r4
 80051b8:	f002 faa0 	bl	80076fc <_Bfree>
 80051bc:	3d01      	subs	r5, #1
 80051be:	2d04      	cmp	r5, #4
 80051c0:	d806      	bhi.n	80051d0 <_strtod_l+0x100>
 80051c2:	e8df f005 	tbb	[pc, r5]
 80051c6:	030a      	.short	0x030a
 80051c8:	1714      	.short	0x1714
 80051ca:	0a          	.byte	0x0a
 80051cb:	00          	.byte	0x00
 80051cc:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 80051d0:	073f      	lsls	r7, r7, #28
 80051d2:	d5c1      	bpl.n	8005158 <_strtod_l+0x88>
 80051d4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80051d8:	e7be      	b.n	8005158 <_strtod_l+0x88>
 80051da:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 80051de:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80051e0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80051e4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80051e8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80051ec:	e7f0      	b.n	80051d0 <_strtod_l+0x100>
 80051ee:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8005370 <_strtod_l+0x2a0>
 80051f2:	e7ed      	b.n	80051d0 <_strtod_l+0x100>
 80051f4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80051f8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80051fc:	e7e8      	b.n	80051d0 <_strtod_l+0x100>
 80051fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005200:	1c5a      	adds	r2, r3, #1
 8005202:	9211      	str	r2, [sp, #68]	; 0x44
 8005204:	785b      	ldrb	r3, [r3, #1]
 8005206:	2b30      	cmp	r3, #48	; 0x30
 8005208:	d0f9      	beq.n	80051fe <_strtod_l+0x12e>
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0a4      	beq.n	8005158 <_strtod_l+0x88>
 800520e:	2301      	movs	r3, #1
 8005210:	f04f 0a00 	mov.w	sl, #0
 8005214:	9304      	str	r3, [sp, #16]
 8005216:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005218:	930a      	str	r3, [sp, #40]	; 0x28
 800521a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800521e:	f8cd a018 	str.w	sl, [sp, #24]
 8005222:	220a      	movs	r2, #10
 8005224:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005226:	7807      	ldrb	r7, [r0, #0]
 8005228:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800522c:	b2d9      	uxtb	r1, r3
 800522e:	2909      	cmp	r1, #9
 8005230:	d92a      	bls.n	8005288 <_strtod_l+0x1b8>
 8005232:	9907      	ldr	r1, [sp, #28]
 8005234:	462a      	mov	r2, r5
 8005236:	f003 f9fe 	bl	8008636 <strncmp>
 800523a:	2800      	cmp	r0, #0
 800523c:	d033      	beq.n	80052a6 <_strtod_l+0x1d6>
 800523e:	2000      	movs	r0, #0
 8005240:	9b06      	ldr	r3, [sp, #24]
 8005242:	463a      	mov	r2, r7
 8005244:	4601      	mov	r1, r0
 8005246:	4607      	mov	r7, r0
 8005248:	2a65      	cmp	r2, #101	; 0x65
 800524a:	d001      	beq.n	8005250 <_strtod_l+0x180>
 800524c:	2a45      	cmp	r2, #69	; 0x45
 800524e:	d117      	bne.n	8005280 <_strtod_l+0x1b0>
 8005250:	b91b      	cbnz	r3, 800525a <_strtod_l+0x18a>
 8005252:	9b04      	ldr	r3, [sp, #16]
 8005254:	4303      	orrs	r3, r0
 8005256:	d09c      	beq.n	8005192 <_strtod_l+0xc2>
 8005258:	2300      	movs	r3, #0
 800525a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800525e:	f10b 0201 	add.w	r2, fp, #1
 8005262:	9211      	str	r2, [sp, #68]	; 0x44
 8005264:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8005268:	2a2b      	cmp	r2, #43	; 0x2b
 800526a:	d071      	beq.n	8005350 <_strtod_l+0x280>
 800526c:	2a2d      	cmp	r2, #45	; 0x2d
 800526e:	d077      	beq.n	8005360 <_strtod_l+0x290>
 8005270:	f04f 0e00 	mov.w	lr, #0
 8005274:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8005278:	2d09      	cmp	r5, #9
 800527a:	d97f      	bls.n	800537c <_strtod_l+0x2ac>
 800527c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005280:	2500      	movs	r5, #0
 8005282:	e09b      	b.n	80053bc <_strtod_l+0x2ec>
 8005284:	2300      	movs	r3, #0
 8005286:	e7c3      	b.n	8005210 <_strtod_l+0x140>
 8005288:	9906      	ldr	r1, [sp, #24]
 800528a:	2908      	cmp	r1, #8
 800528c:	bfdd      	ittte	le
 800528e:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8005290:	fb02 3301 	mlale	r3, r2, r1, r3
 8005294:	9309      	strle	r3, [sp, #36]	; 0x24
 8005296:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800529a:	9b06      	ldr	r3, [sp, #24]
 800529c:	3001      	adds	r0, #1
 800529e:	3301      	adds	r3, #1
 80052a0:	9306      	str	r3, [sp, #24]
 80052a2:	9011      	str	r0, [sp, #68]	; 0x44
 80052a4:	e7be      	b.n	8005224 <_strtod_l+0x154>
 80052a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80052a8:	195a      	adds	r2, r3, r5
 80052aa:	9211      	str	r2, [sp, #68]	; 0x44
 80052ac:	5d5a      	ldrb	r2, [r3, r5]
 80052ae:	9b06      	ldr	r3, [sp, #24]
 80052b0:	b3a3      	cbz	r3, 800531c <_strtod_l+0x24c>
 80052b2:	4607      	mov	r7, r0
 80052b4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80052b8:	2909      	cmp	r1, #9
 80052ba:	d912      	bls.n	80052e2 <_strtod_l+0x212>
 80052bc:	2101      	movs	r1, #1
 80052be:	e7c3      	b.n	8005248 <_strtod_l+0x178>
 80052c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	9211      	str	r2, [sp, #68]	; 0x44
 80052c6:	785a      	ldrb	r2, [r3, #1]
 80052c8:	3001      	adds	r0, #1
 80052ca:	2a30      	cmp	r2, #48	; 0x30
 80052cc:	d0f8      	beq.n	80052c0 <_strtod_l+0x1f0>
 80052ce:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80052d2:	2b08      	cmp	r3, #8
 80052d4:	f200 8497 	bhi.w	8005c06 <_strtod_l+0xb36>
 80052d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80052da:	930a      	str	r3, [sp, #40]	; 0x28
 80052dc:	4607      	mov	r7, r0
 80052de:	2000      	movs	r0, #0
 80052e0:	4603      	mov	r3, r0
 80052e2:	3a30      	subs	r2, #48	; 0x30
 80052e4:	f100 0101 	add.w	r1, r0, #1
 80052e8:	d012      	beq.n	8005310 <_strtod_l+0x240>
 80052ea:	440f      	add	r7, r1
 80052ec:	eb00 0c03 	add.w	ip, r0, r3
 80052f0:	4619      	mov	r1, r3
 80052f2:	250a      	movs	r5, #10
 80052f4:	4561      	cmp	r1, ip
 80052f6:	d113      	bne.n	8005320 <_strtod_l+0x250>
 80052f8:	1819      	adds	r1, r3, r0
 80052fa:	2908      	cmp	r1, #8
 80052fc:	f103 0301 	add.w	r3, r3, #1
 8005300:	4403      	add	r3, r0
 8005302:	dc1c      	bgt.n	800533e <_strtod_l+0x26e>
 8005304:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005306:	210a      	movs	r1, #10
 8005308:	fb01 2200 	mla	r2, r1, r0, r2
 800530c:	9209      	str	r2, [sp, #36]	; 0x24
 800530e:	2100      	movs	r1, #0
 8005310:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005312:	1c50      	adds	r0, r2, #1
 8005314:	9011      	str	r0, [sp, #68]	; 0x44
 8005316:	7852      	ldrb	r2, [r2, #1]
 8005318:	4608      	mov	r0, r1
 800531a:	e7cb      	b.n	80052b4 <_strtod_l+0x1e4>
 800531c:	9806      	ldr	r0, [sp, #24]
 800531e:	e7d4      	b.n	80052ca <_strtod_l+0x1fa>
 8005320:	2908      	cmp	r1, #8
 8005322:	dc04      	bgt.n	800532e <_strtod_l+0x25e>
 8005324:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005326:	436e      	muls	r6, r5
 8005328:	9609      	str	r6, [sp, #36]	; 0x24
 800532a:	3101      	adds	r1, #1
 800532c:	e7e2      	b.n	80052f4 <_strtod_l+0x224>
 800532e:	f101 0e01 	add.w	lr, r1, #1
 8005332:	f1be 0f10 	cmp.w	lr, #16
 8005336:	bfd8      	it	le
 8005338:	fb05 fa0a 	mulle.w	sl, r5, sl
 800533c:	e7f5      	b.n	800532a <_strtod_l+0x25a>
 800533e:	2b10      	cmp	r3, #16
 8005340:	bfdc      	itt	le
 8005342:	210a      	movle	r1, #10
 8005344:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8005348:	e7e1      	b.n	800530e <_strtod_l+0x23e>
 800534a:	2700      	movs	r7, #0
 800534c:	2101      	movs	r1, #1
 800534e:	e780      	b.n	8005252 <_strtod_l+0x182>
 8005350:	f04f 0e00 	mov.w	lr, #0
 8005354:	f10b 0202 	add.w	r2, fp, #2
 8005358:	9211      	str	r2, [sp, #68]	; 0x44
 800535a:	f89b 2002 	ldrb.w	r2, [fp, #2]
 800535e:	e789      	b.n	8005274 <_strtod_l+0x1a4>
 8005360:	f04f 0e01 	mov.w	lr, #1
 8005364:	e7f6      	b.n	8005354 <_strtod_l+0x284>
 8005366:	bf00      	nop
 8005368:	08008b9c 	.word	0x08008b9c
 800536c:	080088ec 	.word	0x080088ec
 8005370:	7ff00000 	.word	0x7ff00000
 8005374:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005376:	1c55      	adds	r5, r2, #1
 8005378:	9511      	str	r5, [sp, #68]	; 0x44
 800537a:	7852      	ldrb	r2, [r2, #1]
 800537c:	2a30      	cmp	r2, #48	; 0x30
 800537e:	d0f9      	beq.n	8005374 <_strtod_l+0x2a4>
 8005380:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8005384:	2d08      	cmp	r5, #8
 8005386:	f63f af7b 	bhi.w	8005280 <_strtod_l+0x1b0>
 800538a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800538e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005390:	9207      	str	r2, [sp, #28]
 8005392:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005394:	1c55      	adds	r5, r2, #1
 8005396:	9511      	str	r5, [sp, #68]	; 0x44
 8005398:	7852      	ldrb	r2, [r2, #1]
 800539a:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800539e:	2e09      	cmp	r6, #9
 80053a0:	d937      	bls.n	8005412 <_strtod_l+0x342>
 80053a2:	9e07      	ldr	r6, [sp, #28]
 80053a4:	1bad      	subs	r5, r5, r6
 80053a6:	2d08      	cmp	r5, #8
 80053a8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80053ac:	dc02      	bgt.n	80053b4 <_strtod_l+0x2e4>
 80053ae:	4565      	cmp	r5, ip
 80053b0:	bfa8      	it	ge
 80053b2:	4665      	movge	r5, ip
 80053b4:	f1be 0f00 	cmp.w	lr, #0
 80053b8:	d000      	beq.n	80053bc <_strtod_l+0x2ec>
 80053ba:	426d      	negs	r5, r5
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d14d      	bne.n	800545c <_strtod_l+0x38c>
 80053c0:	9b04      	ldr	r3, [sp, #16]
 80053c2:	4303      	orrs	r3, r0
 80053c4:	f47f aec8 	bne.w	8005158 <_strtod_l+0x88>
 80053c8:	2900      	cmp	r1, #0
 80053ca:	f47f aee2 	bne.w	8005192 <_strtod_l+0xc2>
 80053ce:	2a69      	cmp	r2, #105	; 0x69
 80053d0:	d027      	beq.n	8005422 <_strtod_l+0x352>
 80053d2:	dc24      	bgt.n	800541e <_strtod_l+0x34e>
 80053d4:	2a49      	cmp	r2, #73	; 0x49
 80053d6:	d024      	beq.n	8005422 <_strtod_l+0x352>
 80053d8:	2a4e      	cmp	r2, #78	; 0x4e
 80053da:	f47f aeda 	bne.w	8005192 <_strtod_l+0xc2>
 80053de:	4996      	ldr	r1, [pc, #600]	; (8005638 <_strtod_l+0x568>)
 80053e0:	a811      	add	r0, sp, #68	; 0x44
 80053e2:	f001 ffed 	bl	80073c0 <__match>
 80053e6:	2800      	cmp	r0, #0
 80053e8:	f43f aed3 	beq.w	8005192 <_strtod_l+0xc2>
 80053ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	2b28      	cmp	r3, #40	; 0x28
 80053f2:	d12d      	bne.n	8005450 <_strtod_l+0x380>
 80053f4:	4991      	ldr	r1, [pc, #580]	; (800563c <_strtod_l+0x56c>)
 80053f6:	aa14      	add	r2, sp, #80	; 0x50
 80053f8:	a811      	add	r0, sp, #68	; 0x44
 80053fa:	f001 fff5 	bl	80073e8 <__hexnan>
 80053fe:	2805      	cmp	r0, #5
 8005400:	d126      	bne.n	8005450 <_strtod_l+0x380>
 8005402:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005404:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005408:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800540c:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005410:	e6a2      	b.n	8005158 <_strtod_l+0x88>
 8005412:	250a      	movs	r5, #10
 8005414:	fb05 250c 	mla	r5, r5, ip, r2
 8005418:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800541c:	e7b9      	b.n	8005392 <_strtod_l+0x2c2>
 800541e:	2a6e      	cmp	r2, #110	; 0x6e
 8005420:	e7db      	b.n	80053da <_strtod_l+0x30a>
 8005422:	4987      	ldr	r1, [pc, #540]	; (8005640 <_strtod_l+0x570>)
 8005424:	a811      	add	r0, sp, #68	; 0x44
 8005426:	f001 ffcb 	bl	80073c0 <__match>
 800542a:	2800      	cmp	r0, #0
 800542c:	f43f aeb1 	beq.w	8005192 <_strtod_l+0xc2>
 8005430:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005432:	4984      	ldr	r1, [pc, #528]	; (8005644 <_strtod_l+0x574>)
 8005434:	3b01      	subs	r3, #1
 8005436:	a811      	add	r0, sp, #68	; 0x44
 8005438:	9311      	str	r3, [sp, #68]	; 0x44
 800543a:	f001 ffc1 	bl	80073c0 <__match>
 800543e:	b910      	cbnz	r0, 8005446 <_strtod_l+0x376>
 8005440:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005442:	3301      	adds	r3, #1
 8005444:	9311      	str	r3, [sp, #68]	; 0x44
 8005446:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8005658 <_strtod_l+0x588>
 800544a:	f04f 0800 	mov.w	r8, #0
 800544e:	e683      	b.n	8005158 <_strtod_l+0x88>
 8005450:	487d      	ldr	r0, [pc, #500]	; (8005648 <_strtod_l+0x578>)
 8005452:	f003 f851 	bl	80084f8 <nan>
 8005456:	ec59 8b10 	vmov	r8, r9, d0
 800545a:	e67d      	b.n	8005158 <_strtod_l+0x88>
 800545c:	1bea      	subs	r2, r5, r7
 800545e:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8005462:	9207      	str	r2, [sp, #28]
 8005464:	9a06      	ldr	r2, [sp, #24]
 8005466:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800546a:	2a00      	cmp	r2, #0
 800546c:	bf08      	it	eq
 800546e:	461a      	moveq	r2, r3
 8005470:	2b10      	cmp	r3, #16
 8005472:	9206      	str	r2, [sp, #24]
 8005474:	461a      	mov	r2, r3
 8005476:	bfa8      	it	ge
 8005478:	2210      	movge	r2, #16
 800547a:	2b09      	cmp	r3, #9
 800547c:	ec59 8b17 	vmov	r8, r9, d7
 8005480:	dd0c      	ble.n	800549c <_strtod_l+0x3cc>
 8005482:	4972      	ldr	r1, [pc, #456]	; (800564c <_strtod_l+0x57c>)
 8005484:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005488:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800548c:	ee06 aa90 	vmov	s13, sl
 8005490:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8005494:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005498:	ec59 8b16 	vmov	r8, r9, d6
 800549c:	2b0f      	cmp	r3, #15
 800549e:	dc36      	bgt.n	800550e <_strtod_l+0x43e>
 80054a0:	9907      	ldr	r1, [sp, #28]
 80054a2:	2900      	cmp	r1, #0
 80054a4:	f43f ae58 	beq.w	8005158 <_strtod_l+0x88>
 80054a8:	dd23      	ble.n	80054f2 <_strtod_l+0x422>
 80054aa:	2916      	cmp	r1, #22
 80054ac:	dc0b      	bgt.n	80054c6 <_strtod_l+0x3f6>
 80054ae:	4b67      	ldr	r3, [pc, #412]	; (800564c <_strtod_l+0x57c>)
 80054b0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80054b4:	ed93 7b00 	vldr	d7, [r3]
 80054b8:	ec49 8b16 	vmov	d6, r8, r9
 80054bc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80054c0:	ec59 8b17 	vmov	r8, r9, d7
 80054c4:	e648      	b.n	8005158 <_strtod_l+0x88>
 80054c6:	9807      	ldr	r0, [sp, #28]
 80054c8:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 80054cc:	4281      	cmp	r1, r0
 80054ce:	db1e      	blt.n	800550e <_strtod_l+0x43e>
 80054d0:	4a5e      	ldr	r2, [pc, #376]	; (800564c <_strtod_l+0x57c>)
 80054d2:	f1c3 030f 	rsb	r3, r3, #15
 80054d6:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80054da:	ed91 7b00 	vldr	d7, [r1]
 80054de:	ec49 8b16 	vmov	d6, r8, r9
 80054e2:	1ac3      	subs	r3, r0, r3
 80054e4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80054e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80054ec:	ed92 6b00 	vldr	d6, [r2]
 80054f0:	e7e4      	b.n	80054bc <_strtod_l+0x3ec>
 80054f2:	9907      	ldr	r1, [sp, #28]
 80054f4:	3116      	adds	r1, #22
 80054f6:	db0a      	blt.n	800550e <_strtod_l+0x43e>
 80054f8:	4b54      	ldr	r3, [pc, #336]	; (800564c <_strtod_l+0x57c>)
 80054fa:	1b7d      	subs	r5, r7, r5
 80054fc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005500:	ed95 7b00 	vldr	d7, [r5]
 8005504:	ec49 8b16 	vmov	d6, r8, r9
 8005508:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800550c:	e7d8      	b.n	80054c0 <_strtod_l+0x3f0>
 800550e:	9907      	ldr	r1, [sp, #28]
 8005510:	1a9a      	subs	r2, r3, r2
 8005512:	440a      	add	r2, r1
 8005514:	2a00      	cmp	r2, #0
 8005516:	dd6f      	ble.n	80055f8 <_strtod_l+0x528>
 8005518:	f012 000f 	ands.w	r0, r2, #15
 800551c:	d00a      	beq.n	8005534 <_strtod_l+0x464>
 800551e:	494b      	ldr	r1, [pc, #300]	; (800564c <_strtod_l+0x57c>)
 8005520:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005524:	ed91 7b00 	vldr	d7, [r1]
 8005528:	ec49 8b16 	vmov	d6, r8, r9
 800552c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005530:	ec59 8b17 	vmov	r8, r9, d7
 8005534:	f032 020f 	bics.w	r2, r2, #15
 8005538:	d04f      	beq.n	80055da <_strtod_l+0x50a>
 800553a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800553e:	dd22      	ble.n	8005586 <_strtod_l+0x4b6>
 8005540:	2500      	movs	r5, #0
 8005542:	462e      	mov	r6, r5
 8005544:	9506      	str	r5, [sp, #24]
 8005546:	462f      	mov	r7, r5
 8005548:	2322      	movs	r3, #34	; 0x22
 800554a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8005658 <_strtod_l+0x588>
 800554e:	6023      	str	r3, [r4, #0]
 8005550:	f04f 0800 	mov.w	r8, #0
 8005554:	9b06      	ldr	r3, [sp, #24]
 8005556:	2b00      	cmp	r3, #0
 8005558:	f43f adfe 	beq.w	8005158 <_strtod_l+0x88>
 800555c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800555e:	4620      	mov	r0, r4
 8005560:	f002 f8cc 	bl	80076fc <_Bfree>
 8005564:	4639      	mov	r1, r7
 8005566:	4620      	mov	r0, r4
 8005568:	f002 f8c8 	bl	80076fc <_Bfree>
 800556c:	4631      	mov	r1, r6
 800556e:	4620      	mov	r0, r4
 8005570:	f002 f8c4 	bl	80076fc <_Bfree>
 8005574:	9906      	ldr	r1, [sp, #24]
 8005576:	4620      	mov	r0, r4
 8005578:	f002 f8c0 	bl	80076fc <_Bfree>
 800557c:	4629      	mov	r1, r5
 800557e:	4620      	mov	r0, r4
 8005580:	f002 f8bc 	bl	80076fc <_Bfree>
 8005584:	e5e8      	b.n	8005158 <_strtod_l+0x88>
 8005586:	2000      	movs	r0, #0
 8005588:	ec49 8b17 	vmov	d7, r8, r9
 800558c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8005650 <_strtod_l+0x580>
 8005590:	1112      	asrs	r2, r2, #4
 8005592:	4601      	mov	r1, r0
 8005594:	2a01      	cmp	r2, #1
 8005596:	dc23      	bgt.n	80055e0 <_strtod_l+0x510>
 8005598:	b108      	cbz	r0, 800559e <_strtod_l+0x4ce>
 800559a:	ec59 8b17 	vmov	r8, r9, d7
 800559e:	4a2c      	ldr	r2, [pc, #176]	; (8005650 <_strtod_l+0x580>)
 80055a0:	482c      	ldr	r0, [pc, #176]	; (8005654 <_strtod_l+0x584>)
 80055a2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80055a6:	ed92 7b00 	vldr	d7, [r2]
 80055aa:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80055ae:	ec49 8b16 	vmov	d6, r8, r9
 80055b2:	4a29      	ldr	r2, [pc, #164]	; (8005658 <_strtod_l+0x588>)
 80055b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80055b8:	ee17 1a90 	vmov	r1, s15
 80055bc:	400a      	ands	r2, r1
 80055be:	4282      	cmp	r2, r0
 80055c0:	ec59 8b17 	vmov	r8, r9, d7
 80055c4:	d8bc      	bhi.n	8005540 <_strtod_l+0x470>
 80055c6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80055ca:	4282      	cmp	r2, r0
 80055cc:	bf86      	itte	hi
 80055ce:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800565c <_strtod_l+0x58c>
 80055d2:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 80055d6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 80055da:	2200      	movs	r2, #0
 80055dc:	9204      	str	r2, [sp, #16]
 80055de:	e078      	b.n	80056d2 <_strtod_l+0x602>
 80055e0:	07d6      	lsls	r6, r2, #31
 80055e2:	d504      	bpl.n	80055ee <_strtod_l+0x51e>
 80055e4:	ed9c 6b00 	vldr	d6, [ip]
 80055e8:	2001      	movs	r0, #1
 80055ea:	ee27 7b06 	vmul.f64	d7, d7, d6
 80055ee:	3101      	adds	r1, #1
 80055f0:	1052      	asrs	r2, r2, #1
 80055f2:	f10c 0c08 	add.w	ip, ip, #8
 80055f6:	e7cd      	b.n	8005594 <_strtod_l+0x4c4>
 80055f8:	d0ef      	beq.n	80055da <_strtod_l+0x50a>
 80055fa:	4252      	negs	r2, r2
 80055fc:	f012 000f 	ands.w	r0, r2, #15
 8005600:	d00a      	beq.n	8005618 <_strtod_l+0x548>
 8005602:	4912      	ldr	r1, [pc, #72]	; (800564c <_strtod_l+0x57c>)
 8005604:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005608:	ed91 7b00 	vldr	d7, [r1]
 800560c:	ec49 8b16 	vmov	d6, r8, r9
 8005610:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005614:	ec59 8b17 	vmov	r8, r9, d7
 8005618:	1112      	asrs	r2, r2, #4
 800561a:	d0de      	beq.n	80055da <_strtod_l+0x50a>
 800561c:	2a1f      	cmp	r2, #31
 800561e:	dd1f      	ble.n	8005660 <_strtod_l+0x590>
 8005620:	2500      	movs	r5, #0
 8005622:	462e      	mov	r6, r5
 8005624:	9506      	str	r5, [sp, #24]
 8005626:	462f      	mov	r7, r5
 8005628:	2322      	movs	r3, #34	; 0x22
 800562a:	f04f 0800 	mov.w	r8, #0
 800562e:	f04f 0900 	mov.w	r9, #0
 8005632:	6023      	str	r3, [r4, #0]
 8005634:	e78e      	b.n	8005554 <_strtod_l+0x484>
 8005636:	bf00      	nop
 8005638:	080088be 	.word	0x080088be
 800563c:	08008900 	.word	0x08008900
 8005640:	080088b6 	.word	0x080088b6
 8005644:	08008a44 	.word	0x08008a44
 8005648:	08008899 	.word	0x08008899
 800564c:	08008c38 	.word	0x08008c38
 8005650:	08008c10 	.word	0x08008c10
 8005654:	7ca00000 	.word	0x7ca00000
 8005658:	7ff00000 	.word	0x7ff00000
 800565c:	7fefffff 	.word	0x7fefffff
 8005660:	f012 0110 	ands.w	r1, r2, #16
 8005664:	bf18      	it	ne
 8005666:	216a      	movne	r1, #106	; 0x6a
 8005668:	9104      	str	r1, [sp, #16]
 800566a:	ec49 8b17 	vmov	d7, r8, r9
 800566e:	49be      	ldr	r1, [pc, #760]	; (8005968 <_strtod_l+0x898>)
 8005670:	2000      	movs	r0, #0
 8005672:	07d6      	lsls	r6, r2, #31
 8005674:	d504      	bpl.n	8005680 <_strtod_l+0x5b0>
 8005676:	ed91 6b00 	vldr	d6, [r1]
 800567a:	2001      	movs	r0, #1
 800567c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005680:	1052      	asrs	r2, r2, #1
 8005682:	f101 0108 	add.w	r1, r1, #8
 8005686:	d1f4      	bne.n	8005672 <_strtod_l+0x5a2>
 8005688:	b108      	cbz	r0, 800568e <_strtod_l+0x5be>
 800568a:	ec59 8b17 	vmov	r8, r9, d7
 800568e:	9a04      	ldr	r2, [sp, #16]
 8005690:	b1c2      	cbz	r2, 80056c4 <_strtod_l+0x5f4>
 8005692:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8005696:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800569a:	2a00      	cmp	r2, #0
 800569c:	4648      	mov	r0, r9
 800569e:	dd11      	ble.n	80056c4 <_strtod_l+0x5f4>
 80056a0:	2a1f      	cmp	r2, #31
 80056a2:	f340 812e 	ble.w	8005902 <_strtod_l+0x832>
 80056a6:	2a34      	cmp	r2, #52	; 0x34
 80056a8:	bfde      	ittt	le
 80056aa:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 80056ae:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80056b2:	fa02 f101 	lslle.w	r1, r2, r1
 80056b6:	f04f 0800 	mov.w	r8, #0
 80056ba:	bfcc      	ite	gt
 80056bc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80056c0:	ea01 0900 	andle.w	r9, r1, r0
 80056c4:	ec49 8b17 	vmov	d7, r8, r9
 80056c8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80056cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056d0:	d0a6      	beq.n	8005620 <_strtod_l+0x550>
 80056d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056d4:	9200      	str	r2, [sp, #0]
 80056d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80056d8:	9a06      	ldr	r2, [sp, #24]
 80056da:	4620      	mov	r0, r4
 80056dc:	f002 f876 	bl	80077cc <__s2b>
 80056e0:	9006      	str	r0, [sp, #24]
 80056e2:	2800      	cmp	r0, #0
 80056e4:	f43f af2c 	beq.w	8005540 <_strtod_l+0x470>
 80056e8:	9b07      	ldr	r3, [sp, #28]
 80056ea:	1b7d      	subs	r5, r7, r5
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	bfb4      	ite	lt
 80056f0:	462b      	movlt	r3, r5
 80056f2:	2300      	movge	r3, #0
 80056f4:	9309      	str	r3, [sp, #36]	; 0x24
 80056f6:	9b07      	ldr	r3, [sp, #28]
 80056f8:	ed9f 9b93 	vldr	d9, [pc, #588]	; 8005948 <_strtod_l+0x878>
 80056fc:	ed9f ab94 	vldr	d10, [pc, #592]	; 8005950 <_strtod_l+0x880>
 8005700:	ed9f bb95 	vldr	d11, [pc, #596]	; 8005958 <_strtod_l+0x888>
 8005704:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005708:	2500      	movs	r5, #0
 800570a:	930c      	str	r3, [sp, #48]	; 0x30
 800570c:	462e      	mov	r6, r5
 800570e:	9b06      	ldr	r3, [sp, #24]
 8005710:	4620      	mov	r0, r4
 8005712:	6859      	ldr	r1, [r3, #4]
 8005714:	f001 ffb2 	bl	800767c <_Balloc>
 8005718:	4607      	mov	r7, r0
 800571a:	2800      	cmp	r0, #0
 800571c:	f43f af14 	beq.w	8005548 <_strtod_l+0x478>
 8005720:	9b06      	ldr	r3, [sp, #24]
 8005722:	691a      	ldr	r2, [r3, #16]
 8005724:	3202      	adds	r2, #2
 8005726:	f103 010c 	add.w	r1, r3, #12
 800572a:	0092      	lsls	r2, r2, #2
 800572c:	300c      	adds	r0, #12
 800572e:	f001 ff7d 	bl	800762c <memcpy>
 8005732:	ec49 8b10 	vmov	d0, r8, r9
 8005736:	aa14      	add	r2, sp, #80	; 0x50
 8005738:	a913      	add	r1, sp, #76	; 0x4c
 800573a:	4620      	mov	r0, r4
 800573c:	f002 fb8c 	bl	8007e58 <__d2b>
 8005740:	ec49 8b18 	vmov	d8, r8, r9
 8005744:	9012      	str	r0, [sp, #72]	; 0x48
 8005746:	2800      	cmp	r0, #0
 8005748:	f43f aefe 	beq.w	8005548 <_strtod_l+0x478>
 800574c:	2101      	movs	r1, #1
 800574e:	4620      	mov	r0, r4
 8005750:	f002 f8d6 	bl	8007900 <__i2b>
 8005754:	4606      	mov	r6, r0
 8005756:	2800      	cmp	r0, #0
 8005758:	f43f aef6 	beq.w	8005548 <_strtod_l+0x478>
 800575c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800575e:	9914      	ldr	r1, [sp, #80]	; 0x50
 8005760:	2b00      	cmp	r3, #0
 8005762:	bfab      	itete	ge
 8005764:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8005766:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005768:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800576c:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8005770:	bfac      	ite	ge
 8005772:	eb03 0b02 	addge.w	fp, r3, r2
 8005776:	eba2 0a03 	sublt.w	sl, r2, r3
 800577a:	9a04      	ldr	r2, [sp, #16]
 800577c:	1a9b      	subs	r3, r3, r2
 800577e:	440b      	add	r3, r1
 8005780:	4a7a      	ldr	r2, [pc, #488]	; (800596c <_strtod_l+0x89c>)
 8005782:	3b01      	subs	r3, #1
 8005784:	4293      	cmp	r3, r2
 8005786:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800578a:	f280 80cd 	bge.w	8005928 <_strtod_l+0x858>
 800578e:	1ad2      	subs	r2, r2, r3
 8005790:	2a1f      	cmp	r2, #31
 8005792:	eba1 0102 	sub.w	r1, r1, r2
 8005796:	f04f 0001 	mov.w	r0, #1
 800579a:	f300 80b9 	bgt.w	8005910 <_strtod_l+0x840>
 800579e:	fa00 f302 	lsl.w	r3, r0, r2
 80057a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80057a4:	2300      	movs	r3, #0
 80057a6:	930a      	str	r3, [sp, #40]	; 0x28
 80057a8:	eb0b 0301 	add.w	r3, fp, r1
 80057ac:	9a04      	ldr	r2, [sp, #16]
 80057ae:	459b      	cmp	fp, r3
 80057b0:	448a      	add	sl, r1
 80057b2:	4492      	add	sl, r2
 80057b4:	465a      	mov	r2, fp
 80057b6:	bfa8      	it	ge
 80057b8:	461a      	movge	r2, r3
 80057ba:	4552      	cmp	r2, sl
 80057bc:	bfa8      	it	ge
 80057be:	4652      	movge	r2, sl
 80057c0:	2a00      	cmp	r2, #0
 80057c2:	bfc2      	ittt	gt
 80057c4:	1a9b      	subgt	r3, r3, r2
 80057c6:	ebaa 0a02 	subgt.w	sl, sl, r2
 80057ca:	ebab 0b02 	subgt.w	fp, fp, r2
 80057ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057d0:	2a00      	cmp	r2, #0
 80057d2:	dd18      	ble.n	8005806 <_strtod_l+0x736>
 80057d4:	4631      	mov	r1, r6
 80057d6:	4620      	mov	r0, r4
 80057d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80057da:	f002 f951 	bl	8007a80 <__pow5mult>
 80057de:	4606      	mov	r6, r0
 80057e0:	2800      	cmp	r0, #0
 80057e2:	f43f aeb1 	beq.w	8005548 <_strtod_l+0x478>
 80057e6:	4601      	mov	r1, r0
 80057e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057ea:	4620      	mov	r0, r4
 80057ec:	f002 f89e 	bl	800792c <__multiply>
 80057f0:	900e      	str	r0, [sp, #56]	; 0x38
 80057f2:	2800      	cmp	r0, #0
 80057f4:	f43f aea8 	beq.w	8005548 <_strtod_l+0x478>
 80057f8:	9912      	ldr	r1, [sp, #72]	; 0x48
 80057fa:	4620      	mov	r0, r4
 80057fc:	f001 ff7e 	bl	80076fc <_Bfree>
 8005800:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005802:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005804:	9212      	str	r2, [sp, #72]	; 0x48
 8005806:	2b00      	cmp	r3, #0
 8005808:	f300 8093 	bgt.w	8005932 <_strtod_l+0x862>
 800580c:	9b07      	ldr	r3, [sp, #28]
 800580e:	2b00      	cmp	r3, #0
 8005810:	dd08      	ble.n	8005824 <_strtod_l+0x754>
 8005812:	4639      	mov	r1, r7
 8005814:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005816:	4620      	mov	r0, r4
 8005818:	f002 f932 	bl	8007a80 <__pow5mult>
 800581c:	4607      	mov	r7, r0
 800581e:	2800      	cmp	r0, #0
 8005820:	f43f ae92 	beq.w	8005548 <_strtod_l+0x478>
 8005824:	f1ba 0f00 	cmp.w	sl, #0
 8005828:	dd08      	ble.n	800583c <_strtod_l+0x76c>
 800582a:	4639      	mov	r1, r7
 800582c:	4652      	mov	r2, sl
 800582e:	4620      	mov	r0, r4
 8005830:	f002 f980 	bl	8007b34 <__lshift>
 8005834:	4607      	mov	r7, r0
 8005836:	2800      	cmp	r0, #0
 8005838:	f43f ae86 	beq.w	8005548 <_strtod_l+0x478>
 800583c:	f1bb 0f00 	cmp.w	fp, #0
 8005840:	dd08      	ble.n	8005854 <_strtod_l+0x784>
 8005842:	4631      	mov	r1, r6
 8005844:	465a      	mov	r2, fp
 8005846:	4620      	mov	r0, r4
 8005848:	f002 f974 	bl	8007b34 <__lshift>
 800584c:	4606      	mov	r6, r0
 800584e:	2800      	cmp	r0, #0
 8005850:	f43f ae7a 	beq.w	8005548 <_strtod_l+0x478>
 8005854:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005856:	463a      	mov	r2, r7
 8005858:	4620      	mov	r0, r4
 800585a:	f002 f9f7 	bl	8007c4c <__mdiff>
 800585e:	4605      	mov	r5, r0
 8005860:	2800      	cmp	r0, #0
 8005862:	f43f ae71 	beq.w	8005548 <_strtod_l+0x478>
 8005866:	2300      	movs	r3, #0
 8005868:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800586c:	60c3      	str	r3, [r0, #12]
 800586e:	4631      	mov	r1, r6
 8005870:	f002 f9d0 	bl	8007c14 <__mcmp>
 8005874:	2800      	cmp	r0, #0
 8005876:	da7d      	bge.n	8005974 <_strtod_l+0x8a4>
 8005878:	ea5a 0308 	orrs.w	r3, sl, r8
 800587c:	f040 80a3 	bne.w	80059c6 <_strtod_l+0x8f6>
 8005880:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005884:	2b00      	cmp	r3, #0
 8005886:	f040 809e 	bne.w	80059c6 <_strtod_l+0x8f6>
 800588a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800588e:	0d1b      	lsrs	r3, r3, #20
 8005890:	051b      	lsls	r3, r3, #20
 8005892:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005896:	f240 8096 	bls.w	80059c6 <_strtod_l+0x8f6>
 800589a:	696b      	ldr	r3, [r5, #20]
 800589c:	b91b      	cbnz	r3, 80058a6 <_strtod_l+0x7d6>
 800589e:	692b      	ldr	r3, [r5, #16]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	f340 8090 	ble.w	80059c6 <_strtod_l+0x8f6>
 80058a6:	4629      	mov	r1, r5
 80058a8:	2201      	movs	r2, #1
 80058aa:	4620      	mov	r0, r4
 80058ac:	f002 f942 	bl	8007b34 <__lshift>
 80058b0:	4631      	mov	r1, r6
 80058b2:	4605      	mov	r5, r0
 80058b4:	f002 f9ae 	bl	8007c14 <__mcmp>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	f340 8084 	ble.w	80059c6 <_strtod_l+0x8f6>
 80058be:	9904      	ldr	r1, [sp, #16]
 80058c0:	4a2b      	ldr	r2, [pc, #172]	; (8005970 <_strtod_l+0x8a0>)
 80058c2:	464b      	mov	r3, r9
 80058c4:	2900      	cmp	r1, #0
 80058c6:	f000 809d 	beq.w	8005a04 <_strtod_l+0x934>
 80058ca:	ea02 0109 	and.w	r1, r2, r9
 80058ce:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80058d2:	f300 8097 	bgt.w	8005a04 <_strtod_l+0x934>
 80058d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80058da:	f77f aea5 	ble.w	8005628 <_strtod_l+0x558>
 80058de:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8005960 <_strtod_l+0x890>
 80058e2:	ec49 8b16 	vmov	d6, r8, r9
 80058e6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80058ea:	ed8d 7b04 	vstr	d7, [sp, #16]
 80058ee:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	bf08      	it	eq
 80058f6:	2322      	moveq	r3, #34	; 0x22
 80058f8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80058fc:	bf08      	it	eq
 80058fe:	6023      	streq	r3, [r4, #0]
 8005900:	e62c      	b.n	800555c <_strtod_l+0x48c>
 8005902:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005906:	fa01 f202 	lsl.w	r2, r1, r2
 800590a:	ea02 0808 	and.w	r8, r2, r8
 800590e:	e6d9      	b.n	80056c4 <_strtod_l+0x5f4>
 8005910:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8005914:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8005918:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800591c:	33e2      	adds	r3, #226	; 0xe2
 800591e:	fa00 f303 	lsl.w	r3, r0, r3
 8005922:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8005926:	e73f      	b.n	80057a8 <_strtod_l+0x6d8>
 8005928:	2200      	movs	r2, #0
 800592a:	2301      	movs	r3, #1
 800592c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005930:	e73a      	b.n	80057a8 <_strtod_l+0x6d8>
 8005932:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005934:	461a      	mov	r2, r3
 8005936:	4620      	mov	r0, r4
 8005938:	f002 f8fc 	bl	8007b34 <__lshift>
 800593c:	9012      	str	r0, [sp, #72]	; 0x48
 800593e:	2800      	cmp	r0, #0
 8005940:	f47f af64 	bne.w	800580c <_strtod_l+0x73c>
 8005944:	e600      	b.n	8005548 <_strtod_l+0x478>
 8005946:	bf00      	nop
 8005948:	94a03595 	.word	0x94a03595
 800594c:	3fcfffff 	.word	0x3fcfffff
 8005950:	94a03595 	.word	0x94a03595
 8005954:	3fdfffff 	.word	0x3fdfffff
 8005958:	35afe535 	.word	0x35afe535
 800595c:	3fe00000 	.word	0x3fe00000
 8005960:	00000000 	.word	0x00000000
 8005964:	39500000 	.word	0x39500000
 8005968:	08008918 	.word	0x08008918
 800596c:	fffffc02 	.word	0xfffffc02
 8005970:	7ff00000 	.word	0x7ff00000
 8005974:	46cb      	mov	fp, r9
 8005976:	d15f      	bne.n	8005a38 <_strtod_l+0x968>
 8005978:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800597c:	f1ba 0f00 	cmp.w	sl, #0
 8005980:	d02a      	beq.n	80059d8 <_strtod_l+0x908>
 8005982:	4aa7      	ldr	r2, [pc, #668]	; (8005c20 <_strtod_l+0xb50>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d12b      	bne.n	80059e0 <_strtod_l+0x910>
 8005988:	9b04      	ldr	r3, [sp, #16]
 800598a:	4642      	mov	r2, r8
 800598c:	b1fb      	cbz	r3, 80059ce <_strtod_l+0x8fe>
 800598e:	4ba5      	ldr	r3, [pc, #660]	; (8005c24 <_strtod_l+0xb54>)
 8005990:	ea09 0303 	and.w	r3, r9, r3
 8005994:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005998:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800599c:	d81a      	bhi.n	80059d4 <_strtod_l+0x904>
 800599e:	0d1b      	lsrs	r3, r3, #20
 80059a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80059a4:	fa01 f303 	lsl.w	r3, r1, r3
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d119      	bne.n	80059e0 <_strtod_l+0x910>
 80059ac:	4b9e      	ldr	r3, [pc, #632]	; (8005c28 <_strtod_l+0xb58>)
 80059ae:	459b      	cmp	fp, r3
 80059b0:	d102      	bne.n	80059b8 <_strtod_l+0x8e8>
 80059b2:	3201      	adds	r2, #1
 80059b4:	f43f adc8 	beq.w	8005548 <_strtod_l+0x478>
 80059b8:	4b9a      	ldr	r3, [pc, #616]	; (8005c24 <_strtod_l+0xb54>)
 80059ba:	ea0b 0303 	and.w	r3, fp, r3
 80059be:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80059c2:	f04f 0800 	mov.w	r8, #0
 80059c6:	9b04      	ldr	r3, [sp, #16]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d188      	bne.n	80058de <_strtod_l+0x80e>
 80059cc:	e5c6      	b.n	800555c <_strtod_l+0x48c>
 80059ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059d2:	e7e9      	b.n	80059a8 <_strtod_l+0x8d8>
 80059d4:	460b      	mov	r3, r1
 80059d6:	e7e7      	b.n	80059a8 <_strtod_l+0x8d8>
 80059d8:	ea53 0308 	orrs.w	r3, r3, r8
 80059dc:	f43f af6f 	beq.w	80058be <_strtod_l+0x7ee>
 80059e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059e2:	b1cb      	cbz	r3, 8005a18 <_strtod_l+0x948>
 80059e4:	ea13 0f0b 	tst.w	r3, fp
 80059e8:	d0ed      	beq.n	80059c6 <_strtod_l+0x8f6>
 80059ea:	9a04      	ldr	r2, [sp, #16]
 80059ec:	4640      	mov	r0, r8
 80059ee:	4649      	mov	r1, r9
 80059f0:	f1ba 0f00 	cmp.w	sl, #0
 80059f4:	d014      	beq.n	8005a20 <_strtod_l+0x950>
 80059f6:	f7ff fb51 	bl	800509c <sulp>
 80059fa:	ee38 7b00 	vadd.f64	d7, d8, d0
 80059fe:	ec59 8b17 	vmov	r8, r9, d7
 8005a02:	e7e0      	b.n	80059c6 <_strtod_l+0x8f6>
 8005a04:	4013      	ands	r3, r2
 8005a06:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005a0a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005a0e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005a12:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005a16:	e7d6      	b.n	80059c6 <_strtod_l+0x8f6>
 8005a18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a1a:	ea13 0f08 	tst.w	r3, r8
 8005a1e:	e7e3      	b.n	80059e8 <_strtod_l+0x918>
 8005a20:	f7ff fb3c 	bl	800509c <sulp>
 8005a24:	ee38 0b40 	vsub.f64	d0, d8, d0
 8005a28:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8005a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a30:	ec59 8b10 	vmov	r8, r9, d0
 8005a34:	d1c7      	bne.n	80059c6 <_strtod_l+0x8f6>
 8005a36:	e5f7      	b.n	8005628 <_strtod_l+0x558>
 8005a38:	4631      	mov	r1, r6
 8005a3a:	4628      	mov	r0, r5
 8005a3c:	f002 fa68 	bl	8007f10 <__ratio>
 8005a40:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8005a44:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8005a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a4c:	d865      	bhi.n	8005b1a <_strtod_l+0xa4a>
 8005a4e:	f1ba 0f00 	cmp.w	sl, #0
 8005a52:	d042      	beq.n	8005ada <_strtod_l+0xa0a>
 8005a54:	4b75      	ldr	r3, [pc, #468]	; (8005c2c <_strtod_l+0xb5c>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8005a5c:	4871      	ldr	r0, [pc, #452]	; (8005c24 <_strtod_l+0xb54>)
 8005a5e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8005c38 <_strtod_l+0xb68>
 8005a62:	ea0b 0100 	and.w	r1, fp, r0
 8005a66:	4561      	cmp	r1, ip
 8005a68:	f040 808e 	bne.w	8005b88 <_strtod_l+0xab8>
 8005a6c:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8005a70:	ec49 8b10 	vmov	d0, r8, r9
 8005a74:	ec43 2b1c 	vmov	d12, r2, r3
 8005a78:	910a      	str	r1, [sp, #40]	; 0x28
 8005a7a:	f002 f971 	bl	8007d60 <__ulp>
 8005a7e:	ec49 8b1e 	vmov	d14, r8, r9
 8005a82:	4868      	ldr	r0, [pc, #416]	; (8005c24 <_strtod_l+0xb54>)
 8005a84:	eeac eb00 	vfma.f64	d14, d12, d0
 8005a88:	ee1e 3a90 	vmov	r3, s29
 8005a8c:	4a68      	ldr	r2, [pc, #416]	; (8005c30 <_strtod_l+0xb60>)
 8005a8e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005a90:	4018      	ands	r0, r3
 8005a92:	4290      	cmp	r0, r2
 8005a94:	ec59 8b1e 	vmov	r8, r9, d14
 8005a98:	d94e      	bls.n	8005b38 <_strtod_l+0xa68>
 8005a9a:	ee18 3a90 	vmov	r3, s17
 8005a9e:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d104      	bne.n	8005ab0 <_strtod_l+0x9e0>
 8005aa6:	ee18 3a10 	vmov	r3, s16
 8005aaa:	3301      	adds	r3, #1
 8005aac:	f43f ad4c 	beq.w	8005548 <_strtod_l+0x478>
 8005ab0:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8005c28 <_strtod_l+0xb58>
 8005ab4:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005ab8:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005aba:	4620      	mov	r0, r4
 8005abc:	f001 fe1e 	bl	80076fc <_Bfree>
 8005ac0:	4639      	mov	r1, r7
 8005ac2:	4620      	mov	r0, r4
 8005ac4:	f001 fe1a 	bl	80076fc <_Bfree>
 8005ac8:	4631      	mov	r1, r6
 8005aca:	4620      	mov	r0, r4
 8005acc:	f001 fe16 	bl	80076fc <_Bfree>
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	f001 fe12 	bl	80076fc <_Bfree>
 8005ad8:	e619      	b.n	800570e <_strtod_l+0x63e>
 8005ada:	f1b8 0f00 	cmp.w	r8, #0
 8005ade:	d112      	bne.n	8005b06 <_strtod_l+0xa36>
 8005ae0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ae4:	b9b3      	cbnz	r3, 8005b14 <_strtod_l+0xa44>
 8005ae6:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8005aea:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8005aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005af2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8005af6:	bf58      	it	pl
 8005af8:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 8005afc:	eeb1 7b4d 	vneg.f64	d7, d13
 8005b00:	ec53 2b17 	vmov	r2, r3, d7
 8005b04:	e7aa      	b.n	8005a5c <_strtod_l+0x98c>
 8005b06:	f1b8 0f01 	cmp.w	r8, #1
 8005b0a:	d103      	bne.n	8005b14 <_strtod_l+0xa44>
 8005b0c:	f1b9 0f00 	cmp.w	r9, #0
 8005b10:	f43f ad8a 	beq.w	8005628 <_strtod_l+0x558>
 8005b14:	4b47      	ldr	r3, [pc, #284]	; (8005c34 <_strtod_l+0xb64>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	e79e      	b.n	8005a58 <_strtod_l+0x988>
 8005b1a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8005b1e:	ee20 db0d 	vmul.f64	d13, d0, d13
 8005b22:	f1ba 0f00 	cmp.w	sl, #0
 8005b26:	d104      	bne.n	8005b32 <_strtod_l+0xa62>
 8005b28:	eeb1 7b4d 	vneg.f64	d7, d13
 8005b2c:	ec53 2b17 	vmov	r2, r3, d7
 8005b30:	e794      	b.n	8005a5c <_strtod_l+0x98c>
 8005b32:	eeb0 7b4d 	vmov.f64	d7, d13
 8005b36:	e7f9      	b.n	8005b2c <_strtod_l+0xa5c>
 8005b38:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005b3c:	9b04      	ldr	r3, [sp, #16]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1ba      	bne.n	8005ab8 <_strtod_l+0x9e8>
 8005b42:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005b46:	0d1b      	lsrs	r3, r3, #20
 8005b48:	051b      	lsls	r3, r3, #20
 8005b4a:	4299      	cmp	r1, r3
 8005b4c:	d1b4      	bne.n	8005ab8 <_strtod_l+0x9e8>
 8005b4e:	ec51 0b1d 	vmov	r0, r1, d13
 8005b52:	f7fa fda1 	bl	8000698 <__aeabi_d2lz>
 8005b56:	f7fa fd59 	bl	800060c <__aeabi_l2d>
 8005b5a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005b5e:	ec41 0b17 	vmov	d7, r0, r1
 8005b62:	ea43 0308 	orr.w	r3, r3, r8
 8005b66:	ea53 030a 	orrs.w	r3, r3, sl
 8005b6a:	ee3d db47 	vsub.f64	d13, d13, d7
 8005b6e:	d03c      	beq.n	8005bea <_strtod_l+0xb1a>
 8005b70:	eeb4 dbca 	vcmpe.f64	d13, d10
 8005b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b78:	f53f acf0 	bmi.w	800555c <_strtod_l+0x48c>
 8005b7c:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8005b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b84:	dd98      	ble.n	8005ab8 <_strtod_l+0x9e8>
 8005b86:	e4e9      	b.n	800555c <_strtod_l+0x48c>
 8005b88:	9804      	ldr	r0, [sp, #16]
 8005b8a:	b1f0      	cbz	r0, 8005bca <_strtod_l+0xafa>
 8005b8c:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8005b90:	d81b      	bhi.n	8005bca <_strtod_l+0xafa>
 8005b92:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8005c18 <_strtod_l+0xb48>
 8005b96:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8005b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b9e:	d811      	bhi.n	8005bc4 <_strtod_l+0xaf4>
 8005ba0:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8005ba4:	ee1d 3a10 	vmov	r3, s26
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	bf38      	it	cc
 8005bac:	2301      	movcc	r3, #1
 8005bae:	ee0d 3a10 	vmov	s26, r3
 8005bb2:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8005bb6:	f1ba 0f00 	cmp.w	sl, #0
 8005bba:	d113      	bne.n	8005be4 <_strtod_l+0xb14>
 8005bbc:	eeb1 7b4d 	vneg.f64	d7, d13
 8005bc0:	ec53 2b17 	vmov	r2, r3, d7
 8005bc4:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8005bc8:	1a43      	subs	r3, r0, r1
 8005bca:	eeb0 0b48 	vmov.f64	d0, d8
 8005bce:	ec43 2b1c 	vmov	d12, r2, r3
 8005bd2:	910a      	str	r1, [sp, #40]	; 0x28
 8005bd4:	f002 f8c4 	bl	8007d60 <__ulp>
 8005bd8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005bda:	eeac 8b00 	vfma.f64	d8, d12, d0
 8005bde:	ec59 8b18 	vmov	r8, r9, d8
 8005be2:	e7ab      	b.n	8005b3c <_strtod_l+0xa6c>
 8005be4:	eeb0 7b4d 	vmov.f64	d7, d13
 8005be8:	e7ea      	b.n	8005bc0 <_strtod_l+0xaf0>
 8005bea:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8005bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bf2:	f57f af61 	bpl.w	8005ab8 <_strtod_l+0x9e8>
 8005bf6:	e4b1      	b.n	800555c <_strtod_l+0x48c>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	9308      	str	r3, [sp, #32]
 8005bfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005bfe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c00:	6013      	str	r3, [r2, #0]
 8005c02:	f7ff baad 	b.w	8005160 <_strtod_l+0x90>
 8005c06:	2a65      	cmp	r2, #101	; 0x65
 8005c08:	f43f ab9f 	beq.w	800534a <_strtod_l+0x27a>
 8005c0c:	2a45      	cmp	r2, #69	; 0x45
 8005c0e:	f43f ab9c 	beq.w	800534a <_strtod_l+0x27a>
 8005c12:	2101      	movs	r1, #1
 8005c14:	f7ff bbd4 	b.w	80053c0 <_strtod_l+0x2f0>
 8005c18:	ffc00000 	.word	0xffc00000
 8005c1c:	41dfffff 	.word	0x41dfffff
 8005c20:	000fffff 	.word	0x000fffff
 8005c24:	7ff00000 	.word	0x7ff00000
 8005c28:	7fefffff 	.word	0x7fefffff
 8005c2c:	3ff00000 	.word	0x3ff00000
 8005c30:	7c9fffff 	.word	0x7c9fffff
 8005c34:	bff00000 	.word	0xbff00000
 8005c38:	7fe00000 	.word	0x7fe00000

08005c3c <_strtod_r>:
 8005c3c:	4b01      	ldr	r3, [pc, #4]	; (8005c44 <_strtod_r+0x8>)
 8005c3e:	f7ff ba47 	b.w	80050d0 <_strtod_l>
 8005c42:	bf00      	nop
 8005c44:	20000084 	.word	0x20000084

08005c48 <_strtol_l.constprop.0>:
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c4e:	d001      	beq.n	8005c54 <_strtol_l.constprop.0+0xc>
 8005c50:	2b24      	cmp	r3, #36	; 0x24
 8005c52:	d906      	bls.n	8005c62 <_strtol_l.constprop.0+0x1a>
 8005c54:	f7fe f9e2 	bl	800401c <__errno>
 8005c58:	2316      	movs	r3, #22
 8005c5a:	6003      	str	r3, [r0, #0]
 8005c5c:	2000      	movs	r0, #0
 8005c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c62:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005d48 <_strtol_l.constprop.0+0x100>
 8005c66:	460d      	mov	r5, r1
 8005c68:	462e      	mov	r6, r5
 8005c6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c6e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005c72:	f017 0708 	ands.w	r7, r7, #8
 8005c76:	d1f7      	bne.n	8005c68 <_strtol_l.constprop.0+0x20>
 8005c78:	2c2d      	cmp	r4, #45	; 0x2d
 8005c7a:	d132      	bne.n	8005ce2 <_strtol_l.constprop.0+0x9a>
 8005c7c:	782c      	ldrb	r4, [r5, #0]
 8005c7e:	2701      	movs	r7, #1
 8005c80:	1cb5      	adds	r5, r6, #2
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d05b      	beq.n	8005d3e <_strtol_l.constprop.0+0xf6>
 8005c86:	2b10      	cmp	r3, #16
 8005c88:	d109      	bne.n	8005c9e <_strtol_l.constprop.0+0x56>
 8005c8a:	2c30      	cmp	r4, #48	; 0x30
 8005c8c:	d107      	bne.n	8005c9e <_strtol_l.constprop.0+0x56>
 8005c8e:	782c      	ldrb	r4, [r5, #0]
 8005c90:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005c94:	2c58      	cmp	r4, #88	; 0x58
 8005c96:	d14d      	bne.n	8005d34 <_strtol_l.constprop.0+0xec>
 8005c98:	786c      	ldrb	r4, [r5, #1]
 8005c9a:	2310      	movs	r3, #16
 8005c9c:	3502      	adds	r5, #2
 8005c9e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005ca2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8005ca6:	f04f 0c00 	mov.w	ip, #0
 8005caa:	fbb8 f9f3 	udiv	r9, r8, r3
 8005cae:	4666      	mov	r6, ip
 8005cb0:	fb03 8a19 	mls	sl, r3, r9, r8
 8005cb4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005cb8:	f1be 0f09 	cmp.w	lr, #9
 8005cbc:	d816      	bhi.n	8005cec <_strtol_l.constprop.0+0xa4>
 8005cbe:	4674      	mov	r4, lr
 8005cc0:	42a3      	cmp	r3, r4
 8005cc2:	dd24      	ble.n	8005d0e <_strtol_l.constprop.0+0xc6>
 8005cc4:	f1bc 0f00 	cmp.w	ip, #0
 8005cc8:	db1e      	blt.n	8005d08 <_strtol_l.constprop.0+0xc0>
 8005cca:	45b1      	cmp	r9, r6
 8005ccc:	d31c      	bcc.n	8005d08 <_strtol_l.constprop.0+0xc0>
 8005cce:	d101      	bne.n	8005cd4 <_strtol_l.constprop.0+0x8c>
 8005cd0:	45a2      	cmp	sl, r4
 8005cd2:	db19      	blt.n	8005d08 <_strtol_l.constprop.0+0xc0>
 8005cd4:	fb06 4603 	mla	r6, r6, r3, r4
 8005cd8:	f04f 0c01 	mov.w	ip, #1
 8005cdc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ce0:	e7e8      	b.n	8005cb4 <_strtol_l.constprop.0+0x6c>
 8005ce2:	2c2b      	cmp	r4, #43	; 0x2b
 8005ce4:	bf04      	itt	eq
 8005ce6:	782c      	ldrbeq	r4, [r5, #0]
 8005ce8:	1cb5      	addeq	r5, r6, #2
 8005cea:	e7ca      	b.n	8005c82 <_strtol_l.constprop.0+0x3a>
 8005cec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005cf0:	f1be 0f19 	cmp.w	lr, #25
 8005cf4:	d801      	bhi.n	8005cfa <_strtol_l.constprop.0+0xb2>
 8005cf6:	3c37      	subs	r4, #55	; 0x37
 8005cf8:	e7e2      	b.n	8005cc0 <_strtol_l.constprop.0+0x78>
 8005cfa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005cfe:	f1be 0f19 	cmp.w	lr, #25
 8005d02:	d804      	bhi.n	8005d0e <_strtol_l.constprop.0+0xc6>
 8005d04:	3c57      	subs	r4, #87	; 0x57
 8005d06:	e7db      	b.n	8005cc0 <_strtol_l.constprop.0+0x78>
 8005d08:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8005d0c:	e7e6      	b.n	8005cdc <_strtol_l.constprop.0+0x94>
 8005d0e:	f1bc 0f00 	cmp.w	ip, #0
 8005d12:	da05      	bge.n	8005d20 <_strtol_l.constprop.0+0xd8>
 8005d14:	2322      	movs	r3, #34	; 0x22
 8005d16:	6003      	str	r3, [r0, #0]
 8005d18:	4646      	mov	r6, r8
 8005d1a:	b942      	cbnz	r2, 8005d2e <_strtol_l.constprop.0+0xe6>
 8005d1c:	4630      	mov	r0, r6
 8005d1e:	e79e      	b.n	8005c5e <_strtol_l.constprop.0+0x16>
 8005d20:	b107      	cbz	r7, 8005d24 <_strtol_l.constprop.0+0xdc>
 8005d22:	4276      	negs	r6, r6
 8005d24:	2a00      	cmp	r2, #0
 8005d26:	d0f9      	beq.n	8005d1c <_strtol_l.constprop.0+0xd4>
 8005d28:	f1bc 0f00 	cmp.w	ip, #0
 8005d2c:	d000      	beq.n	8005d30 <_strtol_l.constprop.0+0xe8>
 8005d2e:	1e69      	subs	r1, r5, #1
 8005d30:	6011      	str	r1, [r2, #0]
 8005d32:	e7f3      	b.n	8005d1c <_strtol_l.constprop.0+0xd4>
 8005d34:	2430      	movs	r4, #48	; 0x30
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1b1      	bne.n	8005c9e <_strtol_l.constprop.0+0x56>
 8005d3a:	2308      	movs	r3, #8
 8005d3c:	e7af      	b.n	8005c9e <_strtol_l.constprop.0+0x56>
 8005d3e:	2c30      	cmp	r4, #48	; 0x30
 8005d40:	d0a5      	beq.n	8005c8e <_strtol_l.constprop.0+0x46>
 8005d42:	230a      	movs	r3, #10
 8005d44:	e7ab      	b.n	8005c9e <_strtol_l.constprop.0+0x56>
 8005d46:	bf00      	nop
 8005d48:	08008941 	.word	0x08008941

08005d4c <_strtol_r>:
 8005d4c:	f7ff bf7c 	b.w	8005c48 <_strtol_l.constprop.0>

08005d50 <__swbuf_r>:
 8005d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d52:	460e      	mov	r6, r1
 8005d54:	4614      	mov	r4, r2
 8005d56:	4605      	mov	r5, r0
 8005d58:	b118      	cbz	r0, 8005d62 <__swbuf_r+0x12>
 8005d5a:	6983      	ldr	r3, [r0, #24]
 8005d5c:	b90b      	cbnz	r3, 8005d62 <__swbuf_r+0x12>
 8005d5e:	f000 ffd3 	bl	8006d08 <__sinit>
 8005d62:	4b21      	ldr	r3, [pc, #132]	; (8005de8 <__swbuf_r+0x98>)
 8005d64:	429c      	cmp	r4, r3
 8005d66:	d12b      	bne.n	8005dc0 <__swbuf_r+0x70>
 8005d68:	686c      	ldr	r4, [r5, #4]
 8005d6a:	69a3      	ldr	r3, [r4, #24]
 8005d6c:	60a3      	str	r3, [r4, #8]
 8005d6e:	89a3      	ldrh	r3, [r4, #12]
 8005d70:	071a      	lsls	r2, r3, #28
 8005d72:	d52f      	bpl.n	8005dd4 <__swbuf_r+0x84>
 8005d74:	6923      	ldr	r3, [r4, #16]
 8005d76:	b36b      	cbz	r3, 8005dd4 <__swbuf_r+0x84>
 8005d78:	6923      	ldr	r3, [r4, #16]
 8005d7a:	6820      	ldr	r0, [r4, #0]
 8005d7c:	1ac0      	subs	r0, r0, r3
 8005d7e:	6963      	ldr	r3, [r4, #20]
 8005d80:	b2f6      	uxtb	r6, r6
 8005d82:	4283      	cmp	r3, r0
 8005d84:	4637      	mov	r7, r6
 8005d86:	dc04      	bgt.n	8005d92 <__swbuf_r+0x42>
 8005d88:	4621      	mov	r1, r4
 8005d8a:	4628      	mov	r0, r5
 8005d8c:	f000 ff28 	bl	8006be0 <_fflush_r>
 8005d90:	bb30      	cbnz	r0, 8005de0 <__swbuf_r+0x90>
 8005d92:	68a3      	ldr	r3, [r4, #8]
 8005d94:	3b01      	subs	r3, #1
 8005d96:	60a3      	str	r3, [r4, #8]
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	1c5a      	adds	r2, r3, #1
 8005d9c:	6022      	str	r2, [r4, #0]
 8005d9e:	701e      	strb	r6, [r3, #0]
 8005da0:	6963      	ldr	r3, [r4, #20]
 8005da2:	3001      	adds	r0, #1
 8005da4:	4283      	cmp	r3, r0
 8005da6:	d004      	beq.n	8005db2 <__swbuf_r+0x62>
 8005da8:	89a3      	ldrh	r3, [r4, #12]
 8005daa:	07db      	lsls	r3, r3, #31
 8005dac:	d506      	bpl.n	8005dbc <__swbuf_r+0x6c>
 8005dae:	2e0a      	cmp	r6, #10
 8005db0:	d104      	bne.n	8005dbc <__swbuf_r+0x6c>
 8005db2:	4621      	mov	r1, r4
 8005db4:	4628      	mov	r0, r5
 8005db6:	f000 ff13 	bl	8006be0 <_fflush_r>
 8005dba:	b988      	cbnz	r0, 8005de0 <__swbuf_r+0x90>
 8005dbc:	4638      	mov	r0, r7
 8005dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005dc0:	4b0a      	ldr	r3, [pc, #40]	; (8005dec <__swbuf_r+0x9c>)
 8005dc2:	429c      	cmp	r4, r3
 8005dc4:	d101      	bne.n	8005dca <__swbuf_r+0x7a>
 8005dc6:	68ac      	ldr	r4, [r5, #8]
 8005dc8:	e7cf      	b.n	8005d6a <__swbuf_r+0x1a>
 8005dca:	4b09      	ldr	r3, [pc, #36]	; (8005df0 <__swbuf_r+0xa0>)
 8005dcc:	429c      	cmp	r4, r3
 8005dce:	bf08      	it	eq
 8005dd0:	68ec      	ldreq	r4, [r5, #12]
 8005dd2:	e7ca      	b.n	8005d6a <__swbuf_r+0x1a>
 8005dd4:	4621      	mov	r1, r4
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	f000 f80c 	bl	8005df4 <__swsetup_r>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	d0cb      	beq.n	8005d78 <__swbuf_r+0x28>
 8005de0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005de4:	e7ea      	b.n	8005dbc <__swbuf_r+0x6c>
 8005de6:	bf00      	nop
 8005de8:	08008af4 	.word	0x08008af4
 8005dec:	08008b14 	.word	0x08008b14
 8005df0:	08008ad4 	.word	0x08008ad4

08005df4 <__swsetup_r>:
 8005df4:	4b32      	ldr	r3, [pc, #200]	; (8005ec0 <__swsetup_r+0xcc>)
 8005df6:	b570      	push	{r4, r5, r6, lr}
 8005df8:	681d      	ldr	r5, [r3, #0]
 8005dfa:	4606      	mov	r6, r0
 8005dfc:	460c      	mov	r4, r1
 8005dfe:	b125      	cbz	r5, 8005e0a <__swsetup_r+0x16>
 8005e00:	69ab      	ldr	r3, [r5, #24]
 8005e02:	b913      	cbnz	r3, 8005e0a <__swsetup_r+0x16>
 8005e04:	4628      	mov	r0, r5
 8005e06:	f000 ff7f 	bl	8006d08 <__sinit>
 8005e0a:	4b2e      	ldr	r3, [pc, #184]	; (8005ec4 <__swsetup_r+0xd0>)
 8005e0c:	429c      	cmp	r4, r3
 8005e0e:	d10f      	bne.n	8005e30 <__swsetup_r+0x3c>
 8005e10:	686c      	ldr	r4, [r5, #4]
 8005e12:	89a3      	ldrh	r3, [r4, #12]
 8005e14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e18:	0719      	lsls	r1, r3, #28
 8005e1a:	d42c      	bmi.n	8005e76 <__swsetup_r+0x82>
 8005e1c:	06dd      	lsls	r5, r3, #27
 8005e1e:	d411      	bmi.n	8005e44 <__swsetup_r+0x50>
 8005e20:	2309      	movs	r3, #9
 8005e22:	6033      	str	r3, [r6, #0]
 8005e24:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e28:	81a3      	strh	r3, [r4, #12]
 8005e2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e2e:	e03e      	b.n	8005eae <__swsetup_r+0xba>
 8005e30:	4b25      	ldr	r3, [pc, #148]	; (8005ec8 <__swsetup_r+0xd4>)
 8005e32:	429c      	cmp	r4, r3
 8005e34:	d101      	bne.n	8005e3a <__swsetup_r+0x46>
 8005e36:	68ac      	ldr	r4, [r5, #8]
 8005e38:	e7eb      	b.n	8005e12 <__swsetup_r+0x1e>
 8005e3a:	4b24      	ldr	r3, [pc, #144]	; (8005ecc <__swsetup_r+0xd8>)
 8005e3c:	429c      	cmp	r4, r3
 8005e3e:	bf08      	it	eq
 8005e40:	68ec      	ldreq	r4, [r5, #12]
 8005e42:	e7e6      	b.n	8005e12 <__swsetup_r+0x1e>
 8005e44:	0758      	lsls	r0, r3, #29
 8005e46:	d512      	bpl.n	8005e6e <__swsetup_r+0x7a>
 8005e48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e4a:	b141      	cbz	r1, 8005e5e <__swsetup_r+0x6a>
 8005e4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e50:	4299      	cmp	r1, r3
 8005e52:	d002      	beq.n	8005e5a <__swsetup_r+0x66>
 8005e54:	4630      	mov	r0, r6
 8005e56:	f002 f8e5 	bl	8008024 <_free_r>
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	6363      	str	r3, [r4, #52]	; 0x34
 8005e5e:	89a3      	ldrh	r3, [r4, #12]
 8005e60:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005e64:	81a3      	strh	r3, [r4, #12]
 8005e66:	2300      	movs	r3, #0
 8005e68:	6063      	str	r3, [r4, #4]
 8005e6a:	6923      	ldr	r3, [r4, #16]
 8005e6c:	6023      	str	r3, [r4, #0]
 8005e6e:	89a3      	ldrh	r3, [r4, #12]
 8005e70:	f043 0308 	orr.w	r3, r3, #8
 8005e74:	81a3      	strh	r3, [r4, #12]
 8005e76:	6923      	ldr	r3, [r4, #16]
 8005e78:	b94b      	cbnz	r3, 8005e8e <__swsetup_r+0x9a>
 8005e7a:	89a3      	ldrh	r3, [r4, #12]
 8005e7c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005e80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e84:	d003      	beq.n	8005e8e <__swsetup_r+0x9a>
 8005e86:	4621      	mov	r1, r4
 8005e88:	4630      	mov	r0, r6
 8005e8a:	f001 fb75 	bl	8007578 <__smakebuf_r>
 8005e8e:	89a0      	ldrh	r0, [r4, #12]
 8005e90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e94:	f010 0301 	ands.w	r3, r0, #1
 8005e98:	d00a      	beq.n	8005eb0 <__swsetup_r+0xbc>
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	60a3      	str	r3, [r4, #8]
 8005e9e:	6963      	ldr	r3, [r4, #20]
 8005ea0:	425b      	negs	r3, r3
 8005ea2:	61a3      	str	r3, [r4, #24]
 8005ea4:	6923      	ldr	r3, [r4, #16]
 8005ea6:	b943      	cbnz	r3, 8005eba <__swsetup_r+0xc6>
 8005ea8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005eac:	d1ba      	bne.n	8005e24 <__swsetup_r+0x30>
 8005eae:	bd70      	pop	{r4, r5, r6, pc}
 8005eb0:	0781      	lsls	r1, r0, #30
 8005eb2:	bf58      	it	pl
 8005eb4:	6963      	ldrpl	r3, [r4, #20]
 8005eb6:	60a3      	str	r3, [r4, #8]
 8005eb8:	e7f4      	b.n	8005ea4 <__swsetup_r+0xb0>
 8005eba:	2000      	movs	r0, #0
 8005ebc:	e7f7      	b.n	8005eae <__swsetup_r+0xba>
 8005ebe:	bf00      	nop
 8005ec0:	2000001c 	.word	0x2000001c
 8005ec4:	08008af4 	.word	0x08008af4
 8005ec8:	08008b14 	.word	0x08008b14
 8005ecc:	08008ad4 	.word	0x08008ad4

08005ed0 <abort>:
 8005ed0:	b508      	push	{r3, lr}
 8005ed2:	2006      	movs	r0, #6
 8005ed4:	f002 fb50 	bl	8008578 <raise>
 8005ed8:	2001      	movs	r0, #1
 8005eda:	f7fa ffe9 	bl	8000eb0 <_exit>

08005ede <quorem>:
 8005ede:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee2:	6903      	ldr	r3, [r0, #16]
 8005ee4:	690c      	ldr	r4, [r1, #16]
 8005ee6:	42a3      	cmp	r3, r4
 8005ee8:	4607      	mov	r7, r0
 8005eea:	f2c0 8081 	blt.w	8005ff0 <quorem+0x112>
 8005eee:	3c01      	subs	r4, #1
 8005ef0:	f101 0814 	add.w	r8, r1, #20
 8005ef4:	f100 0514 	add.w	r5, r0, #20
 8005ef8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005efc:	9301      	str	r3, [sp, #4]
 8005efe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f06:	3301      	adds	r3, #1
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005f0e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f12:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f16:	d331      	bcc.n	8005f7c <quorem+0x9e>
 8005f18:	f04f 0e00 	mov.w	lr, #0
 8005f1c:	4640      	mov	r0, r8
 8005f1e:	46ac      	mov	ip, r5
 8005f20:	46f2      	mov	sl, lr
 8005f22:	f850 2b04 	ldr.w	r2, [r0], #4
 8005f26:	b293      	uxth	r3, r2
 8005f28:	fb06 e303 	mla	r3, r6, r3, lr
 8005f2c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	ebaa 0303 	sub.w	r3, sl, r3
 8005f36:	f8dc a000 	ldr.w	sl, [ip]
 8005f3a:	0c12      	lsrs	r2, r2, #16
 8005f3c:	fa13 f38a 	uxtah	r3, r3, sl
 8005f40:	fb06 e202 	mla	r2, r6, r2, lr
 8005f44:	9300      	str	r3, [sp, #0]
 8005f46:	9b00      	ldr	r3, [sp, #0]
 8005f48:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f4c:	b292      	uxth	r2, r2
 8005f4e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005f52:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f56:	f8bd 3000 	ldrh.w	r3, [sp]
 8005f5a:	4581      	cmp	r9, r0
 8005f5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f60:	f84c 3b04 	str.w	r3, [ip], #4
 8005f64:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005f68:	d2db      	bcs.n	8005f22 <quorem+0x44>
 8005f6a:	f855 300b 	ldr.w	r3, [r5, fp]
 8005f6e:	b92b      	cbnz	r3, 8005f7c <quorem+0x9e>
 8005f70:	9b01      	ldr	r3, [sp, #4]
 8005f72:	3b04      	subs	r3, #4
 8005f74:	429d      	cmp	r5, r3
 8005f76:	461a      	mov	r2, r3
 8005f78:	d32e      	bcc.n	8005fd8 <quorem+0xfa>
 8005f7a:	613c      	str	r4, [r7, #16]
 8005f7c:	4638      	mov	r0, r7
 8005f7e:	f001 fe49 	bl	8007c14 <__mcmp>
 8005f82:	2800      	cmp	r0, #0
 8005f84:	db24      	blt.n	8005fd0 <quorem+0xf2>
 8005f86:	3601      	adds	r6, #1
 8005f88:	4628      	mov	r0, r5
 8005f8a:	f04f 0c00 	mov.w	ip, #0
 8005f8e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f92:	f8d0 e000 	ldr.w	lr, [r0]
 8005f96:	b293      	uxth	r3, r2
 8005f98:	ebac 0303 	sub.w	r3, ip, r3
 8005f9c:	0c12      	lsrs	r2, r2, #16
 8005f9e:	fa13 f38e 	uxtah	r3, r3, lr
 8005fa2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005fa6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fb0:	45c1      	cmp	r9, r8
 8005fb2:	f840 3b04 	str.w	r3, [r0], #4
 8005fb6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005fba:	d2e8      	bcs.n	8005f8e <quorem+0xb0>
 8005fbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fc0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fc4:	b922      	cbnz	r2, 8005fd0 <quorem+0xf2>
 8005fc6:	3b04      	subs	r3, #4
 8005fc8:	429d      	cmp	r5, r3
 8005fca:	461a      	mov	r2, r3
 8005fcc:	d30a      	bcc.n	8005fe4 <quorem+0x106>
 8005fce:	613c      	str	r4, [r7, #16]
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	b003      	add	sp, #12
 8005fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fd8:	6812      	ldr	r2, [r2, #0]
 8005fda:	3b04      	subs	r3, #4
 8005fdc:	2a00      	cmp	r2, #0
 8005fde:	d1cc      	bne.n	8005f7a <quorem+0x9c>
 8005fe0:	3c01      	subs	r4, #1
 8005fe2:	e7c7      	b.n	8005f74 <quorem+0x96>
 8005fe4:	6812      	ldr	r2, [r2, #0]
 8005fe6:	3b04      	subs	r3, #4
 8005fe8:	2a00      	cmp	r2, #0
 8005fea:	d1f0      	bne.n	8005fce <quorem+0xf0>
 8005fec:	3c01      	subs	r4, #1
 8005fee:	e7eb      	b.n	8005fc8 <quorem+0xea>
 8005ff0:	2000      	movs	r0, #0
 8005ff2:	e7ee      	b.n	8005fd2 <quorem+0xf4>
 8005ff4:	0000      	movs	r0, r0
	...

08005ff8 <_dtoa_r>:
 8005ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ffc:	ed2d 8b02 	vpush	{d8}
 8006000:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006002:	b091      	sub	sp, #68	; 0x44
 8006004:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006008:	ec59 8b10 	vmov	r8, r9, d0
 800600c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800600e:	9106      	str	r1, [sp, #24]
 8006010:	4606      	mov	r6, r0
 8006012:	9208      	str	r2, [sp, #32]
 8006014:	930c      	str	r3, [sp, #48]	; 0x30
 8006016:	b975      	cbnz	r5, 8006036 <_dtoa_r+0x3e>
 8006018:	2010      	movs	r0, #16
 800601a:	f001 faed 	bl	80075f8 <malloc>
 800601e:	4602      	mov	r2, r0
 8006020:	6270      	str	r0, [r6, #36]	; 0x24
 8006022:	b920      	cbnz	r0, 800602e <_dtoa_r+0x36>
 8006024:	4baa      	ldr	r3, [pc, #680]	; (80062d0 <_dtoa_r+0x2d8>)
 8006026:	21ea      	movs	r1, #234	; 0xea
 8006028:	48aa      	ldr	r0, [pc, #680]	; (80062d4 <_dtoa_r+0x2dc>)
 800602a:	f7fd ffd9 	bl	8003fe0 <__assert_func>
 800602e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006032:	6005      	str	r5, [r0, #0]
 8006034:	60c5      	str	r5, [r0, #12]
 8006036:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006038:	6819      	ldr	r1, [r3, #0]
 800603a:	b151      	cbz	r1, 8006052 <_dtoa_r+0x5a>
 800603c:	685a      	ldr	r2, [r3, #4]
 800603e:	604a      	str	r2, [r1, #4]
 8006040:	2301      	movs	r3, #1
 8006042:	4093      	lsls	r3, r2
 8006044:	608b      	str	r3, [r1, #8]
 8006046:	4630      	mov	r0, r6
 8006048:	f001 fb58 	bl	80076fc <_Bfree>
 800604c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800604e:	2200      	movs	r2, #0
 8006050:	601a      	str	r2, [r3, #0]
 8006052:	f1b9 0300 	subs.w	r3, r9, #0
 8006056:	bfbb      	ittet	lt
 8006058:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800605c:	9303      	strlt	r3, [sp, #12]
 800605e:	2300      	movge	r3, #0
 8006060:	2201      	movlt	r2, #1
 8006062:	bfac      	ite	ge
 8006064:	6023      	strge	r3, [r4, #0]
 8006066:	6022      	strlt	r2, [r4, #0]
 8006068:	4b9b      	ldr	r3, [pc, #620]	; (80062d8 <_dtoa_r+0x2e0>)
 800606a:	9c03      	ldr	r4, [sp, #12]
 800606c:	43a3      	bics	r3, r4
 800606e:	d11c      	bne.n	80060aa <_dtoa_r+0xb2>
 8006070:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006072:	f242 730f 	movw	r3, #9999	; 0x270f
 8006076:	6013      	str	r3, [r2, #0]
 8006078:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800607c:	ea53 0308 	orrs.w	r3, r3, r8
 8006080:	f000 84fd 	beq.w	8006a7e <_dtoa_r+0xa86>
 8006084:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006086:	b963      	cbnz	r3, 80060a2 <_dtoa_r+0xaa>
 8006088:	4b94      	ldr	r3, [pc, #592]	; (80062dc <_dtoa_r+0x2e4>)
 800608a:	e01f      	b.n	80060cc <_dtoa_r+0xd4>
 800608c:	4b94      	ldr	r3, [pc, #592]	; (80062e0 <_dtoa_r+0x2e8>)
 800608e:	9301      	str	r3, [sp, #4]
 8006090:	3308      	adds	r3, #8
 8006092:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006094:	6013      	str	r3, [r2, #0]
 8006096:	9801      	ldr	r0, [sp, #4]
 8006098:	b011      	add	sp, #68	; 0x44
 800609a:	ecbd 8b02 	vpop	{d8}
 800609e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a2:	4b8e      	ldr	r3, [pc, #568]	; (80062dc <_dtoa_r+0x2e4>)
 80060a4:	9301      	str	r3, [sp, #4]
 80060a6:	3303      	adds	r3, #3
 80060a8:	e7f3      	b.n	8006092 <_dtoa_r+0x9a>
 80060aa:	ed9d 8b02 	vldr	d8, [sp, #8]
 80060ae:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80060b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060b6:	d10b      	bne.n	80060d0 <_dtoa_r+0xd8>
 80060b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060ba:	2301      	movs	r3, #1
 80060bc:	6013      	str	r3, [r2, #0]
 80060be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f000 84d9 	beq.w	8006a78 <_dtoa_r+0xa80>
 80060c6:	4887      	ldr	r0, [pc, #540]	; (80062e4 <_dtoa_r+0x2ec>)
 80060c8:	6018      	str	r0, [r3, #0]
 80060ca:	1e43      	subs	r3, r0, #1
 80060cc:	9301      	str	r3, [sp, #4]
 80060ce:	e7e2      	b.n	8006096 <_dtoa_r+0x9e>
 80060d0:	a90f      	add	r1, sp, #60	; 0x3c
 80060d2:	aa0e      	add	r2, sp, #56	; 0x38
 80060d4:	4630      	mov	r0, r6
 80060d6:	eeb0 0b48 	vmov.f64	d0, d8
 80060da:	f001 febd 	bl	8007e58 <__d2b>
 80060de:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80060e2:	4605      	mov	r5, r0
 80060e4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80060e6:	2900      	cmp	r1, #0
 80060e8:	d046      	beq.n	8006178 <_dtoa_r+0x180>
 80060ea:	ee18 4a90 	vmov	r4, s17
 80060ee:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80060f2:	ec53 2b18 	vmov	r2, r3, d8
 80060f6:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80060fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80060fe:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006102:	2400      	movs	r4, #0
 8006104:	ec43 2b16 	vmov	d6, r2, r3
 8006108:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800610c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80062b8 <_dtoa_r+0x2c0>
 8006110:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006114:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80062c0 <_dtoa_r+0x2c8>
 8006118:	eea7 6b05 	vfma.f64	d6, d7, d5
 800611c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80062c8 <_dtoa_r+0x2d0>
 8006120:	ee07 1a90 	vmov	s15, r1
 8006124:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006128:	eeb0 7b46 	vmov.f64	d7, d6
 800612c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006130:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006134:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800613c:	ee16 ba90 	vmov	fp, s13
 8006140:	940a      	str	r4, [sp, #40]	; 0x28
 8006142:	d508      	bpl.n	8006156 <_dtoa_r+0x15e>
 8006144:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006148:	eeb4 6b47 	vcmp.f64	d6, d7
 800614c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006150:	bf18      	it	ne
 8006152:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8006156:	f1bb 0f16 	cmp.w	fp, #22
 800615a:	d82f      	bhi.n	80061bc <_dtoa_r+0x1c4>
 800615c:	4b62      	ldr	r3, [pc, #392]	; (80062e8 <_dtoa_r+0x2f0>)
 800615e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006162:	ed93 7b00 	vldr	d7, [r3]
 8006166:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800616a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800616e:	d501      	bpl.n	8006174 <_dtoa_r+0x17c>
 8006170:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006174:	2300      	movs	r3, #0
 8006176:	e022      	b.n	80061be <_dtoa_r+0x1c6>
 8006178:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800617a:	4401      	add	r1, r0
 800617c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8006180:	2b20      	cmp	r3, #32
 8006182:	bfc1      	itttt	gt
 8006184:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006188:	fa04 f303 	lslgt.w	r3, r4, r3
 800618c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8006190:	fa28 f804 	lsrgt.w	r8, r8, r4
 8006194:	bfd6      	itet	le
 8006196:	f1c3 0320 	rsble	r3, r3, #32
 800619a:	ea43 0808 	orrgt.w	r8, r3, r8
 800619e:	fa08 f803 	lslle.w	r8, r8, r3
 80061a2:	ee07 8a90 	vmov	s15, r8
 80061a6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80061aa:	3901      	subs	r1, #1
 80061ac:	ee17 4a90 	vmov	r4, s15
 80061b0:	ec53 2b17 	vmov	r2, r3, d7
 80061b4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80061b8:	2401      	movs	r4, #1
 80061ba:	e7a3      	b.n	8006104 <_dtoa_r+0x10c>
 80061bc:	2301      	movs	r3, #1
 80061be:	930b      	str	r3, [sp, #44]	; 0x2c
 80061c0:	1a43      	subs	r3, r0, r1
 80061c2:	1e5a      	subs	r2, r3, #1
 80061c4:	bf45      	ittet	mi
 80061c6:	f1c3 0301 	rsbmi	r3, r3, #1
 80061ca:	9304      	strmi	r3, [sp, #16]
 80061cc:	2300      	movpl	r3, #0
 80061ce:	2300      	movmi	r3, #0
 80061d0:	9205      	str	r2, [sp, #20]
 80061d2:	bf54      	ite	pl
 80061d4:	9304      	strpl	r3, [sp, #16]
 80061d6:	9305      	strmi	r3, [sp, #20]
 80061d8:	f1bb 0f00 	cmp.w	fp, #0
 80061dc:	db18      	blt.n	8006210 <_dtoa_r+0x218>
 80061de:	9b05      	ldr	r3, [sp, #20]
 80061e0:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 80061e4:	445b      	add	r3, fp
 80061e6:	9305      	str	r3, [sp, #20]
 80061e8:	2300      	movs	r3, #0
 80061ea:	9a06      	ldr	r2, [sp, #24]
 80061ec:	2a09      	cmp	r2, #9
 80061ee:	d849      	bhi.n	8006284 <_dtoa_r+0x28c>
 80061f0:	2a05      	cmp	r2, #5
 80061f2:	bfc4      	itt	gt
 80061f4:	3a04      	subgt	r2, #4
 80061f6:	9206      	strgt	r2, [sp, #24]
 80061f8:	9a06      	ldr	r2, [sp, #24]
 80061fa:	f1a2 0202 	sub.w	r2, r2, #2
 80061fe:	bfcc      	ite	gt
 8006200:	2400      	movgt	r4, #0
 8006202:	2401      	movle	r4, #1
 8006204:	2a03      	cmp	r2, #3
 8006206:	d848      	bhi.n	800629a <_dtoa_r+0x2a2>
 8006208:	e8df f002 	tbb	[pc, r2]
 800620c:	3a2c2e0b 	.word	0x3a2c2e0b
 8006210:	9b04      	ldr	r3, [sp, #16]
 8006212:	2200      	movs	r2, #0
 8006214:	eba3 030b 	sub.w	r3, r3, fp
 8006218:	9304      	str	r3, [sp, #16]
 800621a:	9209      	str	r2, [sp, #36]	; 0x24
 800621c:	f1cb 0300 	rsb	r3, fp, #0
 8006220:	e7e3      	b.n	80061ea <_dtoa_r+0x1f2>
 8006222:	2200      	movs	r2, #0
 8006224:	9207      	str	r2, [sp, #28]
 8006226:	9a08      	ldr	r2, [sp, #32]
 8006228:	2a00      	cmp	r2, #0
 800622a:	dc39      	bgt.n	80062a0 <_dtoa_r+0x2a8>
 800622c:	f04f 0a01 	mov.w	sl, #1
 8006230:	46d1      	mov	r9, sl
 8006232:	4652      	mov	r2, sl
 8006234:	f8cd a020 	str.w	sl, [sp, #32]
 8006238:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800623a:	2100      	movs	r1, #0
 800623c:	6079      	str	r1, [r7, #4]
 800623e:	2004      	movs	r0, #4
 8006240:	f100 0c14 	add.w	ip, r0, #20
 8006244:	4594      	cmp	ip, r2
 8006246:	6879      	ldr	r1, [r7, #4]
 8006248:	d92f      	bls.n	80062aa <_dtoa_r+0x2b2>
 800624a:	4630      	mov	r0, r6
 800624c:	930d      	str	r3, [sp, #52]	; 0x34
 800624e:	f001 fa15 	bl	800767c <_Balloc>
 8006252:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006254:	9001      	str	r0, [sp, #4]
 8006256:	4602      	mov	r2, r0
 8006258:	2800      	cmp	r0, #0
 800625a:	d149      	bne.n	80062f0 <_dtoa_r+0x2f8>
 800625c:	4b23      	ldr	r3, [pc, #140]	; (80062ec <_dtoa_r+0x2f4>)
 800625e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006262:	e6e1      	b.n	8006028 <_dtoa_r+0x30>
 8006264:	2201      	movs	r2, #1
 8006266:	e7dd      	b.n	8006224 <_dtoa_r+0x22c>
 8006268:	2200      	movs	r2, #0
 800626a:	9207      	str	r2, [sp, #28]
 800626c:	9a08      	ldr	r2, [sp, #32]
 800626e:	eb0b 0a02 	add.w	sl, fp, r2
 8006272:	f10a 0901 	add.w	r9, sl, #1
 8006276:	464a      	mov	r2, r9
 8006278:	2a01      	cmp	r2, #1
 800627a:	bfb8      	it	lt
 800627c:	2201      	movlt	r2, #1
 800627e:	e7db      	b.n	8006238 <_dtoa_r+0x240>
 8006280:	2201      	movs	r2, #1
 8006282:	e7f2      	b.n	800626a <_dtoa_r+0x272>
 8006284:	2401      	movs	r4, #1
 8006286:	2200      	movs	r2, #0
 8006288:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800628c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006290:	2100      	movs	r1, #0
 8006292:	46d1      	mov	r9, sl
 8006294:	2212      	movs	r2, #18
 8006296:	9108      	str	r1, [sp, #32]
 8006298:	e7ce      	b.n	8006238 <_dtoa_r+0x240>
 800629a:	2201      	movs	r2, #1
 800629c:	9207      	str	r2, [sp, #28]
 800629e:	e7f5      	b.n	800628c <_dtoa_r+0x294>
 80062a0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80062a4:	46d1      	mov	r9, sl
 80062a6:	4652      	mov	r2, sl
 80062a8:	e7c6      	b.n	8006238 <_dtoa_r+0x240>
 80062aa:	3101      	adds	r1, #1
 80062ac:	6079      	str	r1, [r7, #4]
 80062ae:	0040      	lsls	r0, r0, #1
 80062b0:	e7c6      	b.n	8006240 <_dtoa_r+0x248>
 80062b2:	bf00      	nop
 80062b4:	f3af 8000 	nop.w
 80062b8:	636f4361 	.word	0x636f4361
 80062bc:	3fd287a7 	.word	0x3fd287a7
 80062c0:	8b60c8b3 	.word	0x8b60c8b3
 80062c4:	3fc68a28 	.word	0x3fc68a28
 80062c8:	509f79fb 	.word	0x509f79fb
 80062cc:	3fd34413 	.word	0x3fd34413
 80062d0:	08008a4e 	.word	0x08008a4e
 80062d4:	08008a65 	.word	0x08008a65
 80062d8:	7ff00000 	.word	0x7ff00000
 80062dc:	08008a4a 	.word	0x08008a4a
 80062e0:	08008a41 	.word	0x08008a41
 80062e4:	080088c2 	.word	0x080088c2
 80062e8:	08008c38 	.word	0x08008c38
 80062ec:	08008ac0 	.word	0x08008ac0
 80062f0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80062f2:	9901      	ldr	r1, [sp, #4]
 80062f4:	6011      	str	r1, [r2, #0]
 80062f6:	f1b9 0f0e 	cmp.w	r9, #14
 80062fa:	d86c      	bhi.n	80063d6 <_dtoa_r+0x3de>
 80062fc:	2c00      	cmp	r4, #0
 80062fe:	d06a      	beq.n	80063d6 <_dtoa_r+0x3de>
 8006300:	f1bb 0f00 	cmp.w	fp, #0
 8006304:	f340 80a0 	ble.w	8006448 <_dtoa_r+0x450>
 8006308:	49c1      	ldr	r1, [pc, #772]	; (8006610 <_dtoa_r+0x618>)
 800630a:	f00b 020f 	and.w	r2, fp, #15
 800630e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006312:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006316:	ed92 7b00 	vldr	d7, [r2]
 800631a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800631e:	f000 8087 	beq.w	8006430 <_dtoa_r+0x438>
 8006322:	4abc      	ldr	r2, [pc, #752]	; (8006614 <_dtoa_r+0x61c>)
 8006324:	ed92 6b08 	vldr	d6, [r2, #32]
 8006328:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800632c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006330:	f001 010f 	and.w	r1, r1, #15
 8006334:	2203      	movs	r2, #3
 8006336:	48b7      	ldr	r0, [pc, #732]	; (8006614 <_dtoa_r+0x61c>)
 8006338:	2900      	cmp	r1, #0
 800633a:	d17b      	bne.n	8006434 <_dtoa_r+0x43c>
 800633c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006340:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006344:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006348:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800634a:	2900      	cmp	r1, #0
 800634c:	f000 80a2 	beq.w	8006494 <_dtoa_r+0x49c>
 8006350:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006354:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006358:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800635c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006360:	f140 8098 	bpl.w	8006494 <_dtoa_r+0x49c>
 8006364:	f1b9 0f00 	cmp.w	r9, #0
 8006368:	f000 8094 	beq.w	8006494 <_dtoa_r+0x49c>
 800636c:	f1ba 0f00 	cmp.w	sl, #0
 8006370:	dd2f      	ble.n	80063d2 <_dtoa_r+0x3da>
 8006372:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006376:	ee27 7b06 	vmul.f64	d7, d7, d6
 800637a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800637e:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8006382:	3201      	adds	r2, #1
 8006384:	4650      	mov	r0, sl
 8006386:	ed9d 6b02 	vldr	d6, [sp, #8]
 800638a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800638e:	ee07 2a90 	vmov	s15, r2
 8006392:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006396:	eea7 5b06 	vfma.f64	d5, d7, d6
 800639a:	ee15 4a90 	vmov	r4, s11
 800639e:	ec52 1b15 	vmov	r1, r2, d5
 80063a2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80063a6:	2800      	cmp	r0, #0
 80063a8:	d177      	bne.n	800649a <_dtoa_r+0x4a2>
 80063aa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80063ae:	ee36 6b47 	vsub.f64	d6, d6, d7
 80063b2:	ec42 1b17 	vmov	d7, r1, r2
 80063b6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80063ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063be:	f300 8263 	bgt.w	8006888 <_dtoa_r+0x890>
 80063c2:	eeb1 7b47 	vneg.f64	d7, d7
 80063c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80063ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ce:	f100 8258 	bmi.w	8006882 <_dtoa_r+0x88a>
 80063d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80063d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80063d8:	2a00      	cmp	r2, #0
 80063da:	f2c0 811d 	blt.w	8006618 <_dtoa_r+0x620>
 80063de:	f1bb 0f0e 	cmp.w	fp, #14
 80063e2:	f300 8119 	bgt.w	8006618 <_dtoa_r+0x620>
 80063e6:	4b8a      	ldr	r3, [pc, #552]	; (8006610 <_dtoa_r+0x618>)
 80063e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80063ec:	ed93 6b00 	vldr	d6, [r3]
 80063f0:	9b08      	ldr	r3, [sp, #32]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f280 80b7 	bge.w	8006566 <_dtoa_r+0x56e>
 80063f8:	f1b9 0f00 	cmp.w	r9, #0
 80063fc:	f300 80b3 	bgt.w	8006566 <_dtoa_r+0x56e>
 8006400:	f040 823f 	bne.w	8006882 <_dtoa_r+0x88a>
 8006404:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006408:	ee26 6b07 	vmul.f64	d6, d6, d7
 800640c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006410:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006418:	464c      	mov	r4, r9
 800641a:	464f      	mov	r7, r9
 800641c:	f280 8215 	bge.w	800684a <_dtoa_r+0x852>
 8006420:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006424:	2331      	movs	r3, #49	; 0x31
 8006426:	f808 3b01 	strb.w	r3, [r8], #1
 800642a:	f10b 0b01 	add.w	fp, fp, #1
 800642e:	e211      	b.n	8006854 <_dtoa_r+0x85c>
 8006430:	2202      	movs	r2, #2
 8006432:	e780      	b.n	8006336 <_dtoa_r+0x33e>
 8006434:	07cc      	lsls	r4, r1, #31
 8006436:	d504      	bpl.n	8006442 <_dtoa_r+0x44a>
 8006438:	ed90 6b00 	vldr	d6, [r0]
 800643c:	3201      	adds	r2, #1
 800643e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006442:	1049      	asrs	r1, r1, #1
 8006444:	3008      	adds	r0, #8
 8006446:	e777      	b.n	8006338 <_dtoa_r+0x340>
 8006448:	d022      	beq.n	8006490 <_dtoa_r+0x498>
 800644a:	f1cb 0100 	rsb	r1, fp, #0
 800644e:	4a70      	ldr	r2, [pc, #448]	; (8006610 <_dtoa_r+0x618>)
 8006450:	f001 000f 	and.w	r0, r1, #15
 8006454:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006458:	ed92 7b00 	vldr	d7, [r2]
 800645c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006460:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006464:	486b      	ldr	r0, [pc, #428]	; (8006614 <_dtoa_r+0x61c>)
 8006466:	1109      	asrs	r1, r1, #4
 8006468:	2400      	movs	r4, #0
 800646a:	2202      	movs	r2, #2
 800646c:	b929      	cbnz	r1, 800647a <_dtoa_r+0x482>
 800646e:	2c00      	cmp	r4, #0
 8006470:	f43f af6a 	beq.w	8006348 <_dtoa_r+0x350>
 8006474:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006478:	e766      	b.n	8006348 <_dtoa_r+0x350>
 800647a:	07cf      	lsls	r7, r1, #31
 800647c:	d505      	bpl.n	800648a <_dtoa_r+0x492>
 800647e:	ed90 6b00 	vldr	d6, [r0]
 8006482:	3201      	adds	r2, #1
 8006484:	2401      	movs	r4, #1
 8006486:	ee27 7b06 	vmul.f64	d7, d7, d6
 800648a:	1049      	asrs	r1, r1, #1
 800648c:	3008      	adds	r0, #8
 800648e:	e7ed      	b.n	800646c <_dtoa_r+0x474>
 8006490:	2202      	movs	r2, #2
 8006492:	e759      	b.n	8006348 <_dtoa_r+0x350>
 8006494:	465f      	mov	r7, fp
 8006496:	4648      	mov	r0, r9
 8006498:	e775      	b.n	8006386 <_dtoa_r+0x38e>
 800649a:	ec42 1b17 	vmov	d7, r1, r2
 800649e:	4a5c      	ldr	r2, [pc, #368]	; (8006610 <_dtoa_r+0x618>)
 80064a0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80064a4:	ed12 4b02 	vldr	d4, [r2, #-8]
 80064a8:	9a01      	ldr	r2, [sp, #4]
 80064aa:	1814      	adds	r4, r2, r0
 80064ac:	9a07      	ldr	r2, [sp, #28]
 80064ae:	b352      	cbz	r2, 8006506 <_dtoa_r+0x50e>
 80064b0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80064b4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80064b8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80064bc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80064c0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80064c4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80064c8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80064cc:	ee14 2a90 	vmov	r2, s9
 80064d0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80064d4:	3230      	adds	r2, #48	; 0x30
 80064d6:	ee36 6b45 	vsub.f64	d6, d6, d5
 80064da:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80064de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064e2:	f808 2b01 	strb.w	r2, [r8], #1
 80064e6:	d439      	bmi.n	800655c <_dtoa_r+0x564>
 80064e8:	ee32 5b46 	vsub.f64	d5, d2, d6
 80064ec:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80064f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064f4:	d472      	bmi.n	80065dc <_dtoa_r+0x5e4>
 80064f6:	45a0      	cmp	r8, r4
 80064f8:	f43f af6b 	beq.w	80063d2 <_dtoa_r+0x3da>
 80064fc:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006500:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006504:	e7e0      	b.n	80064c8 <_dtoa_r+0x4d0>
 8006506:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800650a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800650e:	4621      	mov	r1, r4
 8006510:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006514:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006518:	ee14 2a90 	vmov	r2, s9
 800651c:	3230      	adds	r2, #48	; 0x30
 800651e:	f808 2b01 	strb.w	r2, [r8], #1
 8006522:	45a0      	cmp	r8, r4
 8006524:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006528:	ee36 6b45 	vsub.f64	d6, d6, d5
 800652c:	d118      	bne.n	8006560 <_dtoa_r+0x568>
 800652e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006532:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006536:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800653a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800653e:	dc4d      	bgt.n	80065dc <_dtoa_r+0x5e4>
 8006540:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006544:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800654c:	f57f af41 	bpl.w	80063d2 <_dtoa_r+0x3da>
 8006550:	4688      	mov	r8, r1
 8006552:	3901      	subs	r1, #1
 8006554:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8006558:	2b30      	cmp	r3, #48	; 0x30
 800655a:	d0f9      	beq.n	8006550 <_dtoa_r+0x558>
 800655c:	46bb      	mov	fp, r7
 800655e:	e02a      	b.n	80065b6 <_dtoa_r+0x5be>
 8006560:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006564:	e7d6      	b.n	8006514 <_dtoa_r+0x51c>
 8006566:	ed9d 7b02 	vldr	d7, [sp, #8]
 800656a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800656e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006572:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006576:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800657a:	ee15 3a10 	vmov	r3, s10
 800657e:	3330      	adds	r3, #48	; 0x30
 8006580:	f808 3b01 	strb.w	r3, [r8], #1
 8006584:	9b01      	ldr	r3, [sp, #4]
 8006586:	eba8 0303 	sub.w	r3, r8, r3
 800658a:	4599      	cmp	r9, r3
 800658c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006590:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006594:	d133      	bne.n	80065fe <_dtoa_r+0x606>
 8006596:	ee37 7b07 	vadd.f64	d7, d7, d7
 800659a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800659e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065a2:	dc1a      	bgt.n	80065da <_dtoa_r+0x5e2>
 80065a4:	eeb4 7b46 	vcmp.f64	d7, d6
 80065a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ac:	d103      	bne.n	80065b6 <_dtoa_r+0x5be>
 80065ae:	ee15 3a10 	vmov	r3, s10
 80065b2:	07d9      	lsls	r1, r3, #31
 80065b4:	d411      	bmi.n	80065da <_dtoa_r+0x5e2>
 80065b6:	4629      	mov	r1, r5
 80065b8:	4630      	mov	r0, r6
 80065ba:	f001 f89f 	bl	80076fc <_Bfree>
 80065be:	2300      	movs	r3, #0
 80065c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80065c2:	f888 3000 	strb.w	r3, [r8]
 80065c6:	f10b 0301 	add.w	r3, fp, #1
 80065ca:	6013      	str	r3, [r2, #0]
 80065cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	f43f ad61 	beq.w	8006096 <_dtoa_r+0x9e>
 80065d4:	f8c3 8000 	str.w	r8, [r3]
 80065d8:	e55d      	b.n	8006096 <_dtoa_r+0x9e>
 80065da:	465f      	mov	r7, fp
 80065dc:	4643      	mov	r3, r8
 80065de:	4698      	mov	r8, r3
 80065e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065e4:	2a39      	cmp	r2, #57	; 0x39
 80065e6:	d106      	bne.n	80065f6 <_dtoa_r+0x5fe>
 80065e8:	9a01      	ldr	r2, [sp, #4]
 80065ea:	429a      	cmp	r2, r3
 80065ec:	d1f7      	bne.n	80065de <_dtoa_r+0x5e6>
 80065ee:	9901      	ldr	r1, [sp, #4]
 80065f0:	2230      	movs	r2, #48	; 0x30
 80065f2:	3701      	adds	r7, #1
 80065f4:	700a      	strb	r2, [r1, #0]
 80065f6:	781a      	ldrb	r2, [r3, #0]
 80065f8:	3201      	adds	r2, #1
 80065fa:	701a      	strb	r2, [r3, #0]
 80065fc:	e7ae      	b.n	800655c <_dtoa_r+0x564>
 80065fe:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006602:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800660a:	d1b2      	bne.n	8006572 <_dtoa_r+0x57a>
 800660c:	e7d3      	b.n	80065b6 <_dtoa_r+0x5be>
 800660e:	bf00      	nop
 8006610:	08008c38 	.word	0x08008c38
 8006614:	08008c10 	.word	0x08008c10
 8006618:	9907      	ldr	r1, [sp, #28]
 800661a:	2900      	cmp	r1, #0
 800661c:	f000 80d0 	beq.w	80067c0 <_dtoa_r+0x7c8>
 8006620:	9906      	ldr	r1, [sp, #24]
 8006622:	2901      	cmp	r1, #1
 8006624:	f300 80b4 	bgt.w	8006790 <_dtoa_r+0x798>
 8006628:	990a      	ldr	r1, [sp, #40]	; 0x28
 800662a:	2900      	cmp	r1, #0
 800662c:	f000 80ac 	beq.w	8006788 <_dtoa_r+0x790>
 8006630:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006634:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006638:	461c      	mov	r4, r3
 800663a:	930a      	str	r3, [sp, #40]	; 0x28
 800663c:	9b04      	ldr	r3, [sp, #16]
 800663e:	4413      	add	r3, r2
 8006640:	9304      	str	r3, [sp, #16]
 8006642:	9b05      	ldr	r3, [sp, #20]
 8006644:	2101      	movs	r1, #1
 8006646:	4413      	add	r3, r2
 8006648:	4630      	mov	r0, r6
 800664a:	9305      	str	r3, [sp, #20]
 800664c:	f001 f958 	bl	8007900 <__i2b>
 8006650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006652:	4607      	mov	r7, r0
 8006654:	f1b8 0f00 	cmp.w	r8, #0
 8006658:	dd0d      	ble.n	8006676 <_dtoa_r+0x67e>
 800665a:	9a05      	ldr	r2, [sp, #20]
 800665c:	2a00      	cmp	r2, #0
 800665e:	dd0a      	ble.n	8006676 <_dtoa_r+0x67e>
 8006660:	4542      	cmp	r2, r8
 8006662:	9904      	ldr	r1, [sp, #16]
 8006664:	bfa8      	it	ge
 8006666:	4642      	movge	r2, r8
 8006668:	1a89      	subs	r1, r1, r2
 800666a:	9104      	str	r1, [sp, #16]
 800666c:	9905      	ldr	r1, [sp, #20]
 800666e:	eba8 0802 	sub.w	r8, r8, r2
 8006672:	1a8a      	subs	r2, r1, r2
 8006674:	9205      	str	r2, [sp, #20]
 8006676:	b303      	cbz	r3, 80066ba <_dtoa_r+0x6c2>
 8006678:	9a07      	ldr	r2, [sp, #28]
 800667a:	2a00      	cmp	r2, #0
 800667c:	f000 80a5 	beq.w	80067ca <_dtoa_r+0x7d2>
 8006680:	2c00      	cmp	r4, #0
 8006682:	dd13      	ble.n	80066ac <_dtoa_r+0x6b4>
 8006684:	4639      	mov	r1, r7
 8006686:	4622      	mov	r2, r4
 8006688:	4630      	mov	r0, r6
 800668a:	930d      	str	r3, [sp, #52]	; 0x34
 800668c:	f001 f9f8 	bl	8007a80 <__pow5mult>
 8006690:	462a      	mov	r2, r5
 8006692:	4601      	mov	r1, r0
 8006694:	4607      	mov	r7, r0
 8006696:	4630      	mov	r0, r6
 8006698:	f001 f948 	bl	800792c <__multiply>
 800669c:	4629      	mov	r1, r5
 800669e:	900a      	str	r0, [sp, #40]	; 0x28
 80066a0:	4630      	mov	r0, r6
 80066a2:	f001 f82b 	bl	80076fc <_Bfree>
 80066a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066aa:	4615      	mov	r5, r2
 80066ac:	1b1a      	subs	r2, r3, r4
 80066ae:	d004      	beq.n	80066ba <_dtoa_r+0x6c2>
 80066b0:	4629      	mov	r1, r5
 80066b2:	4630      	mov	r0, r6
 80066b4:	f001 f9e4 	bl	8007a80 <__pow5mult>
 80066b8:	4605      	mov	r5, r0
 80066ba:	2101      	movs	r1, #1
 80066bc:	4630      	mov	r0, r6
 80066be:	f001 f91f 	bl	8007900 <__i2b>
 80066c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	4604      	mov	r4, r0
 80066c8:	f340 8081 	ble.w	80067ce <_dtoa_r+0x7d6>
 80066cc:	461a      	mov	r2, r3
 80066ce:	4601      	mov	r1, r0
 80066d0:	4630      	mov	r0, r6
 80066d2:	f001 f9d5 	bl	8007a80 <__pow5mult>
 80066d6:	9b06      	ldr	r3, [sp, #24]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	4604      	mov	r4, r0
 80066dc:	dd7a      	ble.n	80067d4 <_dtoa_r+0x7dc>
 80066de:	2300      	movs	r3, #0
 80066e0:	930a      	str	r3, [sp, #40]	; 0x28
 80066e2:	6922      	ldr	r2, [r4, #16]
 80066e4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80066e8:	6910      	ldr	r0, [r2, #16]
 80066ea:	f001 f8b9 	bl	8007860 <__hi0bits>
 80066ee:	f1c0 0020 	rsb	r0, r0, #32
 80066f2:	9b05      	ldr	r3, [sp, #20]
 80066f4:	4418      	add	r0, r3
 80066f6:	f010 001f 	ands.w	r0, r0, #31
 80066fa:	f000 808c 	beq.w	8006816 <_dtoa_r+0x81e>
 80066fe:	f1c0 0220 	rsb	r2, r0, #32
 8006702:	2a04      	cmp	r2, #4
 8006704:	f340 8085 	ble.w	8006812 <_dtoa_r+0x81a>
 8006708:	f1c0 001c 	rsb	r0, r0, #28
 800670c:	9b04      	ldr	r3, [sp, #16]
 800670e:	4403      	add	r3, r0
 8006710:	9304      	str	r3, [sp, #16]
 8006712:	9b05      	ldr	r3, [sp, #20]
 8006714:	4403      	add	r3, r0
 8006716:	4480      	add	r8, r0
 8006718:	9305      	str	r3, [sp, #20]
 800671a:	9b04      	ldr	r3, [sp, #16]
 800671c:	2b00      	cmp	r3, #0
 800671e:	dd05      	ble.n	800672c <_dtoa_r+0x734>
 8006720:	4629      	mov	r1, r5
 8006722:	461a      	mov	r2, r3
 8006724:	4630      	mov	r0, r6
 8006726:	f001 fa05 	bl	8007b34 <__lshift>
 800672a:	4605      	mov	r5, r0
 800672c:	9b05      	ldr	r3, [sp, #20]
 800672e:	2b00      	cmp	r3, #0
 8006730:	dd05      	ble.n	800673e <_dtoa_r+0x746>
 8006732:	4621      	mov	r1, r4
 8006734:	461a      	mov	r2, r3
 8006736:	4630      	mov	r0, r6
 8006738:	f001 f9fc 	bl	8007b34 <__lshift>
 800673c:	4604      	mov	r4, r0
 800673e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006740:	2b00      	cmp	r3, #0
 8006742:	d06a      	beq.n	800681a <_dtoa_r+0x822>
 8006744:	4621      	mov	r1, r4
 8006746:	4628      	mov	r0, r5
 8006748:	f001 fa64 	bl	8007c14 <__mcmp>
 800674c:	2800      	cmp	r0, #0
 800674e:	da64      	bge.n	800681a <_dtoa_r+0x822>
 8006750:	2300      	movs	r3, #0
 8006752:	4629      	mov	r1, r5
 8006754:	220a      	movs	r2, #10
 8006756:	4630      	mov	r0, r6
 8006758:	f000 fff2 	bl	8007740 <__multadd>
 800675c:	9b07      	ldr	r3, [sp, #28]
 800675e:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006762:	4605      	mov	r5, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	f000 8191 	beq.w	8006a8c <_dtoa_r+0xa94>
 800676a:	4639      	mov	r1, r7
 800676c:	2300      	movs	r3, #0
 800676e:	220a      	movs	r2, #10
 8006770:	4630      	mov	r0, r6
 8006772:	f000 ffe5 	bl	8007740 <__multadd>
 8006776:	f1ba 0f00 	cmp.w	sl, #0
 800677a:	4607      	mov	r7, r0
 800677c:	f300 808d 	bgt.w	800689a <_dtoa_r+0x8a2>
 8006780:	9b06      	ldr	r3, [sp, #24]
 8006782:	2b02      	cmp	r3, #2
 8006784:	dc50      	bgt.n	8006828 <_dtoa_r+0x830>
 8006786:	e088      	b.n	800689a <_dtoa_r+0x8a2>
 8006788:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800678a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800678e:	e751      	b.n	8006634 <_dtoa_r+0x63c>
 8006790:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8006794:	42a3      	cmp	r3, r4
 8006796:	bfbf      	itttt	lt
 8006798:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800679a:	1ae3      	sublt	r3, r4, r3
 800679c:	18d2      	addlt	r2, r2, r3
 800679e:	9209      	strlt	r2, [sp, #36]	; 0x24
 80067a0:	bfb6      	itet	lt
 80067a2:	4623      	movlt	r3, r4
 80067a4:	1b1c      	subge	r4, r3, r4
 80067a6:	2400      	movlt	r4, #0
 80067a8:	f1b9 0f00 	cmp.w	r9, #0
 80067ac:	bfb5      	itete	lt
 80067ae:	9a04      	ldrlt	r2, [sp, #16]
 80067b0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80067b4:	eba2 0809 	sublt.w	r8, r2, r9
 80067b8:	464a      	movge	r2, r9
 80067ba:	bfb8      	it	lt
 80067bc:	2200      	movlt	r2, #0
 80067be:	e73c      	b.n	800663a <_dtoa_r+0x642>
 80067c0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80067c4:	9f07      	ldr	r7, [sp, #28]
 80067c6:	461c      	mov	r4, r3
 80067c8:	e744      	b.n	8006654 <_dtoa_r+0x65c>
 80067ca:	461a      	mov	r2, r3
 80067cc:	e770      	b.n	80066b0 <_dtoa_r+0x6b8>
 80067ce:	9b06      	ldr	r3, [sp, #24]
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	dc18      	bgt.n	8006806 <_dtoa_r+0x80e>
 80067d4:	9b02      	ldr	r3, [sp, #8]
 80067d6:	b9b3      	cbnz	r3, 8006806 <_dtoa_r+0x80e>
 80067d8:	9b03      	ldr	r3, [sp, #12]
 80067da:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80067de:	b9a2      	cbnz	r2, 800680a <_dtoa_r+0x812>
 80067e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80067e4:	0d12      	lsrs	r2, r2, #20
 80067e6:	0512      	lsls	r2, r2, #20
 80067e8:	b18a      	cbz	r2, 800680e <_dtoa_r+0x816>
 80067ea:	9b04      	ldr	r3, [sp, #16]
 80067ec:	3301      	adds	r3, #1
 80067ee:	9304      	str	r3, [sp, #16]
 80067f0:	9b05      	ldr	r3, [sp, #20]
 80067f2:	3301      	adds	r3, #1
 80067f4:	9305      	str	r3, [sp, #20]
 80067f6:	2301      	movs	r3, #1
 80067f8:	930a      	str	r3, [sp, #40]	; 0x28
 80067fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f47f af70 	bne.w	80066e2 <_dtoa_r+0x6ea>
 8006802:	2001      	movs	r0, #1
 8006804:	e775      	b.n	80066f2 <_dtoa_r+0x6fa>
 8006806:	2300      	movs	r3, #0
 8006808:	e7f6      	b.n	80067f8 <_dtoa_r+0x800>
 800680a:	9b02      	ldr	r3, [sp, #8]
 800680c:	e7f4      	b.n	80067f8 <_dtoa_r+0x800>
 800680e:	920a      	str	r2, [sp, #40]	; 0x28
 8006810:	e7f3      	b.n	80067fa <_dtoa_r+0x802>
 8006812:	d082      	beq.n	800671a <_dtoa_r+0x722>
 8006814:	4610      	mov	r0, r2
 8006816:	301c      	adds	r0, #28
 8006818:	e778      	b.n	800670c <_dtoa_r+0x714>
 800681a:	f1b9 0f00 	cmp.w	r9, #0
 800681e:	dc37      	bgt.n	8006890 <_dtoa_r+0x898>
 8006820:	9b06      	ldr	r3, [sp, #24]
 8006822:	2b02      	cmp	r3, #2
 8006824:	dd34      	ble.n	8006890 <_dtoa_r+0x898>
 8006826:	46ca      	mov	sl, r9
 8006828:	f1ba 0f00 	cmp.w	sl, #0
 800682c:	d10d      	bne.n	800684a <_dtoa_r+0x852>
 800682e:	4621      	mov	r1, r4
 8006830:	4653      	mov	r3, sl
 8006832:	2205      	movs	r2, #5
 8006834:	4630      	mov	r0, r6
 8006836:	f000 ff83 	bl	8007740 <__multadd>
 800683a:	4601      	mov	r1, r0
 800683c:	4604      	mov	r4, r0
 800683e:	4628      	mov	r0, r5
 8006840:	f001 f9e8 	bl	8007c14 <__mcmp>
 8006844:	2800      	cmp	r0, #0
 8006846:	f73f adeb 	bgt.w	8006420 <_dtoa_r+0x428>
 800684a:	9b08      	ldr	r3, [sp, #32]
 800684c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006850:	ea6f 0b03 	mvn.w	fp, r3
 8006854:	f04f 0900 	mov.w	r9, #0
 8006858:	4621      	mov	r1, r4
 800685a:	4630      	mov	r0, r6
 800685c:	f000 ff4e 	bl	80076fc <_Bfree>
 8006860:	2f00      	cmp	r7, #0
 8006862:	f43f aea8 	beq.w	80065b6 <_dtoa_r+0x5be>
 8006866:	f1b9 0f00 	cmp.w	r9, #0
 800686a:	d005      	beq.n	8006878 <_dtoa_r+0x880>
 800686c:	45b9      	cmp	r9, r7
 800686e:	d003      	beq.n	8006878 <_dtoa_r+0x880>
 8006870:	4649      	mov	r1, r9
 8006872:	4630      	mov	r0, r6
 8006874:	f000 ff42 	bl	80076fc <_Bfree>
 8006878:	4639      	mov	r1, r7
 800687a:	4630      	mov	r0, r6
 800687c:	f000 ff3e 	bl	80076fc <_Bfree>
 8006880:	e699      	b.n	80065b6 <_dtoa_r+0x5be>
 8006882:	2400      	movs	r4, #0
 8006884:	4627      	mov	r7, r4
 8006886:	e7e0      	b.n	800684a <_dtoa_r+0x852>
 8006888:	46bb      	mov	fp, r7
 800688a:	4604      	mov	r4, r0
 800688c:	4607      	mov	r7, r0
 800688e:	e5c7      	b.n	8006420 <_dtoa_r+0x428>
 8006890:	9b07      	ldr	r3, [sp, #28]
 8006892:	46ca      	mov	sl, r9
 8006894:	2b00      	cmp	r3, #0
 8006896:	f000 8100 	beq.w	8006a9a <_dtoa_r+0xaa2>
 800689a:	f1b8 0f00 	cmp.w	r8, #0
 800689e:	dd05      	ble.n	80068ac <_dtoa_r+0x8b4>
 80068a0:	4639      	mov	r1, r7
 80068a2:	4642      	mov	r2, r8
 80068a4:	4630      	mov	r0, r6
 80068a6:	f001 f945 	bl	8007b34 <__lshift>
 80068aa:	4607      	mov	r7, r0
 80068ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d05d      	beq.n	800696e <_dtoa_r+0x976>
 80068b2:	6879      	ldr	r1, [r7, #4]
 80068b4:	4630      	mov	r0, r6
 80068b6:	f000 fee1 	bl	800767c <_Balloc>
 80068ba:	4680      	mov	r8, r0
 80068bc:	b928      	cbnz	r0, 80068ca <_dtoa_r+0x8d2>
 80068be:	4b82      	ldr	r3, [pc, #520]	; (8006ac8 <_dtoa_r+0xad0>)
 80068c0:	4602      	mov	r2, r0
 80068c2:	f240 21ea 	movw	r1, #746	; 0x2ea
 80068c6:	f7ff bbaf 	b.w	8006028 <_dtoa_r+0x30>
 80068ca:	693a      	ldr	r2, [r7, #16]
 80068cc:	3202      	adds	r2, #2
 80068ce:	0092      	lsls	r2, r2, #2
 80068d0:	f107 010c 	add.w	r1, r7, #12
 80068d4:	300c      	adds	r0, #12
 80068d6:	f000 fea9 	bl	800762c <memcpy>
 80068da:	2201      	movs	r2, #1
 80068dc:	4641      	mov	r1, r8
 80068de:	4630      	mov	r0, r6
 80068e0:	f001 f928 	bl	8007b34 <__lshift>
 80068e4:	9b01      	ldr	r3, [sp, #4]
 80068e6:	3301      	adds	r3, #1
 80068e8:	9304      	str	r3, [sp, #16]
 80068ea:	9b01      	ldr	r3, [sp, #4]
 80068ec:	4453      	add	r3, sl
 80068ee:	9308      	str	r3, [sp, #32]
 80068f0:	9b02      	ldr	r3, [sp, #8]
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	46b9      	mov	r9, r7
 80068f8:	9307      	str	r3, [sp, #28]
 80068fa:	4607      	mov	r7, r0
 80068fc:	9b04      	ldr	r3, [sp, #16]
 80068fe:	4621      	mov	r1, r4
 8006900:	3b01      	subs	r3, #1
 8006902:	4628      	mov	r0, r5
 8006904:	9302      	str	r3, [sp, #8]
 8006906:	f7ff faea 	bl	8005ede <quorem>
 800690a:	4603      	mov	r3, r0
 800690c:	3330      	adds	r3, #48	; 0x30
 800690e:	9005      	str	r0, [sp, #20]
 8006910:	4649      	mov	r1, r9
 8006912:	4628      	mov	r0, r5
 8006914:	9309      	str	r3, [sp, #36]	; 0x24
 8006916:	f001 f97d 	bl	8007c14 <__mcmp>
 800691a:	463a      	mov	r2, r7
 800691c:	4682      	mov	sl, r0
 800691e:	4621      	mov	r1, r4
 8006920:	4630      	mov	r0, r6
 8006922:	f001 f993 	bl	8007c4c <__mdiff>
 8006926:	68c2      	ldr	r2, [r0, #12]
 8006928:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800692a:	4680      	mov	r8, r0
 800692c:	bb0a      	cbnz	r2, 8006972 <_dtoa_r+0x97a>
 800692e:	4601      	mov	r1, r0
 8006930:	4628      	mov	r0, r5
 8006932:	f001 f96f 	bl	8007c14 <__mcmp>
 8006936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006938:	4602      	mov	r2, r0
 800693a:	4641      	mov	r1, r8
 800693c:	4630      	mov	r0, r6
 800693e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8006942:	f000 fedb 	bl	80076fc <_Bfree>
 8006946:	9b06      	ldr	r3, [sp, #24]
 8006948:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800694a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800694e:	ea43 0102 	orr.w	r1, r3, r2
 8006952:	9b07      	ldr	r3, [sp, #28]
 8006954:	430b      	orrs	r3, r1
 8006956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006958:	d10d      	bne.n	8006976 <_dtoa_r+0x97e>
 800695a:	2b39      	cmp	r3, #57	; 0x39
 800695c:	d029      	beq.n	80069b2 <_dtoa_r+0x9ba>
 800695e:	f1ba 0f00 	cmp.w	sl, #0
 8006962:	dd01      	ble.n	8006968 <_dtoa_r+0x970>
 8006964:	9b05      	ldr	r3, [sp, #20]
 8006966:	3331      	adds	r3, #49	; 0x31
 8006968:	9a02      	ldr	r2, [sp, #8]
 800696a:	7013      	strb	r3, [r2, #0]
 800696c:	e774      	b.n	8006858 <_dtoa_r+0x860>
 800696e:	4638      	mov	r0, r7
 8006970:	e7b8      	b.n	80068e4 <_dtoa_r+0x8ec>
 8006972:	2201      	movs	r2, #1
 8006974:	e7e1      	b.n	800693a <_dtoa_r+0x942>
 8006976:	f1ba 0f00 	cmp.w	sl, #0
 800697a:	db06      	blt.n	800698a <_dtoa_r+0x992>
 800697c:	9906      	ldr	r1, [sp, #24]
 800697e:	ea41 0a0a 	orr.w	sl, r1, sl
 8006982:	9907      	ldr	r1, [sp, #28]
 8006984:	ea5a 0101 	orrs.w	r1, sl, r1
 8006988:	d120      	bne.n	80069cc <_dtoa_r+0x9d4>
 800698a:	2a00      	cmp	r2, #0
 800698c:	ddec      	ble.n	8006968 <_dtoa_r+0x970>
 800698e:	4629      	mov	r1, r5
 8006990:	2201      	movs	r2, #1
 8006992:	4630      	mov	r0, r6
 8006994:	9304      	str	r3, [sp, #16]
 8006996:	f001 f8cd 	bl	8007b34 <__lshift>
 800699a:	4621      	mov	r1, r4
 800699c:	4605      	mov	r5, r0
 800699e:	f001 f939 	bl	8007c14 <__mcmp>
 80069a2:	2800      	cmp	r0, #0
 80069a4:	9b04      	ldr	r3, [sp, #16]
 80069a6:	dc02      	bgt.n	80069ae <_dtoa_r+0x9b6>
 80069a8:	d1de      	bne.n	8006968 <_dtoa_r+0x970>
 80069aa:	07da      	lsls	r2, r3, #31
 80069ac:	d5dc      	bpl.n	8006968 <_dtoa_r+0x970>
 80069ae:	2b39      	cmp	r3, #57	; 0x39
 80069b0:	d1d8      	bne.n	8006964 <_dtoa_r+0x96c>
 80069b2:	9a02      	ldr	r2, [sp, #8]
 80069b4:	2339      	movs	r3, #57	; 0x39
 80069b6:	7013      	strb	r3, [r2, #0]
 80069b8:	4643      	mov	r3, r8
 80069ba:	4698      	mov	r8, r3
 80069bc:	3b01      	subs	r3, #1
 80069be:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80069c2:	2a39      	cmp	r2, #57	; 0x39
 80069c4:	d051      	beq.n	8006a6a <_dtoa_r+0xa72>
 80069c6:	3201      	adds	r2, #1
 80069c8:	701a      	strb	r2, [r3, #0]
 80069ca:	e745      	b.n	8006858 <_dtoa_r+0x860>
 80069cc:	2a00      	cmp	r2, #0
 80069ce:	dd03      	ble.n	80069d8 <_dtoa_r+0x9e0>
 80069d0:	2b39      	cmp	r3, #57	; 0x39
 80069d2:	d0ee      	beq.n	80069b2 <_dtoa_r+0x9ba>
 80069d4:	3301      	adds	r3, #1
 80069d6:	e7c7      	b.n	8006968 <_dtoa_r+0x970>
 80069d8:	9a04      	ldr	r2, [sp, #16]
 80069da:	9908      	ldr	r1, [sp, #32]
 80069dc:	f802 3c01 	strb.w	r3, [r2, #-1]
 80069e0:	428a      	cmp	r2, r1
 80069e2:	d02b      	beq.n	8006a3c <_dtoa_r+0xa44>
 80069e4:	4629      	mov	r1, r5
 80069e6:	2300      	movs	r3, #0
 80069e8:	220a      	movs	r2, #10
 80069ea:	4630      	mov	r0, r6
 80069ec:	f000 fea8 	bl	8007740 <__multadd>
 80069f0:	45b9      	cmp	r9, r7
 80069f2:	4605      	mov	r5, r0
 80069f4:	f04f 0300 	mov.w	r3, #0
 80069f8:	f04f 020a 	mov.w	r2, #10
 80069fc:	4649      	mov	r1, r9
 80069fe:	4630      	mov	r0, r6
 8006a00:	d107      	bne.n	8006a12 <_dtoa_r+0xa1a>
 8006a02:	f000 fe9d 	bl	8007740 <__multadd>
 8006a06:	4681      	mov	r9, r0
 8006a08:	4607      	mov	r7, r0
 8006a0a:	9b04      	ldr	r3, [sp, #16]
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	9304      	str	r3, [sp, #16]
 8006a10:	e774      	b.n	80068fc <_dtoa_r+0x904>
 8006a12:	f000 fe95 	bl	8007740 <__multadd>
 8006a16:	4639      	mov	r1, r7
 8006a18:	4681      	mov	r9, r0
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	220a      	movs	r2, #10
 8006a1e:	4630      	mov	r0, r6
 8006a20:	f000 fe8e 	bl	8007740 <__multadd>
 8006a24:	4607      	mov	r7, r0
 8006a26:	e7f0      	b.n	8006a0a <_dtoa_r+0xa12>
 8006a28:	f1ba 0f00 	cmp.w	sl, #0
 8006a2c:	9a01      	ldr	r2, [sp, #4]
 8006a2e:	bfcc      	ite	gt
 8006a30:	46d0      	movgt	r8, sl
 8006a32:	f04f 0801 	movle.w	r8, #1
 8006a36:	4490      	add	r8, r2
 8006a38:	f04f 0900 	mov.w	r9, #0
 8006a3c:	4629      	mov	r1, r5
 8006a3e:	2201      	movs	r2, #1
 8006a40:	4630      	mov	r0, r6
 8006a42:	9302      	str	r3, [sp, #8]
 8006a44:	f001 f876 	bl	8007b34 <__lshift>
 8006a48:	4621      	mov	r1, r4
 8006a4a:	4605      	mov	r5, r0
 8006a4c:	f001 f8e2 	bl	8007c14 <__mcmp>
 8006a50:	2800      	cmp	r0, #0
 8006a52:	dcb1      	bgt.n	80069b8 <_dtoa_r+0x9c0>
 8006a54:	d102      	bne.n	8006a5c <_dtoa_r+0xa64>
 8006a56:	9b02      	ldr	r3, [sp, #8]
 8006a58:	07db      	lsls	r3, r3, #31
 8006a5a:	d4ad      	bmi.n	80069b8 <_dtoa_r+0x9c0>
 8006a5c:	4643      	mov	r3, r8
 8006a5e:	4698      	mov	r8, r3
 8006a60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a64:	2a30      	cmp	r2, #48	; 0x30
 8006a66:	d0fa      	beq.n	8006a5e <_dtoa_r+0xa66>
 8006a68:	e6f6      	b.n	8006858 <_dtoa_r+0x860>
 8006a6a:	9a01      	ldr	r2, [sp, #4]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d1a4      	bne.n	80069ba <_dtoa_r+0x9c2>
 8006a70:	f10b 0b01 	add.w	fp, fp, #1
 8006a74:	2331      	movs	r3, #49	; 0x31
 8006a76:	e778      	b.n	800696a <_dtoa_r+0x972>
 8006a78:	4b14      	ldr	r3, [pc, #80]	; (8006acc <_dtoa_r+0xad4>)
 8006a7a:	f7ff bb27 	b.w	80060cc <_dtoa_r+0xd4>
 8006a7e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f47f ab03 	bne.w	800608c <_dtoa_r+0x94>
 8006a86:	4b12      	ldr	r3, [pc, #72]	; (8006ad0 <_dtoa_r+0xad8>)
 8006a88:	f7ff bb20 	b.w	80060cc <_dtoa_r+0xd4>
 8006a8c:	f1ba 0f00 	cmp.w	sl, #0
 8006a90:	dc03      	bgt.n	8006a9a <_dtoa_r+0xaa2>
 8006a92:	9b06      	ldr	r3, [sp, #24]
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	f73f aec7 	bgt.w	8006828 <_dtoa_r+0x830>
 8006a9a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006a9e:	4621      	mov	r1, r4
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	f7ff fa1c 	bl	8005ede <quorem>
 8006aa6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006aaa:	f808 3b01 	strb.w	r3, [r8], #1
 8006aae:	9a01      	ldr	r2, [sp, #4]
 8006ab0:	eba8 0202 	sub.w	r2, r8, r2
 8006ab4:	4592      	cmp	sl, r2
 8006ab6:	ddb7      	ble.n	8006a28 <_dtoa_r+0xa30>
 8006ab8:	4629      	mov	r1, r5
 8006aba:	2300      	movs	r3, #0
 8006abc:	220a      	movs	r2, #10
 8006abe:	4630      	mov	r0, r6
 8006ac0:	f000 fe3e 	bl	8007740 <__multadd>
 8006ac4:	4605      	mov	r5, r0
 8006ac6:	e7ea      	b.n	8006a9e <_dtoa_r+0xaa6>
 8006ac8:	08008ac0 	.word	0x08008ac0
 8006acc:	080088c1 	.word	0x080088c1
 8006ad0:	08008a41 	.word	0x08008a41

08006ad4 <__sflush_r>:
 8006ad4:	898a      	ldrh	r2, [r1, #12]
 8006ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ada:	4605      	mov	r5, r0
 8006adc:	0710      	lsls	r0, r2, #28
 8006ade:	460c      	mov	r4, r1
 8006ae0:	d458      	bmi.n	8006b94 <__sflush_r+0xc0>
 8006ae2:	684b      	ldr	r3, [r1, #4]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	dc05      	bgt.n	8006af4 <__sflush_r+0x20>
 8006ae8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	dc02      	bgt.n	8006af4 <__sflush_r+0x20>
 8006aee:	2000      	movs	r0, #0
 8006af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006af4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006af6:	2e00      	cmp	r6, #0
 8006af8:	d0f9      	beq.n	8006aee <__sflush_r+0x1a>
 8006afa:	2300      	movs	r3, #0
 8006afc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006b00:	682f      	ldr	r7, [r5, #0]
 8006b02:	602b      	str	r3, [r5, #0]
 8006b04:	d032      	beq.n	8006b6c <__sflush_r+0x98>
 8006b06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006b08:	89a3      	ldrh	r3, [r4, #12]
 8006b0a:	075a      	lsls	r2, r3, #29
 8006b0c:	d505      	bpl.n	8006b1a <__sflush_r+0x46>
 8006b0e:	6863      	ldr	r3, [r4, #4]
 8006b10:	1ac0      	subs	r0, r0, r3
 8006b12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b14:	b10b      	cbz	r3, 8006b1a <__sflush_r+0x46>
 8006b16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b18:	1ac0      	subs	r0, r0, r3
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b20:	6a21      	ldr	r1, [r4, #32]
 8006b22:	4628      	mov	r0, r5
 8006b24:	47b0      	blx	r6
 8006b26:	1c43      	adds	r3, r0, #1
 8006b28:	89a3      	ldrh	r3, [r4, #12]
 8006b2a:	d106      	bne.n	8006b3a <__sflush_r+0x66>
 8006b2c:	6829      	ldr	r1, [r5, #0]
 8006b2e:	291d      	cmp	r1, #29
 8006b30:	d82c      	bhi.n	8006b8c <__sflush_r+0xb8>
 8006b32:	4a2a      	ldr	r2, [pc, #168]	; (8006bdc <__sflush_r+0x108>)
 8006b34:	40ca      	lsrs	r2, r1
 8006b36:	07d6      	lsls	r6, r2, #31
 8006b38:	d528      	bpl.n	8006b8c <__sflush_r+0xb8>
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	6062      	str	r2, [r4, #4]
 8006b3e:	04d9      	lsls	r1, r3, #19
 8006b40:	6922      	ldr	r2, [r4, #16]
 8006b42:	6022      	str	r2, [r4, #0]
 8006b44:	d504      	bpl.n	8006b50 <__sflush_r+0x7c>
 8006b46:	1c42      	adds	r2, r0, #1
 8006b48:	d101      	bne.n	8006b4e <__sflush_r+0x7a>
 8006b4a:	682b      	ldr	r3, [r5, #0]
 8006b4c:	b903      	cbnz	r3, 8006b50 <__sflush_r+0x7c>
 8006b4e:	6560      	str	r0, [r4, #84]	; 0x54
 8006b50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b52:	602f      	str	r7, [r5, #0]
 8006b54:	2900      	cmp	r1, #0
 8006b56:	d0ca      	beq.n	8006aee <__sflush_r+0x1a>
 8006b58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b5c:	4299      	cmp	r1, r3
 8006b5e:	d002      	beq.n	8006b66 <__sflush_r+0x92>
 8006b60:	4628      	mov	r0, r5
 8006b62:	f001 fa5f 	bl	8008024 <_free_r>
 8006b66:	2000      	movs	r0, #0
 8006b68:	6360      	str	r0, [r4, #52]	; 0x34
 8006b6a:	e7c1      	b.n	8006af0 <__sflush_r+0x1c>
 8006b6c:	6a21      	ldr	r1, [r4, #32]
 8006b6e:	2301      	movs	r3, #1
 8006b70:	4628      	mov	r0, r5
 8006b72:	47b0      	blx	r6
 8006b74:	1c41      	adds	r1, r0, #1
 8006b76:	d1c7      	bne.n	8006b08 <__sflush_r+0x34>
 8006b78:	682b      	ldr	r3, [r5, #0]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d0c4      	beq.n	8006b08 <__sflush_r+0x34>
 8006b7e:	2b1d      	cmp	r3, #29
 8006b80:	d001      	beq.n	8006b86 <__sflush_r+0xb2>
 8006b82:	2b16      	cmp	r3, #22
 8006b84:	d101      	bne.n	8006b8a <__sflush_r+0xb6>
 8006b86:	602f      	str	r7, [r5, #0]
 8006b88:	e7b1      	b.n	8006aee <__sflush_r+0x1a>
 8006b8a:	89a3      	ldrh	r3, [r4, #12]
 8006b8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b90:	81a3      	strh	r3, [r4, #12]
 8006b92:	e7ad      	b.n	8006af0 <__sflush_r+0x1c>
 8006b94:	690f      	ldr	r7, [r1, #16]
 8006b96:	2f00      	cmp	r7, #0
 8006b98:	d0a9      	beq.n	8006aee <__sflush_r+0x1a>
 8006b9a:	0793      	lsls	r3, r2, #30
 8006b9c:	680e      	ldr	r6, [r1, #0]
 8006b9e:	bf08      	it	eq
 8006ba0:	694b      	ldreq	r3, [r1, #20]
 8006ba2:	600f      	str	r7, [r1, #0]
 8006ba4:	bf18      	it	ne
 8006ba6:	2300      	movne	r3, #0
 8006ba8:	eba6 0807 	sub.w	r8, r6, r7
 8006bac:	608b      	str	r3, [r1, #8]
 8006bae:	f1b8 0f00 	cmp.w	r8, #0
 8006bb2:	dd9c      	ble.n	8006aee <__sflush_r+0x1a>
 8006bb4:	6a21      	ldr	r1, [r4, #32]
 8006bb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006bb8:	4643      	mov	r3, r8
 8006bba:	463a      	mov	r2, r7
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	47b0      	blx	r6
 8006bc0:	2800      	cmp	r0, #0
 8006bc2:	dc06      	bgt.n	8006bd2 <__sflush_r+0xfe>
 8006bc4:	89a3      	ldrh	r3, [r4, #12]
 8006bc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bca:	81a3      	strh	r3, [r4, #12]
 8006bcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bd0:	e78e      	b.n	8006af0 <__sflush_r+0x1c>
 8006bd2:	4407      	add	r7, r0
 8006bd4:	eba8 0800 	sub.w	r8, r8, r0
 8006bd8:	e7e9      	b.n	8006bae <__sflush_r+0xda>
 8006bda:	bf00      	nop
 8006bdc:	20400001 	.word	0x20400001

08006be0 <_fflush_r>:
 8006be0:	b538      	push	{r3, r4, r5, lr}
 8006be2:	690b      	ldr	r3, [r1, #16]
 8006be4:	4605      	mov	r5, r0
 8006be6:	460c      	mov	r4, r1
 8006be8:	b913      	cbnz	r3, 8006bf0 <_fflush_r+0x10>
 8006bea:	2500      	movs	r5, #0
 8006bec:	4628      	mov	r0, r5
 8006bee:	bd38      	pop	{r3, r4, r5, pc}
 8006bf0:	b118      	cbz	r0, 8006bfa <_fflush_r+0x1a>
 8006bf2:	6983      	ldr	r3, [r0, #24]
 8006bf4:	b90b      	cbnz	r3, 8006bfa <_fflush_r+0x1a>
 8006bf6:	f000 f887 	bl	8006d08 <__sinit>
 8006bfa:	4b14      	ldr	r3, [pc, #80]	; (8006c4c <_fflush_r+0x6c>)
 8006bfc:	429c      	cmp	r4, r3
 8006bfe:	d11b      	bne.n	8006c38 <_fflush_r+0x58>
 8006c00:	686c      	ldr	r4, [r5, #4]
 8006c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d0ef      	beq.n	8006bea <_fflush_r+0xa>
 8006c0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006c0c:	07d0      	lsls	r0, r2, #31
 8006c0e:	d404      	bmi.n	8006c1a <_fflush_r+0x3a>
 8006c10:	0599      	lsls	r1, r3, #22
 8006c12:	d402      	bmi.n	8006c1a <_fflush_r+0x3a>
 8006c14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c16:	f000 fc88 	bl	800752a <__retarget_lock_acquire_recursive>
 8006c1a:	4628      	mov	r0, r5
 8006c1c:	4621      	mov	r1, r4
 8006c1e:	f7ff ff59 	bl	8006ad4 <__sflush_r>
 8006c22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c24:	07da      	lsls	r2, r3, #31
 8006c26:	4605      	mov	r5, r0
 8006c28:	d4e0      	bmi.n	8006bec <_fflush_r+0xc>
 8006c2a:	89a3      	ldrh	r3, [r4, #12]
 8006c2c:	059b      	lsls	r3, r3, #22
 8006c2e:	d4dd      	bmi.n	8006bec <_fflush_r+0xc>
 8006c30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c32:	f000 fc7b 	bl	800752c <__retarget_lock_release_recursive>
 8006c36:	e7d9      	b.n	8006bec <_fflush_r+0xc>
 8006c38:	4b05      	ldr	r3, [pc, #20]	; (8006c50 <_fflush_r+0x70>)
 8006c3a:	429c      	cmp	r4, r3
 8006c3c:	d101      	bne.n	8006c42 <_fflush_r+0x62>
 8006c3e:	68ac      	ldr	r4, [r5, #8]
 8006c40:	e7df      	b.n	8006c02 <_fflush_r+0x22>
 8006c42:	4b04      	ldr	r3, [pc, #16]	; (8006c54 <_fflush_r+0x74>)
 8006c44:	429c      	cmp	r4, r3
 8006c46:	bf08      	it	eq
 8006c48:	68ec      	ldreq	r4, [r5, #12]
 8006c4a:	e7da      	b.n	8006c02 <_fflush_r+0x22>
 8006c4c:	08008af4 	.word	0x08008af4
 8006c50:	08008b14 	.word	0x08008b14
 8006c54:	08008ad4 	.word	0x08008ad4

08006c58 <std>:
 8006c58:	2300      	movs	r3, #0
 8006c5a:	b510      	push	{r4, lr}
 8006c5c:	4604      	mov	r4, r0
 8006c5e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c66:	6083      	str	r3, [r0, #8]
 8006c68:	8181      	strh	r1, [r0, #12]
 8006c6a:	6643      	str	r3, [r0, #100]	; 0x64
 8006c6c:	81c2      	strh	r2, [r0, #14]
 8006c6e:	6183      	str	r3, [r0, #24]
 8006c70:	4619      	mov	r1, r3
 8006c72:	2208      	movs	r2, #8
 8006c74:	305c      	adds	r0, #92	; 0x5c
 8006c76:	f7fd fa0d 	bl	8004094 <memset>
 8006c7a:	4b05      	ldr	r3, [pc, #20]	; (8006c90 <std+0x38>)
 8006c7c:	6263      	str	r3, [r4, #36]	; 0x24
 8006c7e:	4b05      	ldr	r3, [pc, #20]	; (8006c94 <std+0x3c>)
 8006c80:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c82:	4b05      	ldr	r3, [pc, #20]	; (8006c98 <std+0x40>)
 8006c84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c86:	4b05      	ldr	r3, [pc, #20]	; (8006c9c <std+0x44>)
 8006c88:	6224      	str	r4, [r4, #32]
 8006c8a:	6323      	str	r3, [r4, #48]	; 0x30
 8006c8c:	bd10      	pop	{r4, pc}
 8006c8e:	bf00      	nop
 8006c90:	080085b1 	.word	0x080085b1
 8006c94:	080085d3 	.word	0x080085d3
 8006c98:	0800860b 	.word	0x0800860b
 8006c9c:	0800862f 	.word	0x0800862f

08006ca0 <_cleanup_r>:
 8006ca0:	4901      	ldr	r1, [pc, #4]	; (8006ca8 <_cleanup_r+0x8>)
 8006ca2:	f000 b8af 	b.w	8006e04 <_fwalk_reent>
 8006ca6:	bf00      	nop
 8006ca8:	08006be1 	.word	0x08006be1

08006cac <__sfmoreglue>:
 8006cac:	b570      	push	{r4, r5, r6, lr}
 8006cae:	2268      	movs	r2, #104	; 0x68
 8006cb0:	1e4d      	subs	r5, r1, #1
 8006cb2:	4355      	muls	r5, r2
 8006cb4:	460e      	mov	r6, r1
 8006cb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006cba:	f001 fa1f 	bl	80080fc <_malloc_r>
 8006cbe:	4604      	mov	r4, r0
 8006cc0:	b140      	cbz	r0, 8006cd4 <__sfmoreglue+0x28>
 8006cc2:	2100      	movs	r1, #0
 8006cc4:	e9c0 1600 	strd	r1, r6, [r0]
 8006cc8:	300c      	adds	r0, #12
 8006cca:	60a0      	str	r0, [r4, #8]
 8006ccc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006cd0:	f7fd f9e0 	bl	8004094 <memset>
 8006cd4:	4620      	mov	r0, r4
 8006cd6:	bd70      	pop	{r4, r5, r6, pc}

08006cd8 <__sfp_lock_acquire>:
 8006cd8:	4801      	ldr	r0, [pc, #4]	; (8006ce0 <__sfp_lock_acquire+0x8>)
 8006cda:	f000 bc26 	b.w	800752a <__retarget_lock_acquire_recursive>
 8006cde:	bf00      	nop
 8006ce0:	20000301 	.word	0x20000301

08006ce4 <__sfp_lock_release>:
 8006ce4:	4801      	ldr	r0, [pc, #4]	; (8006cec <__sfp_lock_release+0x8>)
 8006ce6:	f000 bc21 	b.w	800752c <__retarget_lock_release_recursive>
 8006cea:	bf00      	nop
 8006cec:	20000301 	.word	0x20000301

08006cf0 <__sinit_lock_acquire>:
 8006cf0:	4801      	ldr	r0, [pc, #4]	; (8006cf8 <__sinit_lock_acquire+0x8>)
 8006cf2:	f000 bc1a 	b.w	800752a <__retarget_lock_acquire_recursive>
 8006cf6:	bf00      	nop
 8006cf8:	20000302 	.word	0x20000302

08006cfc <__sinit_lock_release>:
 8006cfc:	4801      	ldr	r0, [pc, #4]	; (8006d04 <__sinit_lock_release+0x8>)
 8006cfe:	f000 bc15 	b.w	800752c <__retarget_lock_release_recursive>
 8006d02:	bf00      	nop
 8006d04:	20000302 	.word	0x20000302

08006d08 <__sinit>:
 8006d08:	b510      	push	{r4, lr}
 8006d0a:	4604      	mov	r4, r0
 8006d0c:	f7ff fff0 	bl	8006cf0 <__sinit_lock_acquire>
 8006d10:	69a3      	ldr	r3, [r4, #24]
 8006d12:	b11b      	cbz	r3, 8006d1c <__sinit+0x14>
 8006d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d18:	f7ff bff0 	b.w	8006cfc <__sinit_lock_release>
 8006d1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006d20:	6523      	str	r3, [r4, #80]	; 0x50
 8006d22:	4b13      	ldr	r3, [pc, #76]	; (8006d70 <__sinit+0x68>)
 8006d24:	4a13      	ldr	r2, [pc, #76]	; (8006d74 <__sinit+0x6c>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	62a2      	str	r2, [r4, #40]	; 0x28
 8006d2a:	42a3      	cmp	r3, r4
 8006d2c:	bf04      	itt	eq
 8006d2e:	2301      	moveq	r3, #1
 8006d30:	61a3      	streq	r3, [r4, #24]
 8006d32:	4620      	mov	r0, r4
 8006d34:	f000 f820 	bl	8006d78 <__sfp>
 8006d38:	6060      	str	r0, [r4, #4]
 8006d3a:	4620      	mov	r0, r4
 8006d3c:	f000 f81c 	bl	8006d78 <__sfp>
 8006d40:	60a0      	str	r0, [r4, #8]
 8006d42:	4620      	mov	r0, r4
 8006d44:	f000 f818 	bl	8006d78 <__sfp>
 8006d48:	2200      	movs	r2, #0
 8006d4a:	60e0      	str	r0, [r4, #12]
 8006d4c:	2104      	movs	r1, #4
 8006d4e:	6860      	ldr	r0, [r4, #4]
 8006d50:	f7ff ff82 	bl	8006c58 <std>
 8006d54:	68a0      	ldr	r0, [r4, #8]
 8006d56:	2201      	movs	r2, #1
 8006d58:	2109      	movs	r1, #9
 8006d5a:	f7ff ff7d 	bl	8006c58 <std>
 8006d5e:	68e0      	ldr	r0, [r4, #12]
 8006d60:	2202      	movs	r2, #2
 8006d62:	2112      	movs	r1, #18
 8006d64:	f7ff ff78 	bl	8006c58 <std>
 8006d68:	2301      	movs	r3, #1
 8006d6a:	61a3      	str	r3, [r4, #24]
 8006d6c:	e7d2      	b.n	8006d14 <__sinit+0xc>
 8006d6e:	bf00      	nop
 8006d70:	0800889c 	.word	0x0800889c
 8006d74:	08006ca1 	.word	0x08006ca1

08006d78 <__sfp>:
 8006d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d7a:	4607      	mov	r7, r0
 8006d7c:	f7ff ffac 	bl	8006cd8 <__sfp_lock_acquire>
 8006d80:	4b1e      	ldr	r3, [pc, #120]	; (8006dfc <__sfp+0x84>)
 8006d82:	681e      	ldr	r6, [r3, #0]
 8006d84:	69b3      	ldr	r3, [r6, #24]
 8006d86:	b913      	cbnz	r3, 8006d8e <__sfp+0x16>
 8006d88:	4630      	mov	r0, r6
 8006d8a:	f7ff ffbd 	bl	8006d08 <__sinit>
 8006d8e:	3648      	adds	r6, #72	; 0x48
 8006d90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006d94:	3b01      	subs	r3, #1
 8006d96:	d503      	bpl.n	8006da0 <__sfp+0x28>
 8006d98:	6833      	ldr	r3, [r6, #0]
 8006d9a:	b30b      	cbz	r3, 8006de0 <__sfp+0x68>
 8006d9c:	6836      	ldr	r6, [r6, #0]
 8006d9e:	e7f7      	b.n	8006d90 <__sfp+0x18>
 8006da0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006da4:	b9d5      	cbnz	r5, 8006ddc <__sfp+0x64>
 8006da6:	4b16      	ldr	r3, [pc, #88]	; (8006e00 <__sfp+0x88>)
 8006da8:	60e3      	str	r3, [r4, #12]
 8006daa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006dae:	6665      	str	r5, [r4, #100]	; 0x64
 8006db0:	f000 fbba 	bl	8007528 <__retarget_lock_init_recursive>
 8006db4:	f7ff ff96 	bl	8006ce4 <__sfp_lock_release>
 8006db8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006dbc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006dc0:	6025      	str	r5, [r4, #0]
 8006dc2:	61a5      	str	r5, [r4, #24]
 8006dc4:	2208      	movs	r2, #8
 8006dc6:	4629      	mov	r1, r5
 8006dc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006dcc:	f7fd f962 	bl	8004094 <memset>
 8006dd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006dd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006dd8:	4620      	mov	r0, r4
 8006dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ddc:	3468      	adds	r4, #104	; 0x68
 8006dde:	e7d9      	b.n	8006d94 <__sfp+0x1c>
 8006de0:	2104      	movs	r1, #4
 8006de2:	4638      	mov	r0, r7
 8006de4:	f7ff ff62 	bl	8006cac <__sfmoreglue>
 8006de8:	4604      	mov	r4, r0
 8006dea:	6030      	str	r0, [r6, #0]
 8006dec:	2800      	cmp	r0, #0
 8006dee:	d1d5      	bne.n	8006d9c <__sfp+0x24>
 8006df0:	f7ff ff78 	bl	8006ce4 <__sfp_lock_release>
 8006df4:	230c      	movs	r3, #12
 8006df6:	603b      	str	r3, [r7, #0]
 8006df8:	e7ee      	b.n	8006dd8 <__sfp+0x60>
 8006dfa:	bf00      	nop
 8006dfc:	0800889c 	.word	0x0800889c
 8006e00:	ffff0001 	.word	0xffff0001

08006e04 <_fwalk_reent>:
 8006e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e08:	4606      	mov	r6, r0
 8006e0a:	4688      	mov	r8, r1
 8006e0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006e10:	2700      	movs	r7, #0
 8006e12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e16:	f1b9 0901 	subs.w	r9, r9, #1
 8006e1a:	d505      	bpl.n	8006e28 <_fwalk_reent+0x24>
 8006e1c:	6824      	ldr	r4, [r4, #0]
 8006e1e:	2c00      	cmp	r4, #0
 8006e20:	d1f7      	bne.n	8006e12 <_fwalk_reent+0xe>
 8006e22:	4638      	mov	r0, r7
 8006e24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e28:	89ab      	ldrh	r3, [r5, #12]
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d907      	bls.n	8006e3e <_fwalk_reent+0x3a>
 8006e2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e32:	3301      	adds	r3, #1
 8006e34:	d003      	beq.n	8006e3e <_fwalk_reent+0x3a>
 8006e36:	4629      	mov	r1, r5
 8006e38:	4630      	mov	r0, r6
 8006e3a:	47c0      	blx	r8
 8006e3c:	4307      	orrs	r7, r0
 8006e3e:	3568      	adds	r5, #104	; 0x68
 8006e40:	e7e9      	b.n	8006e16 <_fwalk_reent+0x12>

08006e42 <rshift>:
 8006e42:	6903      	ldr	r3, [r0, #16]
 8006e44:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006e48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006e4c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006e50:	f100 0414 	add.w	r4, r0, #20
 8006e54:	dd45      	ble.n	8006ee2 <rshift+0xa0>
 8006e56:	f011 011f 	ands.w	r1, r1, #31
 8006e5a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006e5e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006e62:	d10c      	bne.n	8006e7e <rshift+0x3c>
 8006e64:	f100 0710 	add.w	r7, r0, #16
 8006e68:	4629      	mov	r1, r5
 8006e6a:	42b1      	cmp	r1, r6
 8006e6c:	d334      	bcc.n	8006ed8 <rshift+0x96>
 8006e6e:	1a9b      	subs	r3, r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	1eea      	subs	r2, r5, #3
 8006e74:	4296      	cmp	r6, r2
 8006e76:	bf38      	it	cc
 8006e78:	2300      	movcc	r3, #0
 8006e7a:	4423      	add	r3, r4
 8006e7c:	e015      	b.n	8006eaa <rshift+0x68>
 8006e7e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006e82:	f1c1 0820 	rsb	r8, r1, #32
 8006e86:	40cf      	lsrs	r7, r1
 8006e88:	f105 0e04 	add.w	lr, r5, #4
 8006e8c:	46a1      	mov	r9, r4
 8006e8e:	4576      	cmp	r6, lr
 8006e90:	46f4      	mov	ip, lr
 8006e92:	d815      	bhi.n	8006ec0 <rshift+0x7e>
 8006e94:	1a9a      	subs	r2, r3, r2
 8006e96:	0092      	lsls	r2, r2, #2
 8006e98:	3a04      	subs	r2, #4
 8006e9a:	3501      	adds	r5, #1
 8006e9c:	42ae      	cmp	r6, r5
 8006e9e:	bf38      	it	cc
 8006ea0:	2200      	movcc	r2, #0
 8006ea2:	18a3      	adds	r3, r4, r2
 8006ea4:	50a7      	str	r7, [r4, r2]
 8006ea6:	b107      	cbz	r7, 8006eaa <rshift+0x68>
 8006ea8:	3304      	adds	r3, #4
 8006eaa:	1b1a      	subs	r2, r3, r4
 8006eac:	42a3      	cmp	r3, r4
 8006eae:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006eb2:	bf08      	it	eq
 8006eb4:	2300      	moveq	r3, #0
 8006eb6:	6102      	str	r2, [r0, #16]
 8006eb8:	bf08      	it	eq
 8006eba:	6143      	streq	r3, [r0, #20]
 8006ebc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ec0:	f8dc c000 	ldr.w	ip, [ip]
 8006ec4:	fa0c fc08 	lsl.w	ip, ip, r8
 8006ec8:	ea4c 0707 	orr.w	r7, ip, r7
 8006ecc:	f849 7b04 	str.w	r7, [r9], #4
 8006ed0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006ed4:	40cf      	lsrs	r7, r1
 8006ed6:	e7da      	b.n	8006e8e <rshift+0x4c>
 8006ed8:	f851 cb04 	ldr.w	ip, [r1], #4
 8006edc:	f847 cf04 	str.w	ip, [r7, #4]!
 8006ee0:	e7c3      	b.n	8006e6a <rshift+0x28>
 8006ee2:	4623      	mov	r3, r4
 8006ee4:	e7e1      	b.n	8006eaa <rshift+0x68>

08006ee6 <__hexdig_fun>:
 8006ee6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006eea:	2b09      	cmp	r3, #9
 8006eec:	d802      	bhi.n	8006ef4 <__hexdig_fun+0xe>
 8006eee:	3820      	subs	r0, #32
 8006ef0:	b2c0      	uxtb	r0, r0
 8006ef2:	4770      	bx	lr
 8006ef4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006ef8:	2b05      	cmp	r3, #5
 8006efa:	d801      	bhi.n	8006f00 <__hexdig_fun+0x1a>
 8006efc:	3847      	subs	r0, #71	; 0x47
 8006efe:	e7f7      	b.n	8006ef0 <__hexdig_fun+0xa>
 8006f00:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006f04:	2b05      	cmp	r3, #5
 8006f06:	d801      	bhi.n	8006f0c <__hexdig_fun+0x26>
 8006f08:	3827      	subs	r0, #39	; 0x27
 8006f0a:	e7f1      	b.n	8006ef0 <__hexdig_fun+0xa>
 8006f0c:	2000      	movs	r0, #0
 8006f0e:	4770      	bx	lr

08006f10 <__gethex>:
 8006f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f14:	ed2d 8b02 	vpush	{d8}
 8006f18:	b089      	sub	sp, #36	; 0x24
 8006f1a:	ee08 0a10 	vmov	s16, r0
 8006f1e:	9304      	str	r3, [sp, #16]
 8006f20:	4bb4      	ldr	r3, [pc, #720]	; (80071f4 <__gethex+0x2e4>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	9301      	str	r3, [sp, #4]
 8006f26:	4618      	mov	r0, r3
 8006f28:	468b      	mov	fp, r1
 8006f2a:	4690      	mov	r8, r2
 8006f2c:	f7f9 f988 	bl	8000240 <strlen>
 8006f30:	9b01      	ldr	r3, [sp, #4]
 8006f32:	f8db 2000 	ldr.w	r2, [fp]
 8006f36:	4403      	add	r3, r0
 8006f38:	4682      	mov	sl, r0
 8006f3a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006f3e:	9305      	str	r3, [sp, #20]
 8006f40:	1c93      	adds	r3, r2, #2
 8006f42:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006f46:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006f4a:	32fe      	adds	r2, #254	; 0xfe
 8006f4c:	18d1      	adds	r1, r2, r3
 8006f4e:	461f      	mov	r7, r3
 8006f50:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006f54:	9100      	str	r1, [sp, #0]
 8006f56:	2830      	cmp	r0, #48	; 0x30
 8006f58:	d0f8      	beq.n	8006f4c <__gethex+0x3c>
 8006f5a:	f7ff ffc4 	bl	8006ee6 <__hexdig_fun>
 8006f5e:	4604      	mov	r4, r0
 8006f60:	2800      	cmp	r0, #0
 8006f62:	d13a      	bne.n	8006fda <__gethex+0xca>
 8006f64:	9901      	ldr	r1, [sp, #4]
 8006f66:	4652      	mov	r2, sl
 8006f68:	4638      	mov	r0, r7
 8006f6a:	f001 fb64 	bl	8008636 <strncmp>
 8006f6e:	4605      	mov	r5, r0
 8006f70:	2800      	cmp	r0, #0
 8006f72:	d168      	bne.n	8007046 <__gethex+0x136>
 8006f74:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006f78:	eb07 060a 	add.w	r6, r7, sl
 8006f7c:	f7ff ffb3 	bl	8006ee6 <__hexdig_fun>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	d062      	beq.n	800704a <__gethex+0x13a>
 8006f84:	4633      	mov	r3, r6
 8006f86:	7818      	ldrb	r0, [r3, #0]
 8006f88:	2830      	cmp	r0, #48	; 0x30
 8006f8a:	461f      	mov	r7, r3
 8006f8c:	f103 0301 	add.w	r3, r3, #1
 8006f90:	d0f9      	beq.n	8006f86 <__gethex+0x76>
 8006f92:	f7ff ffa8 	bl	8006ee6 <__hexdig_fun>
 8006f96:	2301      	movs	r3, #1
 8006f98:	fab0 f480 	clz	r4, r0
 8006f9c:	0964      	lsrs	r4, r4, #5
 8006f9e:	4635      	mov	r5, r6
 8006fa0:	9300      	str	r3, [sp, #0]
 8006fa2:	463a      	mov	r2, r7
 8006fa4:	4616      	mov	r6, r2
 8006fa6:	3201      	adds	r2, #1
 8006fa8:	7830      	ldrb	r0, [r6, #0]
 8006faa:	f7ff ff9c 	bl	8006ee6 <__hexdig_fun>
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	d1f8      	bne.n	8006fa4 <__gethex+0x94>
 8006fb2:	9901      	ldr	r1, [sp, #4]
 8006fb4:	4652      	mov	r2, sl
 8006fb6:	4630      	mov	r0, r6
 8006fb8:	f001 fb3d 	bl	8008636 <strncmp>
 8006fbc:	b980      	cbnz	r0, 8006fe0 <__gethex+0xd0>
 8006fbe:	b94d      	cbnz	r5, 8006fd4 <__gethex+0xc4>
 8006fc0:	eb06 050a 	add.w	r5, r6, sl
 8006fc4:	462a      	mov	r2, r5
 8006fc6:	4616      	mov	r6, r2
 8006fc8:	3201      	adds	r2, #1
 8006fca:	7830      	ldrb	r0, [r6, #0]
 8006fcc:	f7ff ff8b 	bl	8006ee6 <__hexdig_fun>
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	d1f8      	bne.n	8006fc6 <__gethex+0xb6>
 8006fd4:	1bad      	subs	r5, r5, r6
 8006fd6:	00ad      	lsls	r5, r5, #2
 8006fd8:	e004      	b.n	8006fe4 <__gethex+0xd4>
 8006fda:	2400      	movs	r4, #0
 8006fdc:	4625      	mov	r5, r4
 8006fde:	e7e0      	b.n	8006fa2 <__gethex+0x92>
 8006fe0:	2d00      	cmp	r5, #0
 8006fe2:	d1f7      	bne.n	8006fd4 <__gethex+0xc4>
 8006fe4:	7833      	ldrb	r3, [r6, #0]
 8006fe6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006fea:	2b50      	cmp	r3, #80	; 0x50
 8006fec:	d13b      	bne.n	8007066 <__gethex+0x156>
 8006fee:	7873      	ldrb	r3, [r6, #1]
 8006ff0:	2b2b      	cmp	r3, #43	; 0x2b
 8006ff2:	d02c      	beq.n	800704e <__gethex+0x13e>
 8006ff4:	2b2d      	cmp	r3, #45	; 0x2d
 8006ff6:	d02e      	beq.n	8007056 <__gethex+0x146>
 8006ff8:	1c71      	adds	r1, r6, #1
 8006ffa:	f04f 0900 	mov.w	r9, #0
 8006ffe:	7808      	ldrb	r0, [r1, #0]
 8007000:	f7ff ff71 	bl	8006ee6 <__hexdig_fun>
 8007004:	1e43      	subs	r3, r0, #1
 8007006:	b2db      	uxtb	r3, r3
 8007008:	2b18      	cmp	r3, #24
 800700a:	d82c      	bhi.n	8007066 <__gethex+0x156>
 800700c:	f1a0 0210 	sub.w	r2, r0, #16
 8007010:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007014:	f7ff ff67 	bl	8006ee6 <__hexdig_fun>
 8007018:	1e43      	subs	r3, r0, #1
 800701a:	b2db      	uxtb	r3, r3
 800701c:	2b18      	cmp	r3, #24
 800701e:	d91d      	bls.n	800705c <__gethex+0x14c>
 8007020:	f1b9 0f00 	cmp.w	r9, #0
 8007024:	d000      	beq.n	8007028 <__gethex+0x118>
 8007026:	4252      	negs	r2, r2
 8007028:	4415      	add	r5, r2
 800702a:	f8cb 1000 	str.w	r1, [fp]
 800702e:	b1e4      	cbz	r4, 800706a <__gethex+0x15a>
 8007030:	9b00      	ldr	r3, [sp, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	bf14      	ite	ne
 8007036:	2700      	movne	r7, #0
 8007038:	2706      	moveq	r7, #6
 800703a:	4638      	mov	r0, r7
 800703c:	b009      	add	sp, #36	; 0x24
 800703e:	ecbd 8b02 	vpop	{d8}
 8007042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007046:	463e      	mov	r6, r7
 8007048:	4625      	mov	r5, r4
 800704a:	2401      	movs	r4, #1
 800704c:	e7ca      	b.n	8006fe4 <__gethex+0xd4>
 800704e:	f04f 0900 	mov.w	r9, #0
 8007052:	1cb1      	adds	r1, r6, #2
 8007054:	e7d3      	b.n	8006ffe <__gethex+0xee>
 8007056:	f04f 0901 	mov.w	r9, #1
 800705a:	e7fa      	b.n	8007052 <__gethex+0x142>
 800705c:	230a      	movs	r3, #10
 800705e:	fb03 0202 	mla	r2, r3, r2, r0
 8007062:	3a10      	subs	r2, #16
 8007064:	e7d4      	b.n	8007010 <__gethex+0x100>
 8007066:	4631      	mov	r1, r6
 8007068:	e7df      	b.n	800702a <__gethex+0x11a>
 800706a:	1bf3      	subs	r3, r6, r7
 800706c:	3b01      	subs	r3, #1
 800706e:	4621      	mov	r1, r4
 8007070:	2b07      	cmp	r3, #7
 8007072:	dc0b      	bgt.n	800708c <__gethex+0x17c>
 8007074:	ee18 0a10 	vmov	r0, s16
 8007078:	f000 fb00 	bl	800767c <_Balloc>
 800707c:	4604      	mov	r4, r0
 800707e:	b940      	cbnz	r0, 8007092 <__gethex+0x182>
 8007080:	4b5d      	ldr	r3, [pc, #372]	; (80071f8 <__gethex+0x2e8>)
 8007082:	4602      	mov	r2, r0
 8007084:	21de      	movs	r1, #222	; 0xde
 8007086:	485d      	ldr	r0, [pc, #372]	; (80071fc <__gethex+0x2ec>)
 8007088:	f7fc ffaa 	bl	8003fe0 <__assert_func>
 800708c:	3101      	adds	r1, #1
 800708e:	105b      	asrs	r3, r3, #1
 8007090:	e7ee      	b.n	8007070 <__gethex+0x160>
 8007092:	f100 0914 	add.w	r9, r0, #20
 8007096:	f04f 0b00 	mov.w	fp, #0
 800709a:	f1ca 0301 	rsb	r3, sl, #1
 800709e:	f8cd 9008 	str.w	r9, [sp, #8]
 80070a2:	f8cd b000 	str.w	fp, [sp]
 80070a6:	9306      	str	r3, [sp, #24]
 80070a8:	42b7      	cmp	r7, r6
 80070aa:	d340      	bcc.n	800712e <__gethex+0x21e>
 80070ac:	9802      	ldr	r0, [sp, #8]
 80070ae:	9b00      	ldr	r3, [sp, #0]
 80070b0:	f840 3b04 	str.w	r3, [r0], #4
 80070b4:	eba0 0009 	sub.w	r0, r0, r9
 80070b8:	1080      	asrs	r0, r0, #2
 80070ba:	0146      	lsls	r6, r0, #5
 80070bc:	6120      	str	r0, [r4, #16]
 80070be:	4618      	mov	r0, r3
 80070c0:	f000 fbce 	bl	8007860 <__hi0bits>
 80070c4:	1a30      	subs	r0, r6, r0
 80070c6:	f8d8 6000 	ldr.w	r6, [r8]
 80070ca:	42b0      	cmp	r0, r6
 80070cc:	dd63      	ble.n	8007196 <__gethex+0x286>
 80070ce:	1b87      	subs	r7, r0, r6
 80070d0:	4639      	mov	r1, r7
 80070d2:	4620      	mov	r0, r4
 80070d4:	f000 ff6f 	bl	8007fb6 <__any_on>
 80070d8:	4682      	mov	sl, r0
 80070da:	b1a8      	cbz	r0, 8007108 <__gethex+0x1f8>
 80070dc:	1e7b      	subs	r3, r7, #1
 80070de:	1159      	asrs	r1, r3, #5
 80070e0:	f003 021f 	and.w	r2, r3, #31
 80070e4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80070e8:	f04f 0a01 	mov.w	sl, #1
 80070ec:	fa0a f202 	lsl.w	r2, sl, r2
 80070f0:	420a      	tst	r2, r1
 80070f2:	d009      	beq.n	8007108 <__gethex+0x1f8>
 80070f4:	4553      	cmp	r3, sl
 80070f6:	dd05      	ble.n	8007104 <__gethex+0x1f4>
 80070f8:	1eb9      	subs	r1, r7, #2
 80070fa:	4620      	mov	r0, r4
 80070fc:	f000 ff5b 	bl	8007fb6 <__any_on>
 8007100:	2800      	cmp	r0, #0
 8007102:	d145      	bne.n	8007190 <__gethex+0x280>
 8007104:	f04f 0a02 	mov.w	sl, #2
 8007108:	4639      	mov	r1, r7
 800710a:	4620      	mov	r0, r4
 800710c:	f7ff fe99 	bl	8006e42 <rshift>
 8007110:	443d      	add	r5, r7
 8007112:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007116:	42ab      	cmp	r3, r5
 8007118:	da4c      	bge.n	80071b4 <__gethex+0x2a4>
 800711a:	ee18 0a10 	vmov	r0, s16
 800711e:	4621      	mov	r1, r4
 8007120:	f000 faec 	bl	80076fc <_Bfree>
 8007124:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007126:	2300      	movs	r3, #0
 8007128:	6013      	str	r3, [r2, #0]
 800712a:	27a3      	movs	r7, #163	; 0xa3
 800712c:	e785      	b.n	800703a <__gethex+0x12a>
 800712e:	1e73      	subs	r3, r6, #1
 8007130:	9a05      	ldr	r2, [sp, #20]
 8007132:	9303      	str	r3, [sp, #12]
 8007134:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007138:	4293      	cmp	r3, r2
 800713a:	d019      	beq.n	8007170 <__gethex+0x260>
 800713c:	f1bb 0f20 	cmp.w	fp, #32
 8007140:	d107      	bne.n	8007152 <__gethex+0x242>
 8007142:	9b02      	ldr	r3, [sp, #8]
 8007144:	9a00      	ldr	r2, [sp, #0]
 8007146:	f843 2b04 	str.w	r2, [r3], #4
 800714a:	9302      	str	r3, [sp, #8]
 800714c:	2300      	movs	r3, #0
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	469b      	mov	fp, r3
 8007152:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007156:	f7ff fec6 	bl	8006ee6 <__hexdig_fun>
 800715a:	9b00      	ldr	r3, [sp, #0]
 800715c:	f000 000f 	and.w	r0, r0, #15
 8007160:	fa00 f00b 	lsl.w	r0, r0, fp
 8007164:	4303      	orrs	r3, r0
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	f10b 0b04 	add.w	fp, fp, #4
 800716c:	9b03      	ldr	r3, [sp, #12]
 800716e:	e00d      	b.n	800718c <__gethex+0x27c>
 8007170:	9b03      	ldr	r3, [sp, #12]
 8007172:	9a06      	ldr	r2, [sp, #24]
 8007174:	4413      	add	r3, r2
 8007176:	42bb      	cmp	r3, r7
 8007178:	d3e0      	bcc.n	800713c <__gethex+0x22c>
 800717a:	4618      	mov	r0, r3
 800717c:	9901      	ldr	r1, [sp, #4]
 800717e:	9307      	str	r3, [sp, #28]
 8007180:	4652      	mov	r2, sl
 8007182:	f001 fa58 	bl	8008636 <strncmp>
 8007186:	9b07      	ldr	r3, [sp, #28]
 8007188:	2800      	cmp	r0, #0
 800718a:	d1d7      	bne.n	800713c <__gethex+0x22c>
 800718c:	461e      	mov	r6, r3
 800718e:	e78b      	b.n	80070a8 <__gethex+0x198>
 8007190:	f04f 0a03 	mov.w	sl, #3
 8007194:	e7b8      	b.n	8007108 <__gethex+0x1f8>
 8007196:	da0a      	bge.n	80071ae <__gethex+0x29e>
 8007198:	1a37      	subs	r7, r6, r0
 800719a:	4621      	mov	r1, r4
 800719c:	ee18 0a10 	vmov	r0, s16
 80071a0:	463a      	mov	r2, r7
 80071a2:	f000 fcc7 	bl	8007b34 <__lshift>
 80071a6:	1bed      	subs	r5, r5, r7
 80071a8:	4604      	mov	r4, r0
 80071aa:	f100 0914 	add.w	r9, r0, #20
 80071ae:	f04f 0a00 	mov.w	sl, #0
 80071b2:	e7ae      	b.n	8007112 <__gethex+0x202>
 80071b4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80071b8:	42a8      	cmp	r0, r5
 80071ba:	dd72      	ble.n	80072a2 <__gethex+0x392>
 80071bc:	1b45      	subs	r5, r0, r5
 80071be:	42ae      	cmp	r6, r5
 80071c0:	dc36      	bgt.n	8007230 <__gethex+0x320>
 80071c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	d02a      	beq.n	8007220 <__gethex+0x310>
 80071ca:	2b03      	cmp	r3, #3
 80071cc:	d02c      	beq.n	8007228 <__gethex+0x318>
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d11c      	bne.n	800720c <__gethex+0x2fc>
 80071d2:	42ae      	cmp	r6, r5
 80071d4:	d11a      	bne.n	800720c <__gethex+0x2fc>
 80071d6:	2e01      	cmp	r6, #1
 80071d8:	d112      	bne.n	8007200 <__gethex+0x2f0>
 80071da:	9a04      	ldr	r2, [sp, #16]
 80071dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80071e0:	6013      	str	r3, [r2, #0]
 80071e2:	2301      	movs	r3, #1
 80071e4:	6123      	str	r3, [r4, #16]
 80071e6:	f8c9 3000 	str.w	r3, [r9]
 80071ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80071ec:	2762      	movs	r7, #98	; 0x62
 80071ee:	601c      	str	r4, [r3, #0]
 80071f0:	e723      	b.n	800703a <__gethex+0x12a>
 80071f2:	bf00      	nop
 80071f4:	08008b9c 	.word	0x08008b9c
 80071f8:	08008ac0 	.word	0x08008ac0
 80071fc:	08008b34 	.word	0x08008b34
 8007200:	1e71      	subs	r1, r6, #1
 8007202:	4620      	mov	r0, r4
 8007204:	f000 fed7 	bl	8007fb6 <__any_on>
 8007208:	2800      	cmp	r0, #0
 800720a:	d1e6      	bne.n	80071da <__gethex+0x2ca>
 800720c:	ee18 0a10 	vmov	r0, s16
 8007210:	4621      	mov	r1, r4
 8007212:	f000 fa73 	bl	80076fc <_Bfree>
 8007216:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007218:	2300      	movs	r3, #0
 800721a:	6013      	str	r3, [r2, #0]
 800721c:	2750      	movs	r7, #80	; 0x50
 800721e:	e70c      	b.n	800703a <__gethex+0x12a>
 8007220:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1f2      	bne.n	800720c <__gethex+0x2fc>
 8007226:	e7d8      	b.n	80071da <__gethex+0x2ca>
 8007228:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1d5      	bne.n	80071da <__gethex+0x2ca>
 800722e:	e7ed      	b.n	800720c <__gethex+0x2fc>
 8007230:	1e6f      	subs	r7, r5, #1
 8007232:	f1ba 0f00 	cmp.w	sl, #0
 8007236:	d131      	bne.n	800729c <__gethex+0x38c>
 8007238:	b127      	cbz	r7, 8007244 <__gethex+0x334>
 800723a:	4639      	mov	r1, r7
 800723c:	4620      	mov	r0, r4
 800723e:	f000 feba 	bl	8007fb6 <__any_on>
 8007242:	4682      	mov	sl, r0
 8007244:	117b      	asrs	r3, r7, #5
 8007246:	2101      	movs	r1, #1
 8007248:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800724c:	f007 071f 	and.w	r7, r7, #31
 8007250:	fa01 f707 	lsl.w	r7, r1, r7
 8007254:	421f      	tst	r7, r3
 8007256:	4629      	mov	r1, r5
 8007258:	4620      	mov	r0, r4
 800725a:	bf18      	it	ne
 800725c:	f04a 0a02 	orrne.w	sl, sl, #2
 8007260:	1b76      	subs	r6, r6, r5
 8007262:	f7ff fdee 	bl	8006e42 <rshift>
 8007266:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800726a:	2702      	movs	r7, #2
 800726c:	f1ba 0f00 	cmp.w	sl, #0
 8007270:	d048      	beq.n	8007304 <__gethex+0x3f4>
 8007272:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007276:	2b02      	cmp	r3, #2
 8007278:	d015      	beq.n	80072a6 <__gethex+0x396>
 800727a:	2b03      	cmp	r3, #3
 800727c:	d017      	beq.n	80072ae <__gethex+0x39e>
 800727e:	2b01      	cmp	r3, #1
 8007280:	d109      	bne.n	8007296 <__gethex+0x386>
 8007282:	f01a 0f02 	tst.w	sl, #2
 8007286:	d006      	beq.n	8007296 <__gethex+0x386>
 8007288:	f8d9 0000 	ldr.w	r0, [r9]
 800728c:	ea4a 0a00 	orr.w	sl, sl, r0
 8007290:	f01a 0f01 	tst.w	sl, #1
 8007294:	d10e      	bne.n	80072b4 <__gethex+0x3a4>
 8007296:	f047 0710 	orr.w	r7, r7, #16
 800729a:	e033      	b.n	8007304 <__gethex+0x3f4>
 800729c:	f04f 0a01 	mov.w	sl, #1
 80072a0:	e7d0      	b.n	8007244 <__gethex+0x334>
 80072a2:	2701      	movs	r7, #1
 80072a4:	e7e2      	b.n	800726c <__gethex+0x35c>
 80072a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072a8:	f1c3 0301 	rsb	r3, r3, #1
 80072ac:	9315      	str	r3, [sp, #84]	; 0x54
 80072ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d0f0      	beq.n	8007296 <__gethex+0x386>
 80072b4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80072b8:	f104 0314 	add.w	r3, r4, #20
 80072bc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80072c0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80072c4:	f04f 0c00 	mov.w	ip, #0
 80072c8:	4618      	mov	r0, r3
 80072ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80072ce:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80072d2:	d01c      	beq.n	800730e <__gethex+0x3fe>
 80072d4:	3201      	adds	r2, #1
 80072d6:	6002      	str	r2, [r0, #0]
 80072d8:	2f02      	cmp	r7, #2
 80072da:	f104 0314 	add.w	r3, r4, #20
 80072de:	d13f      	bne.n	8007360 <__gethex+0x450>
 80072e0:	f8d8 2000 	ldr.w	r2, [r8]
 80072e4:	3a01      	subs	r2, #1
 80072e6:	42b2      	cmp	r2, r6
 80072e8:	d10a      	bne.n	8007300 <__gethex+0x3f0>
 80072ea:	1171      	asrs	r1, r6, #5
 80072ec:	2201      	movs	r2, #1
 80072ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072f2:	f006 061f 	and.w	r6, r6, #31
 80072f6:	fa02 f606 	lsl.w	r6, r2, r6
 80072fa:	421e      	tst	r6, r3
 80072fc:	bf18      	it	ne
 80072fe:	4617      	movne	r7, r2
 8007300:	f047 0720 	orr.w	r7, r7, #32
 8007304:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007306:	601c      	str	r4, [r3, #0]
 8007308:	9b04      	ldr	r3, [sp, #16]
 800730a:	601d      	str	r5, [r3, #0]
 800730c:	e695      	b.n	800703a <__gethex+0x12a>
 800730e:	4299      	cmp	r1, r3
 8007310:	f843 cc04 	str.w	ip, [r3, #-4]
 8007314:	d8d8      	bhi.n	80072c8 <__gethex+0x3b8>
 8007316:	68a3      	ldr	r3, [r4, #8]
 8007318:	459b      	cmp	fp, r3
 800731a:	db19      	blt.n	8007350 <__gethex+0x440>
 800731c:	6861      	ldr	r1, [r4, #4]
 800731e:	ee18 0a10 	vmov	r0, s16
 8007322:	3101      	adds	r1, #1
 8007324:	f000 f9aa 	bl	800767c <_Balloc>
 8007328:	4681      	mov	r9, r0
 800732a:	b918      	cbnz	r0, 8007334 <__gethex+0x424>
 800732c:	4b1a      	ldr	r3, [pc, #104]	; (8007398 <__gethex+0x488>)
 800732e:	4602      	mov	r2, r0
 8007330:	2184      	movs	r1, #132	; 0x84
 8007332:	e6a8      	b.n	8007086 <__gethex+0x176>
 8007334:	6922      	ldr	r2, [r4, #16]
 8007336:	3202      	adds	r2, #2
 8007338:	f104 010c 	add.w	r1, r4, #12
 800733c:	0092      	lsls	r2, r2, #2
 800733e:	300c      	adds	r0, #12
 8007340:	f000 f974 	bl	800762c <memcpy>
 8007344:	4621      	mov	r1, r4
 8007346:	ee18 0a10 	vmov	r0, s16
 800734a:	f000 f9d7 	bl	80076fc <_Bfree>
 800734e:	464c      	mov	r4, r9
 8007350:	6923      	ldr	r3, [r4, #16]
 8007352:	1c5a      	adds	r2, r3, #1
 8007354:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007358:	6122      	str	r2, [r4, #16]
 800735a:	2201      	movs	r2, #1
 800735c:	615a      	str	r2, [r3, #20]
 800735e:	e7bb      	b.n	80072d8 <__gethex+0x3c8>
 8007360:	6922      	ldr	r2, [r4, #16]
 8007362:	455a      	cmp	r2, fp
 8007364:	dd0b      	ble.n	800737e <__gethex+0x46e>
 8007366:	2101      	movs	r1, #1
 8007368:	4620      	mov	r0, r4
 800736a:	f7ff fd6a 	bl	8006e42 <rshift>
 800736e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007372:	3501      	adds	r5, #1
 8007374:	42ab      	cmp	r3, r5
 8007376:	f6ff aed0 	blt.w	800711a <__gethex+0x20a>
 800737a:	2701      	movs	r7, #1
 800737c:	e7c0      	b.n	8007300 <__gethex+0x3f0>
 800737e:	f016 061f 	ands.w	r6, r6, #31
 8007382:	d0fa      	beq.n	800737a <__gethex+0x46a>
 8007384:	4453      	add	r3, sl
 8007386:	f1c6 0620 	rsb	r6, r6, #32
 800738a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800738e:	f000 fa67 	bl	8007860 <__hi0bits>
 8007392:	42b0      	cmp	r0, r6
 8007394:	dbe7      	blt.n	8007366 <__gethex+0x456>
 8007396:	e7f0      	b.n	800737a <__gethex+0x46a>
 8007398:	08008ac0 	.word	0x08008ac0

0800739c <L_shift>:
 800739c:	f1c2 0208 	rsb	r2, r2, #8
 80073a0:	0092      	lsls	r2, r2, #2
 80073a2:	b570      	push	{r4, r5, r6, lr}
 80073a4:	f1c2 0620 	rsb	r6, r2, #32
 80073a8:	6843      	ldr	r3, [r0, #4]
 80073aa:	6804      	ldr	r4, [r0, #0]
 80073ac:	fa03 f506 	lsl.w	r5, r3, r6
 80073b0:	432c      	orrs	r4, r5
 80073b2:	40d3      	lsrs	r3, r2
 80073b4:	6004      	str	r4, [r0, #0]
 80073b6:	f840 3f04 	str.w	r3, [r0, #4]!
 80073ba:	4288      	cmp	r0, r1
 80073bc:	d3f4      	bcc.n	80073a8 <L_shift+0xc>
 80073be:	bd70      	pop	{r4, r5, r6, pc}

080073c0 <__match>:
 80073c0:	b530      	push	{r4, r5, lr}
 80073c2:	6803      	ldr	r3, [r0, #0]
 80073c4:	3301      	adds	r3, #1
 80073c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073ca:	b914      	cbnz	r4, 80073d2 <__match+0x12>
 80073cc:	6003      	str	r3, [r0, #0]
 80073ce:	2001      	movs	r0, #1
 80073d0:	bd30      	pop	{r4, r5, pc}
 80073d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073d6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80073da:	2d19      	cmp	r5, #25
 80073dc:	bf98      	it	ls
 80073de:	3220      	addls	r2, #32
 80073e0:	42a2      	cmp	r2, r4
 80073e2:	d0f0      	beq.n	80073c6 <__match+0x6>
 80073e4:	2000      	movs	r0, #0
 80073e6:	e7f3      	b.n	80073d0 <__match+0x10>

080073e8 <__hexnan>:
 80073e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ec:	680b      	ldr	r3, [r1, #0]
 80073ee:	115e      	asrs	r6, r3, #5
 80073f0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80073f4:	f013 031f 	ands.w	r3, r3, #31
 80073f8:	b087      	sub	sp, #28
 80073fa:	bf18      	it	ne
 80073fc:	3604      	addne	r6, #4
 80073fe:	2500      	movs	r5, #0
 8007400:	1f37      	subs	r7, r6, #4
 8007402:	4690      	mov	r8, r2
 8007404:	6802      	ldr	r2, [r0, #0]
 8007406:	9301      	str	r3, [sp, #4]
 8007408:	4682      	mov	sl, r0
 800740a:	f846 5c04 	str.w	r5, [r6, #-4]
 800740e:	46b9      	mov	r9, r7
 8007410:	463c      	mov	r4, r7
 8007412:	9502      	str	r5, [sp, #8]
 8007414:	46ab      	mov	fp, r5
 8007416:	7851      	ldrb	r1, [r2, #1]
 8007418:	1c53      	adds	r3, r2, #1
 800741a:	9303      	str	r3, [sp, #12]
 800741c:	b341      	cbz	r1, 8007470 <__hexnan+0x88>
 800741e:	4608      	mov	r0, r1
 8007420:	9205      	str	r2, [sp, #20]
 8007422:	9104      	str	r1, [sp, #16]
 8007424:	f7ff fd5f 	bl	8006ee6 <__hexdig_fun>
 8007428:	2800      	cmp	r0, #0
 800742a:	d14f      	bne.n	80074cc <__hexnan+0xe4>
 800742c:	9904      	ldr	r1, [sp, #16]
 800742e:	9a05      	ldr	r2, [sp, #20]
 8007430:	2920      	cmp	r1, #32
 8007432:	d818      	bhi.n	8007466 <__hexnan+0x7e>
 8007434:	9b02      	ldr	r3, [sp, #8]
 8007436:	459b      	cmp	fp, r3
 8007438:	dd13      	ble.n	8007462 <__hexnan+0x7a>
 800743a:	454c      	cmp	r4, r9
 800743c:	d206      	bcs.n	800744c <__hexnan+0x64>
 800743e:	2d07      	cmp	r5, #7
 8007440:	dc04      	bgt.n	800744c <__hexnan+0x64>
 8007442:	462a      	mov	r2, r5
 8007444:	4649      	mov	r1, r9
 8007446:	4620      	mov	r0, r4
 8007448:	f7ff ffa8 	bl	800739c <L_shift>
 800744c:	4544      	cmp	r4, r8
 800744e:	d950      	bls.n	80074f2 <__hexnan+0x10a>
 8007450:	2300      	movs	r3, #0
 8007452:	f1a4 0904 	sub.w	r9, r4, #4
 8007456:	f844 3c04 	str.w	r3, [r4, #-4]
 800745a:	f8cd b008 	str.w	fp, [sp, #8]
 800745e:	464c      	mov	r4, r9
 8007460:	461d      	mov	r5, r3
 8007462:	9a03      	ldr	r2, [sp, #12]
 8007464:	e7d7      	b.n	8007416 <__hexnan+0x2e>
 8007466:	2929      	cmp	r1, #41	; 0x29
 8007468:	d156      	bne.n	8007518 <__hexnan+0x130>
 800746a:	3202      	adds	r2, #2
 800746c:	f8ca 2000 	str.w	r2, [sl]
 8007470:	f1bb 0f00 	cmp.w	fp, #0
 8007474:	d050      	beq.n	8007518 <__hexnan+0x130>
 8007476:	454c      	cmp	r4, r9
 8007478:	d206      	bcs.n	8007488 <__hexnan+0xa0>
 800747a:	2d07      	cmp	r5, #7
 800747c:	dc04      	bgt.n	8007488 <__hexnan+0xa0>
 800747e:	462a      	mov	r2, r5
 8007480:	4649      	mov	r1, r9
 8007482:	4620      	mov	r0, r4
 8007484:	f7ff ff8a 	bl	800739c <L_shift>
 8007488:	4544      	cmp	r4, r8
 800748a:	d934      	bls.n	80074f6 <__hexnan+0x10e>
 800748c:	f1a8 0204 	sub.w	r2, r8, #4
 8007490:	4623      	mov	r3, r4
 8007492:	f853 1b04 	ldr.w	r1, [r3], #4
 8007496:	f842 1f04 	str.w	r1, [r2, #4]!
 800749a:	429f      	cmp	r7, r3
 800749c:	d2f9      	bcs.n	8007492 <__hexnan+0xaa>
 800749e:	1b3b      	subs	r3, r7, r4
 80074a0:	f023 0303 	bic.w	r3, r3, #3
 80074a4:	3304      	adds	r3, #4
 80074a6:	3401      	adds	r4, #1
 80074a8:	3e03      	subs	r6, #3
 80074aa:	42b4      	cmp	r4, r6
 80074ac:	bf88      	it	hi
 80074ae:	2304      	movhi	r3, #4
 80074b0:	4443      	add	r3, r8
 80074b2:	2200      	movs	r2, #0
 80074b4:	f843 2b04 	str.w	r2, [r3], #4
 80074b8:	429f      	cmp	r7, r3
 80074ba:	d2fb      	bcs.n	80074b4 <__hexnan+0xcc>
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	b91b      	cbnz	r3, 80074c8 <__hexnan+0xe0>
 80074c0:	4547      	cmp	r7, r8
 80074c2:	d127      	bne.n	8007514 <__hexnan+0x12c>
 80074c4:	2301      	movs	r3, #1
 80074c6:	603b      	str	r3, [r7, #0]
 80074c8:	2005      	movs	r0, #5
 80074ca:	e026      	b.n	800751a <__hexnan+0x132>
 80074cc:	3501      	adds	r5, #1
 80074ce:	2d08      	cmp	r5, #8
 80074d0:	f10b 0b01 	add.w	fp, fp, #1
 80074d4:	dd06      	ble.n	80074e4 <__hexnan+0xfc>
 80074d6:	4544      	cmp	r4, r8
 80074d8:	d9c3      	bls.n	8007462 <__hexnan+0x7a>
 80074da:	2300      	movs	r3, #0
 80074dc:	f844 3c04 	str.w	r3, [r4, #-4]
 80074e0:	2501      	movs	r5, #1
 80074e2:	3c04      	subs	r4, #4
 80074e4:	6822      	ldr	r2, [r4, #0]
 80074e6:	f000 000f 	and.w	r0, r0, #15
 80074ea:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80074ee:	6022      	str	r2, [r4, #0]
 80074f0:	e7b7      	b.n	8007462 <__hexnan+0x7a>
 80074f2:	2508      	movs	r5, #8
 80074f4:	e7b5      	b.n	8007462 <__hexnan+0x7a>
 80074f6:	9b01      	ldr	r3, [sp, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d0df      	beq.n	80074bc <__hexnan+0xd4>
 80074fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007500:	f1c3 0320 	rsb	r3, r3, #32
 8007504:	fa22 f303 	lsr.w	r3, r2, r3
 8007508:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800750c:	401a      	ands	r2, r3
 800750e:	f846 2c04 	str.w	r2, [r6, #-4]
 8007512:	e7d3      	b.n	80074bc <__hexnan+0xd4>
 8007514:	3f04      	subs	r7, #4
 8007516:	e7d1      	b.n	80074bc <__hexnan+0xd4>
 8007518:	2004      	movs	r0, #4
 800751a:	b007      	add	sp, #28
 800751c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007520 <_localeconv_r>:
 8007520:	4800      	ldr	r0, [pc, #0]	; (8007524 <_localeconv_r+0x4>)
 8007522:	4770      	bx	lr
 8007524:	20000174 	.word	0x20000174

08007528 <__retarget_lock_init_recursive>:
 8007528:	4770      	bx	lr

0800752a <__retarget_lock_acquire_recursive>:
 800752a:	4770      	bx	lr

0800752c <__retarget_lock_release_recursive>:
 800752c:	4770      	bx	lr

0800752e <__swhatbuf_r>:
 800752e:	b570      	push	{r4, r5, r6, lr}
 8007530:	460e      	mov	r6, r1
 8007532:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007536:	2900      	cmp	r1, #0
 8007538:	b096      	sub	sp, #88	; 0x58
 800753a:	4614      	mov	r4, r2
 800753c:	461d      	mov	r5, r3
 800753e:	da08      	bge.n	8007552 <__swhatbuf_r+0x24>
 8007540:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007544:	2200      	movs	r2, #0
 8007546:	602a      	str	r2, [r5, #0]
 8007548:	061a      	lsls	r2, r3, #24
 800754a:	d410      	bmi.n	800756e <__swhatbuf_r+0x40>
 800754c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007550:	e00e      	b.n	8007570 <__swhatbuf_r+0x42>
 8007552:	466a      	mov	r2, sp
 8007554:	f001 f8b2 	bl	80086bc <_fstat_r>
 8007558:	2800      	cmp	r0, #0
 800755a:	dbf1      	blt.n	8007540 <__swhatbuf_r+0x12>
 800755c:	9a01      	ldr	r2, [sp, #4]
 800755e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007562:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007566:	425a      	negs	r2, r3
 8007568:	415a      	adcs	r2, r3
 800756a:	602a      	str	r2, [r5, #0]
 800756c:	e7ee      	b.n	800754c <__swhatbuf_r+0x1e>
 800756e:	2340      	movs	r3, #64	; 0x40
 8007570:	2000      	movs	r0, #0
 8007572:	6023      	str	r3, [r4, #0]
 8007574:	b016      	add	sp, #88	; 0x58
 8007576:	bd70      	pop	{r4, r5, r6, pc}

08007578 <__smakebuf_r>:
 8007578:	898b      	ldrh	r3, [r1, #12]
 800757a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800757c:	079d      	lsls	r5, r3, #30
 800757e:	4606      	mov	r6, r0
 8007580:	460c      	mov	r4, r1
 8007582:	d507      	bpl.n	8007594 <__smakebuf_r+0x1c>
 8007584:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007588:	6023      	str	r3, [r4, #0]
 800758a:	6123      	str	r3, [r4, #16]
 800758c:	2301      	movs	r3, #1
 800758e:	6163      	str	r3, [r4, #20]
 8007590:	b002      	add	sp, #8
 8007592:	bd70      	pop	{r4, r5, r6, pc}
 8007594:	ab01      	add	r3, sp, #4
 8007596:	466a      	mov	r2, sp
 8007598:	f7ff ffc9 	bl	800752e <__swhatbuf_r>
 800759c:	9900      	ldr	r1, [sp, #0]
 800759e:	4605      	mov	r5, r0
 80075a0:	4630      	mov	r0, r6
 80075a2:	f000 fdab 	bl	80080fc <_malloc_r>
 80075a6:	b948      	cbnz	r0, 80075bc <__smakebuf_r+0x44>
 80075a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075ac:	059a      	lsls	r2, r3, #22
 80075ae:	d4ef      	bmi.n	8007590 <__smakebuf_r+0x18>
 80075b0:	f023 0303 	bic.w	r3, r3, #3
 80075b4:	f043 0302 	orr.w	r3, r3, #2
 80075b8:	81a3      	strh	r3, [r4, #12]
 80075ba:	e7e3      	b.n	8007584 <__smakebuf_r+0xc>
 80075bc:	4b0d      	ldr	r3, [pc, #52]	; (80075f4 <__smakebuf_r+0x7c>)
 80075be:	62b3      	str	r3, [r6, #40]	; 0x28
 80075c0:	89a3      	ldrh	r3, [r4, #12]
 80075c2:	6020      	str	r0, [r4, #0]
 80075c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075c8:	81a3      	strh	r3, [r4, #12]
 80075ca:	9b00      	ldr	r3, [sp, #0]
 80075cc:	6163      	str	r3, [r4, #20]
 80075ce:	9b01      	ldr	r3, [sp, #4]
 80075d0:	6120      	str	r0, [r4, #16]
 80075d2:	b15b      	cbz	r3, 80075ec <__smakebuf_r+0x74>
 80075d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075d8:	4630      	mov	r0, r6
 80075da:	f001 f881 	bl	80086e0 <_isatty_r>
 80075de:	b128      	cbz	r0, 80075ec <__smakebuf_r+0x74>
 80075e0:	89a3      	ldrh	r3, [r4, #12]
 80075e2:	f023 0303 	bic.w	r3, r3, #3
 80075e6:	f043 0301 	orr.w	r3, r3, #1
 80075ea:	81a3      	strh	r3, [r4, #12]
 80075ec:	89a0      	ldrh	r0, [r4, #12]
 80075ee:	4305      	orrs	r5, r0
 80075f0:	81a5      	strh	r5, [r4, #12]
 80075f2:	e7cd      	b.n	8007590 <__smakebuf_r+0x18>
 80075f4:	08006ca1 	.word	0x08006ca1

080075f8 <malloc>:
 80075f8:	4b02      	ldr	r3, [pc, #8]	; (8007604 <malloc+0xc>)
 80075fa:	4601      	mov	r1, r0
 80075fc:	6818      	ldr	r0, [r3, #0]
 80075fe:	f000 bd7d 	b.w	80080fc <_malloc_r>
 8007602:	bf00      	nop
 8007604:	2000001c 	.word	0x2000001c

08007608 <__ascii_mbtowc>:
 8007608:	b082      	sub	sp, #8
 800760a:	b901      	cbnz	r1, 800760e <__ascii_mbtowc+0x6>
 800760c:	a901      	add	r1, sp, #4
 800760e:	b142      	cbz	r2, 8007622 <__ascii_mbtowc+0x1a>
 8007610:	b14b      	cbz	r3, 8007626 <__ascii_mbtowc+0x1e>
 8007612:	7813      	ldrb	r3, [r2, #0]
 8007614:	600b      	str	r3, [r1, #0]
 8007616:	7812      	ldrb	r2, [r2, #0]
 8007618:	1e10      	subs	r0, r2, #0
 800761a:	bf18      	it	ne
 800761c:	2001      	movne	r0, #1
 800761e:	b002      	add	sp, #8
 8007620:	4770      	bx	lr
 8007622:	4610      	mov	r0, r2
 8007624:	e7fb      	b.n	800761e <__ascii_mbtowc+0x16>
 8007626:	f06f 0001 	mvn.w	r0, #1
 800762a:	e7f8      	b.n	800761e <__ascii_mbtowc+0x16>

0800762c <memcpy>:
 800762c:	440a      	add	r2, r1
 800762e:	4291      	cmp	r1, r2
 8007630:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007634:	d100      	bne.n	8007638 <memcpy+0xc>
 8007636:	4770      	bx	lr
 8007638:	b510      	push	{r4, lr}
 800763a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800763e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007642:	4291      	cmp	r1, r2
 8007644:	d1f9      	bne.n	800763a <memcpy+0xe>
 8007646:	bd10      	pop	{r4, pc}

08007648 <memmove>:
 8007648:	4288      	cmp	r0, r1
 800764a:	b510      	push	{r4, lr}
 800764c:	eb01 0402 	add.w	r4, r1, r2
 8007650:	d902      	bls.n	8007658 <memmove+0x10>
 8007652:	4284      	cmp	r4, r0
 8007654:	4623      	mov	r3, r4
 8007656:	d807      	bhi.n	8007668 <memmove+0x20>
 8007658:	1e43      	subs	r3, r0, #1
 800765a:	42a1      	cmp	r1, r4
 800765c:	d008      	beq.n	8007670 <memmove+0x28>
 800765e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007662:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007666:	e7f8      	b.n	800765a <memmove+0x12>
 8007668:	4402      	add	r2, r0
 800766a:	4601      	mov	r1, r0
 800766c:	428a      	cmp	r2, r1
 800766e:	d100      	bne.n	8007672 <memmove+0x2a>
 8007670:	bd10      	pop	{r4, pc}
 8007672:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007676:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800767a:	e7f7      	b.n	800766c <memmove+0x24>

0800767c <_Balloc>:
 800767c:	b570      	push	{r4, r5, r6, lr}
 800767e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007680:	4604      	mov	r4, r0
 8007682:	460d      	mov	r5, r1
 8007684:	b976      	cbnz	r6, 80076a4 <_Balloc+0x28>
 8007686:	2010      	movs	r0, #16
 8007688:	f7ff ffb6 	bl	80075f8 <malloc>
 800768c:	4602      	mov	r2, r0
 800768e:	6260      	str	r0, [r4, #36]	; 0x24
 8007690:	b920      	cbnz	r0, 800769c <_Balloc+0x20>
 8007692:	4b18      	ldr	r3, [pc, #96]	; (80076f4 <_Balloc+0x78>)
 8007694:	4818      	ldr	r0, [pc, #96]	; (80076f8 <_Balloc+0x7c>)
 8007696:	2166      	movs	r1, #102	; 0x66
 8007698:	f7fc fca2 	bl	8003fe0 <__assert_func>
 800769c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076a0:	6006      	str	r6, [r0, #0]
 80076a2:	60c6      	str	r6, [r0, #12]
 80076a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80076a6:	68f3      	ldr	r3, [r6, #12]
 80076a8:	b183      	cbz	r3, 80076cc <_Balloc+0x50>
 80076aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80076b2:	b9b8      	cbnz	r0, 80076e4 <_Balloc+0x68>
 80076b4:	2101      	movs	r1, #1
 80076b6:	fa01 f605 	lsl.w	r6, r1, r5
 80076ba:	1d72      	adds	r2, r6, #5
 80076bc:	0092      	lsls	r2, r2, #2
 80076be:	4620      	mov	r0, r4
 80076c0:	f000 fc9a 	bl	8007ff8 <_calloc_r>
 80076c4:	b160      	cbz	r0, 80076e0 <_Balloc+0x64>
 80076c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80076ca:	e00e      	b.n	80076ea <_Balloc+0x6e>
 80076cc:	2221      	movs	r2, #33	; 0x21
 80076ce:	2104      	movs	r1, #4
 80076d0:	4620      	mov	r0, r4
 80076d2:	f000 fc91 	bl	8007ff8 <_calloc_r>
 80076d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076d8:	60f0      	str	r0, [r6, #12]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d1e4      	bne.n	80076aa <_Balloc+0x2e>
 80076e0:	2000      	movs	r0, #0
 80076e2:	bd70      	pop	{r4, r5, r6, pc}
 80076e4:	6802      	ldr	r2, [r0, #0]
 80076e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80076ea:	2300      	movs	r3, #0
 80076ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80076f0:	e7f7      	b.n	80076e2 <_Balloc+0x66>
 80076f2:	bf00      	nop
 80076f4:	08008a4e 	.word	0x08008a4e
 80076f8:	08008bb0 	.word	0x08008bb0

080076fc <_Bfree>:
 80076fc:	b570      	push	{r4, r5, r6, lr}
 80076fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007700:	4605      	mov	r5, r0
 8007702:	460c      	mov	r4, r1
 8007704:	b976      	cbnz	r6, 8007724 <_Bfree+0x28>
 8007706:	2010      	movs	r0, #16
 8007708:	f7ff ff76 	bl	80075f8 <malloc>
 800770c:	4602      	mov	r2, r0
 800770e:	6268      	str	r0, [r5, #36]	; 0x24
 8007710:	b920      	cbnz	r0, 800771c <_Bfree+0x20>
 8007712:	4b09      	ldr	r3, [pc, #36]	; (8007738 <_Bfree+0x3c>)
 8007714:	4809      	ldr	r0, [pc, #36]	; (800773c <_Bfree+0x40>)
 8007716:	218a      	movs	r1, #138	; 0x8a
 8007718:	f7fc fc62 	bl	8003fe0 <__assert_func>
 800771c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007720:	6006      	str	r6, [r0, #0]
 8007722:	60c6      	str	r6, [r0, #12]
 8007724:	b13c      	cbz	r4, 8007736 <_Bfree+0x3a>
 8007726:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007728:	6862      	ldr	r2, [r4, #4]
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007730:	6021      	str	r1, [r4, #0]
 8007732:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007736:	bd70      	pop	{r4, r5, r6, pc}
 8007738:	08008a4e 	.word	0x08008a4e
 800773c:	08008bb0 	.word	0x08008bb0

08007740 <__multadd>:
 8007740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007744:	690d      	ldr	r5, [r1, #16]
 8007746:	4607      	mov	r7, r0
 8007748:	460c      	mov	r4, r1
 800774a:	461e      	mov	r6, r3
 800774c:	f101 0c14 	add.w	ip, r1, #20
 8007750:	2000      	movs	r0, #0
 8007752:	f8dc 3000 	ldr.w	r3, [ip]
 8007756:	b299      	uxth	r1, r3
 8007758:	fb02 6101 	mla	r1, r2, r1, r6
 800775c:	0c1e      	lsrs	r6, r3, #16
 800775e:	0c0b      	lsrs	r3, r1, #16
 8007760:	fb02 3306 	mla	r3, r2, r6, r3
 8007764:	b289      	uxth	r1, r1
 8007766:	3001      	adds	r0, #1
 8007768:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800776c:	4285      	cmp	r5, r0
 800776e:	f84c 1b04 	str.w	r1, [ip], #4
 8007772:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007776:	dcec      	bgt.n	8007752 <__multadd+0x12>
 8007778:	b30e      	cbz	r6, 80077be <__multadd+0x7e>
 800777a:	68a3      	ldr	r3, [r4, #8]
 800777c:	42ab      	cmp	r3, r5
 800777e:	dc19      	bgt.n	80077b4 <__multadd+0x74>
 8007780:	6861      	ldr	r1, [r4, #4]
 8007782:	4638      	mov	r0, r7
 8007784:	3101      	adds	r1, #1
 8007786:	f7ff ff79 	bl	800767c <_Balloc>
 800778a:	4680      	mov	r8, r0
 800778c:	b928      	cbnz	r0, 800779a <__multadd+0x5a>
 800778e:	4602      	mov	r2, r0
 8007790:	4b0c      	ldr	r3, [pc, #48]	; (80077c4 <__multadd+0x84>)
 8007792:	480d      	ldr	r0, [pc, #52]	; (80077c8 <__multadd+0x88>)
 8007794:	21b5      	movs	r1, #181	; 0xb5
 8007796:	f7fc fc23 	bl	8003fe0 <__assert_func>
 800779a:	6922      	ldr	r2, [r4, #16]
 800779c:	3202      	adds	r2, #2
 800779e:	f104 010c 	add.w	r1, r4, #12
 80077a2:	0092      	lsls	r2, r2, #2
 80077a4:	300c      	adds	r0, #12
 80077a6:	f7ff ff41 	bl	800762c <memcpy>
 80077aa:	4621      	mov	r1, r4
 80077ac:	4638      	mov	r0, r7
 80077ae:	f7ff ffa5 	bl	80076fc <_Bfree>
 80077b2:	4644      	mov	r4, r8
 80077b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80077b8:	3501      	adds	r5, #1
 80077ba:	615e      	str	r6, [r3, #20]
 80077bc:	6125      	str	r5, [r4, #16]
 80077be:	4620      	mov	r0, r4
 80077c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077c4:	08008ac0 	.word	0x08008ac0
 80077c8:	08008bb0 	.word	0x08008bb0

080077cc <__s2b>:
 80077cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077d0:	460c      	mov	r4, r1
 80077d2:	4615      	mov	r5, r2
 80077d4:	461f      	mov	r7, r3
 80077d6:	2209      	movs	r2, #9
 80077d8:	3308      	adds	r3, #8
 80077da:	4606      	mov	r6, r0
 80077dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80077e0:	2100      	movs	r1, #0
 80077e2:	2201      	movs	r2, #1
 80077e4:	429a      	cmp	r2, r3
 80077e6:	db09      	blt.n	80077fc <__s2b+0x30>
 80077e8:	4630      	mov	r0, r6
 80077ea:	f7ff ff47 	bl	800767c <_Balloc>
 80077ee:	b940      	cbnz	r0, 8007802 <__s2b+0x36>
 80077f0:	4602      	mov	r2, r0
 80077f2:	4b19      	ldr	r3, [pc, #100]	; (8007858 <__s2b+0x8c>)
 80077f4:	4819      	ldr	r0, [pc, #100]	; (800785c <__s2b+0x90>)
 80077f6:	21ce      	movs	r1, #206	; 0xce
 80077f8:	f7fc fbf2 	bl	8003fe0 <__assert_func>
 80077fc:	0052      	lsls	r2, r2, #1
 80077fe:	3101      	adds	r1, #1
 8007800:	e7f0      	b.n	80077e4 <__s2b+0x18>
 8007802:	9b08      	ldr	r3, [sp, #32]
 8007804:	6143      	str	r3, [r0, #20]
 8007806:	2d09      	cmp	r5, #9
 8007808:	f04f 0301 	mov.w	r3, #1
 800780c:	6103      	str	r3, [r0, #16]
 800780e:	dd16      	ble.n	800783e <__s2b+0x72>
 8007810:	f104 0909 	add.w	r9, r4, #9
 8007814:	46c8      	mov	r8, r9
 8007816:	442c      	add	r4, r5
 8007818:	f818 3b01 	ldrb.w	r3, [r8], #1
 800781c:	4601      	mov	r1, r0
 800781e:	3b30      	subs	r3, #48	; 0x30
 8007820:	220a      	movs	r2, #10
 8007822:	4630      	mov	r0, r6
 8007824:	f7ff ff8c 	bl	8007740 <__multadd>
 8007828:	45a0      	cmp	r8, r4
 800782a:	d1f5      	bne.n	8007818 <__s2b+0x4c>
 800782c:	f1a5 0408 	sub.w	r4, r5, #8
 8007830:	444c      	add	r4, r9
 8007832:	1b2d      	subs	r5, r5, r4
 8007834:	1963      	adds	r3, r4, r5
 8007836:	42bb      	cmp	r3, r7
 8007838:	db04      	blt.n	8007844 <__s2b+0x78>
 800783a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800783e:	340a      	adds	r4, #10
 8007840:	2509      	movs	r5, #9
 8007842:	e7f6      	b.n	8007832 <__s2b+0x66>
 8007844:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007848:	4601      	mov	r1, r0
 800784a:	3b30      	subs	r3, #48	; 0x30
 800784c:	220a      	movs	r2, #10
 800784e:	4630      	mov	r0, r6
 8007850:	f7ff ff76 	bl	8007740 <__multadd>
 8007854:	e7ee      	b.n	8007834 <__s2b+0x68>
 8007856:	bf00      	nop
 8007858:	08008ac0 	.word	0x08008ac0
 800785c:	08008bb0 	.word	0x08008bb0

08007860 <__hi0bits>:
 8007860:	0c03      	lsrs	r3, r0, #16
 8007862:	041b      	lsls	r3, r3, #16
 8007864:	b9d3      	cbnz	r3, 800789c <__hi0bits+0x3c>
 8007866:	0400      	lsls	r0, r0, #16
 8007868:	2310      	movs	r3, #16
 800786a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800786e:	bf04      	itt	eq
 8007870:	0200      	lsleq	r0, r0, #8
 8007872:	3308      	addeq	r3, #8
 8007874:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007878:	bf04      	itt	eq
 800787a:	0100      	lsleq	r0, r0, #4
 800787c:	3304      	addeq	r3, #4
 800787e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007882:	bf04      	itt	eq
 8007884:	0080      	lsleq	r0, r0, #2
 8007886:	3302      	addeq	r3, #2
 8007888:	2800      	cmp	r0, #0
 800788a:	db05      	blt.n	8007898 <__hi0bits+0x38>
 800788c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007890:	f103 0301 	add.w	r3, r3, #1
 8007894:	bf08      	it	eq
 8007896:	2320      	moveq	r3, #32
 8007898:	4618      	mov	r0, r3
 800789a:	4770      	bx	lr
 800789c:	2300      	movs	r3, #0
 800789e:	e7e4      	b.n	800786a <__hi0bits+0xa>

080078a0 <__lo0bits>:
 80078a0:	6803      	ldr	r3, [r0, #0]
 80078a2:	f013 0207 	ands.w	r2, r3, #7
 80078a6:	4601      	mov	r1, r0
 80078a8:	d00b      	beq.n	80078c2 <__lo0bits+0x22>
 80078aa:	07da      	lsls	r2, r3, #31
 80078ac:	d423      	bmi.n	80078f6 <__lo0bits+0x56>
 80078ae:	0798      	lsls	r0, r3, #30
 80078b0:	bf49      	itett	mi
 80078b2:	085b      	lsrmi	r3, r3, #1
 80078b4:	089b      	lsrpl	r3, r3, #2
 80078b6:	2001      	movmi	r0, #1
 80078b8:	600b      	strmi	r3, [r1, #0]
 80078ba:	bf5c      	itt	pl
 80078bc:	600b      	strpl	r3, [r1, #0]
 80078be:	2002      	movpl	r0, #2
 80078c0:	4770      	bx	lr
 80078c2:	b298      	uxth	r0, r3
 80078c4:	b9a8      	cbnz	r0, 80078f2 <__lo0bits+0x52>
 80078c6:	0c1b      	lsrs	r3, r3, #16
 80078c8:	2010      	movs	r0, #16
 80078ca:	b2da      	uxtb	r2, r3
 80078cc:	b90a      	cbnz	r2, 80078d2 <__lo0bits+0x32>
 80078ce:	3008      	adds	r0, #8
 80078d0:	0a1b      	lsrs	r3, r3, #8
 80078d2:	071a      	lsls	r2, r3, #28
 80078d4:	bf04      	itt	eq
 80078d6:	091b      	lsreq	r3, r3, #4
 80078d8:	3004      	addeq	r0, #4
 80078da:	079a      	lsls	r2, r3, #30
 80078dc:	bf04      	itt	eq
 80078de:	089b      	lsreq	r3, r3, #2
 80078e0:	3002      	addeq	r0, #2
 80078e2:	07da      	lsls	r2, r3, #31
 80078e4:	d403      	bmi.n	80078ee <__lo0bits+0x4e>
 80078e6:	085b      	lsrs	r3, r3, #1
 80078e8:	f100 0001 	add.w	r0, r0, #1
 80078ec:	d005      	beq.n	80078fa <__lo0bits+0x5a>
 80078ee:	600b      	str	r3, [r1, #0]
 80078f0:	4770      	bx	lr
 80078f2:	4610      	mov	r0, r2
 80078f4:	e7e9      	b.n	80078ca <__lo0bits+0x2a>
 80078f6:	2000      	movs	r0, #0
 80078f8:	4770      	bx	lr
 80078fa:	2020      	movs	r0, #32
 80078fc:	4770      	bx	lr
	...

08007900 <__i2b>:
 8007900:	b510      	push	{r4, lr}
 8007902:	460c      	mov	r4, r1
 8007904:	2101      	movs	r1, #1
 8007906:	f7ff feb9 	bl	800767c <_Balloc>
 800790a:	4602      	mov	r2, r0
 800790c:	b928      	cbnz	r0, 800791a <__i2b+0x1a>
 800790e:	4b05      	ldr	r3, [pc, #20]	; (8007924 <__i2b+0x24>)
 8007910:	4805      	ldr	r0, [pc, #20]	; (8007928 <__i2b+0x28>)
 8007912:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007916:	f7fc fb63 	bl	8003fe0 <__assert_func>
 800791a:	2301      	movs	r3, #1
 800791c:	6144      	str	r4, [r0, #20]
 800791e:	6103      	str	r3, [r0, #16]
 8007920:	bd10      	pop	{r4, pc}
 8007922:	bf00      	nop
 8007924:	08008ac0 	.word	0x08008ac0
 8007928:	08008bb0 	.word	0x08008bb0

0800792c <__multiply>:
 800792c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007930:	4691      	mov	r9, r2
 8007932:	690a      	ldr	r2, [r1, #16]
 8007934:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007938:	429a      	cmp	r2, r3
 800793a:	bfb8      	it	lt
 800793c:	460b      	movlt	r3, r1
 800793e:	460c      	mov	r4, r1
 8007940:	bfbc      	itt	lt
 8007942:	464c      	movlt	r4, r9
 8007944:	4699      	movlt	r9, r3
 8007946:	6927      	ldr	r7, [r4, #16]
 8007948:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800794c:	68a3      	ldr	r3, [r4, #8]
 800794e:	6861      	ldr	r1, [r4, #4]
 8007950:	eb07 060a 	add.w	r6, r7, sl
 8007954:	42b3      	cmp	r3, r6
 8007956:	b085      	sub	sp, #20
 8007958:	bfb8      	it	lt
 800795a:	3101      	addlt	r1, #1
 800795c:	f7ff fe8e 	bl	800767c <_Balloc>
 8007960:	b930      	cbnz	r0, 8007970 <__multiply+0x44>
 8007962:	4602      	mov	r2, r0
 8007964:	4b44      	ldr	r3, [pc, #272]	; (8007a78 <__multiply+0x14c>)
 8007966:	4845      	ldr	r0, [pc, #276]	; (8007a7c <__multiply+0x150>)
 8007968:	f240 115d 	movw	r1, #349	; 0x15d
 800796c:	f7fc fb38 	bl	8003fe0 <__assert_func>
 8007970:	f100 0514 	add.w	r5, r0, #20
 8007974:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007978:	462b      	mov	r3, r5
 800797a:	2200      	movs	r2, #0
 800797c:	4543      	cmp	r3, r8
 800797e:	d321      	bcc.n	80079c4 <__multiply+0x98>
 8007980:	f104 0314 	add.w	r3, r4, #20
 8007984:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007988:	f109 0314 	add.w	r3, r9, #20
 800798c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007990:	9202      	str	r2, [sp, #8]
 8007992:	1b3a      	subs	r2, r7, r4
 8007994:	3a15      	subs	r2, #21
 8007996:	f022 0203 	bic.w	r2, r2, #3
 800799a:	3204      	adds	r2, #4
 800799c:	f104 0115 	add.w	r1, r4, #21
 80079a0:	428f      	cmp	r7, r1
 80079a2:	bf38      	it	cc
 80079a4:	2204      	movcc	r2, #4
 80079a6:	9201      	str	r2, [sp, #4]
 80079a8:	9a02      	ldr	r2, [sp, #8]
 80079aa:	9303      	str	r3, [sp, #12]
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d80c      	bhi.n	80079ca <__multiply+0x9e>
 80079b0:	2e00      	cmp	r6, #0
 80079b2:	dd03      	ble.n	80079bc <__multiply+0x90>
 80079b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d05a      	beq.n	8007a72 <__multiply+0x146>
 80079bc:	6106      	str	r6, [r0, #16]
 80079be:	b005      	add	sp, #20
 80079c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c4:	f843 2b04 	str.w	r2, [r3], #4
 80079c8:	e7d8      	b.n	800797c <__multiply+0x50>
 80079ca:	f8b3 a000 	ldrh.w	sl, [r3]
 80079ce:	f1ba 0f00 	cmp.w	sl, #0
 80079d2:	d024      	beq.n	8007a1e <__multiply+0xf2>
 80079d4:	f104 0e14 	add.w	lr, r4, #20
 80079d8:	46a9      	mov	r9, r5
 80079da:	f04f 0c00 	mov.w	ip, #0
 80079de:	f85e 2b04 	ldr.w	r2, [lr], #4
 80079e2:	f8d9 1000 	ldr.w	r1, [r9]
 80079e6:	fa1f fb82 	uxth.w	fp, r2
 80079ea:	b289      	uxth	r1, r1
 80079ec:	fb0a 110b 	mla	r1, sl, fp, r1
 80079f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80079f4:	f8d9 2000 	ldr.w	r2, [r9]
 80079f8:	4461      	add	r1, ip
 80079fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80079fe:	fb0a c20b 	mla	r2, sl, fp, ip
 8007a02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007a06:	b289      	uxth	r1, r1
 8007a08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a0c:	4577      	cmp	r7, lr
 8007a0e:	f849 1b04 	str.w	r1, [r9], #4
 8007a12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a16:	d8e2      	bhi.n	80079de <__multiply+0xb2>
 8007a18:	9a01      	ldr	r2, [sp, #4]
 8007a1a:	f845 c002 	str.w	ip, [r5, r2]
 8007a1e:	9a03      	ldr	r2, [sp, #12]
 8007a20:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007a24:	3304      	adds	r3, #4
 8007a26:	f1b9 0f00 	cmp.w	r9, #0
 8007a2a:	d020      	beq.n	8007a6e <__multiply+0x142>
 8007a2c:	6829      	ldr	r1, [r5, #0]
 8007a2e:	f104 0c14 	add.w	ip, r4, #20
 8007a32:	46ae      	mov	lr, r5
 8007a34:	f04f 0a00 	mov.w	sl, #0
 8007a38:	f8bc b000 	ldrh.w	fp, [ip]
 8007a3c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007a40:	fb09 220b 	mla	r2, r9, fp, r2
 8007a44:	4492      	add	sl, r2
 8007a46:	b289      	uxth	r1, r1
 8007a48:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007a4c:	f84e 1b04 	str.w	r1, [lr], #4
 8007a50:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a54:	f8be 1000 	ldrh.w	r1, [lr]
 8007a58:	0c12      	lsrs	r2, r2, #16
 8007a5a:	fb09 1102 	mla	r1, r9, r2, r1
 8007a5e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007a62:	4567      	cmp	r7, ip
 8007a64:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a68:	d8e6      	bhi.n	8007a38 <__multiply+0x10c>
 8007a6a:	9a01      	ldr	r2, [sp, #4]
 8007a6c:	50a9      	str	r1, [r5, r2]
 8007a6e:	3504      	adds	r5, #4
 8007a70:	e79a      	b.n	80079a8 <__multiply+0x7c>
 8007a72:	3e01      	subs	r6, #1
 8007a74:	e79c      	b.n	80079b0 <__multiply+0x84>
 8007a76:	bf00      	nop
 8007a78:	08008ac0 	.word	0x08008ac0
 8007a7c:	08008bb0 	.word	0x08008bb0

08007a80 <__pow5mult>:
 8007a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a84:	4615      	mov	r5, r2
 8007a86:	f012 0203 	ands.w	r2, r2, #3
 8007a8a:	4606      	mov	r6, r0
 8007a8c:	460f      	mov	r7, r1
 8007a8e:	d007      	beq.n	8007aa0 <__pow5mult+0x20>
 8007a90:	4c25      	ldr	r4, [pc, #148]	; (8007b28 <__pow5mult+0xa8>)
 8007a92:	3a01      	subs	r2, #1
 8007a94:	2300      	movs	r3, #0
 8007a96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a9a:	f7ff fe51 	bl	8007740 <__multadd>
 8007a9e:	4607      	mov	r7, r0
 8007aa0:	10ad      	asrs	r5, r5, #2
 8007aa2:	d03d      	beq.n	8007b20 <__pow5mult+0xa0>
 8007aa4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007aa6:	b97c      	cbnz	r4, 8007ac8 <__pow5mult+0x48>
 8007aa8:	2010      	movs	r0, #16
 8007aaa:	f7ff fda5 	bl	80075f8 <malloc>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	6270      	str	r0, [r6, #36]	; 0x24
 8007ab2:	b928      	cbnz	r0, 8007ac0 <__pow5mult+0x40>
 8007ab4:	4b1d      	ldr	r3, [pc, #116]	; (8007b2c <__pow5mult+0xac>)
 8007ab6:	481e      	ldr	r0, [pc, #120]	; (8007b30 <__pow5mult+0xb0>)
 8007ab8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007abc:	f7fc fa90 	bl	8003fe0 <__assert_func>
 8007ac0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ac4:	6004      	str	r4, [r0, #0]
 8007ac6:	60c4      	str	r4, [r0, #12]
 8007ac8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007acc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ad0:	b94c      	cbnz	r4, 8007ae6 <__pow5mult+0x66>
 8007ad2:	f240 2171 	movw	r1, #625	; 0x271
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	f7ff ff12 	bl	8007900 <__i2b>
 8007adc:	2300      	movs	r3, #0
 8007ade:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ae2:	4604      	mov	r4, r0
 8007ae4:	6003      	str	r3, [r0, #0]
 8007ae6:	f04f 0900 	mov.w	r9, #0
 8007aea:	07eb      	lsls	r3, r5, #31
 8007aec:	d50a      	bpl.n	8007b04 <__pow5mult+0x84>
 8007aee:	4639      	mov	r1, r7
 8007af0:	4622      	mov	r2, r4
 8007af2:	4630      	mov	r0, r6
 8007af4:	f7ff ff1a 	bl	800792c <__multiply>
 8007af8:	4639      	mov	r1, r7
 8007afa:	4680      	mov	r8, r0
 8007afc:	4630      	mov	r0, r6
 8007afe:	f7ff fdfd 	bl	80076fc <_Bfree>
 8007b02:	4647      	mov	r7, r8
 8007b04:	106d      	asrs	r5, r5, #1
 8007b06:	d00b      	beq.n	8007b20 <__pow5mult+0xa0>
 8007b08:	6820      	ldr	r0, [r4, #0]
 8007b0a:	b938      	cbnz	r0, 8007b1c <__pow5mult+0x9c>
 8007b0c:	4622      	mov	r2, r4
 8007b0e:	4621      	mov	r1, r4
 8007b10:	4630      	mov	r0, r6
 8007b12:	f7ff ff0b 	bl	800792c <__multiply>
 8007b16:	6020      	str	r0, [r4, #0]
 8007b18:	f8c0 9000 	str.w	r9, [r0]
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	e7e4      	b.n	8007aea <__pow5mult+0x6a>
 8007b20:	4638      	mov	r0, r7
 8007b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b26:	bf00      	nop
 8007b28:	08008d00 	.word	0x08008d00
 8007b2c:	08008a4e 	.word	0x08008a4e
 8007b30:	08008bb0 	.word	0x08008bb0

08007b34 <__lshift>:
 8007b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b38:	460c      	mov	r4, r1
 8007b3a:	6849      	ldr	r1, [r1, #4]
 8007b3c:	6923      	ldr	r3, [r4, #16]
 8007b3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b42:	68a3      	ldr	r3, [r4, #8]
 8007b44:	4607      	mov	r7, r0
 8007b46:	4691      	mov	r9, r2
 8007b48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b4c:	f108 0601 	add.w	r6, r8, #1
 8007b50:	42b3      	cmp	r3, r6
 8007b52:	db0b      	blt.n	8007b6c <__lshift+0x38>
 8007b54:	4638      	mov	r0, r7
 8007b56:	f7ff fd91 	bl	800767c <_Balloc>
 8007b5a:	4605      	mov	r5, r0
 8007b5c:	b948      	cbnz	r0, 8007b72 <__lshift+0x3e>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	4b2a      	ldr	r3, [pc, #168]	; (8007c0c <__lshift+0xd8>)
 8007b62:	482b      	ldr	r0, [pc, #172]	; (8007c10 <__lshift+0xdc>)
 8007b64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007b68:	f7fc fa3a 	bl	8003fe0 <__assert_func>
 8007b6c:	3101      	adds	r1, #1
 8007b6e:	005b      	lsls	r3, r3, #1
 8007b70:	e7ee      	b.n	8007b50 <__lshift+0x1c>
 8007b72:	2300      	movs	r3, #0
 8007b74:	f100 0114 	add.w	r1, r0, #20
 8007b78:	f100 0210 	add.w	r2, r0, #16
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	4553      	cmp	r3, sl
 8007b80:	db37      	blt.n	8007bf2 <__lshift+0xbe>
 8007b82:	6920      	ldr	r0, [r4, #16]
 8007b84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b88:	f104 0314 	add.w	r3, r4, #20
 8007b8c:	f019 091f 	ands.w	r9, r9, #31
 8007b90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007b98:	d02f      	beq.n	8007bfa <__lshift+0xc6>
 8007b9a:	f1c9 0e20 	rsb	lr, r9, #32
 8007b9e:	468a      	mov	sl, r1
 8007ba0:	f04f 0c00 	mov.w	ip, #0
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	fa02 f209 	lsl.w	r2, r2, r9
 8007baa:	ea42 020c 	orr.w	r2, r2, ip
 8007bae:	f84a 2b04 	str.w	r2, [sl], #4
 8007bb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bb6:	4298      	cmp	r0, r3
 8007bb8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007bbc:	d8f2      	bhi.n	8007ba4 <__lshift+0x70>
 8007bbe:	1b03      	subs	r3, r0, r4
 8007bc0:	3b15      	subs	r3, #21
 8007bc2:	f023 0303 	bic.w	r3, r3, #3
 8007bc6:	3304      	adds	r3, #4
 8007bc8:	f104 0215 	add.w	r2, r4, #21
 8007bcc:	4290      	cmp	r0, r2
 8007bce:	bf38      	it	cc
 8007bd0:	2304      	movcc	r3, #4
 8007bd2:	f841 c003 	str.w	ip, [r1, r3]
 8007bd6:	f1bc 0f00 	cmp.w	ip, #0
 8007bda:	d001      	beq.n	8007be0 <__lshift+0xac>
 8007bdc:	f108 0602 	add.w	r6, r8, #2
 8007be0:	3e01      	subs	r6, #1
 8007be2:	4638      	mov	r0, r7
 8007be4:	612e      	str	r6, [r5, #16]
 8007be6:	4621      	mov	r1, r4
 8007be8:	f7ff fd88 	bl	80076fc <_Bfree>
 8007bec:	4628      	mov	r0, r5
 8007bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bf2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	e7c1      	b.n	8007b7e <__lshift+0x4a>
 8007bfa:	3904      	subs	r1, #4
 8007bfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c00:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c04:	4298      	cmp	r0, r3
 8007c06:	d8f9      	bhi.n	8007bfc <__lshift+0xc8>
 8007c08:	e7ea      	b.n	8007be0 <__lshift+0xac>
 8007c0a:	bf00      	nop
 8007c0c:	08008ac0 	.word	0x08008ac0
 8007c10:	08008bb0 	.word	0x08008bb0

08007c14 <__mcmp>:
 8007c14:	b530      	push	{r4, r5, lr}
 8007c16:	6902      	ldr	r2, [r0, #16]
 8007c18:	690c      	ldr	r4, [r1, #16]
 8007c1a:	1b12      	subs	r2, r2, r4
 8007c1c:	d10e      	bne.n	8007c3c <__mcmp+0x28>
 8007c1e:	f100 0314 	add.w	r3, r0, #20
 8007c22:	3114      	adds	r1, #20
 8007c24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007c28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007c2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007c30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007c34:	42a5      	cmp	r5, r4
 8007c36:	d003      	beq.n	8007c40 <__mcmp+0x2c>
 8007c38:	d305      	bcc.n	8007c46 <__mcmp+0x32>
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	bd30      	pop	{r4, r5, pc}
 8007c40:	4283      	cmp	r3, r0
 8007c42:	d3f3      	bcc.n	8007c2c <__mcmp+0x18>
 8007c44:	e7fa      	b.n	8007c3c <__mcmp+0x28>
 8007c46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c4a:	e7f7      	b.n	8007c3c <__mcmp+0x28>

08007c4c <__mdiff>:
 8007c4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c50:	460c      	mov	r4, r1
 8007c52:	4606      	mov	r6, r0
 8007c54:	4611      	mov	r1, r2
 8007c56:	4620      	mov	r0, r4
 8007c58:	4690      	mov	r8, r2
 8007c5a:	f7ff ffdb 	bl	8007c14 <__mcmp>
 8007c5e:	1e05      	subs	r5, r0, #0
 8007c60:	d110      	bne.n	8007c84 <__mdiff+0x38>
 8007c62:	4629      	mov	r1, r5
 8007c64:	4630      	mov	r0, r6
 8007c66:	f7ff fd09 	bl	800767c <_Balloc>
 8007c6a:	b930      	cbnz	r0, 8007c7a <__mdiff+0x2e>
 8007c6c:	4b3a      	ldr	r3, [pc, #232]	; (8007d58 <__mdiff+0x10c>)
 8007c6e:	4602      	mov	r2, r0
 8007c70:	f240 2132 	movw	r1, #562	; 0x232
 8007c74:	4839      	ldr	r0, [pc, #228]	; (8007d5c <__mdiff+0x110>)
 8007c76:	f7fc f9b3 	bl	8003fe0 <__assert_func>
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c84:	bfa4      	itt	ge
 8007c86:	4643      	movge	r3, r8
 8007c88:	46a0      	movge	r8, r4
 8007c8a:	4630      	mov	r0, r6
 8007c8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007c90:	bfa6      	itte	ge
 8007c92:	461c      	movge	r4, r3
 8007c94:	2500      	movge	r5, #0
 8007c96:	2501      	movlt	r5, #1
 8007c98:	f7ff fcf0 	bl	800767c <_Balloc>
 8007c9c:	b920      	cbnz	r0, 8007ca8 <__mdiff+0x5c>
 8007c9e:	4b2e      	ldr	r3, [pc, #184]	; (8007d58 <__mdiff+0x10c>)
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007ca6:	e7e5      	b.n	8007c74 <__mdiff+0x28>
 8007ca8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007cac:	6926      	ldr	r6, [r4, #16]
 8007cae:	60c5      	str	r5, [r0, #12]
 8007cb0:	f104 0914 	add.w	r9, r4, #20
 8007cb4:	f108 0514 	add.w	r5, r8, #20
 8007cb8:	f100 0e14 	add.w	lr, r0, #20
 8007cbc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007cc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007cc4:	f108 0210 	add.w	r2, r8, #16
 8007cc8:	46f2      	mov	sl, lr
 8007cca:	2100      	movs	r1, #0
 8007ccc:	f859 3b04 	ldr.w	r3, [r9], #4
 8007cd0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007cd4:	fa1f f883 	uxth.w	r8, r3
 8007cd8:	fa11 f18b 	uxtah	r1, r1, fp
 8007cdc:	0c1b      	lsrs	r3, r3, #16
 8007cde:	eba1 0808 	sub.w	r8, r1, r8
 8007ce2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007ce6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007cea:	fa1f f888 	uxth.w	r8, r8
 8007cee:	1419      	asrs	r1, r3, #16
 8007cf0:	454e      	cmp	r6, r9
 8007cf2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007cf6:	f84a 3b04 	str.w	r3, [sl], #4
 8007cfa:	d8e7      	bhi.n	8007ccc <__mdiff+0x80>
 8007cfc:	1b33      	subs	r3, r6, r4
 8007cfe:	3b15      	subs	r3, #21
 8007d00:	f023 0303 	bic.w	r3, r3, #3
 8007d04:	3304      	adds	r3, #4
 8007d06:	3415      	adds	r4, #21
 8007d08:	42a6      	cmp	r6, r4
 8007d0a:	bf38      	it	cc
 8007d0c:	2304      	movcc	r3, #4
 8007d0e:	441d      	add	r5, r3
 8007d10:	4473      	add	r3, lr
 8007d12:	469e      	mov	lr, r3
 8007d14:	462e      	mov	r6, r5
 8007d16:	4566      	cmp	r6, ip
 8007d18:	d30e      	bcc.n	8007d38 <__mdiff+0xec>
 8007d1a:	f10c 0203 	add.w	r2, ip, #3
 8007d1e:	1b52      	subs	r2, r2, r5
 8007d20:	f022 0203 	bic.w	r2, r2, #3
 8007d24:	3d03      	subs	r5, #3
 8007d26:	45ac      	cmp	ip, r5
 8007d28:	bf38      	it	cc
 8007d2a:	2200      	movcc	r2, #0
 8007d2c:	441a      	add	r2, r3
 8007d2e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007d32:	b17b      	cbz	r3, 8007d54 <__mdiff+0x108>
 8007d34:	6107      	str	r7, [r0, #16]
 8007d36:	e7a3      	b.n	8007c80 <__mdiff+0x34>
 8007d38:	f856 8b04 	ldr.w	r8, [r6], #4
 8007d3c:	fa11 f288 	uxtah	r2, r1, r8
 8007d40:	1414      	asrs	r4, r2, #16
 8007d42:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007d46:	b292      	uxth	r2, r2
 8007d48:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007d4c:	f84e 2b04 	str.w	r2, [lr], #4
 8007d50:	1421      	asrs	r1, r4, #16
 8007d52:	e7e0      	b.n	8007d16 <__mdiff+0xca>
 8007d54:	3f01      	subs	r7, #1
 8007d56:	e7ea      	b.n	8007d2e <__mdiff+0xe2>
 8007d58:	08008ac0 	.word	0x08008ac0
 8007d5c:	08008bb0 	.word	0x08008bb0

08007d60 <__ulp>:
 8007d60:	b082      	sub	sp, #8
 8007d62:	ed8d 0b00 	vstr	d0, [sp]
 8007d66:	9b01      	ldr	r3, [sp, #4]
 8007d68:	4912      	ldr	r1, [pc, #72]	; (8007db4 <__ulp+0x54>)
 8007d6a:	4019      	ands	r1, r3
 8007d6c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007d70:	2900      	cmp	r1, #0
 8007d72:	dd05      	ble.n	8007d80 <__ulp+0x20>
 8007d74:	2200      	movs	r2, #0
 8007d76:	460b      	mov	r3, r1
 8007d78:	ec43 2b10 	vmov	d0, r2, r3
 8007d7c:	b002      	add	sp, #8
 8007d7e:	4770      	bx	lr
 8007d80:	4249      	negs	r1, r1
 8007d82:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007d86:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007d8a:	f04f 0200 	mov.w	r2, #0
 8007d8e:	f04f 0300 	mov.w	r3, #0
 8007d92:	da04      	bge.n	8007d9e <__ulp+0x3e>
 8007d94:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007d98:	fa41 f300 	asr.w	r3, r1, r0
 8007d9c:	e7ec      	b.n	8007d78 <__ulp+0x18>
 8007d9e:	f1a0 0114 	sub.w	r1, r0, #20
 8007da2:	291e      	cmp	r1, #30
 8007da4:	bfda      	itte	le
 8007da6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007daa:	fa20 f101 	lsrle.w	r1, r0, r1
 8007dae:	2101      	movgt	r1, #1
 8007db0:	460a      	mov	r2, r1
 8007db2:	e7e1      	b.n	8007d78 <__ulp+0x18>
 8007db4:	7ff00000 	.word	0x7ff00000

08007db8 <__b2d>:
 8007db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dba:	6905      	ldr	r5, [r0, #16]
 8007dbc:	f100 0714 	add.w	r7, r0, #20
 8007dc0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007dc4:	1f2e      	subs	r6, r5, #4
 8007dc6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007dca:	4620      	mov	r0, r4
 8007dcc:	f7ff fd48 	bl	8007860 <__hi0bits>
 8007dd0:	f1c0 0320 	rsb	r3, r0, #32
 8007dd4:	280a      	cmp	r0, #10
 8007dd6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007e54 <__b2d+0x9c>
 8007dda:	600b      	str	r3, [r1, #0]
 8007ddc:	dc14      	bgt.n	8007e08 <__b2d+0x50>
 8007dde:	f1c0 0e0b 	rsb	lr, r0, #11
 8007de2:	fa24 f10e 	lsr.w	r1, r4, lr
 8007de6:	42b7      	cmp	r7, r6
 8007de8:	ea41 030c 	orr.w	r3, r1, ip
 8007dec:	bf34      	ite	cc
 8007dee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007df2:	2100      	movcs	r1, #0
 8007df4:	3015      	adds	r0, #21
 8007df6:	fa04 f000 	lsl.w	r0, r4, r0
 8007dfa:	fa21 f10e 	lsr.w	r1, r1, lr
 8007dfe:	ea40 0201 	orr.w	r2, r0, r1
 8007e02:	ec43 2b10 	vmov	d0, r2, r3
 8007e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e08:	42b7      	cmp	r7, r6
 8007e0a:	bf3a      	itte	cc
 8007e0c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007e10:	f1a5 0608 	subcc.w	r6, r5, #8
 8007e14:	2100      	movcs	r1, #0
 8007e16:	380b      	subs	r0, #11
 8007e18:	d017      	beq.n	8007e4a <__b2d+0x92>
 8007e1a:	f1c0 0c20 	rsb	ip, r0, #32
 8007e1e:	fa04 f500 	lsl.w	r5, r4, r0
 8007e22:	42be      	cmp	r6, r7
 8007e24:	fa21 f40c 	lsr.w	r4, r1, ip
 8007e28:	ea45 0504 	orr.w	r5, r5, r4
 8007e2c:	bf8c      	ite	hi
 8007e2e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007e32:	2400      	movls	r4, #0
 8007e34:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007e38:	fa01 f000 	lsl.w	r0, r1, r0
 8007e3c:	fa24 f40c 	lsr.w	r4, r4, ip
 8007e40:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007e44:	ea40 0204 	orr.w	r2, r0, r4
 8007e48:	e7db      	b.n	8007e02 <__b2d+0x4a>
 8007e4a:	ea44 030c 	orr.w	r3, r4, ip
 8007e4e:	460a      	mov	r2, r1
 8007e50:	e7d7      	b.n	8007e02 <__b2d+0x4a>
 8007e52:	bf00      	nop
 8007e54:	3ff00000 	.word	0x3ff00000

08007e58 <__d2b>:
 8007e58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e5c:	4689      	mov	r9, r1
 8007e5e:	2101      	movs	r1, #1
 8007e60:	ec57 6b10 	vmov	r6, r7, d0
 8007e64:	4690      	mov	r8, r2
 8007e66:	f7ff fc09 	bl	800767c <_Balloc>
 8007e6a:	4604      	mov	r4, r0
 8007e6c:	b930      	cbnz	r0, 8007e7c <__d2b+0x24>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	4b25      	ldr	r3, [pc, #148]	; (8007f08 <__d2b+0xb0>)
 8007e72:	4826      	ldr	r0, [pc, #152]	; (8007f0c <__d2b+0xb4>)
 8007e74:	f240 310a 	movw	r1, #778	; 0x30a
 8007e78:	f7fc f8b2 	bl	8003fe0 <__assert_func>
 8007e7c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007e80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e84:	bb35      	cbnz	r5, 8007ed4 <__d2b+0x7c>
 8007e86:	2e00      	cmp	r6, #0
 8007e88:	9301      	str	r3, [sp, #4]
 8007e8a:	d028      	beq.n	8007ede <__d2b+0x86>
 8007e8c:	4668      	mov	r0, sp
 8007e8e:	9600      	str	r6, [sp, #0]
 8007e90:	f7ff fd06 	bl	80078a0 <__lo0bits>
 8007e94:	9900      	ldr	r1, [sp, #0]
 8007e96:	b300      	cbz	r0, 8007eda <__d2b+0x82>
 8007e98:	9a01      	ldr	r2, [sp, #4]
 8007e9a:	f1c0 0320 	rsb	r3, r0, #32
 8007e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea2:	430b      	orrs	r3, r1
 8007ea4:	40c2      	lsrs	r2, r0
 8007ea6:	6163      	str	r3, [r4, #20]
 8007ea8:	9201      	str	r2, [sp, #4]
 8007eaa:	9b01      	ldr	r3, [sp, #4]
 8007eac:	61a3      	str	r3, [r4, #24]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	bf14      	ite	ne
 8007eb2:	2202      	movne	r2, #2
 8007eb4:	2201      	moveq	r2, #1
 8007eb6:	6122      	str	r2, [r4, #16]
 8007eb8:	b1d5      	cbz	r5, 8007ef0 <__d2b+0x98>
 8007eba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007ebe:	4405      	add	r5, r0
 8007ec0:	f8c9 5000 	str.w	r5, [r9]
 8007ec4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ec8:	f8c8 0000 	str.w	r0, [r8]
 8007ecc:	4620      	mov	r0, r4
 8007ece:	b003      	add	sp, #12
 8007ed0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ed4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ed8:	e7d5      	b.n	8007e86 <__d2b+0x2e>
 8007eda:	6161      	str	r1, [r4, #20]
 8007edc:	e7e5      	b.n	8007eaa <__d2b+0x52>
 8007ede:	a801      	add	r0, sp, #4
 8007ee0:	f7ff fcde 	bl	80078a0 <__lo0bits>
 8007ee4:	9b01      	ldr	r3, [sp, #4]
 8007ee6:	6163      	str	r3, [r4, #20]
 8007ee8:	2201      	movs	r2, #1
 8007eea:	6122      	str	r2, [r4, #16]
 8007eec:	3020      	adds	r0, #32
 8007eee:	e7e3      	b.n	8007eb8 <__d2b+0x60>
 8007ef0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ef4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007ef8:	f8c9 0000 	str.w	r0, [r9]
 8007efc:	6918      	ldr	r0, [r3, #16]
 8007efe:	f7ff fcaf 	bl	8007860 <__hi0bits>
 8007f02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f06:	e7df      	b.n	8007ec8 <__d2b+0x70>
 8007f08:	08008ac0 	.word	0x08008ac0
 8007f0c:	08008bb0 	.word	0x08008bb0

08007f10 <__ratio>:
 8007f10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f14:	4688      	mov	r8, r1
 8007f16:	4669      	mov	r1, sp
 8007f18:	4681      	mov	r9, r0
 8007f1a:	f7ff ff4d 	bl	8007db8 <__b2d>
 8007f1e:	a901      	add	r1, sp, #4
 8007f20:	4640      	mov	r0, r8
 8007f22:	ec55 4b10 	vmov	r4, r5, d0
 8007f26:	ee10 aa10 	vmov	sl, s0
 8007f2a:	f7ff ff45 	bl	8007db8 <__b2d>
 8007f2e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f32:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8007f36:	1a59      	subs	r1, r3, r1
 8007f38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f3c:	1ad3      	subs	r3, r2, r3
 8007f3e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007f42:	ec57 6b10 	vmov	r6, r7, d0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	bfd6      	itet	le
 8007f4a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007f4e:	462a      	movgt	r2, r5
 8007f50:	463a      	movle	r2, r7
 8007f52:	46ab      	mov	fp, r5
 8007f54:	bfd6      	itet	le
 8007f56:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8007f5a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007f5e:	ee00 3a90 	vmovle	s1, r3
 8007f62:	ec4b ab17 	vmov	d7, sl, fp
 8007f66:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8007f6a:	b003      	add	sp, #12
 8007f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007f70 <__copybits>:
 8007f70:	3901      	subs	r1, #1
 8007f72:	b570      	push	{r4, r5, r6, lr}
 8007f74:	1149      	asrs	r1, r1, #5
 8007f76:	6914      	ldr	r4, [r2, #16]
 8007f78:	3101      	adds	r1, #1
 8007f7a:	f102 0314 	add.w	r3, r2, #20
 8007f7e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007f82:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007f86:	1f05      	subs	r5, r0, #4
 8007f88:	42a3      	cmp	r3, r4
 8007f8a:	d30c      	bcc.n	8007fa6 <__copybits+0x36>
 8007f8c:	1aa3      	subs	r3, r4, r2
 8007f8e:	3b11      	subs	r3, #17
 8007f90:	f023 0303 	bic.w	r3, r3, #3
 8007f94:	3211      	adds	r2, #17
 8007f96:	42a2      	cmp	r2, r4
 8007f98:	bf88      	it	hi
 8007f9a:	2300      	movhi	r3, #0
 8007f9c:	4418      	add	r0, r3
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	4288      	cmp	r0, r1
 8007fa2:	d305      	bcc.n	8007fb0 <__copybits+0x40>
 8007fa4:	bd70      	pop	{r4, r5, r6, pc}
 8007fa6:	f853 6b04 	ldr.w	r6, [r3], #4
 8007faa:	f845 6f04 	str.w	r6, [r5, #4]!
 8007fae:	e7eb      	b.n	8007f88 <__copybits+0x18>
 8007fb0:	f840 3b04 	str.w	r3, [r0], #4
 8007fb4:	e7f4      	b.n	8007fa0 <__copybits+0x30>

08007fb6 <__any_on>:
 8007fb6:	f100 0214 	add.w	r2, r0, #20
 8007fba:	6900      	ldr	r0, [r0, #16]
 8007fbc:	114b      	asrs	r3, r1, #5
 8007fbe:	4298      	cmp	r0, r3
 8007fc0:	b510      	push	{r4, lr}
 8007fc2:	db11      	blt.n	8007fe8 <__any_on+0x32>
 8007fc4:	dd0a      	ble.n	8007fdc <__any_on+0x26>
 8007fc6:	f011 011f 	ands.w	r1, r1, #31
 8007fca:	d007      	beq.n	8007fdc <__any_on+0x26>
 8007fcc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007fd0:	fa24 f001 	lsr.w	r0, r4, r1
 8007fd4:	fa00 f101 	lsl.w	r1, r0, r1
 8007fd8:	428c      	cmp	r4, r1
 8007fda:	d10b      	bne.n	8007ff4 <__any_on+0x3e>
 8007fdc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d803      	bhi.n	8007fec <__any_on+0x36>
 8007fe4:	2000      	movs	r0, #0
 8007fe6:	bd10      	pop	{r4, pc}
 8007fe8:	4603      	mov	r3, r0
 8007fea:	e7f7      	b.n	8007fdc <__any_on+0x26>
 8007fec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ff0:	2900      	cmp	r1, #0
 8007ff2:	d0f5      	beq.n	8007fe0 <__any_on+0x2a>
 8007ff4:	2001      	movs	r0, #1
 8007ff6:	e7f6      	b.n	8007fe6 <__any_on+0x30>

08007ff8 <_calloc_r>:
 8007ff8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ffa:	fba1 2402 	umull	r2, r4, r1, r2
 8007ffe:	b94c      	cbnz	r4, 8008014 <_calloc_r+0x1c>
 8008000:	4611      	mov	r1, r2
 8008002:	9201      	str	r2, [sp, #4]
 8008004:	f000 f87a 	bl	80080fc <_malloc_r>
 8008008:	9a01      	ldr	r2, [sp, #4]
 800800a:	4605      	mov	r5, r0
 800800c:	b930      	cbnz	r0, 800801c <_calloc_r+0x24>
 800800e:	4628      	mov	r0, r5
 8008010:	b003      	add	sp, #12
 8008012:	bd30      	pop	{r4, r5, pc}
 8008014:	220c      	movs	r2, #12
 8008016:	6002      	str	r2, [r0, #0]
 8008018:	2500      	movs	r5, #0
 800801a:	e7f8      	b.n	800800e <_calloc_r+0x16>
 800801c:	4621      	mov	r1, r4
 800801e:	f7fc f839 	bl	8004094 <memset>
 8008022:	e7f4      	b.n	800800e <_calloc_r+0x16>

08008024 <_free_r>:
 8008024:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008026:	2900      	cmp	r1, #0
 8008028:	d044      	beq.n	80080b4 <_free_r+0x90>
 800802a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800802e:	9001      	str	r0, [sp, #4]
 8008030:	2b00      	cmp	r3, #0
 8008032:	f1a1 0404 	sub.w	r4, r1, #4
 8008036:	bfb8      	it	lt
 8008038:	18e4      	addlt	r4, r4, r3
 800803a:	f000 fb73 	bl	8008724 <__malloc_lock>
 800803e:	4a1e      	ldr	r2, [pc, #120]	; (80080b8 <_free_r+0x94>)
 8008040:	9801      	ldr	r0, [sp, #4]
 8008042:	6813      	ldr	r3, [r2, #0]
 8008044:	b933      	cbnz	r3, 8008054 <_free_r+0x30>
 8008046:	6063      	str	r3, [r4, #4]
 8008048:	6014      	str	r4, [r2, #0]
 800804a:	b003      	add	sp, #12
 800804c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008050:	f000 bb6e 	b.w	8008730 <__malloc_unlock>
 8008054:	42a3      	cmp	r3, r4
 8008056:	d908      	bls.n	800806a <_free_r+0x46>
 8008058:	6825      	ldr	r5, [r4, #0]
 800805a:	1961      	adds	r1, r4, r5
 800805c:	428b      	cmp	r3, r1
 800805e:	bf01      	itttt	eq
 8008060:	6819      	ldreq	r1, [r3, #0]
 8008062:	685b      	ldreq	r3, [r3, #4]
 8008064:	1949      	addeq	r1, r1, r5
 8008066:	6021      	streq	r1, [r4, #0]
 8008068:	e7ed      	b.n	8008046 <_free_r+0x22>
 800806a:	461a      	mov	r2, r3
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	b10b      	cbz	r3, 8008074 <_free_r+0x50>
 8008070:	42a3      	cmp	r3, r4
 8008072:	d9fa      	bls.n	800806a <_free_r+0x46>
 8008074:	6811      	ldr	r1, [r2, #0]
 8008076:	1855      	adds	r5, r2, r1
 8008078:	42a5      	cmp	r5, r4
 800807a:	d10b      	bne.n	8008094 <_free_r+0x70>
 800807c:	6824      	ldr	r4, [r4, #0]
 800807e:	4421      	add	r1, r4
 8008080:	1854      	adds	r4, r2, r1
 8008082:	42a3      	cmp	r3, r4
 8008084:	6011      	str	r1, [r2, #0]
 8008086:	d1e0      	bne.n	800804a <_free_r+0x26>
 8008088:	681c      	ldr	r4, [r3, #0]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	6053      	str	r3, [r2, #4]
 800808e:	4421      	add	r1, r4
 8008090:	6011      	str	r1, [r2, #0]
 8008092:	e7da      	b.n	800804a <_free_r+0x26>
 8008094:	d902      	bls.n	800809c <_free_r+0x78>
 8008096:	230c      	movs	r3, #12
 8008098:	6003      	str	r3, [r0, #0]
 800809a:	e7d6      	b.n	800804a <_free_r+0x26>
 800809c:	6825      	ldr	r5, [r4, #0]
 800809e:	1961      	adds	r1, r4, r5
 80080a0:	428b      	cmp	r3, r1
 80080a2:	bf04      	itt	eq
 80080a4:	6819      	ldreq	r1, [r3, #0]
 80080a6:	685b      	ldreq	r3, [r3, #4]
 80080a8:	6063      	str	r3, [r4, #4]
 80080aa:	bf04      	itt	eq
 80080ac:	1949      	addeq	r1, r1, r5
 80080ae:	6021      	streq	r1, [r4, #0]
 80080b0:	6054      	str	r4, [r2, #4]
 80080b2:	e7ca      	b.n	800804a <_free_r+0x26>
 80080b4:	b003      	add	sp, #12
 80080b6:	bd30      	pop	{r4, r5, pc}
 80080b8:	20000304 	.word	0x20000304

080080bc <sbrk_aligned>:
 80080bc:	b570      	push	{r4, r5, r6, lr}
 80080be:	4e0e      	ldr	r6, [pc, #56]	; (80080f8 <sbrk_aligned+0x3c>)
 80080c0:	460c      	mov	r4, r1
 80080c2:	6831      	ldr	r1, [r6, #0]
 80080c4:	4605      	mov	r5, r0
 80080c6:	b911      	cbnz	r1, 80080ce <sbrk_aligned+0x12>
 80080c8:	f000 fa1e 	bl	8008508 <_sbrk_r>
 80080cc:	6030      	str	r0, [r6, #0]
 80080ce:	4621      	mov	r1, r4
 80080d0:	4628      	mov	r0, r5
 80080d2:	f000 fa19 	bl	8008508 <_sbrk_r>
 80080d6:	1c43      	adds	r3, r0, #1
 80080d8:	d00a      	beq.n	80080f0 <sbrk_aligned+0x34>
 80080da:	1cc4      	adds	r4, r0, #3
 80080dc:	f024 0403 	bic.w	r4, r4, #3
 80080e0:	42a0      	cmp	r0, r4
 80080e2:	d007      	beq.n	80080f4 <sbrk_aligned+0x38>
 80080e4:	1a21      	subs	r1, r4, r0
 80080e6:	4628      	mov	r0, r5
 80080e8:	f000 fa0e 	bl	8008508 <_sbrk_r>
 80080ec:	3001      	adds	r0, #1
 80080ee:	d101      	bne.n	80080f4 <sbrk_aligned+0x38>
 80080f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80080f4:	4620      	mov	r0, r4
 80080f6:	bd70      	pop	{r4, r5, r6, pc}
 80080f8:	20000308 	.word	0x20000308

080080fc <_malloc_r>:
 80080fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008100:	1ccd      	adds	r5, r1, #3
 8008102:	f025 0503 	bic.w	r5, r5, #3
 8008106:	3508      	adds	r5, #8
 8008108:	2d0c      	cmp	r5, #12
 800810a:	bf38      	it	cc
 800810c:	250c      	movcc	r5, #12
 800810e:	2d00      	cmp	r5, #0
 8008110:	4607      	mov	r7, r0
 8008112:	db01      	blt.n	8008118 <_malloc_r+0x1c>
 8008114:	42a9      	cmp	r1, r5
 8008116:	d905      	bls.n	8008124 <_malloc_r+0x28>
 8008118:	230c      	movs	r3, #12
 800811a:	603b      	str	r3, [r7, #0]
 800811c:	2600      	movs	r6, #0
 800811e:	4630      	mov	r0, r6
 8008120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008124:	4e2e      	ldr	r6, [pc, #184]	; (80081e0 <_malloc_r+0xe4>)
 8008126:	f000 fafd 	bl	8008724 <__malloc_lock>
 800812a:	6833      	ldr	r3, [r6, #0]
 800812c:	461c      	mov	r4, r3
 800812e:	bb34      	cbnz	r4, 800817e <_malloc_r+0x82>
 8008130:	4629      	mov	r1, r5
 8008132:	4638      	mov	r0, r7
 8008134:	f7ff ffc2 	bl	80080bc <sbrk_aligned>
 8008138:	1c43      	adds	r3, r0, #1
 800813a:	4604      	mov	r4, r0
 800813c:	d14d      	bne.n	80081da <_malloc_r+0xde>
 800813e:	6834      	ldr	r4, [r6, #0]
 8008140:	4626      	mov	r6, r4
 8008142:	2e00      	cmp	r6, #0
 8008144:	d140      	bne.n	80081c8 <_malloc_r+0xcc>
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	4631      	mov	r1, r6
 800814a:	4638      	mov	r0, r7
 800814c:	eb04 0803 	add.w	r8, r4, r3
 8008150:	f000 f9da 	bl	8008508 <_sbrk_r>
 8008154:	4580      	cmp	r8, r0
 8008156:	d13a      	bne.n	80081ce <_malloc_r+0xd2>
 8008158:	6821      	ldr	r1, [r4, #0]
 800815a:	3503      	adds	r5, #3
 800815c:	1a6d      	subs	r5, r5, r1
 800815e:	f025 0503 	bic.w	r5, r5, #3
 8008162:	3508      	adds	r5, #8
 8008164:	2d0c      	cmp	r5, #12
 8008166:	bf38      	it	cc
 8008168:	250c      	movcc	r5, #12
 800816a:	4629      	mov	r1, r5
 800816c:	4638      	mov	r0, r7
 800816e:	f7ff ffa5 	bl	80080bc <sbrk_aligned>
 8008172:	3001      	adds	r0, #1
 8008174:	d02b      	beq.n	80081ce <_malloc_r+0xd2>
 8008176:	6823      	ldr	r3, [r4, #0]
 8008178:	442b      	add	r3, r5
 800817a:	6023      	str	r3, [r4, #0]
 800817c:	e00e      	b.n	800819c <_malloc_r+0xa0>
 800817e:	6822      	ldr	r2, [r4, #0]
 8008180:	1b52      	subs	r2, r2, r5
 8008182:	d41e      	bmi.n	80081c2 <_malloc_r+0xc6>
 8008184:	2a0b      	cmp	r2, #11
 8008186:	d916      	bls.n	80081b6 <_malloc_r+0xba>
 8008188:	1961      	adds	r1, r4, r5
 800818a:	42a3      	cmp	r3, r4
 800818c:	6025      	str	r5, [r4, #0]
 800818e:	bf18      	it	ne
 8008190:	6059      	strne	r1, [r3, #4]
 8008192:	6863      	ldr	r3, [r4, #4]
 8008194:	bf08      	it	eq
 8008196:	6031      	streq	r1, [r6, #0]
 8008198:	5162      	str	r2, [r4, r5]
 800819a:	604b      	str	r3, [r1, #4]
 800819c:	4638      	mov	r0, r7
 800819e:	f104 060b 	add.w	r6, r4, #11
 80081a2:	f000 fac5 	bl	8008730 <__malloc_unlock>
 80081a6:	f026 0607 	bic.w	r6, r6, #7
 80081aa:	1d23      	adds	r3, r4, #4
 80081ac:	1af2      	subs	r2, r6, r3
 80081ae:	d0b6      	beq.n	800811e <_malloc_r+0x22>
 80081b0:	1b9b      	subs	r3, r3, r6
 80081b2:	50a3      	str	r3, [r4, r2]
 80081b4:	e7b3      	b.n	800811e <_malloc_r+0x22>
 80081b6:	6862      	ldr	r2, [r4, #4]
 80081b8:	42a3      	cmp	r3, r4
 80081ba:	bf0c      	ite	eq
 80081bc:	6032      	streq	r2, [r6, #0]
 80081be:	605a      	strne	r2, [r3, #4]
 80081c0:	e7ec      	b.n	800819c <_malloc_r+0xa0>
 80081c2:	4623      	mov	r3, r4
 80081c4:	6864      	ldr	r4, [r4, #4]
 80081c6:	e7b2      	b.n	800812e <_malloc_r+0x32>
 80081c8:	4634      	mov	r4, r6
 80081ca:	6876      	ldr	r6, [r6, #4]
 80081cc:	e7b9      	b.n	8008142 <_malloc_r+0x46>
 80081ce:	230c      	movs	r3, #12
 80081d0:	603b      	str	r3, [r7, #0]
 80081d2:	4638      	mov	r0, r7
 80081d4:	f000 faac 	bl	8008730 <__malloc_unlock>
 80081d8:	e7a1      	b.n	800811e <_malloc_r+0x22>
 80081da:	6025      	str	r5, [r4, #0]
 80081dc:	e7de      	b.n	800819c <_malloc_r+0xa0>
 80081de:	bf00      	nop
 80081e0:	20000304 	.word	0x20000304

080081e4 <_realloc_r>:
 80081e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081e8:	4680      	mov	r8, r0
 80081ea:	4614      	mov	r4, r2
 80081ec:	460e      	mov	r6, r1
 80081ee:	b921      	cbnz	r1, 80081fa <_realloc_r+0x16>
 80081f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081f4:	4611      	mov	r1, r2
 80081f6:	f7ff bf81 	b.w	80080fc <_malloc_r>
 80081fa:	b92a      	cbnz	r2, 8008208 <_realloc_r+0x24>
 80081fc:	f7ff ff12 	bl	8008024 <_free_r>
 8008200:	4625      	mov	r5, r4
 8008202:	4628      	mov	r0, r5
 8008204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008208:	f000 fa98 	bl	800873c <_malloc_usable_size_r>
 800820c:	4284      	cmp	r4, r0
 800820e:	4607      	mov	r7, r0
 8008210:	d802      	bhi.n	8008218 <_realloc_r+0x34>
 8008212:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008216:	d812      	bhi.n	800823e <_realloc_r+0x5a>
 8008218:	4621      	mov	r1, r4
 800821a:	4640      	mov	r0, r8
 800821c:	f7ff ff6e 	bl	80080fc <_malloc_r>
 8008220:	4605      	mov	r5, r0
 8008222:	2800      	cmp	r0, #0
 8008224:	d0ed      	beq.n	8008202 <_realloc_r+0x1e>
 8008226:	42bc      	cmp	r4, r7
 8008228:	4622      	mov	r2, r4
 800822a:	4631      	mov	r1, r6
 800822c:	bf28      	it	cs
 800822e:	463a      	movcs	r2, r7
 8008230:	f7ff f9fc 	bl	800762c <memcpy>
 8008234:	4631      	mov	r1, r6
 8008236:	4640      	mov	r0, r8
 8008238:	f7ff fef4 	bl	8008024 <_free_r>
 800823c:	e7e1      	b.n	8008202 <_realloc_r+0x1e>
 800823e:	4635      	mov	r5, r6
 8008240:	e7df      	b.n	8008202 <_realloc_r+0x1e>

08008242 <__ssputs_r>:
 8008242:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008246:	688e      	ldr	r6, [r1, #8]
 8008248:	429e      	cmp	r6, r3
 800824a:	4682      	mov	sl, r0
 800824c:	460c      	mov	r4, r1
 800824e:	4690      	mov	r8, r2
 8008250:	461f      	mov	r7, r3
 8008252:	d838      	bhi.n	80082c6 <__ssputs_r+0x84>
 8008254:	898a      	ldrh	r2, [r1, #12]
 8008256:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800825a:	d032      	beq.n	80082c2 <__ssputs_r+0x80>
 800825c:	6825      	ldr	r5, [r4, #0]
 800825e:	6909      	ldr	r1, [r1, #16]
 8008260:	eba5 0901 	sub.w	r9, r5, r1
 8008264:	6965      	ldr	r5, [r4, #20]
 8008266:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800826a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800826e:	3301      	adds	r3, #1
 8008270:	444b      	add	r3, r9
 8008272:	106d      	asrs	r5, r5, #1
 8008274:	429d      	cmp	r5, r3
 8008276:	bf38      	it	cc
 8008278:	461d      	movcc	r5, r3
 800827a:	0553      	lsls	r3, r2, #21
 800827c:	d531      	bpl.n	80082e2 <__ssputs_r+0xa0>
 800827e:	4629      	mov	r1, r5
 8008280:	f7ff ff3c 	bl	80080fc <_malloc_r>
 8008284:	4606      	mov	r6, r0
 8008286:	b950      	cbnz	r0, 800829e <__ssputs_r+0x5c>
 8008288:	230c      	movs	r3, #12
 800828a:	f8ca 3000 	str.w	r3, [sl]
 800828e:	89a3      	ldrh	r3, [r4, #12]
 8008290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008294:	81a3      	strh	r3, [r4, #12]
 8008296:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800829a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800829e:	6921      	ldr	r1, [r4, #16]
 80082a0:	464a      	mov	r2, r9
 80082a2:	f7ff f9c3 	bl	800762c <memcpy>
 80082a6:	89a3      	ldrh	r3, [r4, #12]
 80082a8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082b0:	81a3      	strh	r3, [r4, #12]
 80082b2:	6126      	str	r6, [r4, #16]
 80082b4:	6165      	str	r5, [r4, #20]
 80082b6:	444e      	add	r6, r9
 80082b8:	eba5 0509 	sub.w	r5, r5, r9
 80082bc:	6026      	str	r6, [r4, #0]
 80082be:	60a5      	str	r5, [r4, #8]
 80082c0:	463e      	mov	r6, r7
 80082c2:	42be      	cmp	r6, r7
 80082c4:	d900      	bls.n	80082c8 <__ssputs_r+0x86>
 80082c6:	463e      	mov	r6, r7
 80082c8:	6820      	ldr	r0, [r4, #0]
 80082ca:	4632      	mov	r2, r6
 80082cc:	4641      	mov	r1, r8
 80082ce:	f7ff f9bb 	bl	8007648 <memmove>
 80082d2:	68a3      	ldr	r3, [r4, #8]
 80082d4:	1b9b      	subs	r3, r3, r6
 80082d6:	60a3      	str	r3, [r4, #8]
 80082d8:	6823      	ldr	r3, [r4, #0]
 80082da:	4433      	add	r3, r6
 80082dc:	6023      	str	r3, [r4, #0]
 80082de:	2000      	movs	r0, #0
 80082e0:	e7db      	b.n	800829a <__ssputs_r+0x58>
 80082e2:	462a      	mov	r2, r5
 80082e4:	f7ff ff7e 	bl	80081e4 <_realloc_r>
 80082e8:	4606      	mov	r6, r0
 80082ea:	2800      	cmp	r0, #0
 80082ec:	d1e1      	bne.n	80082b2 <__ssputs_r+0x70>
 80082ee:	6921      	ldr	r1, [r4, #16]
 80082f0:	4650      	mov	r0, sl
 80082f2:	f7ff fe97 	bl	8008024 <_free_r>
 80082f6:	e7c7      	b.n	8008288 <__ssputs_r+0x46>

080082f8 <_svfiprintf_r>:
 80082f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082fc:	4698      	mov	r8, r3
 80082fe:	898b      	ldrh	r3, [r1, #12]
 8008300:	061b      	lsls	r3, r3, #24
 8008302:	b09d      	sub	sp, #116	; 0x74
 8008304:	4607      	mov	r7, r0
 8008306:	460d      	mov	r5, r1
 8008308:	4614      	mov	r4, r2
 800830a:	d50e      	bpl.n	800832a <_svfiprintf_r+0x32>
 800830c:	690b      	ldr	r3, [r1, #16]
 800830e:	b963      	cbnz	r3, 800832a <_svfiprintf_r+0x32>
 8008310:	2140      	movs	r1, #64	; 0x40
 8008312:	f7ff fef3 	bl	80080fc <_malloc_r>
 8008316:	6028      	str	r0, [r5, #0]
 8008318:	6128      	str	r0, [r5, #16]
 800831a:	b920      	cbnz	r0, 8008326 <_svfiprintf_r+0x2e>
 800831c:	230c      	movs	r3, #12
 800831e:	603b      	str	r3, [r7, #0]
 8008320:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008324:	e0d1      	b.n	80084ca <_svfiprintf_r+0x1d2>
 8008326:	2340      	movs	r3, #64	; 0x40
 8008328:	616b      	str	r3, [r5, #20]
 800832a:	2300      	movs	r3, #0
 800832c:	9309      	str	r3, [sp, #36]	; 0x24
 800832e:	2320      	movs	r3, #32
 8008330:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008334:	f8cd 800c 	str.w	r8, [sp, #12]
 8008338:	2330      	movs	r3, #48	; 0x30
 800833a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80084e4 <_svfiprintf_r+0x1ec>
 800833e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008342:	f04f 0901 	mov.w	r9, #1
 8008346:	4623      	mov	r3, r4
 8008348:	469a      	mov	sl, r3
 800834a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800834e:	b10a      	cbz	r2, 8008354 <_svfiprintf_r+0x5c>
 8008350:	2a25      	cmp	r2, #37	; 0x25
 8008352:	d1f9      	bne.n	8008348 <_svfiprintf_r+0x50>
 8008354:	ebba 0b04 	subs.w	fp, sl, r4
 8008358:	d00b      	beq.n	8008372 <_svfiprintf_r+0x7a>
 800835a:	465b      	mov	r3, fp
 800835c:	4622      	mov	r2, r4
 800835e:	4629      	mov	r1, r5
 8008360:	4638      	mov	r0, r7
 8008362:	f7ff ff6e 	bl	8008242 <__ssputs_r>
 8008366:	3001      	adds	r0, #1
 8008368:	f000 80aa 	beq.w	80084c0 <_svfiprintf_r+0x1c8>
 800836c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800836e:	445a      	add	r2, fp
 8008370:	9209      	str	r2, [sp, #36]	; 0x24
 8008372:	f89a 3000 	ldrb.w	r3, [sl]
 8008376:	2b00      	cmp	r3, #0
 8008378:	f000 80a2 	beq.w	80084c0 <_svfiprintf_r+0x1c8>
 800837c:	2300      	movs	r3, #0
 800837e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008386:	f10a 0a01 	add.w	sl, sl, #1
 800838a:	9304      	str	r3, [sp, #16]
 800838c:	9307      	str	r3, [sp, #28]
 800838e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008392:	931a      	str	r3, [sp, #104]	; 0x68
 8008394:	4654      	mov	r4, sl
 8008396:	2205      	movs	r2, #5
 8008398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800839c:	4851      	ldr	r0, [pc, #324]	; (80084e4 <_svfiprintf_r+0x1ec>)
 800839e:	f7f7 ff57 	bl	8000250 <memchr>
 80083a2:	9a04      	ldr	r2, [sp, #16]
 80083a4:	b9d8      	cbnz	r0, 80083de <_svfiprintf_r+0xe6>
 80083a6:	06d0      	lsls	r0, r2, #27
 80083a8:	bf44      	itt	mi
 80083aa:	2320      	movmi	r3, #32
 80083ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083b0:	0711      	lsls	r1, r2, #28
 80083b2:	bf44      	itt	mi
 80083b4:	232b      	movmi	r3, #43	; 0x2b
 80083b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083ba:	f89a 3000 	ldrb.w	r3, [sl]
 80083be:	2b2a      	cmp	r3, #42	; 0x2a
 80083c0:	d015      	beq.n	80083ee <_svfiprintf_r+0xf6>
 80083c2:	9a07      	ldr	r2, [sp, #28]
 80083c4:	4654      	mov	r4, sl
 80083c6:	2000      	movs	r0, #0
 80083c8:	f04f 0c0a 	mov.w	ip, #10
 80083cc:	4621      	mov	r1, r4
 80083ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083d2:	3b30      	subs	r3, #48	; 0x30
 80083d4:	2b09      	cmp	r3, #9
 80083d6:	d94e      	bls.n	8008476 <_svfiprintf_r+0x17e>
 80083d8:	b1b0      	cbz	r0, 8008408 <_svfiprintf_r+0x110>
 80083da:	9207      	str	r2, [sp, #28]
 80083dc:	e014      	b.n	8008408 <_svfiprintf_r+0x110>
 80083de:	eba0 0308 	sub.w	r3, r0, r8
 80083e2:	fa09 f303 	lsl.w	r3, r9, r3
 80083e6:	4313      	orrs	r3, r2
 80083e8:	9304      	str	r3, [sp, #16]
 80083ea:	46a2      	mov	sl, r4
 80083ec:	e7d2      	b.n	8008394 <_svfiprintf_r+0x9c>
 80083ee:	9b03      	ldr	r3, [sp, #12]
 80083f0:	1d19      	adds	r1, r3, #4
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	9103      	str	r1, [sp, #12]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	bfbb      	ittet	lt
 80083fa:	425b      	neglt	r3, r3
 80083fc:	f042 0202 	orrlt.w	r2, r2, #2
 8008400:	9307      	strge	r3, [sp, #28]
 8008402:	9307      	strlt	r3, [sp, #28]
 8008404:	bfb8      	it	lt
 8008406:	9204      	strlt	r2, [sp, #16]
 8008408:	7823      	ldrb	r3, [r4, #0]
 800840a:	2b2e      	cmp	r3, #46	; 0x2e
 800840c:	d10c      	bne.n	8008428 <_svfiprintf_r+0x130>
 800840e:	7863      	ldrb	r3, [r4, #1]
 8008410:	2b2a      	cmp	r3, #42	; 0x2a
 8008412:	d135      	bne.n	8008480 <_svfiprintf_r+0x188>
 8008414:	9b03      	ldr	r3, [sp, #12]
 8008416:	1d1a      	adds	r2, r3, #4
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	9203      	str	r2, [sp, #12]
 800841c:	2b00      	cmp	r3, #0
 800841e:	bfb8      	it	lt
 8008420:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008424:	3402      	adds	r4, #2
 8008426:	9305      	str	r3, [sp, #20]
 8008428:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80084f4 <_svfiprintf_r+0x1fc>
 800842c:	7821      	ldrb	r1, [r4, #0]
 800842e:	2203      	movs	r2, #3
 8008430:	4650      	mov	r0, sl
 8008432:	f7f7 ff0d 	bl	8000250 <memchr>
 8008436:	b140      	cbz	r0, 800844a <_svfiprintf_r+0x152>
 8008438:	2340      	movs	r3, #64	; 0x40
 800843a:	eba0 000a 	sub.w	r0, r0, sl
 800843e:	fa03 f000 	lsl.w	r0, r3, r0
 8008442:	9b04      	ldr	r3, [sp, #16]
 8008444:	4303      	orrs	r3, r0
 8008446:	3401      	adds	r4, #1
 8008448:	9304      	str	r3, [sp, #16]
 800844a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800844e:	4826      	ldr	r0, [pc, #152]	; (80084e8 <_svfiprintf_r+0x1f0>)
 8008450:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008454:	2206      	movs	r2, #6
 8008456:	f7f7 fefb 	bl	8000250 <memchr>
 800845a:	2800      	cmp	r0, #0
 800845c:	d038      	beq.n	80084d0 <_svfiprintf_r+0x1d8>
 800845e:	4b23      	ldr	r3, [pc, #140]	; (80084ec <_svfiprintf_r+0x1f4>)
 8008460:	bb1b      	cbnz	r3, 80084aa <_svfiprintf_r+0x1b2>
 8008462:	9b03      	ldr	r3, [sp, #12]
 8008464:	3307      	adds	r3, #7
 8008466:	f023 0307 	bic.w	r3, r3, #7
 800846a:	3308      	adds	r3, #8
 800846c:	9303      	str	r3, [sp, #12]
 800846e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008470:	4433      	add	r3, r6
 8008472:	9309      	str	r3, [sp, #36]	; 0x24
 8008474:	e767      	b.n	8008346 <_svfiprintf_r+0x4e>
 8008476:	fb0c 3202 	mla	r2, ip, r2, r3
 800847a:	460c      	mov	r4, r1
 800847c:	2001      	movs	r0, #1
 800847e:	e7a5      	b.n	80083cc <_svfiprintf_r+0xd4>
 8008480:	2300      	movs	r3, #0
 8008482:	3401      	adds	r4, #1
 8008484:	9305      	str	r3, [sp, #20]
 8008486:	4619      	mov	r1, r3
 8008488:	f04f 0c0a 	mov.w	ip, #10
 800848c:	4620      	mov	r0, r4
 800848e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008492:	3a30      	subs	r2, #48	; 0x30
 8008494:	2a09      	cmp	r2, #9
 8008496:	d903      	bls.n	80084a0 <_svfiprintf_r+0x1a8>
 8008498:	2b00      	cmp	r3, #0
 800849a:	d0c5      	beq.n	8008428 <_svfiprintf_r+0x130>
 800849c:	9105      	str	r1, [sp, #20]
 800849e:	e7c3      	b.n	8008428 <_svfiprintf_r+0x130>
 80084a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80084a4:	4604      	mov	r4, r0
 80084a6:	2301      	movs	r3, #1
 80084a8:	e7f0      	b.n	800848c <_svfiprintf_r+0x194>
 80084aa:	ab03      	add	r3, sp, #12
 80084ac:	9300      	str	r3, [sp, #0]
 80084ae:	462a      	mov	r2, r5
 80084b0:	4b0f      	ldr	r3, [pc, #60]	; (80084f0 <_svfiprintf_r+0x1f8>)
 80084b2:	a904      	add	r1, sp, #16
 80084b4:	4638      	mov	r0, r7
 80084b6:	f7fb ffdf 	bl	8004478 <_printf_float>
 80084ba:	1c42      	adds	r2, r0, #1
 80084bc:	4606      	mov	r6, r0
 80084be:	d1d6      	bne.n	800846e <_svfiprintf_r+0x176>
 80084c0:	89ab      	ldrh	r3, [r5, #12]
 80084c2:	065b      	lsls	r3, r3, #25
 80084c4:	f53f af2c 	bmi.w	8008320 <_svfiprintf_r+0x28>
 80084c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084ca:	b01d      	add	sp, #116	; 0x74
 80084cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d0:	ab03      	add	r3, sp, #12
 80084d2:	9300      	str	r3, [sp, #0]
 80084d4:	462a      	mov	r2, r5
 80084d6:	4b06      	ldr	r3, [pc, #24]	; (80084f0 <_svfiprintf_r+0x1f8>)
 80084d8:	a904      	add	r1, sp, #16
 80084da:	4638      	mov	r0, r7
 80084dc:	f7fc fa58 	bl	8004990 <_printf_i>
 80084e0:	e7eb      	b.n	80084ba <_svfiprintf_r+0x1c2>
 80084e2:	bf00      	nop
 80084e4:	080088a0 	.word	0x080088a0
 80084e8:	080088aa 	.word	0x080088aa
 80084ec:	08004479 	.word	0x08004479
 80084f0:	08008243 	.word	0x08008243
 80084f4:	080088a6 	.word	0x080088a6

080084f8 <nan>:
 80084f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008500 <nan+0x8>
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop
 8008500:	00000000 	.word	0x00000000
 8008504:	7ff80000 	.word	0x7ff80000

08008508 <_sbrk_r>:
 8008508:	b538      	push	{r3, r4, r5, lr}
 800850a:	4d06      	ldr	r5, [pc, #24]	; (8008524 <_sbrk_r+0x1c>)
 800850c:	2300      	movs	r3, #0
 800850e:	4604      	mov	r4, r0
 8008510:	4608      	mov	r0, r1
 8008512:	602b      	str	r3, [r5, #0]
 8008514:	f7f8 fd44 	bl	8000fa0 <_sbrk>
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	d102      	bne.n	8008522 <_sbrk_r+0x1a>
 800851c:	682b      	ldr	r3, [r5, #0]
 800851e:	b103      	cbz	r3, 8008522 <_sbrk_r+0x1a>
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	bd38      	pop	{r3, r4, r5, pc}
 8008524:	2000030c 	.word	0x2000030c

08008528 <_raise_r>:
 8008528:	291f      	cmp	r1, #31
 800852a:	b538      	push	{r3, r4, r5, lr}
 800852c:	4604      	mov	r4, r0
 800852e:	460d      	mov	r5, r1
 8008530:	d904      	bls.n	800853c <_raise_r+0x14>
 8008532:	2316      	movs	r3, #22
 8008534:	6003      	str	r3, [r0, #0]
 8008536:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800853a:	bd38      	pop	{r3, r4, r5, pc}
 800853c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800853e:	b112      	cbz	r2, 8008546 <_raise_r+0x1e>
 8008540:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008544:	b94b      	cbnz	r3, 800855a <_raise_r+0x32>
 8008546:	4620      	mov	r0, r4
 8008548:	f000 f830 	bl	80085ac <_getpid_r>
 800854c:	462a      	mov	r2, r5
 800854e:	4601      	mov	r1, r0
 8008550:	4620      	mov	r0, r4
 8008552:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008556:	f000 b817 	b.w	8008588 <_kill_r>
 800855a:	2b01      	cmp	r3, #1
 800855c:	d00a      	beq.n	8008574 <_raise_r+0x4c>
 800855e:	1c59      	adds	r1, r3, #1
 8008560:	d103      	bne.n	800856a <_raise_r+0x42>
 8008562:	2316      	movs	r3, #22
 8008564:	6003      	str	r3, [r0, #0]
 8008566:	2001      	movs	r0, #1
 8008568:	e7e7      	b.n	800853a <_raise_r+0x12>
 800856a:	2400      	movs	r4, #0
 800856c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008570:	4628      	mov	r0, r5
 8008572:	4798      	blx	r3
 8008574:	2000      	movs	r0, #0
 8008576:	e7e0      	b.n	800853a <_raise_r+0x12>

08008578 <raise>:
 8008578:	4b02      	ldr	r3, [pc, #8]	; (8008584 <raise+0xc>)
 800857a:	4601      	mov	r1, r0
 800857c:	6818      	ldr	r0, [r3, #0]
 800857e:	f7ff bfd3 	b.w	8008528 <_raise_r>
 8008582:	bf00      	nop
 8008584:	2000001c 	.word	0x2000001c

08008588 <_kill_r>:
 8008588:	b538      	push	{r3, r4, r5, lr}
 800858a:	4d07      	ldr	r5, [pc, #28]	; (80085a8 <_kill_r+0x20>)
 800858c:	2300      	movs	r3, #0
 800858e:	4604      	mov	r4, r0
 8008590:	4608      	mov	r0, r1
 8008592:	4611      	mov	r1, r2
 8008594:	602b      	str	r3, [r5, #0]
 8008596:	f7f8 fc7b 	bl	8000e90 <_kill>
 800859a:	1c43      	adds	r3, r0, #1
 800859c:	d102      	bne.n	80085a4 <_kill_r+0x1c>
 800859e:	682b      	ldr	r3, [r5, #0]
 80085a0:	b103      	cbz	r3, 80085a4 <_kill_r+0x1c>
 80085a2:	6023      	str	r3, [r4, #0]
 80085a4:	bd38      	pop	{r3, r4, r5, pc}
 80085a6:	bf00      	nop
 80085a8:	2000030c 	.word	0x2000030c

080085ac <_getpid_r>:
 80085ac:	f7f8 bc68 	b.w	8000e80 <_getpid>

080085b0 <__sread>:
 80085b0:	b510      	push	{r4, lr}
 80085b2:	460c      	mov	r4, r1
 80085b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085b8:	f000 f8c8 	bl	800874c <_read_r>
 80085bc:	2800      	cmp	r0, #0
 80085be:	bfab      	itete	ge
 80085c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085c2:	89a3      	ldrhlt	r3, [r4, #12]
 80085c4:	181b      	addge	r3, r3, r0
 80085c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085ca:	bfac      	ite	ge
 80085cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80085ce:	81a3      	strhlt	r3, [r4, #12]
 80085d0:	bd10      	pop	{r4, pc}

080085d2 <__swrite>:
 80085d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085d6:	461f      	mov	r7, r3
 80085d8:	898b      	ldrh	r3, [r1, #12]
 80085da:	05db      	lsls	r3, r3, #23
 80085dc:	4605      	mov	r5, r0
 80085de:	460c      	mov	r4, r1
 80085e0:	4616      	mov	r6, r2
 80085e2:	d505      	bpl.n	80085f0 <__swrite+0x1e>
 80085e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085e8:	2302      	movs	r3, #2
 80085ea:	2200      	movs	r2, #0
 80085ec:	f000 f888 	bl	8008700 <_lseek_r>
 80085f0:	89a3      	ldrh	r3, [r4, #12]
 80085f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085fa:	81a3      	strh	r3, [r4, #12]
 80085fc:	4632      	mov	r2, r6
 80085fe:	463b      	mov	r3, r7
 8008600:	4628      	mov	r0, r5
 8008602:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008606:	f000 b837 	b.w	8008678 <_write_r>

0800860a <__sseek>:
 800860a:	b510      	push	{r4, lr}
 800860c:	460c      	mov	r4, r1
 800860e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008612:	f000 f875 	bl	8008700 <_lseek_r>
 8008616:	1c43      	adds	r3, r0, #1
 8008618:	89a3      	ldrh	r3, [r4, #12]
 800861a:	bf15      	itete	ne
 800861c:	6560      	strne	r0, [r4, #84]	; 0x54
 800861e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008622:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008626:	81a3      	strheq	r3, [r4, #12]
 8008628:	bf18      	it	ne
 800862a:	81a3      	strhne	r3, [r4, #12]
 800862c:	bd10      	pop	{r4, pc}

0800862e <__sclose>:
 800862e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008632:	f000 b833 	b.w	800869c <_close_r>

08008636 <strncmp>:
 8008636:	b510      	push	{r4, lr}
 8008638:	b17a      	cbz	r2, 800865a <strncmp+0x24>
 800863a:	4603      	mov	r3, r0
 800863c:	3901      	subs	r1, #1
 800863e:	1884      	adds	r4, r0, r2
 8008640:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008644:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008648:	4290      	cmp	r0, r2
 800864a:	d101      	bne.n	8008650 <strncmp+0x1a>
 800864c:	42a3      	cmp	r3, r4
 800864e:	d101      	bne.n	8008654 <strncmp+0x1e>
 8008650:	1a80      	subs	r0, r0, r2
 8008652:	bd10      	pop	{r4, pc}
 8008654:	2800      	cmp	r0, #0
 8008656:	d1f3      	bne.n	8008640 <strncmp+0xa>
 8008658:	e7fa      	b.n	8008650 <strncmp+0x1a>
 800865a:	4610      	mov	r0, r2
 800865c:	e7f9      	b.n	8008652 <strncmp+0x1c>

0800865e <__ascii_wctomb>:
 800865e:	b149      	cbz	r1, 8008674 <__ascii_wctomb+0x16>
 8008660:	2aff      	cmp	r2, #255	; 0xff
 8008662:	bf85      	ittet	hi
 8008664:	238a      	movhi	r3, #138	; 0x8a
 8008666:	6003      	strhi	r3, [r0, #0]
 8008668:	700a      	strbls	r2, [r1, #0]
 800866a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800866e:	bf98      	it	ls
 8008670:	2001      	movls	r0, #1
 8008672:	4770      	bx	lr
 8008674:	4608      	mov	r0, r1
 8008676:	4770      	bx	lr

08008678 <_write_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	4d07      	ldr	r5, [pc, #28]	; (8008698 <_write_r+0x20>)
 800867c:	4604      	mov	r4, r0
 800867e:	4608      	mov	r0, r1
 8008680:	4611      	mov	r1, r2
 8008682:	2200      	movs	r2, #0
 8008684:	602a      	str	r2, [r5, #0]
 8008686:	461a      	mov	r2, r3
 8008688:	f7f8 fc39 	bl	8000efe <_write>
 800868c:	1c43      	adds	r3, r0, #1
 800868e:	d102      	bne.n	8008696 <_write_r+0x1e>
 8008690:	682b      	ldr	r3, [r5, #0]
 8008692:	b103      	cbz	r3, 8008696 <_write_r+0x1e>
 8008694:	6023      	str	r3, [r4, #0]
 8008696:	bd38      	pop	{r3, r4, r5, pc}
 8008698:	2000030c 	.word	0x2000030c

0800869c <_close_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4d06      	ldr	r5, [pc, #24]	; (80086b8 <_close_r+0x1c>)
 80086a0:	2300      	movs	r3, #0
 80086a2:	4604      	mov	r4, r0
 80086a4:	4608      	mov	r0, r1
 80086a6:	602b      	str	r3, [r5, #0]
 80086a8:	f7f8 fc45 	bl	8000f36 <_close>
 80086ac:	1c43      	adds	r3, r0, #1
 80086ae:	d102      	bne.n	80086b6 <_close_r+0x1a>
 80086b0:	682b      	ldr	r3, [r5, #0]
 80086b2:	b103      	cbz	r3, 80086b6 <_close_r+0x1a>
 80086b4:	6023      	str	r3, [r4, #0]
 80086b6:	bd38      	pop	{r3, r4, r5, pc}
 80086b8:	2000030c 	.word	0x2000030c

080086bc <_fstat_r>:
 80086bc:	b538      	push	{r3, r4, r5, lr}
 80086be:	4d07      	ldr	r5, [pc, #28]	; (80086dc <_fstat_r+0x20>)
 80086c0:	2300      	movs	r3, #0
 80086c2:	4604      	mov	r4, r0
 80086c4:	4608      	mov	r0, r1
 80086c6:	4611      	mov	r1, r2
 80086c8:	602b      	str	r3, [r5, #0]
 80086ca:	f7f8 fc40 	bl	8000f4e <_fstat>
 80086ce:	1c43      	adds	r3, r0, #1
 80086d0:	d102      	bne.n	80086d8 <_fstat_r+0x1c>
 80086d2:	682b      	ldr	r3, [r5, #0]
 80086d4:	b103      	cbz	r3, 80086d8 <_fstat_r+0x1c>
 80086d6:	6023      	str	r3, [r4, #0]
 80086d8:	bd38      	pop	{r3, r4, r5, pc}
 80086da:	bf00      	nop
 80086dc:	2000030c 	.word	0x2000030c

080086e0 <_isatty_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	4d06      	ldr	r5, [pc, #24]	; (80086fc <_isatty_r+0x1c>)
 80086e4:	2300      	movs	r3, #0
 80086e6:	4604      	mov	r4, r0
 80086e8:	4608      	mov	r0, r1
 80086ea:	602b      	str	r3, [r5, #0]
 80086ec:	f7f8 fc3f 	bl	8000f6e <_isatty>
 80086f0:	1c43      	adds	r3, r0, #1
 80086f2:	d102      	bne.n	80086fa <_isatty_r+0x1a>
 80086f4:	682b      	ldr	r3, [r5, #0]
 80086f6:	b103      	cbz	r3, 80086fa <_isatty_r+0x1a>
 80086f8:	6023      	str	r3, [r4, #0]
 80086fa:	bd38      	pop	{r3, r4, r5, pc}
 80086fc:	2000030c 	.word	0x2000030c

08008700 <_lseek_r>:
 8008700:	b538      	push	{r3, r4, r5, lr}
 8008702:	4d07      	ldr	r5, [pc, #28]	; (8008720 <_lseek_r+0x20>)
 8008704:	4604      	mov	r4, r0
 8008706:	4608      	mov	r0, r1
 8008708:	4611      	mov	r1, r2
 800870a:	2200      	movs	r2, #0
 800870c:	602a      	str	r2, [r5, #0]
 800870e:	461a      	mov	r2, r3
 8008710:	f7f8 fc38 	bl	8000f84 <_lseek>
 8008714:	1c43      	adds	r3, r0, #1
 8008716:	d102      	bne.n	800871e <_lseek_r+0x1e>
 8008718:	682b      	ldr	r3, [r5, #0]
 800871a:	b103      	cbz	r3, 800871e <_lseek_r+0x1e>
 800871c:	6023      	str	r3, [r4, #0]
 800871e:	bd38      	pop	{r3, r4, r5, pc}
 8008720:	2000030c 	.word	0x2000030c

08008724 <__malloc_lock>:
 8008724:	4801      	ldr	r0, [pc, #4]	; (800872c <__malloc_lock+0x8>)
 8008726:	f7fe bf00 	b.w	800752a <__retarget_lock_acquire_recursive>
 800872a:	bf00      	nop
 800872c:	20000300 	.word	0x20000300

08008730 <__malloc_unlock>:
 8008730:	4801      	ldr	r0, [pc, #4]	; (8008738 <__malloc_unlock+0x8>)
 8008732:	f7fe befb 	b.w	800752c <__retarget_lock_release_recursive>
 8008736:	bf00      	nop
 8008738:	20000300 	.word	0x20000300

0800873c <_malloc_usable_size_r>:
 800873c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008740:	1f18      	subs	r0, r3, #4
 8008742:	2b00      	cmp	r3, #0
 8008744:	bfbc      	itt	lt
 8008746:	580b      	ldrlt	r3, [r1, r0]
 8008748:	18c0      	addlt	r0, r0, r3
 800874a:	4770      	bx	lr

0800874c <_read_r>:
 800874c:	b538      	push	{r3, r4, r5, lr}
 800874e:	4d07      	ldr	r5, [pc, #28]	; (800876c <_read_r+0x20>)
 8008750:	4604      	mov	r4, r0
 8008752:	4608      	mov	r0, r1
 8008754:	4611      	mov	r1, r2
 8008756:	2200      	movs	r2, #0
 8008758:	602a      	str	r2, [r5, #0]
 800875a:	461a      	mov	r2, r3
 800875c:	f7f8 fbb2 	bl	8000ec4 <_read>
 8008760:	1c43      	adds	r3, r0, #1
 8008762:	d102      	bne.n	800876a <_read_r+0x1e>
 8008764:	682b      	ldr	r3, [r5, #0]
 8008766:	b103      	cbz	r3, 800876a <_read_r+0x1e>
 8008768:	6023      	str	r3, [r4, #0]
 800876a:	bd38      	pop	{r3, r4, r5, pc}
 800876c:	2000030c 	.word	0x2000030c

08008770 <_init>:
 8008770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008772:	bf00      	nop
 8008774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008776:	bc08      	pop	{r3}
 8008778:	469e      	mov	lr, r3
 800877a:	4770      	bx	lr

0800877c <_fini>:
 800877c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800877e:	bf00      	nop
 8008780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008782:	bc08      	pop	{r3}
 8008784:	469e      	mov	lr, r3
 8008786:	4770      	bx	lr
