#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
# IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
# Start of session at: Wed Nov  2 17:22:31 2016
# Process ID: 11812
# Log file: /home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDRelease/_sds/p0/ipi/vivado.log
# Journal file: /home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDRelease/_sds/p0/ipi/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDRelease/_sds/p0/ipi/zed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDRelease/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 5949.242 ; gain = 221.715 ; free physical = 10173 ; free virtual = 21954
open_bd_design {/home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd}
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_2
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_3
Adding component instance block -- xilinx.com:hls:correlation_accel_v2:1.0 - correlation_accel_v2_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
Adding component instance block -- xilinx.com:hls:correlation_accel_v2:1.0 - correlation_accel_v2_1
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
Adding component instance block -- xilinx.com:ip:axis_accelerator_adapter:2.1 - correlation_accel_v2_0_if
Adding component instance block -- xilinx.com:ip:axis_accelerator_adapter:2.1 - correlation_accel_v2_1_if
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_datamover_0_txd_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_datamover_1_txd_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_datamover_2_rxd_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_datamover_3_rxd_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zed> from BD file </home/trungnguyen/SDSoC/workspace/correlation_ver3_double/correlation_ver3/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6028.316 ; gain = 79.070 ; free physical = 10061 ; free virtual = 21855
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 17:25:00 2016...
