This is my verilog file. Thank you for reading!
