Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Mar 10 18:02:53 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
TIMING-16  Warning           Large setup violation          57          
TIMING-18  Warning           Missing input or output delay  178         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -30.224    -1656.539                     57                 1519        0.074        0.000                      0                 1519        2.100        0.000                       0                   544  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
SYSCLK_P  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P          -30.224    -1656.539                     57                 1504        0.074        0.000                      0                 1504        2.100        0.000                       0                   544  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_P           SYSCLK_P                 3.929        0.000                      0                   15        0.351        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        SYSCLK_P                    
(none)                      SYSCLK_P      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           57  Failing Endpoints,  Worst Slack      -30.224ns,  Total Violation    -1656.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -30.224ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.909ns  (logic 22.937ns (65.706%)  route 11.972ns (34.294%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    39.189    adjustable_clock/clear
    SLICE_X171Y288       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X171Y288       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X171Y288       FDRE (Setup_fdre_C_R)       -0.253     8.965    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -39.189    
  -------------------------------------------------------------------
                         slack                                -30.224    

Slack (VIOLATED) :        -30.224ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.909ns  (logic 22.937ns (65.706%)  route 11.972ns (34.294%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    39.189    adjustable_clock/clear
    SLICE_X171Y288       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X171Y288       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X171Y288       FDRE (Setup_fdre_C_R)       -0.253     8.965    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -39.189    
  -------------------------------------------------------------------
                         slack                                -30.224    

Slack (VIOLATED) :        -30.224ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.909ns  (logic 22.937ns (65.706%)  route 11.972ns (34.294%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    39.189    adjustable_clock/clear
    SLICE_X171Y288       FDRE                                         r  adjustable_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X171Y288       FDRE                                         r  adjustable_clock/counter_reg[8]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X171Y288       FDRE (Setup_fdre_C_R)       -0.253     8.965    adjustable_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -39.189    
  -------------------------------------------------------------------
                         slack                                -30.224    

Slack (VIOLATED) :        -30.224ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.909ns  (logic 22.937ns (65.706%)  route 11.972ns (34.294%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    39.189    adjustable_clock/clear
    SLICE_X171Y288       FDRE                                         r  adjustable_clock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X171Y288       FDRE                                         r  adjustable_clock/counter_reg[9]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X171Y288       FDRE (Setup_fdre_C_R)       -0.253     8.965    adjustable_clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -39.189    
  -------------------------------------------------------------------
                         slack                                -30.224    

Slack (VIOLATED) :        -30.199ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.909ns  (logic 22.937ns (65.706%)  route 11.972ns (34.294%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    39.189    adjustable_clock/clear
    SLICE_X170Y288       FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X170Y288       FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X170Y288       FDRE (Setup_fdre_C_R)       -0.228     8.990    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                         -39.189    
  -------------------------------------------------------------------
                         slack                                -30.199    

Slack (VIOLATED) :        -30.199ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.909ns  (logic 22.937ns (65.706%)  route 11.972ns (34.294%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    39.189    adjustable_clock/clear
    SLICE_X170Y288       FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X170Y288       FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X170Y288       FDRE (Setup_fdre_C_R)       -0.228     8.990    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                         -39.189    
  -------------------------------------------------------------------
                         slack                                -30.199    

Slack (VIOLATED) :        -30.199ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.909ns  (logic 22.937ns (65.706%)  route 11.972ns (34.294%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    39.189    adjustable_clock/clear
    SLICE_X170Y288       FDRE                                         r  adjustable_clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X170Y288       FDRE                                         r  adjustable_clock/counter_reg[18]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X170Y288       FDRE (Setup_fdre_C_R)       -0.228     8.990    adjustable_clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                         -39.189    
  -------------------------------------------------------------------
                         slack                                -30.199    

Slack (VIOLATED) :        -30.199ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.909ns  (logic 22.937ns (65.706%)  route 11.972ns (34.294%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    39.189    adjustable_clock/clear
    SLICE_X170Y288       FDRE                                         r  adjustable_clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X170Y288       FDRE                                         r  adjustable_clock/counter_reg[19]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X170Y288       FDRE (Setup_fdre_C_R)       -0.228     8.990    adjustable_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                         -39.189    
  -------------------------------------------------------------------
                         slack                                -30.199    

Slack (VIOLATED) :        -30.053ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.738ns  (logic 22.937ns (66.029%)  route 11.801ns (33.971%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.363    39.018    adjustable_clock/clear
    SLICE_X171Y287       FDRE                                         r  adjustable_clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X171Y287       FDRE                                         r  adjustable_clock/counter_reg[0]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X171Y287       FDRE (Setup_fdre_C_R)       -0.253     8.965    adjustable_clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -39.018    
  -------------------------------------------------------------------
                         slack                                -30.053    

Slack (VIOLATED) :        -30.053ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.738ns  (logic 22.937ns (66.029%)  route 11.801ns (33.971%))
  Logic Levels:           193  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=13 LUT3=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 9.009 - 5.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.368     4.281    clk_BUFG
    SLICE_X168Y154       FDSE                                         r  r_dacActiveCore_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y154       FDSE (Prop_fdse_C_Q)         0.259     4.540 r  r_dacActiveCore_reg[7]/Q
                         net (fo=1, routed)           0.308     4.848    adjustable_clock/divisor[15]
    DSP48_X16Y60         DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      2.737     7.585 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.682     8.267    adjustable_clock/counter3_n_104
    SLICE_X170Y157       LUT1 (Prop_lut1_I0_O)        0.043     8.310 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.310    adjustable_clock/clk_out_i_577_n_0
    SLICE_X170Y157       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.566 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.566    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X170Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.620 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.620    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X170Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.674 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.674    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X170Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.728 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.728    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X170Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.782 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.782    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X170Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.836 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.525     9.361    adjustable_clock/counter2[24]
    SLICE_X171Y160       LUT2 (Prop_lut2_I1_O)        0.043     9.404 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.404    adjustable_clock/clk_out_i_691_n_0
    SLICE_X171Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.671 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.671    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.724 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.724    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X171Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.777 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.777    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X171Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.830 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X171Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.883 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.883    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X171Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.936 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.936    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X171Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.075 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.486    10.561    adjustable_clock/counter2[23]
    SLICE_X170Y163       LUT2 (Prop_lut2_I1_O)        0.131    10.692 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    10.692    adjustable_clock/clk_out_i_698_n_0
    SLICE_X170Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.948 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    10.948    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X170Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.002 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    11.002    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X170Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.056 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    11.056    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X170Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.110 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    11.110    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X170Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.164 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.164    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X170Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.218 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.218    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X170Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.351 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.395    11.746    adjustable_clock/counter2[22]
    SLICE_X171Y169       LUT3 (Prop_lut3_I0_O)        0.128    11.874 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000    11.874    adjustable_clock/clk_out_i_582_n_0
    SLICE_X171Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.141 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    12.141    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X171Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.194 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.194    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X171Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.247 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.247    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X171Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.300 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.300    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X171Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.353 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.353    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X171Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.492 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.397    12.889    adjustable_clock/counter2[21]
    SLICE_X169Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    13.264 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.264    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X169Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.317 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.317    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X169Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.370 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.007    13.377    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X169Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.430 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.430    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X169Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.483 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.483    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.536 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.536    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.675 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362    14.038    adjustable_clock/counter2[20]
    SLICE_X168Y177       LUT2 (Prop_lut2_I1_O)        0.131    14.169 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    14.169    adjustable_clock/clk_out_i_702_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.425 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.425    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.479 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.479    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.533 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.533    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X168Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.587 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.587    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.641 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.641    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.695 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.695    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.828 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.402    15.229    adjustable_clock/counter2[19]
    SLICE_X167Y182       LUT2 (Prop_lut2_I1_O)        0.128    15.357 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.357    adjustable_clock/clk_out_i_713_n_0
    SLICE_X167Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.624 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.624    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X167Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.677 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.677    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X167Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.730 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.730    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X167Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.783 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.783    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X167Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.836 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.836    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X167Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.889 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.889    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X167Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.028 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.373    16.402    adjustable_clock/counter2[18]
    SLICE_X168Y188       LUT2 (Prop_lut2_I1_O)        0.131    16.533 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.533    adjustable_clock/clk_out_i_709_n_0
    SLICE_X168Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.789 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.789    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X168Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.843 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.843    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X168Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.897 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.897    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X168Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.951 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.951    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.005 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    17.005    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.059 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.059    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.192 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.348    17.540    adjustable_clock/counter2[17]
    SLICE_X167Y194       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.912 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    17.912    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X167Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.965 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.965    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X167Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.018 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    18.018    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X167Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.071 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.071    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X167Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.124 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    18.124    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X167Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.177 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.001    18.178    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X167Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.317 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.384    18.701    adjustable_clock/counter2[16]
    SLICE_X167Y203       LUT3 (Prop_lut3_I0_O)        0.131    18.832 r  adjustable_clock/clk_out_i_530/O
                         net (fo=1, routed)           0.000    18.832    adjustable_clock/clk_out_i_530_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    19.099 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.099    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.152 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.152    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X167Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.205 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.205    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X167Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.258 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.258    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X167Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.397 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.463    19.860    adjustable_clock/counter2[15]
    SLICE_X168Y205       LUT2 (Prop_lut2_I1_O)        0.131    19.991 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.991    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.247 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    20.247    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.301 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.301    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.355 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.355    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.409 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.409    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.463 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.463    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.517 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.517    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X168Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.650 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.327    20.977    adjustable_clock/counter2[14]
    SLICE_X169Y209       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.349 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.349    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.402 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.402    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.455 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.455    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.508 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.508    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.561 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.561    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.614 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.614    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.753 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.362    22.116    adjustable_clock/counter2[13]
    SLICE_X168Y214       LUT2 (Prop_lut2_I1_O)        0.131    22.247 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    22.247    adjustable_clock/clk_out_i_774_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.503 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.503    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.557 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.557    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.611 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.611    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.665 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    22.665    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.719 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.719    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X168Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.773 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.773    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X168Y220       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.906 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.380    23.286    adjustable_clock/counter2[12]
    SLICE_X167Y219       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.658 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.658    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X167Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.711 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.711    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X167Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.764 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.764    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X167Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.817 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.817    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X167Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.870 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X167Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.923 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.007    23.930    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X167Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.069 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.366    24.435    adjustable_clock/counter2[11]
    SLICE_X168Y224       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    24.820 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.007    24.827    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.881 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    24.881    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.935 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.935    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X168Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.989 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.989    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X168Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.043 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    25.043    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X168Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.097 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    25.097    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X168Y230       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.230 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.302    25.532    adjustable_clock/counter2[10]
    SLICE_X168Y231       LUT2 (Prop_lut2_I1_O)        0.128    25.660 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.660    adjustable_clock/clk_out_i_778_n_0
    SLICE_X168Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.916 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.916    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X168Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.970 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.970    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X168Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.024 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    26.024    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X168Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.078 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    26.078    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.132 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.132    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.186 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    26.186    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X168Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.319 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.659    adjustable_clock/counter2[9]
    SLICE_X169Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    27.031 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    27.031    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X169Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.084 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.084    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X169Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.137 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    27.137    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X169Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.190 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    27.190    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X169Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.243 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.243    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X169Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.296 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.296    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.435 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.459    27.894    adjustable_clock/counter2[8]
    SLICE_X170Y240       LUT2 (Prop_lut2_I1_O)        0.131    28.025 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.025    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.281 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.281    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.335 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.389 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.389    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.443 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.443    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.497 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.497    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.551 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.551    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.684 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.501    29.185    adjustable_clock/counter2[7]
    SLICE_X170Y250       LUT3 (Prop_lut3_I0_O)        0.128    29.313 r  adjustable_clock/clk_out_i_504/O
                         net (fo=1, routed)           0.000    29.313    adjustable_clock/clk_out_i_504_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    29.569 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.569    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.623 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.623    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.677 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.677    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    29.810 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.370    30.181    adjustable_clock/counter2[6]
    SLICE_X171Y252       LUT2 (Prop_lut2_I1_O)        0.128    30.309 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.309    adjustable_clock/clk_out_i_792_n_0
    SLICE_X171Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.576 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.576    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X171Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.629 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.629    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X171Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.682 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.682    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X171Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.735 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.735    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X171Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.788 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.788    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X171Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.841 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.841    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X171Y258       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.980 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    31.359    adjustable_clock/counter2[5]
    SLICE_X170Y260       LUT3 (Prop_lut3_I0_O)        0.131    31.490 r  adjustable_clock/clk_out_i_636/O
                         net (fo=1, routed)           0.000    31.490    adjustable_clock/clk_out_i_636_n_0
    SLICE_X170Y260       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.746 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.746    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.800 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.800    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.854 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.854    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.908 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.908    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.041 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.373    32.414    adjustable_clock/counter2[4]
    SLICE_X168Y264       LUT2 (Prop_lut2_I1_O)        0.128    32.542 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.542    adjustable_clock/clk_out_i_800_n_0
    SLICE_X168Y264       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.798 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.798    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X168Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.852 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.852    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X168Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.906 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.906    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X168Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.960 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.960    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X168Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.014 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.014    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X168Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.068 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.068    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X168Y270       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.201 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    33.567    adjustable_clock/counter2[3]
    SLICE_X169Y269       LUT2 (Prop_lut2_I1_O)        0.128    33.695 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.695    adjustable_clock/clk_out_i_812_n_0
    SLICE_X169Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.962 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.962    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X169Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.015 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.015    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X169Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.068 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.068    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X169Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.121 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.121    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X169Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.174 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.174    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X169Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.227 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.007    34.234    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X169Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.373 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.428    34.801    adjustable_clock/counter2[2]
    SLICE_X168Y273       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    35.186 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.186    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X168Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.240 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.007    35.247    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X168Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.301 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.301    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X168Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.355 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.355    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X168Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.409 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.409    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X168Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.463 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.463    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X168Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.596 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.515    36.111    adjustable_clock/counter2[1]
    SLICE_X170Y274       LUT2 (Prop_lut2_I1_O)        0.128    36.239 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.239    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.485 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.007    36.492    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X170Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.546 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.546    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X170Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.600 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.600    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X170Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.654 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.654    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X170Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.708 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.708    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X170Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.762 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    37.203    adjustable_clock/counter2[0]
    SLICE_X170Y283       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    37.500 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.500    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X170Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.554 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.554    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X170Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.608 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.608    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.662 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.662    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.716 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.716    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.770 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.770    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.903 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.358    38.261    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X171Y288       LUT3 (Prop_lut3_I2_O)        0.128    38.389 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    38.389    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.656 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.363    39.018    adjustable_clock/clear
    SLICE_X171Y287       FDRE                                         r  adjustable_clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.341     9.009    adjustable_clock/clk_BUFG
    SLICE_X171Y287       FDRE                                         r  adjustable_clock/counter_reg[1]/C
                         clock pessimism              0.245     9.254    
                         clock uncertainty           -0.035     9.218    
    SLICE_X171Y287       FDRE (Setup_fdre_C_R)       -0.253     8.965    adjustable_clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -39.018    
  -------------------------------------------------------------------
                         slack                                -30.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.118ns (21.680%)  route 0.426ns (78.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.588     1.962    signalgen/clk_BUFG
    SLICE_X144Y152       FDRE                                         r  signalgen/memory_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y152       FDRE (Prop_fdre_C_Q)         0.118     2.080 r  signalgen/memory_idx_reg[4]/Q
                         net (fo=15, routed)          0.426     2.506    signalgen/memory_idx_reg_rep[4]
    RAMB36_X8Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.884     2.412    signalgen/clk_BUFG
    RAMB36_X8Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
                         clock pessimism             -0.163     2.250    
    RAMB36_X8Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.433    signalgen/r_memory_Q_reg_4
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_4/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.118ns (21.301%)  route 0.436ns (78.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.587     1.961    signalgen/clk_BUFG
    SLICE_X144Y154       FDRE                                         r  signalgen/memory_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y154       FDRE (Prop_fdre_C_Q)         0.118     2.079 r  signalgen/memory_idx_reg[0]/Q
                         net (fo=16, routed)          0.436     2.515    signalgen/memory_idx_reg_rep[0]
    RAMB36_X8Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.884     2.412    signalgen/clk_BUFG
    RAMB36_X8Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
                         clock pessimism             -0.163     2.250    
    RAMB36_X8Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.433    signalgen/r_memory_Q_reg_4
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 PLL_SPI/r_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.231ns (76.107%)  route 0.073ns (23.893%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.650     2.024    PLL_SPI/clk_BUFG
    SLICE_X165Y149       FDRE                                         r  PLL_SPI/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y149       FDRE (Prop_fdre_C_Q)         0.100     2.124 r  PLL_SPI/r_counter_reg[3]/Q
                         net (fo=6, routed)           0.072     2.196    PLL_SPI/r_counter_reg_n_0_[3]
    SLICE_X165Y149       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.090     2.286 r  PLL_SPI/r_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.287    PLL_SPI/r_counter_reg[3]_i_1_n_0
    SLICE_X165Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.328 r  PLL_SPI/r_counter_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.328    PLL_SPI/r_counter0[5]
    SLICE_X165Y150       FDRE                                         r  PLL_SPI/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.799     2.328    PLL_SPI/clk_BUFG
    SLICE_X165Y150       FDRE                                         r  PLL_SPI/r_counter_reg[5]/C
                         clock pessimism             -0.163     2.165    
    SLICE_X165Y150       FDRE (Hold_fdre_C_D)         0.071     2.236    PLL_SPI/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.639%)  route 0.189ns (65.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.591     1.965    clk_BUFG
    SLICE_X149Y154       FDRE                                         r  r_dac_I_lsb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y154       FDRE (Prop_fdre_C_Q)         0.100     2.065 r  r_dac_I_lsb_reg[2]/Q
                         net (fo=1, routed)           0.189     2.254    signalgen/I_Idata[2]
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_I_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.817     2.345    signalgen/clk_BUFG
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_I_reg_1/CLKARDCLK
                         clock pessimism             -0.342     2.004    
    RAMB36_X9Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.159    signalgen/r_memory_I_reg_1
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.107ns (20.200%)  route 0.423ns (79.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.587     1.961    signalgen/clk_BUFG
    SLICE_X144Y153       FDRE                                         r  signalgen/uart_data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y153       FDRE (Prop_fdre_C_Q)         0.107     2.068 r  signalgen/uart_data_count_reg[3]/Q
                         net (fo=13, routed)          0.423     2.491    signalgen/uart_data_count_reg_n_0_[3]
    RAMB36_X8Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.885     2.413    signalgen/clk_BUFG
    RAMB36_X8Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKARDCLK
                         clock pessimism             -0.163     2.251    
    RAMB36_X8Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.145     2.396    signalgen/r_memory_Q_reg_4
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 r_dac_Q_msb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.242%)  route 0.142ns (58.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.591     1.965    clk_BUFG
    SLICE_X149Y153       FDRE                                         r  r_dac_Q_msb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y153       FDRE (Prop_fdre_C_Q)         0.100     2.065 r  r_dac_Q_msb_reg[7]/Q
                         net (fo=14, routed)          0.142     2.208    signalgen/r_memory_Q_reg_0_0
    RAMB36_X9Y30         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.822     2.350    signalgen/clk_BUFG
    RAMB36_X9Y30         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKARDCLK
                         clock pessimism             -0.342     2.009    
    RAMB36_X9Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.105    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 r_spiACTDAC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/O_CSB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.565%)  route 0.102ns (44.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.627     2.001    clk_BUFG
    SLICE_X167Y150       FDRE                                         r  r_spiACTDAC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y150       FDRE (Prop_fdre_C_Q)         0.100     2.101 f  r_spiACTDAC_reg[1]/Q
                         net (fo=1, routed)           0.102     2.203    DAC_SPI/Q[1]
    SLICE_X168Y150       LUT5 (Prop_lut5_I0_O)        0.028     2.231 r  DAC_SPI/O_CSB[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.231    DAC_SPI/O_CSB[1]_i_1__0_n_0
    SLICE_X168Y150       FDRE                                         r  DAC_SPI/O_CSB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.830     2.359    DAC_SPI/clk_BUFG
    SLICE_X168Y150       FDRE                                         r  DAC_SPI/O_CSB_reg[1]/C
                         clock pessimism             -0.323     2.036    
    SLICE_X168Y150       FDRE (Hold_fdre_C_D)         0.087     2.123    DAC_SPI/O_CSB_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rcv/r_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rcv/data_recv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.122%)  route 0.202ns (66.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.647     2.021    rcv/clk_BUFG
    SLICE_X151Y149       FDRE                                         r  rcv/r_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y149       FDRE (Prop_fdre_C_Q)         0.100     2.121 r  rcv/r_shift_reg[7]/Q
                         net (fo=2, routed)           0.202     2.323    rcv/r_shift_reg_n_0_[7]
    SLICE_X149Y150       FDRE                                         r  rcv/data_recv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.793     2.322    rcv/clk_BUFG
    SLICE_X149Y150       FDRE                                         r  rcv/data_recv_reg[7]/C
                         clock pessimism             -0.163     2.159    
    SLICE_X149Y150       FDRE (Hold_fdre_C_D)         0.049     2.208    rcv/data_recv_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_4/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.118ns (20.054%)  route 0.470ns (79.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.587     1.961    signalgen/clk_BUFG
    SLICE_X144Y154       FDRE                                         r  signalgen/memory_idx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y154       FDRE (Prop_fdre_C_Q)         0.118     2.079 r  signalgen/memory_idx_reg[10]/Q
                         net (fo=15, routed)          0.470     2.549    signalgen/memory_idx_reg_rep[10]
    RAMB36_X8Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.884     2.412    signalgen/clk_BUFG
    RAMB36_X8Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
                         clock pessimism             -0.163     2.250    
    RAMB36_X8Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.433    signalgen/r_memory_Q_reg_4
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_5/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.107ns (32.374%)  route 0.224ns (67.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.588     1.962    signalgen/clk_BUFG
    SLICE_X144Y152       FDRE                                         r  signalgen/memory_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y152       FDRE (Prop_fdre_C_Q)         0.107     2.069 r  signalgen/memory_idx_reg[3]/Q
                         net (fo=15, routed)          0.224     2.293    signalgen/memory_idx_reg_rep[3]
    RAMB36_X9Y30         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.823     2.351    signalgen/clk_BUFG
    RAMB36_X9Y30         RAMB36E1                                     r  signalgen/r_memory_Q_reg_5/CLKBWRCLK
                         clock pessimism             -0.323     2.029    
    RAMB36_X9Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.147     2.176    signalgen/r_memory_Q_reg_5
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y33    signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y31    signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y33    signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y29    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y30    signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y34    signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y34    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y31    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y32    signalgen/r_memory_Q_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X147Y151  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X147Y151  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X146Y154  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X146Y154  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X146Y154  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X146Y154  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X146Y154  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X146Y154  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X146Y154  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X146Y154  r_dacDataLength_lsb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X147Y151  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X147Y151  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X147Y151  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X147Y151  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X147Y151  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X147Y151  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y153  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y153  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X171Y152  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X171Y152  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.268%)  route 0.493ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493     4.916    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X159Y159       FDCE (Recov_fdce_C_CLR)     -0.292     8.844    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.268%)  route 0.493ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493     4.916    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X159Y159       FDCE (Recov_fdce_C_CLR)     -0.292     8.844    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.268%)  route 0.493ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493     4.916    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X159Y159       FDCE (Recov_fdce_C_CLR)     -0.292     8.844    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.268%)  route 0.493ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493     4.916    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X159Y159       FDCE (Recov_fdce_C_CLR)     -0.292     8.844    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.268%)  route 0.493ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493     4.916    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X159Y159       FDCE (Recov_fdce_C_CLR)     -0.292     8.844    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.268%)  route 0.493ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493     4.916    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X159Y159       FDCE (Recov_fdce_C_CLR)     -0.292     8.844    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.268%)  route 0.493ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493     4.916    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X159Y159       FDCE (Recov_fdce_C_CLR)     -0.292     8.844    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.204ns (29.268%)  route 0.493ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.493     4.916    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X159Y159       FDCE (Recov_fdce_C_CLR)     -0.292     8.844    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.626%)  route 0.485ns (70.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 8.842 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.485     4.907    trx/div/AR[0]
    SLICE_X159Y157       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.174     8.842    trx/div/clk_BUFG
    SLICE_X159Y157       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.331     9.173    
                         clock uncertainty           -0.035     9.137    
    SLICE_X159Y157       FDCE (Recov_fdce_C_CLR)     -0.292     8.845    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.845    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.626%)  route 0.485ns (70.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 8.842 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.485     4.907    trx/div/AR[0]
    SLICE_X159Y157       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.174     8.842    trx/div/clk_BUFG
    SLICE_X159Y157       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.331     9.173    
                         clock uncertainty           -0.035     9.137    
    SLICE_X159Y157       FDCE (Recov_fdce_C_CLR)     -0.292     8.845    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.845    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  3.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.091ns (30.423%)  route 0.208ns (69.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.208     2.267    trx/div/AR[0]
    SLICE_X156Y158       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X156Y158       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.323     2.002    
    SLICE_X156Y158       FDCE (Remov_fdce_C_CLR)     -0.086     1.916    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.995%)  route 0.203ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203     2.262    trx/div/AR[0]
    SLICE_X159Y158       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X159Y158       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X159Y158       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.995%)  route 0.203ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203     2.262    trx/div/AR[0]
    SLICE_X159Y158       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X159Y158       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X159Y158       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.995%)  route 0.203ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203     2.262    trx/div/AR[0]
    SLICE_X159Y158       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X159Y158       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X159Y158       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.995%)  route 0.203ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.203     2.262    trx/div/AR[0]
    SLICE_X159Y158       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X159Y158       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X159Y158       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.526%)  route 0.240ns (72.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.240     2.299    trx/div/AR[0]
    SLICE_X159Y157       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X159Y157       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X159Y157       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.526%)  route 0.240ns (72.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.240     2.299    trx/div/AR[0]
    SLICE_X159Y157       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X159Y157       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X159Y157       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.091ns (27.003%)  route 0.246ns (72.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.246     2.305    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X159Y159       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.091ns (27.003%)  route 0.246ns (72.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.246     2.305    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X159Y159       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.091ns (27.003%)  route 0.246ns (72.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X155Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y158       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.246     2.305    trx/div/AR[0]
    SLICE_X159Y159       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X159Y159       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X159Y159       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.408    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     6.940 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     6.940    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     6.940 r  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     6.940    DACCLK_P[7]
    L31                                                               r  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     6.911 r  OBUFDS_DATACLK[7]/OB
                         net (fo=0)                   0.000     6.911    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     6.911 r  OBUFDS_DATACLK[7]/O
                         net (fo=0)                   0.000     6.911    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_OB)    1.342     6.825 r  OBUFDS_DATACLK[4]/OB
                         net (fo=0)                   0.000     6.825    DATACLK_N[4]
    M39                                                               r  DATACLK_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_O)     1.342     6.825 r  OBUFDS_DATACLK[4]/O
                         net (fo=0)                   0.000     6.825    DATACLK_P[4]
    N38                                                               r  DATACLK_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_OB)    1.449     6.806 r  OBUFDS_DACCLK[5]/OB
                         net (fo=0)                   0.000     6.806    DACCLK_N[5]
    J38                                                               r  DACCLK_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_O)     1.449     6.806 r  OBUFDS_DACCLK[5]/O
                         net (fo=0)                   0.000     6.806    DACCLK_P[5]
    J37                                                               r  DACCLK_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_OB)    1.457     6.803 r  OBUFDS_DATACLK[6]/OB
                         net (fo=0)                   0.000     6.803    DATACLK_N[6]
    F37                                                               r  DATACLK_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_O)     1.457     6.803 r  OBUFDS_DATACLK[6]/O
                         net (fo=0)                   0.000     6.803    DATACLK_P[6]
    F36                                                               r  DATACLK_P[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.786 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.786    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.786 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.786    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.813 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.813    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.813 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.813    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.819 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.819    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.819 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.819    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.826 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.826    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.826 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.826    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData8_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y164        ODDR                         0.000     0.000 f  ODDR_DACData8[0]/C
    OLOGIC_X1Y164        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData8[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData8_toDIFF[0]
    M21                  OBUFDS (Prop_obufds_I_OB)    0.636     0.828 r  OBUFDS_DACData8[0]/OB
                         net (fo=0)                   0.000     0.828    DACData8_N[0]
    L21                                                               r  DACData8_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData8_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y164        ODDR                         0.000     0.000 f  ODDR_DACData8[0]/C
    OLOGIC_X1Y164        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData8[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData8_toDIFF[0]
    M21                  OBUFDS (Prop_obufds_I_O)     0.636     0.828 r  OBUFDS_DACData8[0]/O
                         net (fo=0)                   0.000     0.828    DACData8_P[0]
    M21                                                               r  DACData8_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK_P
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 1.768ns (21.054%)  route 6.629ns (78.946%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.510     4.423    adjustable_clock/clk_BUFG
    SLICE_X167Y289       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y289       FDRE (Prop_fdre_C_Q)         0.204     4.627 r  adjustable_clock/clk_out_reg_lopt_replica_11/Q
                         net (fo=1, routed)           6.629    11.256    lopt_58
    G36                  OBUFDS (Prop_obufds_I_OB)    1.564    12.820 r  OBUFDS_DACData6[8]/OB
                         net (fo=0)                   0.000    12.820    DACData6_N[8]
    G37                                                               r  DACData6_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 1.768ns (21.054%)  route 6.629ns (78.946%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.510     4.423    adjustable_clock/clk_BUFG
    SLICE_X167Y289       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y289       FDRE (Prop_fdre_C_Q)         0.204     4.627 r  adjustable_clock/clk_out_reg_lopt_replica_11/Q
                         net (fo=1, routed)           6.629    11.256    lopt_58
    G36                  OBUFDS (Prop_obufds_I_O)     1.564    12.820 r  OBUFDS_DACData6[8]/O
                         net (fo=0)                   0.000    12.820    DACData6_P[8]
    G36                                                               r  DACData6_P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 1.727ns (22.913%)  route 5.809ns (77.087%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.512     4.425    adjustable_clock/clk_BUFG
    SLICE_X168Y289       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y289       FDRE (Prop_fdre_C_Q)         0.259     4.684 r  adjustable_clock/clk_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           5.809    10.492    lopt_51
    G32                  OBUFDS (Prop_obufds_I_OB)    1.468    11.960 r  OBUFDS_DACData6[1]/OB
                         net (fo=0)                   0.000    11.960    DACData6_N[1]
    F32                                                               r  DACData6_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 1.727ns (22.913%)  route 5.809ns (77.087%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.512     4.425    adjustable_clock/clk_BUFG
    SLICE_X168Y289       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y289       FDRE (Prop_fdre_C_Q)         0.259     4.684 r  adjustable_clock/clk_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           5.809    10.492    lopt_51
    G32                  OBUFDS (Prop_obufds_I_O)     1.468    11.960 r  OBUFDS_DACData6[1]/O
                         net (fo=0)                   0.000    11.960    DACData6_P[1]
    G32                                                               r  DACData6_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 2.281ns (30.555%)  route 5.184ns (69.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.472     4.385    clk_BUFG
    SLICE_X145Y149       FDSE                                         r  r_ledval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y149       FDSE (Prop_fdse_C_Q)         0.223     4.608 r  r_ledval_reg[4]/Q
                         net (fo=1, routed)           5.184     9.792    GPIO_LED_OBUF[4]
    AR35                 OBUF (Prop_obuf_I_O)         2.058    11.849 r  GPIO_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.849    GPIO_LED[4]
    AR35                                                              r  GPIO_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 1.749ns (23.853%)  route 5.582ns (76.147%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.511     4.424    adjustable_clock/clk_BUFG
    SLICE_X168Y288       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y288       FDRE (Prop_fdre_C_Q)         0.236     4.660 r  adjustable_clock/clk_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           5.582    10.241    lopt_55
    E33                  OBUFDS (Prop_obufds_I_OB)    1.513    11.754 r  OBUFDS_DACData6[5]/OB
                         net (fo=0)                   0.000    11.754    DACData6_N[5]
    D33                                                               r  DACData6_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 1.749ns (23.853%)  route 5.582ns (76.147%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.511     4.424    adjustable_clock/clk_BUFG
    SLICE_X168Y288       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y288       FDRE (Prop_fdre_C_Q)         0.236     4.660 r  adjustable_clock/clk_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           5.582    10.241    lopt_55
    E33                  OBUFDS (Prop_obufds_I_O)     1.513    11.754 r  OBUFDS_DACData6[5]/O
                         net (fo=0)                   0.000    11.754    DACData6_P[5]
    E33                                                               r  DACData6_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.258ns  (logic 1.781ns (24.539%)  route 5.477ns (75.461%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.509     4.422    adjustable_clock/clk_BUFG
    SLICE_X166Y288       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y288       FDRE (Prop_fdre_C_Q)         0.236     4.658 r  adjustable_clock/clk_out_reg_lopt_replica/Q
                         net (fo=1, routed)           5.477    10.135    lopt_48
    D35                  OBUFDS (Prop_obufds_I_OB)    1.545    11.680 r  OBUFDS_DACData6[0]/OB
                         net (fo=0)                   0.000    11.680    DACData6_N[0]
    D36                                                               r  DACData6_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.258ns  (logic 1.781ns (24.539%)  route 5.477ns (75.461%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.509     4.422    adjustable_clock/clk_BUFG
    SLICE_X166Y288       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y288       FDRE (Prop_fdre_C_Q)         0.236     4.658 r  adjustable_clock/clk_out_reg_lopt_replica/Q
                         net (fo=1, routed)           5.477    10.135    lopt_48
    D35                  OBUFDS (Prop_obufds_I_O)     1.545    11.680 r  OBUFDS_DACData6[0]/O
                         net (fo=0)                   0.000    11.680    DACData6_P[0]
    D35                                                               r  DACData6_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 2.298ns (30.846%)  route 5.153ns (69.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.307     4.220    trx/clk_BUFG
    SLICE_X155Y157       FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y157       FDSE (Prop_fdse_C_Q)         0.223     4.443 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           5.153     9.595    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.075    11.671 r  UART_Buffer/O
                         net (fo=0)                   0.000    11.671    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_OB)    0.586     2.765 r  OBUFDS_DACCLK[1]/OB
                         net (fo=0)                   0.000     2.765    DACCLK_N[1]
    AA30                                                              r  DACCLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_O)     0.586     2.765 r  OBUFDS_DACCLK[1]/O
                         net (fo=0)                   0.000     2.765    DACCLK_P[1]
    AA29                                                              r  DACCLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_OB)    0.597     2.769 r  OBUFDS_DACCLK[2]/OB
                         net (fo=0)                   0.000     2.769    DACCLK_N[2]
    AA35                                                              r  DACCLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_O)     0.597     2.769 r  OBUFDS_DACCLK[2]/O
                         net (fo=0)                   0.000     2.769    DACCLK_P[2]
    AA34                                                              r  DACCLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_OB)    0.619     2.790 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000     2.790    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_O)     0.619     2.790 r  OBUFDS_DACCLK[0]/O
                         net (fo=0)                   0.000     2.790    DACCLK_P[0]
    AE32                                                              r  DACCLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_OB)    0.669     2.823 r  OBUFDS_DATACLK[2]/OB
                         net (fo=0)                   0.000     2.823    DATACLK_N[2]
    AC41                                                              r  DATACLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_O)     0.669     2.823 r  OBUFDS_DATACLK[2]/O
                         net (fo=0)                   0.000     2.823    DATACLK_P[2]
    AC40                                                              r  DATACLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_OB)    0.600     2.842 r  OBUFDS_DATACLK[0]/OB
                         net (fo=0)                   0.000     2.842    DATACLK_N[0]
    N34                                                               r  DATACLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_O)     0.600     2.842 r  OBUFDS_DATACLK[0]/O
                         net (fo=0)                   0.000     2.842    DATACLK_P[0]
    N33                                                               r  DATACLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SYSCLK_P

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.533ns  (logic 0.636ns (11.494%)  route 4.897ns (88.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           4.897     5.533    rcv/dataRcv
    SLICE_X144Y145       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  clk_BUFG_inst/O
                         net (fo=559, routed)         1.336     4.004    rcv/clk_BUFG
    SLICE_X144Y145       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.009ns  (logic 0.143ns (4.738%)  route 2.866ns (95.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.866     3.009    rcv/dataRcv
    SLICE_X144Y145       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=559, routed)         0.860     2.389    rcv/clk_BUFG
    SLICE_X144Y145       FDRE                                         r  rcv/r_DataR_reg/C





