$comment
	File created using the following command:
		vcd file kamal_lab1_3to8Decoder.msim.vcd -direction
$end
$date
	Tue Feb 19 00:47:28 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module kamal_lab1_3to8Decoder_vlg_vec_tst $end
$var reg 1 ! kamal_input1 $end
$var reg 1 " kamal_input2 $end
$var reg 1 # kamal_input3 $end
$var wire 1 $ kamal_outputz0 $end
$var wire 1 % kamal_outputz1 $end
$var wire 1 & kamal_outputz2 $end
$var wire 1 ' kamal_outputz3 $end
$var wire 1 ( kamal_outputz4 $end
$var wire 1 ) kamal_outputz5 $end
$var wire 1 * kamal_outputz6 $end
$var wire 1 + kamal_outputz7 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 kamal_input3~combout $end
$var wire 1 4 kamal_input2~combout $end
$var wire 1 5 kamal_input1~combout $end
$var wire 1 6 kamal_inst4~0_combout $end
$var wire 1 7 kamal_inst4~1_combout $end
$var wire 1 8 kamal_inst4~2_combout $end
$var wire 1 9 kamal_inst4~3_combout $end
$var wire 1 : kamal_inst4~4_combout $end
$var wire 1 ; kamal_inst4~5_combout $end
$var wire 1 < kamal_inst4~6_combout $end
$var wire 1 = kamal_inst4~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
1&
0'
0(
0)
0*
0+
x,
0-
1.
x/
10
11
12
03
14
05
06
07
18
09
0:
0;
0<
0=
$end
#10000
1!
0"
1#
15
04
13
0,
1;
08
1)
0&
#30000
0!
1"
05
14
1,
0;
19
0)
1'
#50000
1!
0"
15
04
0,
1;
09
1)
0'
#70000
0#
0!
03
05
1,
0;
16
0)
1$
#1000000
