
ADC_DMA_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037f0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080038b0  080038b0  000138b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800392c  0800392c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800392c  0800392c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800392c  0800392c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800392c  0800392c  0001392c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003930  08003930  00013930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003934  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  20000070  080039a4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  080039a4  000201b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a374  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d8a  00000000  00000000  0002a40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e8  00000000  00000000  0002c198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000700  00000000  00000000  0002c980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000109d7  00000000  00000000  0002d080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000be90  00000000  00000000  0003da57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005ffc1  00000000  00000000  000498e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a98a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d68  00000000  00000000  000a98f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003898 	.word	0x08003898

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003898 	.word	0x08003898

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	0018      	movs	r0, r3
 800024e:	230c      	movs	r3, #12
 8000250:	001a      	movs	r2, r3
 8000252:	2100      	movs	r1, #0
 8000254:	f002 fe9a 	bl	8002f8c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000258:	4b26      	ldr	r3, [pc, #152]	; (80002f4 <MX_ADC_Init+0xb0>)
 800025a:	4a27      	ldr	r2, [pc, #156]	; (80002f8 <MX_ADC_Init+0xb4>)
 800025c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800025e:	4b25      	ldr	r3, [pc, #148]	; (80002f4 <MX_ADC_Init+0xb0>)
 8000260:	2200      	movs	r2, #0
 8000262:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000264:	4b23      	ldr	r3, [pc, #140]	; (80002f4 <MX_ADC_Init+0xb0>)
 8000266:	2200      	movs	r2, #0
 8000268:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800026a:	4b22      	ldr	r3, [pc, #136]	; (80002f4 <MX_ADC_Init+0xb0>)
 800026c:	2200      	movs	r2, #0
 800026e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000270:	4b20      	ldr	r3, [pc, #128]	; (80002f4 <MX_ADC_Init+0xb0>)
 8000272:	2201      	movs	r2, #1
 8000274:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000276:	4b1f      	ldr	r3, [pc, #124]	; (80002f4 <MX_ADC_Init+0xb0>)
 8000278:	2204      	movs	r2, #4
 800027a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800027c:	4b1d      	ldr	r3, [pc, #116]	; (80002f4 <MX_ADC_Init+0xb0>)
 800027e:	2200      	movs	r2, #0
 8000280:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000282:	4b1c      	ldr	r3, [pc, #112]	; (80002f4 <MX_ADC_Init+0xb0>)
 8000284:	2200      	movs	r2, #0
 8000286:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000288:	4b1a      	ldr	r3, [pc, #104]	; (80002f4 <MX_ADC_Init+0xb0>)
 800028a:	2200      	movs	r2, #0
 800028c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800028e:	4b19      	ldr	r3, [pc, #100]	; (80002f4 <MX_ADC_Init+0xb0>)
 8000290:	2200      	movs	r2, #0
 8000292:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000294:	4b17      	ldr	r3, [pc, #92]	; (80002f4 <MX_ADC_Init+0xb0>)
 8000296:	22c2      	movs	r2, #194	; 0xc2
 8000298:	32ff      	adds	r2, #255	; 0xff
 800029a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800029c:	4b15      	ldr	r3, [pc, #84]	; (80002f4 <MX_ADC_Init+0xb0>)
 800029e:	2200      	movs	r2, #0
 80002a0:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80002a2:	4b14      	ldr	r3, [pc, #80]	; (80002f4 <MX_ADC_Init+0xb0>)
 80002a4:	2224      	movs	r2, #36	; 0x24
 80002a6:	2100      	movs	r1, #0
 80002a8:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80002aa:	4b12      	ldr	r3, [pc, #72]	; (80002f4 <MX_ADC_Init+0xb0>)
 80002ac:	2201      	movs	r2, #1
 80002ae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80002b0:	4b10      	ldr	r3, [pc, #64]	; (80002f4 <MX_ADC_Init+0xb0>)
 80002b2:	0018      	movs	r0, r3
 80002b4:	f000 fbaa 	bl	8000a0c <HAL_ADC_Init>
 80002b8:	1e03      	subs	r3, r0, #0
 80002ba:	d001      	beq.n	80002c0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80002bc:	f000 f9e1 	bl	8000682 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80002c0:	1d3b      	adds	r3, r7, #4
 80002c2:	2201      	movs	r2, #1
 80002c4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	2280      	movs	r2, #128	; 0x80
 80002ca:	0152      	lsls	r2, r2, #5
 80002cc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	2280      	movs	r2, #128	; 0x80
 80002d2:	0552      	lsls	r2, r2, #21
 80002d4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002d6:	1d3a      	adds	r2, r7, #4
 80002d8:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <MX_ADC_Init+0xb0>)
 80002da:	0011      	movs	r1, r2
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fe85 	bl	8000fec <HAL_ADC_ConfigChannel>
 80002e2:	1e03      	subs	r3, r0, #0
 80002e4:	d001      	beq.n	80002ea <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80002e6:	f000 f9cc 	bl	8000682 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80002ea:	46c0      	nop			; (mov r8, r8)
 80002ec:	46bd      	mov	sp, r7
 80002ee:	b004      	add	sp, #16
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	46c0      	nop			; (mov r8, r8)
 80002f4:	2000008c 	.word	0x2000008c
 80002f8:	40012400 	.word	0x40012400

080002fc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002fc:	b590      	push	{r4, r7, lr}
 80002fe:	b08b      	sub	sp, #44	; 0x2c
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000304:	2414      	movs	r4, #20
 8000306:	193b      	adds	r3, r7, r4
 8000308:	0018      	movs	r0, r3
 800030a:	2314      	movs	r3, #20
 800030c:	001a      	movs	r2, r3
 800030e:	2100      	movs	r1, #0
 8000310:	f002 fe3c 	bl	8002f8c <memset>
  if(adcHandle->Instance==ADC1)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a31      	ldr	r2, [pc, #196]	; (80003e0 <HAL_ADC_MspInit+0xe4>)
 800031a:	4293      	cmp	r3, r2
 800031c:	d15b      	bne.n	80003d6 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800031e:	4b31      	ldr	r3, [pc, #196]	; (80003e4 <HAL_ADC_MspInit+0xe8>)
 8000320:	699a      	ldr	r2, [r3, #24]
 8000322:	4b30      	ldr	r3, [pc, #192]	; (80003e4 <HAL_ADC_MspInit+0xe8>)
 8000324:	2180      	movs	r1, #128	; 0x80
 8000326:	0089      	lsls	r1, r1, #2
 8000328:	430a      	orrs	r2, r1
 800032a:	619a      	str	r2, [r3, #24]
 800032c:	4b2d      	ldr	r3, [pc, #180]	; (80003e4 <HAL_ADC_MspInit+0xe8>)
 800032e:	699a      	ldr	r2, [r3, #24]
 8000330:	2380      	movs	r3, #128	; 0x80
 8000332:	009b      	lsls	r3, r3, #2
 8000334:	4013      	ands	r3, r2
 8000336:	613b      	str	r3, [r7, #16]
 8000338:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800033a:	4b2a      	ldr	r3, [pc, #168]	; (80003e4 <HAL_ADC_MspInit+0xe8>)
 800033c:	695a      	ldr	r2, [r3, #20]
 800033e:	4b29      	ldr	r3, [pc, #164]	; (80003e4 <HAL_ADC_MspInit+0xe8>)
 8000340:	2180      	movs	r1, #128	; 0x80
 8000342:	0289      	lsls	r1, r1, #10
 8000344:	430a      	orrs	r2, r1
 8000346:	615a      	str	r2, [r3, #20]
 8000348:	4b26      	ldr	r3, [pc, #152]	; (80003e4 <HAL_ADC_MspInit+0xe8>)
 800034a:	695a      	ldr	r2, [r3, #20]
 800034c:	2380      	movs	r3, #128	; 0x80
 800034e:	029b      	lsls	r3, r3, #10
 8000350:	4013      	ands	r3, r2
 8000352:	60fb      	str	r3, [r7, #12]
 8000354:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000356:	193b      	adds	r3, r7, r4
 8000358:	2202      	movs	r2, #2
 800035a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800035c:	193b      	adds	r3, r7, r4
 800035e:	2203      	movs	r2, #3
 8000360:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000362:	193b      	adds	r3, r7, r4
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000368:	193a      	adds	r2, r7, r4
 800036a:	2390      	movs	r3, #144	; 0x90
 800036c:	05db      	lsls	r3, r3, #23
 800036e:	0011      	movs	r1, r2
 8000370:	0018      	movs	r0, r3
 8000372:	f001 faaf 	bl	80018d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000376:	4b1c      	ldr	r3, [pc, #112]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 8000378:	4a1c      	ldr	r2, [pc, #112]	; (80003ec <HAL_ADC_MspInit+0xf0>)
 800037a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800037c:	4b1a      	ldr	r3, [pc, #104]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 800037e:	2200      	movs	r2, #0
 8000380:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000382:	4b19      	ldr	r3, [pc, #100]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 8000384:	2200      	movs	r2, #0
 8000386:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000388:	4b17      	ldr	r3, [pc, #92]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 800038a:	2280      	movs	r2, #128	; 0x80
 800038c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800038e:	4b16      	ldr	r3, [pc, #88]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 8000390:	2280      	movs	r2, #128	; 0x80
 8000392:	0052      	lsls	r2, r2, #1
 8000394:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000396:	4b14      	ldr	r3, [pc, #80]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 8000398:	2280      	movs	r2, #128	; 0x80
 800039a:	00d2      	lsls	r2, r2, #3
 800039c:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800039e:	4b12      	ldr	r3, [pc, #72]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 80003a0:	2220      	movs	r2, #32
 80003a2:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80003a4:	4b10      	ldr	r3, [pc, #64]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80003aa:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 80003ac:	0018      	movs	r0, r3
 80003ae:	f001 f8f9 	bl	80015a4 <HAL_DMA_Init>
 80003b2:	1e03      	subs	r3, r0, #0
 80003b4:	d001      	beq.n	80003ba <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 80003b6:	f000 f964 	bl	8000682 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4a0a      	ldr	r2, [pc, #40]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 80003be:	631a      	str	r2, [r3, #48]	; 0x30
 80003c0:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <HAL_ADC_MspInit+0xec>)
 80003c2:	687a      	ldr	r2, [r7, #4]
 80003c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80003c6:	2200      	movs	r2, #0
 80003c8:	2100      	movs	r1, #0
 80003ca:	200c      	movs	r0, #12
 80003cc:	f001 f8b8 	bl	8001540 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80003d0:	200c      	movs	r0, #12
 80003d2:	f001 f8ca 	bl	800156a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	46bd      	mov	sp, r7
 80003da:	b00b      	add	sp, #44	; 0x2c
 80003dc:	bd90      	pop	{r4, r7, pc}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	40012400 	.word	0x40012400
 80003e4:	40021000 	.word	0x40021000
 80003e8:	200000cc 	.word	0x200000cc
 80003ec:	40020008 	.word	0x40020008

080003f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003f6:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <MX_DMA_Init+0x38>)
 80003f8:	695a      	ldr	r2, [r3, #20]
 80003fa:	4b0b      	ldr	r3, [pc, #44]	; (8000428 <MX_DMA_Init+0x38>)
 80003fc:	2101      	movs	r1, #1
 80003fe:	430a      	orrs	r2, r1
 8000400:	615a      	str	r2, [r3, #20]
 8000402:	4b09      	ldr	r3, [pc, #36]	; (8000428 <MX_DMA_Init+0x38>)
 8000404:	695b      	ldr	r3, [r3, #20]
 8000406:	2201      	movs	r2, #1
 8000408:	4013      	ands	r3, r2
 800040a:	607b      	str	r3, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800040e:	2200      	movs	r2, #0
 8000410:	2100      	movs	r1, #0
 8000412:	2009      	movs	r0, #9
 8000414:	f001 f894 	bl	8001540 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000418:	2009      	movs	r0, #9
 800041a:	f001 f8a6 	bl	800156a <HAL_NVIC_EnableIRQ>

}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	46bd      	mov	sp, r7
 8000422:	b002      	add	sp, #8
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	40021000 	.word	0x40021000

0800042c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800042c:	b590      	push	{r4, r7, lr}
 800042e:	b089      	sub	sp, #36	; 0x24
 8000430:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000432:	240c      	movs	r4, #12
 8000434:	193b      	adds	r3, r7, r4
 8000436:	0018      	movs	r0, r3
 8000438:	2314      	movs	r3, #20
 800043a:	001a      	movs	r2, r3
 800043c:	2100      	movs	r1, #0
 800043e:	f002 fda5 	bl	8002f8c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000442:	4b24      	ldr	r3, [pc, #144]	; (80004d4 <MX_GPIO_Init+0xa8>)
 8000444:	695a      	ldr	r2, [r3, #20]
 8000446:	4b23      	ldr	r3, [pc, #140]	; (80004d4 <MX_GPIO_Init+0xa8>)
 8000448:	2180      	movs	r1, #128	; 0x80
 800044a:	0309      	lsls	r1, r1, #12
 800044c:	430a      	orrs	r2, r1
 800044e:	615a      	str	r2, [r3, #20]
 8000450:	4b20      	ldr	r3, [pc, #128]	; (80004d4 <MX_GPIO_Init+0xa8>)
 8000452:	695a      	ldr	r2, [r3, #20]
 8000454:	2380      	movs	r3, #128	; 0x80
 8000456:	031b      	lsls	r3, r3, #12
 8000458:	4013      	ands	r3, r2
 800045a:	60bb      	str	r3, [r7, #8]
 800045c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800045e:	4b1d      	ldr	r3, [pc, #116]	; (80004d4 <MX_GPIO_Init+0xa8>)
 8000460:	695a      	ldr	r2, [r3, #20]
 8000462:	4b1c      	ldr	r3, [pc, #112]	; (80004d4 <MX_GPIO_Init+0xa8>)
 8000464:	2180      	movs	r1, #128	; 0x80
 8000466:	03c9      	lsls	r1, r1, #15
 8000468:	430a      	orrs	r2, r1
 800046a:	615a      	str	r2, [r3, #20]
 800046c:	4b19      	ldr	r3, [pc, #100]	; (80004d4 <MX_GPIO_Init+0xa8>)
 800046e:	695a      	ldr	r2, [r3, #20]
 8000470:	2380      	movs	r3, #128	; 0x80
 8000472:	03db      	lsls	r3, r3, #15
 8000474:	4013      	ands	r3, r2
 8000476:	607b      	str	r3, [r7, #4]
 8000478:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800047a:	4b16      	ldr	r3, [pc, #88]	; (80004d4 <MX_GPIO_Init+0xa8>)
 800047c:	695a      	ldr	r2, [r3, #20]
 800047e:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <MX_GPIO_Init+0xa8>)
 8000480:	2180      	movs	r1, #128	; 0x80
 8000482:	0289      	lsls	r1, r1, #10
 8000484:	430a      	orrs	r2, r1
 8000486:	615a      	str	r2, [r3, #20]
 8000488:	4b12      	ldr	r3, [pc, #72]	; (80004d4 <MX_GPIO_Init+0xa8>)
 800048a:	695a      	ldr	r2, [r3, #20]
 800048c:	2380      	movs	r3, #128	; 0x80
 800048e:	029b      	lsls	r3, r3, #10
 8000490:	4013      	ands	r3, r2
 8000492:	603b      	str	r3, [r7, #0]
 8000494:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 8000496:	2380      	movs	r3, #128	; 0x80
 8000498:	019b      	lsls	r3, r3, #6
 800049a:	480f      	ldr	r0, [pc, #60]	; (80004d8 <MX_GPIO_Init+0xac>)
 800049c:	2200      	movs	r2, #0
 800049e:	0019      	movs	r1, r3
 80004a0:	f001 fb88 	bl	8001bb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Led_Pin;
 80004a4:	193b      	adds	r3, r7, r4
 80004a6:	2280      	movs	r2, #128	; 0x80
 80004a8:	0192      	lsls	r2, r2, #6
 80004aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	2201      	movs	r2, #1
 80004b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b2:	193b      	adds	r3, r7, r4
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b8:	193b      	adds	r3, r7, r4
 80004ba:	2200      	movs	r2, #0
 80004bc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 80004be:	193b      	adds	r3, r7, r4
 80004c0:	4a05      	ldr	r2, [pc, #20]	; (80004d8 <MX_GPIO_Init+0xac>)
 80004c2:	0019      	movs	r1, r3
 80004c4:	0010      	movs	r0, r2
 80004c6:	f001 fa05 	bl	80018d4 <HAL_GPIO_Init>

}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	46bd      	mov	sp, r7
 80004ce:	b009      	add	sp, #36	; 0x24
 80004d0:	bd90      	pop	{r4, r7, pc}
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	40021000 	.word	0x40021000
 80004d8:	48000800 	.word	0x48000800

080004dc <HAL_ADC_ConvCpltCallback>:

#define ADC_BUFFER_SIZE 1
uint32_t adcBuffer[ADC_BUFFER_SIZE];


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b08d      	sub	sp, #52	; 0x34
 80004e0:	af02      	add	r7, sp, #8
 80004e2:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a18      	ldr	r2, [pc, #96]	; (800054c <HAL_ADC_ConvCpltCallback+0x70>)
 80004ea:	4293      	cmp	r3, r2
 80004ec:	d12a      	bne.n	8000544 <HAL_ADC_ConvCpltCallback+0x68>
    char buffer[20];
    for (int i = 0; i < ADC_BUFFER_SIZE; i++) {
 80004ee:	2300      	movs	r3, #0
 80004f0:	627b      	str	r3, [r7, #36]	; 0x24
 80004f2:	e024      	b.n	800053e <HAL_ADC_ConvCpltCallback+0x62>
      uint16_t adcValue = (uint16_t)(adcBuffer[i] & 0xFFF); // Extract the 12-bit ADC value
 80004f4:	4b16      	ldr	r3, [pc, #88]	; (8000550 <HAL_ADC_ConvCpltCallback+0x74>)
 80004f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004f8:	0092      	lsls	r2, r2, #2
 80004fa:	58d3      	ldr	r3, [r2, r3]
 80004fc:	b29a      	uxth	r2, r3
 80004fe:	2022      	movs	r0, #34	; 0x22
 8000500:	183b      	adds	r3, r7, r0
 8000502:	0512      	lsls	r2, r2, #20
 8000504:	0d12      	lsrs	r2, r2, #20
 8000506:	801a      	strh	r2, [r3, #0]
      snprintf(buffer, sizeof(buffer), "ADC%d: %hu\r\n", i + 1, adcValue);
 8000508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800050a:	1c59      	adds	r1, r3, #1
 800050c:	183b      	adds	r3, r7, r0
 800050e:	881b      	ldrh	r3, [r3, #0]
 8000510:	4a10      	ldr	r2, [pc, #64]	; (8000554 <HAL_ADC_ConvCpltCallback+0x78>)
 8000512:	240c      	movs	r4, #12
 8000514:	1938      	adds	r0, r7, r4
 8000516:	9300      	str	r3, [sp, #0]
 8000518:	000b      	movs	r3, r1
 800051a:	2114      	movs	r1, #20
 800051c:	f002 fd3e 	bl	8002f9c <sniprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000520:	193b      	adds	r3, r7, r4
 8000522:	0018      	movs	r0, r3
 8000524:	f7ff fdf0 	bl	8000108 <strlen>
 8000528:	0003      	movs	r3, r0
 800052a:	b29a      	uxth	r2, r3
 800052c:	2301      	movs	r3, #1
 800052e:	425b      	negs	r3, r3
 8000530:	1939      	adds	r1, r7, r4
 8000532:	4809      	ldr	r0, [pc, #36]	; (8000558 <HAL_ADC_ConvCpltCallback+0x7c>)
 8000534:	f002 f8f6 	bl	8002724 <HAL_UART_Transmit>
    for (int i = 0; i < ADC_BUFFER_SIZE; i++) {
 8000538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800053a:	3301      	adds	r3, #1
 800053c:	627b      	str	r3, [r7, #36]	; 0x24
 800053e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000540:	2b00      	cmp	r3, #0
 8000542:	ddd7      	ble.n	80004f4 <HAL_ADC_ConvCpltCallback+0x18>
    }
  }
}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b00b      	add	sp, #44	; 0x2c
 800054a:	bd90      	pop	{r4, r7, pc}
 800054c:	40012400 	.word	0x40012400
 8000550:	20000110 	.word	0x20000110
 8000554:	080038b0 	.word	0x080038b0
 8000558:	20000118 	.word	0x20000118

0800055c <main>:


void SystemClock_Config(void);

int main(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0

  HAL_Init();
 8000560:	f000 f9cc 	bl	80008fc <HAL_Init>


  SystemClock_Config();
 8000564:	f000 f826 	bl	80005b4 <SystemClock_Config>


  MX_GPIO_Init();
 8000568:	f7ff ff60 	bl	800042c <MX_GPIO_Init>
  MX_DMA_Init();
 800056c:	f7ff ff40 	bl	80003f0 <MX_DMA_Init>
  MX_ADC_Init();
 8000570:	f7ff fe68 	bl	8000244 <MX_ADC_Init>
  MX_USART1_UART_Init();
 8000574:	f000 f91a 	bl	80007ac <MX_USART1_UART_Init>

  HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcBuffer, ADC_BUFFER_SIZE);
 8000578:	490b      	ldr	r1, [pc, #44]	; (80005a8 <main+0x4c>)
 800057a:	4b0c      	ldr	r3, [pc, #48]	; (80005ac <main+0x50>)
 800057c:	2201      	movs	r2, #1
 800057e:	0018      	movs	r0, r3
 8000580:	f000 fbf6 	bl	8000d70 <HAL_ADC_Start_DMA>

  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOC, Led_Pin);
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	019b      	lsls	r3, r3, #6
 8000588:	4a09      	ldr	r2, [pc, #36]	; (80005b0 <main+0x54>)
 800058a:	0019      	movs	r1, r3
 800058c:	0010      	movs	r0, r2
 800058e:	f001 fb2e 	bl	8001bee <HAL_GPIO_TogglePin>
	  HAL_ADC_Start_IT(&hadc);
 8000592:	4b06      	ldr	r3, [pc, #24]	; (80005ac <main+0x50>)
 8000594:	0018      	movs	r0, r3
 8000596:	f000 fb79 	bl	8000c8c <HAL_ADC_Start_IT>
	  HAL_Delay(1000);
 800059a:	23fa      	movs	r3, #250	; 0xfa
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	0018      	movs	r0, r3
 80005a0:	f000 fa10 	bl	80009c4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, Led_Pin);
 80005a4:	e7ee      	b.n	8000584 <main+0x28>
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	20000110 	.word	0x20000110
 80005ac:	2000008c 	.word	0x2000008c
 80005b0:	48000800 	.word	0x48000800

080005b4 <SystemClock_Config>:

}


void SystemClock_Config(void)
{
 80005b4:	b590      	push	{r4, r7, lr}
 80005b6:	b095      	sub	sp, #84	; 0x54
 80005b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ba:	2420      	movs	r4, #32
 80005bc:	193b      	adds	r3, r7, r4
 80005be:	0018      	movs	r0, r3
 80005c0:	2330      	movs	r3, #48	; 0x30
 80005c2:	001a      	movs	r2, r3
 80005c4:	2100      	movs	r1, #0
 80005c6:	f002 fce1 	bl	8002f8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ca:	2310      	movs	r3, #16
 80005cc:	18fb      	adds	r3, r7, r3
 80005ce:	0018      	movs	r0, r3
 80005d0:	2310      	movs	r3, #16
 80005d2:	001a      	movs	r2, r3
 80005d4:	2100      	movs	r1, #0
 80005d6:	f002 fcd9 	bl	8002f8c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005da:	003b      	movs	r3, r7
 80005dc:	0018      	movs	r0, r3
 80005de:	2310      	movs	r3, #16
 80005e0:	001a      	movs	r2, r3
 80005e2:	2100      	movs	r1, #0
 80005e4:	f002 fcd2 	bl	8002f8c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80005e8:	0021      	movs	r1, r4
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	2212      	movs	r2, #18
 80005ee:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2201      	movs	r2, #1
 80005f4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2201      	movs	r2, #1
 80005fa:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	2210      	movs	r2, #16
 8000600:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000602:	187b      	adds	r3, r7, r1
 8000604:	2210      	movs	r2, #16
 8000606:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000608:	187b      	adds	r3, r7, r1
 800060a:	2202      	movs	r2, #2
 800060c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800060e:	187b      	adds	r3, r7, r1
 8000610:	2200      	movs	r2, #0
 8000612:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000614:	187b      	adds	r3, r7, r1
 8000616:	22a0      	movs	r2, #160	; 0xa0
 8000618:	0392      	lsls	r2, r2, #14
 800061a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2200      	movs	r2, #0
 8000620:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000622:	187b      	adds	r3, r7, r1
 8000624:	0018      	movs	r0, r3
 8000626:	f001 fafd 	bl	8001c24 <HAL_RCC_OscConfig>
 800062a:	1e03      	subs	r3, r0, #0
 800062c:	d001      	beq.n	8000632 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800062e:	f000 f828 	bl	8000682 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000632:	2110      	movs	r1, #16
 8000634:	187b      	adds	r3, r7, r1
 8000636:	2207      	movs	r2, #7
 8000638:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063a:	187b      	adds	r3, r7, r1
 800063c:	2202      	movs	r2, #2
 800063e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2200      	movs	r2, #0
 800064a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2101      	movs	r1, #1
 8000650:	0018      	movs	r0, r3
 8000652:	f001 fe01 	bl	8002258 <HAL_RCC_ClockConfig>
 8000656:	1e03      	subs	r3, r0, #0
 8000658:	d001      	beq.n	800065e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800065a:	f000 f812 	bl	8000682 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800065e:	003b      	movs	r3, r7
 8000660:	2201      	movs	r2, #1
 8000662:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000664:	003b      	movs	r3, r7
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800066a:	003b      	movs	r3, r7
 800066c:	0018      	movs	r0, r3
 800066e:	f001 ff37 	bl	80024e0 <HAL_RCCEx_PeriphCLKConfig>
 8000672:	1e03      	subs	r3, r0, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000676:	f000 f804 	bl	8000682 <Error_Handler>
  }
}
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	b015      	add	sp, #84	; 0x54
 8000680:	bd90      	pop	{r4, r7, pc}

08000682 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000682:	b580      	push	{r7, lr}
 8000684:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000686:	b672      	cpsid	i
}
 8000688:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800068a:	e7fe      	b.n	800068a <Error_Handler+0x8>

0800068c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000692:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <HAL_MspInit+0x44>)
 8000694:	699a      	ldr	r2, [r3, #24]
 8000696:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <HAL_MspInit+0x44>)
 8000698:	2101      	movs	r1, #1
 800069a:	430a      	orrs	r2, r1
 800069c:	619a      	str	r2, [r3, #24]
 800069e:	4b0c      	ldr	r3, [pc, #48]	; (80006d0 <HAL_MspInit+0x44>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	2201      	movs	r2, #1
 80006a4:	4013      	ands	r3, r2
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006aa:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <HAL_MspInit+0x44>)
 80006ac:	69da      	ldr	r2, [r3, #28]
 80006ae:	4b08      	ldr	r3, [pc, #32]	; (80006d0 <HAL_MspInit+0x44>)
 80006b0:	2180      	movs	r1, #128	; 0x80
 80006b2:	0549      	lsls	r1, r1, #21
 80006b4:	430a      	orrs	r2, r1
 80006b6:	61da      	str	r2, [r3, #28]
 80006b8:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <HAL_MspInit+0x44>)
 80006ba:	69da      	ldr	r2, [r3, #28]
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	055b      	lsls	r3, r3, #21
 80006c0:	4013      	ands	r3, r2
 80006c2:	603b      	str	r3, [r7, #0]
 80006c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	46bd      	mov	sp, r7
 80006ca:	b002      	add	sp, #8
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	40021000 	.word	0x40021000

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <NMI_Handler+0x4>

080006da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006de:	e7fe      	b.n	80006de <HardFault_Handler+0x4>

080006e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006e4:	46c0      	nop			; (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f8:	f000 f948 	bl	800098c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
	...

08000704 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000708:	4b03      	ldr	r3, [pc, #12]	; (8000718 <DMA1_Channel1_IRQHandler+0x14>)
 800070a:	0018      	movs	r0, r3
 800070c:	f000 fff8 	bl	8001700 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000710:	46c0      	nop			; (mov r8, r8)
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	46c0      	nop			; (mov r8, r8)
 8000718:	200000cc 	.word	0x200000cc

0800071c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8000720:	4b03      	ldr	r3, [pc, #12]	; (8000730 <ADC1_IRQHandler+0x14>)
 8000722:	0018      	movs	r0, r3
 8000724:	f000 fba6 	bl	8000e74 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8000728:	46c0      	nop			; (mov r8, r8)
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	2000008c 	.word	0x2000008c

08000734 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800073c:	4a14      	ldr	r2, [pc, #80]	; (8000790 <_sbrk+0x5c>)
 800073e:	4b15      	ldr	r3, [pc, #84]	; (8000794 <_sbrk+0x60>)
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000748:	4b13      	ldr	r3, [pc, #76]	; (8000798 <_sbrk+0x64>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d102      	bne.n	8000756 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000750:	4b11      	ldr	r3, [pc, #68]	; (8000798 <_sbrk+0x64>)
 8000752:	4a12      	ldr	r2, [pc, #72]	; (800079c <_sbrk+0x68>)
 8000754:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <_sbrk+0x64>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	18d3      	adds	r3, r2, r3
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	429a      	cmp	r2, r3
 8000762:	d207      	bcs.n	8000774 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000764:	f002 fbe8 	bl	8002f38 <__errno>
 8000768:	0003      	movs	r3, r0
 800076a:	220c      	movs	r2, #12
 800076c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800076e:	2301      	movs	r3, #1
 8000770:	425b      	negs	r3, r3
 8000772:	e009      	b.n	8000788 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000774:	4b08      	ldr	r3, [pc, #32]	; (8000798 <_sbrk+0x64>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800077a:	4b07      	ldr	r3, [pc, #28]	; (8000798 <_sbrk+0x64>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	18d2      	adds	r2, r2, r3
 8000782:	4b05      	ldr	r3, [pc, #20]	; (8000798 <_sbrk+0x64>)
 8000784:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000786:	68fb      	ldr	r3, [r7, #12]
}
 8000788:	0018      	movs	r0, r3
 800078a:	46bd      	mov	sp, r7
 800078c:	b006      	add	sp, #24
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20002000 	.word	0x20002000
 8000794:	00000400 	.word	0x00000400
 8000798:	20000114 	.word	0x20000114
 800079c:	200001b8 	.word	0x200001b8

080007a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007b0:	4b14      	ldr	r3, [pc, #80]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007b2:	4a15      	ldr	r2, [pc, #84]	; (8000808 <MX_USART1_UART_Init+0x5c>)
 80007b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007b6:	4b13      	ldr	r3, [pc, #76]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007b8:	22e1      	movs	r2, #225	; 0xe1
 80007ba:	0252      	lsls	r2, r2, #9
 80007bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007be:	4b11      	ldr	r3, [pc, #68]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007d2:	220c      	movs	r2, #12
 80007d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d6:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007dc:	4b09      	ldr	r3, [pc, #36]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007e2:	4b08      	ldr	r3, [pc, #32]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e8:	4b06      	ldr	r3, [pc, #24]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007ee:	4b05      	ldr	r3, [pc, #20]	; (8000804 <MX_USART1_UART_Init+0x58>)
 80007f0:	0018      	movs	r0, r3
 80007f2:	f001 ff43 	bl	800267c <HAL_UART_Init>
 80007f6:	1e03      	subs	r3, r0, #0
 80007f8:	d001      	beq.n	80007fe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80007fa:	f7ff ff42 	bl	8000682 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000118 	.word	0x20000118
 8000808:	40013800 	.word	0x40013800

0800080c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800080c:	b590      	push	{r4, r7, lr}
 800080e:	b08b      	sub	sp, #44	; 0x2c
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000814:	2414      	movs	r4, #20
 8000816:	193b      	adds	r3, r7, r4
 8000818:	0018      	movs	r0, r3
 800081a:	2314      	movs	r3, #20
 800081c:	001a      	movs	r2, r3
 800081e:	2100      	movs	r1, #0
 8000820:	f002 fbb4 	bl	8002f8c <memset>
  if(uartHandle->Instance==USART1)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a1d      	ldr	r2, [pc, #116]	; (80008a0 <HAL_UART_MspInit+0x94>)
 800082a:	4293      	cmp	r3, r2
 800082c:	d133      	bne.n	8000896 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800082e:	4b1d      	ldr	r3, [pc, #116]	; (80008a4 <HAL_UART_MspInit+0x98>)
 8000830:	699a      	ldr	r2, [r3, #24]
 8000832:	4b1c      	ldr	r3, [pc, #112]	; (80008a4 <HAL_UART_MspInit+0x98>)
 8000834:	2180      	movs	r1, #128	; 0x80
 8000836:	01c9      	lsls	r1, r1, #7
 8000838:	430a      	orrs	r2, r1
 800083a:	619a      	str	r2, [r3, #24]
 800083c:	4b19      	ldr	r3, [pc, #100]	; (80008a4 <HAL_UART_MspInit+0x98>)
 800083e:	699a      	ldr	r2, [r3, #24]
 8000840:	2380      	movs	r3, #128	; 0x80
 8000842:	01db      	lsls	r3, r3, #7
 8000844:	4013      	ands	r3, r2
 8000846:	613b      	str	r3, [r7, #16]
 8000848:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084a:	4b16      	ldr	r3, [pc, #88]	; (80008a4 <HAL_UART_MspInit+0x98>)
 800084c:	695a      	ldr	r2, [r3, #20]
 800084e:	4b15      	ldr	r3, [pc, #84]	; (80008a4 <HAL_UART_MspInit+0x98>)
 8000850:	2180      	movs	r1, #128	; 0x80
 8000852:	0289      	lsls	r1, r1, #10
 8000854:	430a      	orrs	r2, r1
 8000856:	615a      	str	r2, [r3, #20]
 8000858:	4b12      	ldr	r3, [pc, #72]	; (80008a4 <HAL_UART_MspInit+0x98>)
 800085a:	695a      	ldr	r2, [r3, #20]
 800085c:	2380      	movs	r3, #128	; 0x80
 800085e:	029b      	lsls	r3, r3, #10
 8000860:	4013      	ands	r3, r2
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000866:	193b      	adds	r3, r7, r4
 8000868:	22c0      	movs	r2, #192	; 0xc0
 800086a:	00d2      	lsls	r2, r2, #3
 800086c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	0021      	movs	r1, r4
 8000870:	187b      	adds	r3, r7, r1
 8000872:	2202      	movs	r2, #2
 8000874:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	187b      	adds	r3, r7, r1
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800087c:	187b      	adds	r3, r7, r1
 800087e:	2203      	movs	r2, #3
 8000880:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000882:	187b      	adds	r3, r7, r1
 8000884:	2201      	movs	r2, #1
 8000886:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000888:	187a      	adds	r2, r7, r1
 800088a:	2390      	movs	r3, #144	; 0x90
 800088c:	05db      	lsls	r3, r3, #23
 800088e:	0011      	movs	r1, r2
 8000890:	0018      	movs	r0, r3
 8000892:	f001 f81f 	bl	80018d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	46bd      	mov	sp, r7
 800089a:	b00b      	add	sp, #44	; 0x2c
 800089c:	bd90      	pop	{r4, r7, pc}
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	40013800 	.word	0x40013800
 80008a4:	40021000 	.word	0x40021000

080008a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008a8:	480d      	ldr	r0, [pc, #52]	; (80008e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80008ac:	f7ff ff78 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008b0:	480c      	ldr	r0, [pc, #48]	; (80008e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80008b2:	490d      	ldr	r1, [pc, #52]	; (80008e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008b4:	4a0d      	ldr	r2, [pc, #52]	; (80008ec <LoopForever+0xe>)
  movs r3, #0
 80008b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008b8:	e002      	b.n	80008c0 <LoopCopyDataInit>

080008ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008be:	3304      	adds	r3, #4

080008c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008c4:	d3f9      	bcc.n	80008ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008c6:	4a0a      	ldr	r2, [pc, #40]	; (80008f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008c8:	4c0a      	ldr	r4, [pc, #40]	; (80008f4 <LoopForever+0x16>)
  movs r3, #0
 80008ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008cc:	e001      	b.n	80008d2 <LoopFillZerobss>

080008ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008d0:	3204      	adds	r2, #4

080008d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008d4:	d3fb      	bcc.n	80008ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008d6:	f002 fb35 	bl	8002f44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008da:	f7ff fe3f 	bl	800055c <main>

080008de <LoopForever>:

LoopForever:
    b LoopForever
 80008de:	e7fe      	b.n	80008de <LoopForever>
  ldr   r0, =_estack
 80008e0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80008e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008e8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80008ec:	08003934 	.word	0x08003934
  ldr r2, =_sbss
 80008f0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80008f4:	200001b4 	.word	0x200001b4

080008f8 <DMA1_Channel2_3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008f8:	e7fe      	b.n	80008f8 <DMA1_Channel2_3_IRQHandler>
	...

080008fc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000900:	4b07      	ldr	r3, [pc, #28]	; (8000920 <HAL_Init+0x24>)
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <HAL_Init+0x24>)
 8000906:	2110      	movs	r1, #16
 8000908:	430a      	orrs	r2, r1
 800090a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800090c:	2003      	movs	r0, #3
 800090e:	f000 f809 	bl	8000924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000912:	f7ff febb 	bl	800068c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000916:	2300      	movs	r3, #0
}
 8000918:	0018      	movs	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	40022000 	.word	0x40022000

08000924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000924:	b590      	push	{r4, r7, lr}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800092c:	4b14      	ldr	r3, [pc, #80]	; (8000980 <HAL_InitTick+0x5c>)
 800092e:	681c      	ldr	r4, [r3, #0]
 8000930:	4b14      	ldr	r3, [pc, #80]	; (8000984 <HAL_InitTick+0x60>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	0019      	movs	r1, r3
 8000936:	23fa      	movs	r3, #250	; 0xfa
 8000938:	0098      	lsls	r0, r3, #2
 800093a:	f7ff fbf7 	bl	800012c <__udivsi3>
 800093e:	0003      	movs	r3, r0
 8000940:	0019      	movs	r1, r3
 8000942:	0020      	movs	r0, r4
 8000944:	f7ff fbf2 	bl	800012c <__udivsi3>
 8000948:	0003      	movs	r3, r0
 800094a:	0018      	movs	r0, r3
 800094c:	f000 fe1d 	bl	800158a <HAL_SYSTICK_Config>
 8000950:	1e03      	subs	r3, r0, #0
 8000952:	d001      	beq.n	8000958 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000954:	2301      	movs	r3, #1
 8000956:	e00f      	b.n	8000978 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2b03      	cmp	r3, #3
 800095c:	d80b      	bhi.n	8000976 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800095e:	6879      	ldr	r1, [r7, #4]
 8000960:	2301      	movs	r3, #1
 8000962:	425b      	negs	r3, r3
 8000964:	2200      	movs	r2, #0
 8000966:	0018      	movs	r0, r3
 8000968:	f000 fdea 	bl	8001540 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800096c:	4b06      	ldr	r3, [pc, #24]	; (8000988 <HAL_InitTick+0x64>)
 800096e:	687a      	ldr	r2, [r7, #4]
 8000970:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000972:	2300      	movs	r3, #0
 8000974:	e000      	b.n	8000978 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000976:	2301      	movs	r3, #1
}
 8000978:	0018      	movs	r0, r3
 800097a:	46bd      	mov	sp, r7
 800097c:	b003      	add	sp, #12
 800097e:	bd90      	pop	{r4, r7, pc}
 8000980:	20000000 	.word	0x20000000
 8000984:	20000008 	.word	0x20000008
 8000988:	20000004 	.word	0x20000004

0800098c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <HAL_IncTick+0x1c>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	001a      	movs	r2, r3
 8000996:	4b05      	ldr	r3, [pc, #20]	; (80009ac <HAL_IncTick+0x20>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	18d2      	adds	r2, r2, r3
 800099c:	4b03      	ldr	r3, [pc, #12]	; (80009ac <HAL_IncTick+0x20>)
 800099e:	601a      	str	r2, [r3, #0]
}
 80009a0:	46c0      	nop			; (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	20000008 	.word	0x20000008
 80009ac:	200001a0 	.word	0x200001a0

080009b0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  return uwTick;
 80009b4:	4b02      	ldr	r3, [pc, #8]	; (80009c0 <HAL_GetTick+0x10>)
 80009b6:	681b      	ldr	r3, [r3, #0]
}
 80009b8:	0018      	movs	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	200001a0 	.word	0x200001a0

080009c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009cc:	f7ff fff0 	bl	80009b0 <HAL_GetTick>
 80009d0:	0003      	movs	r3, r0
 80009d2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	3301      	adds	r3, #1
 80009dc:	d005      	beq.n	80009ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009de:	4b0a      	ldr	r3, [pc, #40]	; (8000a08 <HAL_Delay+0x44>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	001a      	movs	r2, r3
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	189b      	adds	r3, r3, r2
 80009e8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	f7ff ffe0 	bl	80009b0 <HAL_GetTick>
 80009f0:	0002      	movs	r2, r0
 80009f2:	68bb      	ldr	r3, [r7, #8]
 80009f4:	1ad3      	subs	r3, r2, r3
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d8f7      	bhi.n	80009ec <HAL_Delay+0x28>
  {
  }
}
 80009fc:	46c0      	nop			; (mov r8, r8)
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b004      	add	sp, #16
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	20000008 	.word	0x20000008

08000a0c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a14:	230f      	movs	r3, #15
 8000a16:	18fb      	adds	r3, r7, r3
 8000a18:	2200      	movs	r2, #0
 8000a1a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d101      	bne.n	8000a2a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e125      	b.n	8000c76 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d10a      	bne.n	8000a48 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2200      	movs	r2, #0
 8000a36:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2234      	movs	r2, #52	; 0x34
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	0018      	movs	r0, r3
 8000a44:	f7ff fc5a 	bl	80002fc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a4c:	2210      	movs	r2, #16
 8000a4e:	4013      	ands	r3, r2
 8000a50:	d000      	beq.n	8000a54 <HAL_ADC_Init+0x48>
 8000a52:	e103      	b.n	8000c5c <HAL_ADC_Init+0x250>
 8000a54:	230f      	movs	r3, #15
 8000a56:	18fb      	adds	r3, r7, r3
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d000      	beq.n	8000a60 <HAL_ADC_Init+0x54>
 8000a5e:	e0fd      	b.n	8000c5c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	689b      	ldr	r3, [r3, #8]
 8000a66:	2204      	movs	r2, #4
 8000a68:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000a6a:	d000      	beq.n	8000a6e <HAL_ADC_Init+0x62>
 8000a6c:	e0f6      	b.n	8000c5c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a72:	4a83      	ldr	r2, [pc, #524]	; (8000c80 <HAL_ADC_Init+0x274>)
 8000a74:	4013      	ands	r3, r2
 8000a76:	2202      	movs	r2, #2
 8000a78:	431a      	orrs	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	2203      	movs	r2, #3
 8000a86:	4013      	ands	r3, r2
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d112      	bne.n	8000ab2 <HAL_ADC_Init+0xa6>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	2201      	movs	r2, #1
 8000a94:	4013      	ands	r3, r2
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d009      	beq.n	8000aae <HAL_ADC_Init+0xa2>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	68da      	ldr	r2, [r3, #12]
 8000aa0:	2380      	movs	r3, #128	; 0x80
 8000aa2:	021b      	lsls	r3, r3, #8
 8000aa4:	401a      	ands	r2, r3
 8000aa6:	2380      	movs	r3, #128	; 0x80
 8000aa8:	021b      	lsls	r3, r3, #8
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	d101      	bne.n	8000ab2 <HAL_ADC_Init+0xa6>
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e000      	b.n	8000ab4 <HAL_ADC_Init+0xa8>
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d116      	bne.n	8000ae6 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	68db      	ldr	r3, [r3, #12]
 8000abe:	2218      	movs	r2, #24
 8000ac0:	4393      	bics	r3, r2
 8000ac2:	0019      	movs	r1, r3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	689a      	ldr	r2, [r3, #8]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	430a      	orrs	r2, r1
 8000ace:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	691b      	ldr	r3, [r3, #16]
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	0899      	lsrs	r1, r3, #2
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	685a      	ldr	r2, [r3, #4]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	68da      	ldr	r2, [r3, #12]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4964      	ldr	r1, [pc, #400]	; (8000c84 <HAL_ADC_Init+0x278>)
 8000af2:	400a      	ands	r2, r1
 8000af4:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	7e1b      	ldrb	r3, [r3, #24]
 8000afa:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	7e5b      	ldrb	r3, [r3, #25]
 8000b00:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000b02:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	7e9b      	ldrb	r3, [r3, #26]
 8000b08:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000b0a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d002      	beq.n	8000b1a <HAL_ADC_Init+0x10e>
 8000b14:	2380      	movs	r3, #128	; 0x80
 8000b16:	015b      	lsls	r3, r3, #5
 8000b18:	e000      	b.n	8000b1c <HAL_ADC_Init+0x110>
 8000b1a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000b1c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000b22:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	691b      	ldr	r3, [r3, #16]
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	d101      	bne.n	8000b30 <HAL_ADC_Init+0x124>
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	e000      	b.n	8000b32 <HAL_ADC_Init+0x126>
 8000b30:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000b32:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2124      	movs	r1, #36	; 0x24
 8000b38:	5c5b      	ldrb	r3, [r3, r1]
 8000b3a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000b3c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000b3e:	68ba      	ldr	r2, [r7, #8]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	7edb      	ldrb	r3, [r3, #27]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d115      	bne.n	8000b78 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	7e9b      	ldrb	r3, [r3, #26]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d105      	bne.n	8000b60 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	2280      	movs	r2, #128	; 0x80
 8000b58:	0252      	lsls	r2, r2, #9
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	60bb      	str	r3, [r7, #8]
 8000b5e:	e00b      	b.n	8000b78 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b64:	2220      	movs	r2, #32
 8000b66:	431a      	orrs	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b70:	2201      	movs	r2, #1
 8000b72:	431a      	orrs	r2, r3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	69da      	ldr	r2, [r3, #28]
 8000b7c:	23c2      	movs	r3, #194	; 0xc2
 8000b7e:	33ff      	adds	r3, #255	; 0xff
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d007      	beq.n	8000b94 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	68ba      	ldr	r2, [r7, #8]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	68d9      	ldr	r1, [r3, #12]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	68ba      	ldr	r2, [r7, #8]
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ba8:	2380      	movs	r3, #128	; 0x80
 8000baa:	055b      	lsls	r3, r3, #21
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d01b      	beq.n	8000be8 <HAL_ADC_Init+0x1dc>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d017      	beq.n	8000be8 <HAL_ADC_Init+0x1dc>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bbc:	2b02      	cmp	r3, #2
 8000bbe:	d013      	beq.n	8000be8 <HAL_ADC_Init+0x1dc>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bc4:	2b03      	cmp	r3, #3
 8000bc6:	d00f      	beq.n	8000be8 <HAL_ADC_Init+0x1dc>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bcc:	2b04      	cmp	r3, #4
 8000bce:	d00b      	beq.n	8000be8 <HAL_ADC_Init+0x1dc>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bd4:	2b05      	cmp	r3, #5
 8000bd6:	d007      	beq.n	8000be8 <HAL_ADC_Init+0x1dc>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bdc:	2b06      	cmp	r3, #6
 8000bde:	d003      	beq.n	8000be8 <HAL_ADC_Init+0x1dc>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be4:	2b07      	cmp	r3, #7
 8000be6:	d112      	bne.n	8000c0e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	695a      	ldr	r2, [r3, #20]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2107      	movs	r1, #7
 8000bf4:	438a      	bics	r2, r1
 8000bf6:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	6959      	ldr	r1, [r3, #20]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c02:	2207      	movs	r2, #7
 8000c04:	401a      	ands	r2, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	430a      	orrs	r2, r1
 8000c0c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	4a1c      	ldr	r2, [pc, #112]	; (8000c88 <HAL_ADC_Init+0x27c>)
 8000c16:	4013      	ands	r3, r2
 8000c18:	68ba      	ldr	r2, [r7, #8]
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d10b      	bne.n	8000c36 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2200      	movs	r2, #0
 8000c22:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c28:	2203      	movs	r2, #3
 8000c2a:	4393      	bics	r3, r2
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	431a      	orrs	r2, r3
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000c34:	e01c      	b.n	8000c70 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c3a:	2212      	movs	r2, #18
 8000c3c:	4393      	bics	r3, r2
 8000c3e:	2210      	movs	r2, #16
 8000c40:	431a      	orrs	r2, r3
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	431a      	orrs	r2, r3
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000c52:	230f      	movs	r3, #15
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	2201      	movs	r2, #1
 8000c58:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000c5a:	e009      	b.n	8000c70 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c60:	2210      	movs	r2, #16
 8000c62:	431a      	orrs	r2, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000c68:	230f      	movs	r3, #15
 8000c6a:	18fb      	adds	r3, r7, r3
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000c70:	230f      	movs	r3, #15
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	781b      	ldrb	r3, [r3, #0]
}
 8000c76:	0018      	movs	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b004      	add	sp, #16
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	fffffefd 	.word	0xfffffefd
 8000c84:	fffe0219 	.word	0xfffe0219
 8000c88:	833fffe7 	.word	0x833fffe7

08000c8c <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000c8c:	b590      	push	{r4, r7, lr}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c94:	230f      	movs	r3, #15
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	2200      	movs	r2, #0
 8000c9a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	689b      	ldr	r3, [r3, #8]
 8000ca2:	2204      	movs	r2, #4
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	d156      	bne.n	8000d56 <HAL_ADC_Start_IT+0xca>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2234      	movs	r2, #52	; 0x34
 8000cac:	5c9b      	ldrb	r3, [r3, r2]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d101      	bne.n	8000cb6 <HAL_ADC_Start_IT+0x2a>
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	e056      	b.n	8000d64 <HAL_ADC_Start_IT+0xd8>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2234      	movs	r2, #52	; 0x34
 8000cba:	2101      	movs	r1, #1
 8000cbc:	5499      	strb	r1, [r3, r2]
     
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	7e5b      	ldrb	r3, [r3, #25]
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d007      	beq.n	8000cd6 <HAL_ADC_Start_IT+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000cc6:	230f      	movs	r3, #15
 8000cc8:	18fc      	adds	r4, r7, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f000 fa83 	bl	80011d8 <ADC_Enable>
 8000cd2:	0003      	movs	r3, r0
 8000cd4:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000cd6:	230f      	movs	r3, #15
 8000cd8:	18fb      	adds	r3, r7, r3
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d13e      	bne.n	8000d5e <HAL_ADC_Start_IT+0xd2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ce4:	4a21      	ldr	r2, [pc, #132]	; (8000d6c <HAL_ADC_Start_IT+0xe0>)
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	2280      	movs	r2, #128	; 0x80
 8000cea:	0052      	lsls	r2, r2, #1
 8000cec:	431a      	orrs	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2234      	movs	r2, #52	; 0x34
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	221c      	movs	r2, #28
 8000d06:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	695b      	ldr	r3, [r3, #20]
 8000d0c:	2b08      	cmp	r3, #8
 8000d0e:	d110      	bne.n	8000d32 <HAL_ADC_Start_IT+0xa6>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	685a      	ldr	r2, [r3, #4]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	2104      	movs	r1, #4
 8000d1c:	438a      	bics	r2, r1
 8000d1e:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS | ADC_IT_OVR));
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	685a      	ldr	r2, [r3, #4]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2118      	movs	r1, #24
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	605a      	str	r2, [r3, #4]
          break;
 8000d30:	e008      	b.n	8000d44 <HAL_ADC_Start_IT+0xb8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	685a      	ldr	r2, [r3, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	211c      	movs	r1, #28
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	605a      	str	r2, [r3, #4]
          break;
 8000d42:	46c0      	nop			; (mov r8, r8)
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	689a      	ldr	r2, [r3, #8]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2104      	movs	r1, #4
 8000d50:	430a      	orrs	r2, r1
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	e003      	b.n	8000d5e <HAL_ADC_Start_IT+0xd2>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000d56:	230f      	movs	r3, #15
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	2202      	movs	r2, #2
 8000d5c:	701a      	strb	r2, [r3, #0]
  }    
    
  /* Return function status */
  return tmp_hal_status;
 8000d5e:	230f      	movs	r3, #15
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	781b      	ldrb	r3, [r3, #0]
}
 8000d64:	0018      	movs	r0, r3
 8000d66:	46bd      	mov	sp, r7
 8000d68:	b005      	add	sp, #20
 8000d6a:	bd90      	pop	{r4, r7, pc}
 8000d6c:	fffff0fe 	.word	0xfffff0fe

08000d70 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000d70:	b590      	push	{r4, r7, lr}
 8000d72:	b087      	sub	sp, #28
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d7c:	2317      	movs	r3, #23
 8000d7e:	18fb      	adds	r3, r7, r3
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	2204      	movs	r2, #4
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	d15e      	bne.n	8000e4e <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	2234      	movs	r2, #52	; 0x34
 8000d94:	5c9b      	ldrb	r3, [r3, r2]
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d101      	bne.n	8000d9e <HAL_ADC_Start_DMA+0x2e>
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	e05e      	b.n	8000e5c <HAL_ADC_Start_DMA+0xec>
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	2234      	movs	r2, #52	; 0x34
 8000da2:	2101      	movs	r1, #1
 8000da4:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	7e5b      	ldrb	r3, [r3, #25]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d007      	beq.n	8000dbe <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000dae:	2317      	movs	r3, #23
 8000db0:	18fc      	adds	r4, r7, r3
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	0018      	movs	r0, r3
 8000db6:	f000 fa0f 	bl	80011d8 <ADC_Enable>
 8000dba:	0003      	movs	r3, r0
 8000dbc:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000dbe:	2317      	movs	r3, #23
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d146      	bne.n	8000e56 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dcc:	4a25      	ldr	r2, [pc, #148]	; (8000e64 <HAL_ADC_Start_DMA+0xf4>)
 8000dce:	4013      	ands	r3, r2
 8000dd0:	2280      	movs	r2, #128	; 0x80
 8000dd2:	0052      	lsls	r2, r2, #1
 8000dd4:	431a      	orrs	r2, r3
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	2234      	movs	r2, #52	; 0x34
 8000de4:	2100      	movs	r1, #0
 8000de6:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dec:	4a1e      	ldr	r2, [pc, #120]	; (8000e68 <HAL_ADC_Start_DMA+0xf8>)
 8000dee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df4:	4a1d      	ldr	r2, [pc, #116]	; (8000e6c <HAL_ADC_Start_DMA+0xfc>)
 8000df6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfc:	4a1c      	ldr	r2, [pc, #112]	; (8000e70 <HAL_ADC_Start_DMA+0x100>)
 8000dfe:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	221c      	movs	r2, #28
 8000e06:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	685a      	ldr	r2, [r3, #4]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2110      	movs	r1, #16
 8000e14:	430a      	orrs	r2, r1
 8000e16:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	68da      	ldr	r2, [r3, #12]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	2101      	movs	r1, #1
 8000e24:	430a      	orrs	r2, r1
 8000e26:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	3340      	adds	r3, #64	; 0x40
 8000e32:	0019      	movs	r1, r3
 8000e34:	68ba      	ldr	r2, [r7, #8]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f000 fbfc 	bl	8001634 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	689a      	ldr	r2, [r3, #8]
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2104      	movs	r1, #4
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	e003      	b.n	8000e56 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000e4e:	2317      	movs	r3, #23
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	2202      	movs	r2, #2
 8000e54:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000e56:	2317      	movs	r3, #23
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	781b      	ldrb	r3, [r3, #0]
}
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	b007      	add	sp, #28
 8000e62:	bd90      	pop	{r4, r7, pc}
 8000e64:	fffff0fe 	.word	0xfffff0fe
 8000e68:	080012e1 	.word	0x080012e1
 8000e6c:	08001395 	.word	0x08001395
 8000e70:	080013b3 	.word	0x080013b3

08000e74 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_ier = hadc->Instance->IER;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	2204      	movs	r2, #4
 8000e90:	4013      	ands	r3, r2
 8000e92:	d003      	beq.n	8000e9c <HAL_ADC_IRQHandler+0x28>
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	2204      	movs	r2, #4
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d107      	bne.n	8000eac <HAL_ADC_IRQHandler+0x38>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	2208      	movs	r2, #8
 8000ea0:	4013      	ands	r3, r2
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000ea2:	d049      	beq.n	8000f38 <HAL_ADC_IRQHandler+0xc4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	2208      	movs	r2, #8
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	d045      	beq.n	8000f38 <HAL_ADC_IRQHandler+0xc4>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eb0:	2210      	movs	r2, #16
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	d106      	bne.n	8000ec4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eba:	2280      	movs	r2, #128	; 0x80
 8000ebc:	0092      	lsls	r2, r2, #2
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	68da      	ldr	r2, [r3, #12]
 8000eca:	23c0      	movs	r3, #192	; 0xc0
 8000ecc:	011b      	lsls	r3, r3, #4
 8000ece:	4013      	ands	r3, r2
 8000ed0:	d12a      	bne.n	8000f28 <HAL_ADC_IRQHandler+0xb4>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d126      	bne.n	8000f28 <HAL_ADC_IRQHandler+0xb4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2208      	movs	r2, #8
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d022      	beq.n	8000f28 <HAL_ADC_IRQHandler+0xb4>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	689b      	ldr	r3, [r3, #8]
 8000ee8:	2204      	movs	r2, #4
 8000eea:	4013      	ands	r3, r2
 8000eec:	d110      	bne.n	8000f10 <HAL_ADC_IRQHandler+0x9c>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	685a      	ldr	r2, [r3, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	210c      	movs	r1, #12
 8000efa:	438a      	bics	r2, r1
 8000efc:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f02:	4a2d      	ldr	r2, [pc, #180]	; (8000fb8 <HAL_ADC_IRQHandler+0x144>)
 8000f04:	4013      	ands	r3, r2
 8000f06:	2201      	movs	r2, #1
 8000f08:	431a      	orrs	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	639a      	str	r2, [r3, #56]	; 0x38
 8000f0e:	e00b      	b.n	8000f28 <HAL_ADC_IRQHandler+0xb4>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f14:	2220      	movs	r2, #32
 8000f16:	431a      	orrs	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f20:	2201      	movs	r2, #1
 8000f22:	431a      	orrs	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f7ff fad6 	bl	80004dc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	220c      	movs	r2, #12
 8000f36:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(((tmp_isr & ADC_FLAG_AWD) == ADC_FLAG_AWD) && ((tmp_ier & ADC_IT_AWD) == ADC_IT_AWD))
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	2280      	movs	r2, #128	; 0x80
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	d012      	beq.n	8000f66 <HAL_ADC_IRQHandler+0xf2>
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	2280      	movs	r2, #128	; 0x80
 8000f44:	4013      	ands	r3, r2
 8000f46:	d00e      	beq.n	8000f66 <HAL_ADC_IRQHandler+0xf2>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f4c:	2280      	movs	r2, #128	; 0x80
 8000f4e:	0252      	lsls	r2, r2, #9
 8000f50:	431a      	orrs	r2, r3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f000 f837 	bl	8000fcc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2280      	movs	r2, #128	; 0x80
 8000f64:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	2210      	movs	r2, #16
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d020      	beq.n	8000fb0 <HAL_ADC_IRQHandler+0x13c>
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	2210      	movs	r2, #16
 8000f72:	4013      	ands	r3, r2
 8000f74:	d01c      	beq.n	8000fb0 <HAL_ADC_IRQHandler+0x13c>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d006      	beq.n	8000f8c <HAL_ADC_IRQHandler+0x118>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	68db      	ldr	r3, [r3, #12]
 8000f84:	2201      	movs	r2, #1
 8000f86:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d10d      	bne.n	8000fa8 <HAL_ADC_IRQHandler+0x134>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f90:	2202      	movs	r2, #2
 8000f92:	431a      	orrs	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2210      	movs	r2, #16
 8000f9e:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	f000 f81a 	bl	8000fdc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2210      	movs	r2, #16
 8000fae:	601a      	str	r2, [r3, #0]
  }

}
 8000fb0:	46c0      	nop			; (mov r8, r8)
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	b004      	add	sp, #16
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	fffffefe 	.word	0xfffffefe

08000fbc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	b002      	add	sp, #8
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8000fd4:	46c0      	nop			; (mov r8, r8)
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	b002      	add	sp, #8
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000fe4:	46c0      	nop			; (mov r8, r8)
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	b002      	add	sp, #8
 8000fea:	bd80      	pop	{r7, pc}

08000fec <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ff6:	230f      	movs	r3, #15
 8000ff8:	18fb      	adds	r3, r7, r3
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	055b      	lsls	r3, r3, #21
 800100a:	429a      	cmp	r2, r3
 800100c:	d011      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001012:	2b01      	cmp	r3, #1
 8001014:	d00d      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101a:	2b02      	cmp	r3, #2
 800101c:	d009      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001022:	2b03      	cmp	r3, #3
 8001024:	d005      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800102a:	2b04      	cmp	r3, #4
 800102c:	d001      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2234      	movs	r2, #52	; 0x34
 8001036:	5c9b      	ldrb	r3, [r3, r2]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d101      	bne.n	8001040 <HAL_ADC_ConfigChannel+0x54>
 800103c:	2302      	movs	r3, #2
 800103e:	e0bb      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x1cc>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2234      	movs	r2, #52	; 0x34
 8001044:	2101      	movs	r1, #1
 8001046:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	2204      	movs	r2, #4
 8001050:	4013      	ands	r3, r2
 8001052:	d000      	beq.n	8001056 <HAL_ADC_ConfigChannel+0x6a>
 8001054:	e09f      	b.n	8001196 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	4a59      	ldr	r2, [pc, #356]	; (80011c0 <HAL_ADC_ConfigChannel+0x1d4>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d100      	bne.n	8001062 <HAL_ADC_ConfigChannel+0x76>
 8001060:	e077      	b.n	8001152 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2201      	movs	r2, #1
 800106e:	409a      	lsls	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	430a      	orrs	r2, r1
 8001076:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	055b      	lsls	r3, r3, #21
 8001080:	429a      	cmp	r2, r3
 8001082:	d037      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001088:	2b01      	cmp	r3, #1
 800108a:	d033      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001090:	2b02      	cmp	r3, #2
 8001092:	d02f      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001098:	2b03      	cmp	r3, #3
 800109a:	d02b      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010a0:	2b04      	cmp	r3, #4
 80010a2:	d027      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010a8:	2b05      	cmp	r3, #5
 80010aa:	d023      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b0:	2b06      	cmp	r3, #6
 80010b2:	d01f      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b8:	2b07      	cmp	r3, #7
 80010ba:	d01b      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	2107      	movs	r1, #7
 80010c8:	400b      	ands	r3, r1
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d012      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	695a      	ldr	r2, [r3, #20]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2107      	movs	r1, #7
 80010da:	438a      	bics	r2, r1
 80010dc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	6959      	ldr	r1, [r3, #20]
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	2207      	movs	r2, #7
 80010ea:	401a      	ands	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	430a      	orrs	r2, r1
 80010f2:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b10      	cmp	r3, #16
 80010fa:	d003      	beq.n	8001104 <HAL_ADC_ConfigChannel+0x118>
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b11      	cmp	r3, #17
 8001102:	d152      	bne.n	80011aa <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001104:	4b2f      	ldr	r3, [pc, #188]	; (80011c4 <HAL_ADC_ConfigChannel+0x1d8>)
 8001106:	6819      	ldr	r1, [r3, #0]
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b10      	cmp	r3, #16
 800110e:	d102      	bne.n	8001116 <HAL_ADC_ConfigChannel+0x12a>
 8001110:	2380      	movs	r3, #128	; 0x80
 8001112:	041b      	lsls	r3, r3, #16
 8001114:	e001      	b.n	800111a <HAL_ADC_ConfigChannel+0x12e>
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	03db      	lsls	r3, r3, #15
 800111a:	4a2a      	ldr	r2, [pc, #168]	; (80011c4 <HAL_ADC_ConfigChannel+0x1d8>)
 800111c:	430b      	orrs	r3, r1
 800111e:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b10      	cmp	r3, #16
 8001126:	d140      	bne.n	80011aa <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001128:	4b27      	ldr	r3, [pc, #156]	; (80011c8 <HAL_ADC_ConfigChannel+0x1dc>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4927      	ldr	r1, [pc, #156]	; (80011cc <HAL_ADC_ConfigChannel+0x1e0>)
 800112e:	0018      	movs	r0, r3
 8001130:	f7fe fffc 	bl	800012c <__udivsi3>
 8001134:	0003      	movs	r3, r0
 8001136:	001a      	movs	r2, r3
 8001138:	0013      	movs	r3, r2
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	189b      	adds	r3, r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001142:	e002      	b.n	800114a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	3b01      	subs	r3, #1
 8001148:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1f9      	bne.n	8001144 <HAL_ADC_ConfigChannel+0x158>
 8001150:	e02b      	b.n	80011aa <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2101      	movs	r1, #1
 800115e:	4099      	lsls	r1, r3
 8001160:	000b      	movs	r3, r1
 8001162:	43d9      	mvns	r1, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	400a      	ands	r2, r1
 800116a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2b10      	cmp	r3, #16
 8001172:	d003      	beq.n	800117c <HAL_ADC_ConfigChannel+0x190>
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b11      	cmp	r3, #17
 800117a:	d116      	bne.n	80011aa <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800117c:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <HAL_ADC_ConfigChannel+0x1d8>)
 800117e:	6819      	ldr	r1, [r3, #0]
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b10      	cmp	r3, #16
 8001186:	d101      	bne.n	800118c <HAL_ADC_ConfigChannel+0x1a0>
 8001188:	4a11      	ldr	r2, [pc, #68]	; (80011d0 <HAL_ADC_ConfigChannel+0x1e4>)
 800118a:	e000      	b.n	800118e <HAL_ADC_ConfigChannel+0x1a2>
 800118c:	4a11      	ldr	r2, [pc, #68]	; (80011d4 <HAL_ADC_ConfigChannel+0x1e8>)
 800118e:	4b0d      	ldr	r3, [pc, #52]	; (80011c4 <HAL_ADC_ConfigChannel+0x1d8>)
 8001190:	400a      	ands	r2, r1
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	e009      	b.n	80011aa <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800119a:	2220      	movs	r2, #32
 800119c:	431a      	orrs	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80011a2:	230f      	movs	r3, #15
 80011a4:	18fb      	adds	r3, r7, r3
 80011a6:	2201      	movs	r2, #1
 80011a8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2234      	movs	r2, #52	; 0x34
 80011ae:	2100      	movs	r1, #0
 80011b0:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80011b2:	230f      	movs	r3, #15
 80011b4:	18fb      	adds	r3, r7, r3
 80011b6:	781b      	ldrb	r3, [r3, #0]
}
 80011b8:	0018      	movs	r0, r3
 80011ba:	46bd      	mov	sp, r7
 80011bc:	b004      	add	sp, #16
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	00001001 	.word	0x00001001
 80011c4:	40012708 	.word	0x40012708
 80011c8:	20000000 	.word	0x20000000
 80011cc:	000f4240 	.word	0x000f4240
 80011d0:	ff7fffff 	.word	0xff7fffff
 80011d4:	ffbfffff 	.word	0xffbfffff

080011d8 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	2203      	movs	r2, #3
 80011f0:	4013      	ands	r3, r2
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d112      	bne.n	800121c <ADC_Enable+0x44>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2201      	movs	r2, #1
 80011fe:	4013      	ands	r3, r2
 8001200:	2b01      	cmp	r3, #1
 8001202:	d009      	beq.n	8001218 <ADC_Enable+0x40>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	68da      	ldr	r2, [r3, #12]
 800120a:	2380      	movs	r3, #128	; 0x80
 800120c:	021b      	lsls	r3, r3, #8
 800120e:	401a      	ands	r2, r3
 8001210:	2380      	movs	r3, #128	; 0x80
 8001212:	021b      	lsls	r3, r3, #8
 8001214:	429a      	cmp	r2, r3
 8001216:	d101      	bne.n	800121c <ADC_Enable+0x44>
 8001218:	2301      	movs	r3, #1
 800121a:	e000      	b.n	800121e <ADC_Enable+0x46>
 800121c:	2300      	movs	r3, #0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d152      	bne.n	80012c8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	4a2a      	ldr	r2, [pc, #168]	; (80012d4 <ADC_Enable+0xfc>)
 800122a:	4013      	ands	r3, r2
 800122c:	d00d      	beq.n	800124a <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001232:	2210      	movs	r2, #16
 8001234:	431a      	orrs	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800123e:	2201      	movs	r2, #1
 8001240:	431a      	orrs	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e03f      	b.n	80012ca <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	689a      	ldr	r2, [r3, #8]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2101      	movs	r1, #1
 8001256:	430a      	orrs	r2, r1
 8001258:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800125a:	4b1f      	ldr	r3, [pc, #124]	; (80012d8 <ADC_Enable+0x100>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	491f      	ldr	r1, [pc, #124]	; (80012dc <ADC_Enable+0x104>)
 8001260:	0018      	movs	r0, r3
 8001262:	f7fe ff63 	bl	800012c <__udivsi3>
 8001266:	0003      	movs	r3, r0
 8001268:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800126a:	e002      	b.n	8001272 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	3b01      	subs	r3, #1
 8001270:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1f9      	bne.n	800126c <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001278:	f7ff fb9a 	bl	80009b0 <HAL_GetTick>
 800127c:	0003      	movs	r3, r0
 800127e:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001280:	e01b      	b.n	80012ba <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001282:	f7ff fb95 	bl	80009b0 <HAL_GetTick>
 8001286:	0002      	movs	r2, r0
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b02      	cmp	r3, #2
 800128e:	d914      	bls.n	80012ba <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2201      	movs	r2, #1
 8001298:	4013      	ands	r3, r2
 800129a:	2b01      	cmp	r3, #1
 800129c:	d00d      	beq.n	80012ba <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012a2:	2210      	movs	r2, #16
 80012a4:	431a      	orrs	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012ae:	2201      	movs	r2, #1
 80012b0:	431a      	orrs	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e007      	b.n	80012ca <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2201      	movs	r2, #1
 80012c2:	4013      	ands	r3, r2
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d1dc      	bne.n	8001282 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	0018      	movs	r0, r3
 80012cc:	46bd      	mov	sp, r7
 80012ce:	b004      	add	sp, #16
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	80000017 	.word	0x80000017
 80012d8:	20000000 	.word	0x20000000
 80012dc:	000f4240 	.word	0x000f4240

080012e0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ec:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012f2:	2250      	movs	r2, #80	; 0x50
 80012f4:	4013      	ands	r3, r2
 80012f6:	d140      	bne.n	800137a <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012fc:	2280      	movs	r2, #128	; 0x80
 80012fe:	0092      	lsls	r2, r2, #2
 8001300:	431a      	orrs	r2, r3
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68da      	ldr	r2, [r3, #12]
 800130c:	23c0      	movs	r3, #192	; 0xc0
 800130e:	011b      	lsls	r3, r3, #4
 8001310:	4013      	ands	r3, r2
 8001312:	d12d      	bne.n	8001370 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001318:	2b00      	cmp	r3, #0
 800131a:	d129      	bne.n	8001370 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2208      	movs	r2, #8
 8001324:	4013      	ands	r3, r2
 8001326:	2b08      	cmp	r3, #8
 8001328:	d122      	bne.n	8001370 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2204      	movs	r2, #4
 8001332:	4013      	ands	r3, r2
 8001334:	d110      	bne.n	8001358 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	685a      	ldr	r2, [r3, #4]
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	210c      	movs	r1, #12
 8001342:	438a      	bics	r2, r1
 8001344:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800134a:	4a11      	ldr	r2, [pc, #68]	; (8001390 <ADC_DMAConvCplt+0xb0>)
 800134c:	4013      	ands	r3, r2
 800134e:	2201      	movs	r2, #1
 8001350:	431a      	orrs	r2, r3
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	639a      	str	r2, [r3, #56]	; 0x38
 8001356:	e00b      	b.n	8001370 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800135c:	2220      	movs	r2, #32
 800135e:	431a      	orrs	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001368:	2201      	movs	r2, #1
 800136a:	431a      	orrs	r2, r3
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	0018      	movs	r0, r3
 8001374:	f7ff f8b2 	bl	80004dc <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001378:	e005      	b.n	8001386 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	0010      	movs	r0, r2
 8001384:	4798      	blx	r3
}
 8001386:	46c0      	nop			; (mov r8, r8)
 8001388:	46bd      	mov	sp, r7
 800138a:	b004      	add	sp, #16
 800138c:	bd80      	pop	{r7, pc}
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	fffffefe 	.word	0xfffffefe

08001394 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	0018      	movs	r0, r3
 80013a6:	f7ff fe09 	bl	8000fbc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80013aa:	46c0      	nop			; (mov r8, r8)
 80013ac:	46bd      	mov	sp, r7
 80013ae:	b004      	add	sp, #16
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b084      	sub	sp, #16
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013be:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013c4:	2240      	movs	r2, #64	; 0x40
 80013c6:	431a      	orrs	r2, r3
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013d0:	2204      	movs	r2, #4
 80013d2:	431a      	orrs	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	0018      	movs	r0, r3
 80013dc:	f7ff fdfe 	bl	8000fdc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80013e0:	46c0      	nop			; (mov r8, r8)
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b004      	add	sp, #16
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	0002      	movs	r2, r0
 80013f0:	1dfb      	adds	r3, r7, #7
 80013f2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013f4:	1dfb      	adds	r3, r7, #7
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b7f      	cmp	r3, #127	; 0x7f
 80013fa:	d809      	bhi.n	8001410 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013fc:	1dfb      	adds	r3, r7, #7
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	001a      	movs	r2, r3
 8001402:	231f      	movs	r3, #31
 8001404:	401a      	ands	r2, r3
 8001406:	4b04      	ldr	r3, [pc, #16]	; (8001418 <__NVIC_EnableIRQ+0x30>)
 8001408:	2101      	movs	r1, #1
 800140a:	4091      	lsls	r1, r2
 800140c:	000a      	movs	r2, r1
 800140e:	601a      	str	r2, [r3, #0]
  }
}
 8001410:	46c0      	nop			; (mov r8, r8)
 8001412:	46bd      	mov	sp, r7
 8001414:	b002      	add	sp, #8
 8001416:	bd80      	pop	{r7, pc}
 8001418:	e000e100 	.word	0xe000e100

0800141c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800141c:	b590      	push	{r4, r7, lr}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	0002      	movs	r2, r0
 8001424:	6039      	str	r1, [r7, #0]
 8001426:	1dfb      	adds	r3, r7, #7
 8001428:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800142a:	1dfb      	adds	r3, r7, #7
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b7f      	cmp	r3, #127	; 0x7f
 8001430:	d828      	bhi.n	8001484 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001432:	4a2f      	ldr	r2, [pc, #188]	; (80014f0 <__NVIC_SetPriority+0xd4>)
 8001434:	1dfb      	adds	r3, r7, #7
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	b25b      	sxtb	r3, r3
 800143a:	089b      	lsrs	r3, r3, #2
 800143c:	33c0      	adds	r3, #192	; 0xc0
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	589b      	ldr	r3, [r3, r2]
 8001442:	1dfa      	adds	r2, r7, #7
 8001444:	7812      	ldrb	r2, [r2, #0]
 8001446:	0011      	movs	r1, r2
 8001448:	2203      	movs	r2, #3
 800144a:	400a      	ands	r2, r1
 800144c:	00d2      	lsls	r2, r2, #3
 800144e:	21ff      	movs	r1, #255	; 0xff
 8001450:	4091      	lsls	r1, r2
 8001452:	000a      	movs	r2, r1
 8001454:	43d2      	mvns	r2, r2
 8001456:	401a      	ands	r2, r3
 8001458:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	019b      	lsls	r3, r3, #6
 800145e:	22ff      	movs	r2, #255	; 0xff
 8001460:	401a      	ands	r2, r3
 8001462:	1dfb      	adds	r3, r7, #7
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	0018      	movs	r0, r3
 8001468:	2303      	movs	r3, #3
 800146a:	4003      	ands	r3, r0
 800146c:	00db      	lsls	r3, r3, #3
 800146e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001470:	481f      	ldr	r0, [pc, #124]	; (80014f0 <__NVIC_SetPriority+0xd4>)
 8001472:	1dfb      	adds	r3, r7, #7
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	b25b      	sxtb	r3, r3
 8001478:	089b      	lsrs	r3, r3, #2
 800147a:	430a      	orrs	r2, r1
 800147c:	33c0      	adds	r3, #192	; 0xc0
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001482:	e031      	b.n	80014e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001484:	4a1b      	ldr	r2, [pc, #108]	; (80014f4 <__NVIC_SetPriority+0xd8>)
 8001486:	1dfb      	adds	r3, r7, #7
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	0019      	movs	r1, r3
 800148c:	230f      	movs	r3, #15
 800148e:	400b      	ands	r3, r1
 8001490:	3b08      	subs	r3, #8
 8001492:	089b      	lsrs	r3, r3, #2
 8001494:	3306      	adds	r3, #6
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	18d3      	adds	r3, r2, r3
 800149a:	3304      	adds	r3, #4
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	1dfa      	adds	r2, r7, #7
 80014a0:	7812      	ldrb	r2, [r2, #0]
 80014a2:	0011      	movs	r1, r2
 80014a4:	2203      	movs	r2, #3
 80014a6:	400a      	ands	r2, r1
 80014a8:	00d2      	lsls	r2, r2, #3
 80014aa:	21ff      	movs	r1, #255	; 0xff
 80014ac:	4091      	lsls	r1, r2
 80014ae:	000a      	movs	r2, r1
 80014b0:	43d2      	mvns	r2, r2
 80014b2:	401a      	ands	r2, r3
 80014b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	019b      	lsls	r3, r3, #6
 80014ba:	22ff      	movs	r2, #255	; 0xff
 80014bc:	401a      	ands	r2, r3
 80014be:	1dfb      	adds	r3, r7, #7
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	0018      	movs	r0, r3
 80014c4:	2303      	movs	r3, #3
 80014c6:	4003      	ands	r3, r0
 80014c8:	00db      	lsls	r3, r3, #3
 80014ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014cc:	4809      	ldr	r0, [pc, #36]	; (80014f4 <__NVIC_SetPriority+0xd8>)
 80014ce:	1dfb      	adds	r3, r7, #7
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	001c      	movs	r4, r3
 80014d4:	230f      	movs	r3, #15
 80014d6:	4023      	ands	r3, r4
 80014d8:	3b08      	subs	r3, #8
 80014da:	089b      	lsrs	r3, r3, #2
 80014dc:	430a      	orrs	r2, r1
 80014de:	3306      	adds	r3, #6
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	18c3      	adds	r3, r0, r3
 80014e4:	3304      	adds	r3, #4
 80014e6:	601a      	str	r2, [r3, #0]
}
 80014e8:	46c0      	nop			; (mov r8, r8)
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b003      	add	sp, #12
 80014ee:	bd90      	pop	{r4, r7, pc}
 80014f0:	e000e100 	.word	0xe000e100
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	1e5a      	subs	r2, r3, #1
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	045b      	lsls	r3, r3, #17
 8001508:	429a      	cmp	r2, r3
 800150a:	d301      	bcc.n	8001510 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800150c:	2301      	movs	r3, #1
 800150e:	e010      	b.n	8001532 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001510:	4b0a      	ldr	r3, [pc, #40]	; (800153c <SysTick_Config+0x44>)
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	3a01      	subs	r2, #1
 8001516:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001518:	2301      	movs	r3, #1
 800151a:	425b      	negs	r3, r3
 800151c:	2103      	movs	r1, #3
 800151e:	0018      	movs	r0, r3
 8001520:	f7ff ff7c 	bl	800141c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <SysTick_Config+0x44>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800152a:	4b04      	ldr	r3, [pc, #16]	; (800153c <SysTick_Config+0x44>)
 800152c:	2207      	movs	r2, #7
 800152e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001530:	2300      	movs	r3, #0
}
 8001532:	0018      	movs	r0, r3
 8001534:	46bd      	mov	sp, r7
 8001536:	b002      	add	sp, #8
 8001538:	bd80      	pop	{r7, pc}
 800153a:	46c0      	nop			; (mov r8, r8)
 800153c:	e000e010 	.word	0xe000e010

08001540 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
 800154a:	210f      	movs	r1, #15
 800154c:	187b      	adds	r3, r7, r1
 800154e:	1c02      	adds	r2, r0, #0
 8001550:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001552:	68ba      	ldr	r2, [r7, #8]
 8001554:	187b      	adds	r3, r7, r1
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	b25b      	sxtb	r3, r3
 800155a:	0011      	movs	r1, r2
 800155c:	0018      	movs	r0, r3
 800155e:	f7ff ff5d 	bl	800141c <__NVIC_SetPriority>
}
 8001562:	46c0      	nop			; (mov r8, r8)
 8001564:	46bd      	mov	sp, r7
 8001566:	b004      	add	sp, #16
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b082      	sub	sp, #8
 800156e:	af00      	add	r7, sp, #0
 8001570:	0002      	movs	r2, r0
 8001572:	1dfb      	adds	r3, r7, #7
 8001574:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001576:	1dfb      	adds	r3, r7, #7
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	b25b      	sxtb	r3, r3
 800157c:	0018      	movs	r0, r3
 800157e:	f7ff ff33 	bl	80013e8 <__NVIC_EnableIRQ>
}
 8001582:	46c0      	nop			; (mov r8, r8)
 8001584:	46bd      	mov	sp, r7
 8001586:	b002      	add	sp, #8
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	0018      	movs	r0, r3
 8001596:	f7ff ffaf 	bl	80014f8 <SysTick_Config>
 800159a:	0003      	movs	r3, r0
}
 800159c:	0018      	movs	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	b002      	add	sp, #8
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e036      	b.n	8001628 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2221      	movs	r2, #33	; 0x21
 80015be:	2102      	movs	r1, #2
 80015c0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	4a18      	ldr	r2, [pc, #96]	; (8001630 <HAL_DMA_Init+0x8c>)
 80015ce:	4013      	ands	r3, r2
 80015d0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80015da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	69db      	ldr	r3, [r3, #28]
 80015f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	68fa      	ldr	r2, [r7, #12]
 8001606:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	0018      	movs	r0, r3
 800160c:	f000 f946 	bl	800189c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2221      	movs	r2, #33	; 0x21
 800161a:	2101      	movs	r1, #1
 800161c:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2220      	movs	r2, #32
 8001622:	2100      	movs	r1, #0
 8001624:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001626:	2300      	movs	r3, #0
}
 8001628:	0018      	movs	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	b004      	add	sp, #16
 800162e:	bd80      	pop	{r7, pc}
 8001630:	ffffc00f 	.word	0xffffc00f

08001634 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
 8001640:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001642:	2317      	movs	r3, #23
 8001644:	18fb      	adds	r3, r7, r3
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2220      	movs	r2, #32
 800164e:	5c9b      	ldrb	r3, [r3, r2]
 8001650:	2b01      	cmp	r3, #1
 8001652:	d101      	bne.n	8001658 <HAL_DMA_Start_IT+0x24>
 8001654:	2302      	movs	r3, #2
 8001656:	e04f      	b.n	80016f8 <HAL_DMA_Start_IT+0xc4>
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2220      	movs	r2, #32
 800165c:	2101      	movs	r1, #1
 800165e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2221      	movs	r2, #33	; 0x21
 8001664:	5c9b      	ldrb	r3, [r3, r2]
 8001666:	b2db      	uxtb	r3, r3
 8001668:	2b01      	cmp	r3, #1
 800166a:	d13a      	bne.n	80016e2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2221      	movs	r2, #33	; 0x21
 8001670:	2102      	movs	r1, #2
 8001672:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2200      	movs	r2, #0
 8001678:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2101      	movs	r1, #1
 8001686:	438a      	bics	r2, r1
 8001688:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	68b9      	ldr	r1, [r7, #8]
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	f000 f8d7 	bl	8001844 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800169a:	2b00      	cmp	r3, #0
 800169c:	d008      	beq.n	80016b0 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	210e      	movs	r1, #14
 80016aa:	430a      	orrs	r2, r1
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	e00f      	b.n	80016d0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	210a      	movs	r1, #10
 80016bc:	430a      	orrs	r2, r1
 80016be:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2104      	movs	r1, #4
 80016cc:	438a      	bics	r2, r1
 80016ce:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2101      	movs	r1, #1
 80016dc:	430a      	orrs	r2, r1
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	e007      	b.n	80016f2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2220      	movs	r2, #32
 80016e6:	2100      	movs	r1, #0
 80016e8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80016ea:	2317      	movs	r3, #23
 80016ec:	18fb      	adds	r3, r7, r3
 80016ee:	2202      	movs	r2, #2
 80016f0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80016f2:	2317      	movs	r3, #23
 80016f4:	18fb      	adds	r3, r7, r3
 80016f6:	781b      	ldrb	r3, [r3, #0]
}
 80016f8:	0018      	movs	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	b006      	add	sp, #24
 80016fe:	bd80      	pop	{r7, pc}

08001700 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171c:	2204      	movs	r2, #4
 800171e:	409a      	lsls	r2, r3
 8001720:	0013      	movs	r3, r2
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	4013      	ands	r3, r2
 8001726:	d024      	beq.n	8001772 <HAL_DMA_IRQHandler+0x72>
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	2204      	movs	r2, #4
 800172c:	4013      	ands	r3, r2
 800172e:	d020      	beq.n	8001772 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2220      	movs	r2, #32
 8001738:	4013      	ands	r3, r2
 800173a:	d107      	bne.n	800174c <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2104      	movs	r1, #4
 8001748:	438a      	bics	r2, r1
 800174a:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001754:	2104      	movs	r1, #4
 8001756:	4091      	lsls	r1, r2
 8001758:	000a      	movs	r2, r1
 800175a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001760:	2b00      	cmp	r3, #0
 8001762:	d100      	bne.n	8001766 <HAL_DMA_IRQHandler+0x66>
 8001764:	e06a      	b.n	800183c <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	0010      	movs	r0, r2
 800176e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001770:	e064      	b.n	800183c <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001776:	2202      	movs	r2, #2
 8001778:	409a      	lsls	r2, r3
 800177a:	0013      	movs	r3, r2
 800177c:	68fa      	ldr	r2, [r7, #12]
 800177e:	4013      	ands	r3, r2
 8001780:	d02b      	beq.n	80017da <HAL_DMA_IRQHandler+0xda>
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	2202      	movs	r2, #2
 8001786:	4013      	ands	r3, r2
 8001788:	d027      	beq.n	80017da <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2220      	movs	r2, #32
 8001792:	4013      	ands	r3, r2
 8001794:	d10b      	bne.n	80017ae <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	210a      	movs	r1, #10
 80017a2:	438a      	bics	r2, r1
 80017a4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2221      	movs	r2, #33	; 0x21
 80017aa:	2101      	movs	r1, #1
 80017ac:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b6:	2102      	movs	r1, #2
 80017b8:	4091      	lsls	r1, r2
 80017ba:	000a      	movs	r2, r1
 80017bc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2220      	movs	r2, #32
 80017c2:	2100      	movs	r1, #0
 80017c4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d036      	beq.n	800183c <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	0010      	movs	r0, r2
 80017d6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80017d8:	e030      	b.n	800183c <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	2208      	movs	r2, #8
 80017e0:	409a      	lsls	r2, r3
 80017e2:	0013      	movs	r3, r2
 80017e4:	68fa      	ldr	r2, [r7, #12]
 80017e6:	4013      	ands	r3, r2
 80017e8:	d028      	beq.n	800183c <HAL_DMA_IRQHandler+0x13c>
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	2208      	movs	r2, #8
 80017ee:	4013      	ands	r3, r2
 80017f0:	d024      	beq.n	800183c <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	210e      	movs	r1, #14
 80017fe:	438a      	bics	r2, r1
 8001800:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800180a:	2101      	movs	r1, #1
 800180c:	4091      	lsls	r1, r2
 800180e:	000a      	movs	r2, r1
 8001810:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2201      	movs	r2, #1
 8001816:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2221      	movs	r2, #33	; 0x21
 800181c:	2101      	movs	r1, #1
 800181e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2220      	movs	r2, #32
 8001824:	2100      	movs	r1, #0
 8001826:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	0010      	movs	r0, r2
 8001838:	4798      	blx	r3
    }
  }
}
 800183a:	e7ff      	b.n	800183c <HAL_DMA_IRQHandler+0x13c>
 800183c:	46c0      	nop			; (mov r8, r8)
 800183e:	46bd      	mov	sp, r7
 8001840:	b004      	add	sp, #16
 8001842:	bd80      	pop	{r7, pc}

08001844 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
 8001850:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800185a:	2101      	movs	r1, #1
 800185c:	4091      	lsls	r1, r2
 800185e:	000a      	movs	r2, r1
 8001860:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	2b10      	cmp	r3, #16
 8001870:	d108      	bne.n	8001884 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001882:	e007      	b.n	8001894 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	68ba      	ldr	r2, [r7, #8]
 800188a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	60da      	str	r2, [r3, #12]
}
 8001894:	46c0      	nop			; (mov r8, r8)
 8001896:	46bd      	mov	sp, r7
 8001898:	b004      	add	sp, #16
 800189a:	bd80      	pop	{r7, pc}

0800189c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a08      	ldr	r2, [pc, #32]	; (80018cc <DMA_CalcBaseAndBitshift+0x30>)
 80018aa:	4694      	mov	ip, r2
 80018ac:	4463      	add	r3, ip
 80018ae:	2114      	movs	r1, #20
 80018b0:	0018      	movs	r0, r3
 80018b2:	f7fe fc3b 	bl	800012c <__udivsi3>
 80018b6:	0003      	movs	r3, r0
 80018b8:	009a      	lsls	r2, r3, #2
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a03      	ldr	r2, [pc, #12]	; (80018d0 <DMA_CalcBaseAndBitshift+0x34>)
 80018c2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80018c4:	46c0      	nop			; (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b002      	add	sp, #8
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	bffdfff8 	.word	0xbffdfff8
 80018d0:	40020000 	.word	0x40020000

080018d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018e2:	e14f      	b.n	8001b84 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2101      	movs	r1, #1
 80018ea:	697a      	ldr	r2, [r7, #20]
 80018ec:	4091      	lsls	r1, r2
 80018ee:	000a      	movs	r2, r1
 80018f0:	4013      	ands	r3, r2
 80018f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d100      	bne.n	80018fc <HAL_GPIO_Init+0x28>
 80018fa:	e140      	b.n	8001b7e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	2203      	movs	r2, #3
 8001902:	4013      	ands	r3, r2
 8001904:	2b01      	cmp	r3, #1
 8001906:	d005      	beq.n	8001914 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2203      	movs	r2, #3
 800190e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001910:	2b02      	cmp	r3, #2
 8001912:	d130      	bne.n	8001976 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	2203      	movs	r2, #3
 8001920:	409a      	lsls	r2, r3
 8001922:	0013      	movs	r3, r2
 8001924:	43da      	mvns	r2, r3
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	4013      	ands	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	68da      	ldr	r2, [r3, #12]
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	409a      	lsls	r2, r3
 8001936:	0013      	movs	r3, r2
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	4313      	orrs	r3, r2
 800193c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800194a:	2201      	movs	r2, #1
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	409a      	lsls	r2, r3
 8001950:	0013      	movs	r3, r2
 8001952:	43da      	mvns	r2, r3
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	4013      	ands	r3, r2
 8001958:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	091b      	lsrs	r3, r3, #4
 8001960:	2201      	movs	r2, #1
 8001962:	401a      	ands	r2, r3
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	409a      	lsls	r2, r3
 8001968:	0013      	movs	r3, r2
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	4313      	orrs	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	2203      	movs	r2, #3
 800197c:	4013      	ands	r3, r2
 800197e:	2b03      	cmp	r3, #3
 8001980:	d017      	beq.n	80019b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	2203      	movs	r2, #3
 800198e:	409a      	lsls	r2, r3
 8001990:	0013      	movs	r3, r2
 8001992:	43da      	mvns	r2, r3
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	4013      	ands	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	689a      	ldr	r2, [r3, #8]
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	409a      	lsls	r2, r3
 80019a4:	0013      	movs	r3, r2
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2203      	movs	r2, #3
 80019b8:	4013      	ands	r3, r2
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d123      	bne.n	8001a06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	08da      	lsrs	r2, r3, #3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	3208      	adds	r2, #8
 80019c6:	0092      	lsls	r2, r2, #2
 80019c8:	58d3      	ldr	r3, [r2, r3]
 80019ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	2207      	movs	r2, #7
 80019d0:	4013      	ands	r3, r2
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	220f      	movs	r2, #15
 80019d6:	409a      	lsls	r2, r3
 80019d8:	0013      	movs	r3, r2
 80019da:	43da      	mvns	r2, r3
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	4013      	ands	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	691a      	ldr	r2, [r3, #16]
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	2107      	movs	r1, #7
 80019ea:	400b      	ands	r3, r1
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	409a      	lsls	r2, r3
 80019f0:	0013      	movs	r3, r2
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	08da      	lsrs	r2, r3, #3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3208      	adds	r2, #8
 8001a00:	0092      	lsls	r2, r2, #2
 8001a02:	6939      	ldr	r1, [r7, #16]
 8001a04:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	2203      	movs	r2, #3
 8001a12:	409a      	lsls	r2, r3
 8001a14:	0013      	movs	r3, r2
 8001a16:	43da      	mvns	r2, r3
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2203      	movs	r2, #3
 8001a24:	401a      	ands	r2, r3
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	409a      	lsls	r2, r3
 8001a2c:	0013      	movs	r3, r2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685a      	ldr	r2, [r3, #4]
 8001a3e:	23c0      	movs	r3, #192	; 0xc0
 8001a40:	029b      	lsls	r3, r3, #10
 8001a42:	4013      	ands	r3, r2
 8001a44:	d100      	bne.n	8001a48 <HAL_GPIO_Init+0x174>
 8001a46:	e09a      	b.n	8001b7e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a48:	4b54      	ldr	r3, [pc, #336]	; (8001b9c <HAL_GPIO_Init+0x2c8>)
 8001a4a:	699a      	ldr	r2, [r3, #24]
 8001a4c:	4b53      	ldr	r3, [pc, #332]	; (8001b9c <HAL_GPIO_Init+0x2c8>)
 8001a4e:	2101      	movs	r1, #1
 8001a50:	430a      	orrs	r2, r1
 8001a52:	619a      	str	r2, [r3, #24]
 8001a54:	4b51      	ldr	r3, [pc, #324]	; (8001b9c <HAL_GPIO_Init+0x2c8>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a60:	4a4f      	ldr	r2, [pc, #316]	; (8001ba0 <HAL_GPIO_Init+0x2cc>)
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	089b      	lsrs	r3, r3, #2
 8001a66:	3302      	adds	r3, #2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	589b      	ldr	r3, [r3, r2]
 8001a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	2203      	movs	r2, #3
 8001a72:	4013      	ands	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	220f      	movs	r2, #15
 8001a78:	409a      	lsls	r2, r3
 8001a7a:	0013      	movs	r3, r2
 8001a7c:	43da      	mvns	r2, r3
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	4013      	ands	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	2390      	movs	r3, #144	; 0x90
 8001a88:	05db      	lsls	r3, r3, #23
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d013      	beq.n	8001ab6 <HAL_GPIO_Init+0x1e2>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a44      	ldr	r2, [pc, #272]	; (8001ba4 <HAL_GPIO_Init+0x2d0>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d00d      	beq.n	8001ab2 <HAL_GPIO_Init+0x1de>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a43      	ldr	r2, [pc, #268]	; (8001ba8 <HAL_GPIO_Init+0x2d4>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d007      	beq.n	8001aae <HAL_GPIO_Init+0x1da>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a42      	ldr	r2, [pc, #264]	; (8001bac <HAL_GPIO_Init+0x2d8>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d101      	bne.n	8001aaa <HAL_GPIO_Init+0x1d6>
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e006      	b.n	8001ab8 <HAL_GPIO_Init+0x1e4>
 8001aaa:	2305      	movs	r3, #5
 8001aac:	e004      	b.n	8001ab8 <HAL_GPIO_Init+0x1e4>
 8001aae:	2302      	movs	r3, #2
 8001ab0:	e002      	b.n	8001ab8 <HAL_GPIO_Init+0x1e4>
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e000      	b.n	8001ab8 <HAL_GPIO_Init+0x1e4>
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	697a      	ldr	r2, [r7, #20]
 8001aba:	2103      	movs	r1, #3
 8001abc:	400a      	ands	r2, r1
 8001abe:	0092      	lsls	r2, r2, #2
 8001ac0:	4093      	lsls	r3, r2
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ac8:	4935      	ldr	r1, [pc, #212]	; (8001ba0 <HAL_GPIO_Init+0x2cc>)
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	089b      	lsrs	r3, r3, #2
 8001ace:	3302      	adds	r3, #2
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ad6:	4b36      	ldr	r3, [pc, #216]	; (8001bb0 <HAL_GPIO_Init+0x2dc>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	43da      	mvns	r2, r3
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	2380      	movs	r3, #128	; 0x80
 8001aec:	035b      	lsls	r3, r3, #13
 8001aee:	4013      	ands	r3, r2
 8001af0:	d003      	beq.n	8001afa <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001afa:	4b2d      	ldr	r3, [pc, #180]	; (8001bb0 <HAL_GPIO_Init+0x2dc>)
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001b00:	4b2b      	ldr	r3, [pc, #172]	; (8001bb0 <HAL_GPIO_Init+0x2dc>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	43da      	mvns	r2, r3
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	2380      	movs	r3, #128	; 0x80
 8001b16:	039b      	lsls	r3, r3, #14
 8001b18:	4013      	ands	r3, r2
 8001b1a:	d003      	beq.n	8001b24 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b24:	4b22      	ldr	r3, [pc, #136]	; (8001bb0 <HAL_GPIO_Init+0x2dc>)
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001b2a:	4b21      	ldr	r3, [pc, #132]	; (8001bb0 <HAL_GPIO_Init+0x2dc>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	43da      	mvns	r2, r3
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4013      	ands	r3, r2
 8001b38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	2380      	movs	r3, #128	; 0x80
 8001b40:	029b      	lsls	r3, r3, #10
 8001b42:	4013      	ands	r3, r2
 8001b44:	d003      	beq.n	8001b4e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b4e:	4b18      	ldr	r3, [pc, #96]	; (8001bb0 <HAL_GPIO_Init+0x2dc>)
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001b54:	4b16      	ldr	r3, [pc, #88]	; (8001bb0 <HAL_GPIO_Init+0x2dc>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	43da      	mvns	r2, r3
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	4013      	ands	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685a      	ldr	r2, [r3, #4]
 8001b68:	2380      	movs	r3, #128	; 0x80
 8001b6a:	025b      	lsls	r3, r3, #9
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d003      	beq.n	8001b78 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b78:	4b0d      	ldr	r3, [pc, #52]	; (8001bb0 <HAL_GPIO_Init+0x2dc>)
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	3301      	adds	r3, #1
 8001b82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	40da      	lsrs	r2, r3
 8001b8c:	1e13      	subs	r3, r2, #0
 8001b8e:	d000      	beq.n	8001b92 <HAL_GPIO_Init+0x2be>
 8001b90:	e6a8      	b.n	80018e4 <HAL_GPIO_Init+0x10>
  } 
}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	46c0      	nop			; (mov r8, r8)
 8001b96:	46bd      	mov	sp, r7
 8001b98:	b006      	add	sp, #24
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40010000 	.word	0x40010000
 8001ba4:	48000400 	.word	0x48000400
 8001ba8:	48000800 	.word	0x48000800
 8001bac:	48000c00 	.word	0x48000c00
 8001bb0:	40010400 	.word	0x40010400

08001bb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	0008      	movs	r0, r1
 8001bbe:	0011      	movs	r1, r2
 8001bc0:	1cbb      	adds	r3, r7, #2
 8001bc2:	1c02      	adds	r2, r0, #0
 8001bc4:	801a      	strh	r2, [r3, #0]
 8001bc6:	1c7b      	adds	r3, r7, #1
 8001bc8:	1c0a      	adds	r2, r1, #0
 8001bca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bcc:	1c7b      	adds	r3, r7, #1
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d004      	beq.n	8001bde <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bd4:	1cbb      	adds	r3, r7, #2
 8001bd6:	881a      	ldrh	r2, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bdc:	e003      	b.n	8001be6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bde:	1cbb      	adds	r3, r7, #2
 8001be0:	881a      	ldrh	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001be6:	46c0      	nop			; (mov r8, r8)
 8001be8:	46bd      	mov	sp, r7
 8001bea:	b002      	add	sp, #8
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b084      	sub	sp, #16
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	000a      	movs	r2, r1
 8001bf8:	1cbb      	adds	r3, r7, #2
 8001bfa:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c02:	1cbb      	adds	r3, r7, #2
 8001c04:	881b      	ldrh	r3, [r3, #0]
 8001c06:	68fa      	ldr	r2, [r7, #12]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	041a      	lsls	r2, r3, #16
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	1cb9      	adds	r1, r7, #2
 8001c12:	8809      	ldrh	r1, [r1, #0]
 8001c14:	400b      	ands	r3, r1
 8001c16:	431a      	orrs	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	619a      	str	r2, [r3, #24]
}
 8001c1c:	46c0      	nop			; (mov r8, r8)
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	b004      	add	sp, #16
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b088      	sub	sp, #32
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e301      	b.n	800223a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d100      	bne.n	8001c42 <HAL_RCC_OscConfig+0x1e>
 8001c40:	e08d      	b.n	8001d5e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c42:	4bc3      	ldr	r3, [pc, #780]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	220c      	movs	r2, #12
 8001c48:	4013      	ands	r3, r2
 8001c4a:	2b04      	cmp	r3, #4
 8001c4c:	d00e      	beq.n	8001c6c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c4e:	4bc0      	ldr	r3, [pc, #768]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	220c      	movs	r2, #12
 8001c54:	4013      	ands	r3, r2
 8001c56:	2b08      	cmp	r3, #8
 8001c58:	d116      	bne.n	8001c88 <HAL_RCC_OscConfig+0x64>
 8001c5a:	4bbd      	ldr	r3, [pc, #756]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001c5c:	685a      	ldr	r2, [r3, #4]
 8001c5e:	2380      	movs	r3, #128	; 0x80
 8001c60:	025b      	lsls	r3, r3, #9
 8001c62:	401a      	ands	r2, r3
 8001c64:	2380      	movs	r3, #128	; 0x80
 8001c66:	025b      	lsls	r3, r3, #9
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d10d      	bne.n	8001c88 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c6c:	4bb8      	ldr	r3, [pc, #736]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	2380      	movs	r3, #128	; 0x80
 8001c72:	029b      	lsls	r3, r3, #10
 8001c74:	4013      	ands	r3, r2
 8001c76:	d100      	bne.n	8001c7a <HAL_RCC_OscConfig+0x56>
 8001c78:	e070      	b.n	8001d5c <HAL_RCC_OscConfig+0x138>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d000      	beq.n	8001c84 <HAL_RCC_OscConfig+0x60>
 8001c82:	e06b      	b.n	8001d5c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e2d8      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d107      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x7c>
 8001c90:	4baf      	ldr	r3, [pc, #700]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	4bae      	ldr	r3, [pc, #696]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001c96:	2180      	movs	r1, #128	; 0x80
 8001c98:	0249      	lsls	r1, r1, #9
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	e02f      	b.n	8001d00 <HAL_RCC_OscConfig+0xdc>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d10c      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x9e>
 8001ca8:	4ba9      	ldr	r3, [pc, #676]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4ba8      	ldr	r3, [pc, #672]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cae:	49a9      	ldr	r1, [pc, #676]	; (8001f54 <HAL_RCC_OscConfig+0x330>)
 8001cb0:	400a      	ands	r2, r1
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	4ba6      	ldr	r3, [pc, #664]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	4ba5      	ldr	r3, [pc, #660]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cba:	49a7      	ldr	r1, [pc, #668]	; (8001f58 <HAL_RCC_OscConfig+0x334>)
 8001cbc:	400a      	ands	r2, r1
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	e01e      	b.n	8001d00 <HAL_RCC_OscConfig+0xdc>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b05      	cmp	r3, #5
 8001cc8:	d10e      	bne.n	8001ce8 <HAL_RCC_OscConfig+0xc4>
 8001cca:	4ba1      	ldr	r3, [pc, #644]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	4ba0      	ldr	r3, [pc, #640]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cd0:	2180      	movs	r1, #128	; 0x80
 8001cd2:	02c9      	lsls	r1, r1, #11
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	4b9d      	ldr	r3, [pc, #628]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b9c      	ldr	r3, [pc, #624]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cde:	2180      	movs	r1, #128	; 0x80
 8001ce0:	0249      	lsls	r1, r1, #9
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	e00b      	b.n	8001d00 <HAL_RCC_OscConfig+0xdc>
 8001ce8:	4b99      	ldr	r3, [pc, #612]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	4b98      	ldr	r3, [pc, #608]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cee:	4999      	ldr	r1, [pc, #612]	; (8001f54 <HAL_RCC_OscConfig+0x330>)
 8001cf0:	400a      	ands	r2, r1
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	4b96      	ldr	r3, [pc, #600]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	4b95      	ldr	r3, [pc, #596]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001cfa:	4997      	ldr	r1, [pc, #604]	; (8001f58 <HAL_RCC_OscConfig+0x334>)
 8001cfc:	400a      	ands	r2, r1
 8001cfe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d014      	beq.n	8001d32 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d08:	f7fe fe52 	bl	80009b0 <HAL_GetTick>
 8001d0c:	0003      	movs	r3, r0
 8001d0e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d12:	f7fe fe4d 	bl	80009b0 <HAL_GetTick>
 8001d16:	0002      	movs	r2, r0
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b64      	cmp	r3, #100	; 0x64
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e28a      	b.n	800223a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d24:	4b8a      	ldr	r3, [pc, #552]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	2380      	movs	r3, #128	; 0x80
 8001d2a:	029b      	lsls	r3, r3, #10
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	d0f0      	beq.n	8001d12 <HAL_RCC_OscConfig+0xee>
 8001d30:	e015      	b.n	8001d5e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d32:	f7fe fe3d 	bl	80009b0 <HAL_GetTick>
 8001d36:	0003      	movs	r3, r0
 8001d38:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d3c:	f7fe fe38 	bl	80009b0 <HAL_GetTick>
 8001d40:	0002      	movs	r2, r0
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b64      	cmp	r3, #100	; 0x64
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e275      	b.n	800223a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d4e:	4b80      	ldr	r3, [pc, #512]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	029b      	lsls	r3, r3, #10
 8001d56:	4013      	ands	r3, r2
 8001d58:	d1f0      	bne.n	8001d3c <HAL_RCC_OscConfig+0x118>
 8001d5a:	e000      	b.n	8001d5e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d5c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2202      	movs	r2, #2
 8001d64:	4013      	ands	r3, r2
 8001d66:	d100      	bne.n	8001d6a <HAL_RCC_OscConfig+0x146>
 8001d68:	e069      	b.n	8001e3e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d6a:	4b79      	ldr	r3, [pc, #484]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	220c      	movs	r2, #12
 8001d70:	4013      	ands	r3, r2
 8001d72:	d00b      	beq.n	8001d8c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d74:	4b76      	ldr	r3, [pc, #472]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	220c      	movs	r2, #12
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	2b08      	cmp	r3, #8
 8001d7e:	d11c      	bne.n	8001dba <HAL_RCC_OscConfig+0x196>
 8001d80:	4b73      	ldr	r3, [pc, #460]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	2380      	movs	r3, #128	; 0x80
 8001d86:	025b      	lsls	r3, r3, #9
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d116      	bne.n	8001dba <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d8c:	4b70      	ldr	r3, [pc, #448]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2202      	movs	r2, #2
 8001d92:	4013      	ands	r3, r2
 8001d94:	d005      	beq.n	8001da2 <HAL_RCC_OscConfig+0x17e>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d001      	beq.n	8001da2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e24b      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da2:	4b6b      	ldr	r3, [pc, #428]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	22f8      	movs	r2, #248	; 0xf8
 8001da8:	4393      	bics	r3, r2
 8001daa:	0019      	movs	r1, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	00da      	lsls	r2, r3, #3
 8001db2:	4b67      	ldr	r3, [pc, #412]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001db4:	430a      	orrs	r2, r1
 8001db6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db8:	e041      	b.n	8001e3e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d024      	beq.n	8001e0c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dc2:	4b63      	ldr	r3, [pc, #396]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	4b62      	ldr	r3, [pc, #392]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001dc8:	2101      	movs	r1, #1
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dce:	f7fe fdef 	bl	80009b0 <HAL_GetTick>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dd8:	f7fe fdea 	bl	80009b0 <HAL_GetTick>
 8001ddc:	0002      	movs	r2, r0
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e227      	b.n	800223a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dea:	4b59      	ldr	r3, [pc, #356]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2202      	movs	r2, #2
 8001df0:	4013      	ands	r3, r2
 8001df2:	d0f1      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001df4:	4b56      	ldr	r3, [pc, #344]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	22f8      	movs	r2, #248	; 0xf8
 8001dfa:	4393      	bics	r3, r2
 8001dfc:	0019      	movs	r1, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	00da      	lsls	r2, r3, #3
 8001e04:	4b52      	ldr	r3, [pc, #328]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001e06:	430a      	orrs	r2, r1
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	e018      	b.n	8001e3e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e0c:	4b50      	ldr	r3, [pc, #320]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b4f      	ldr	r3, [pc, #316]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001e12:	2101      	movs	r1, #1
 8001e14:	438a      	bics	r2, r1
 8001e16:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e18:	f7fe fdca 	bl	80009b0 <HAL_GetTick>
 8001e1c:	0003      	movs	r3, r0
 8001e1e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e20:	e008      	b.n	8001e34 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e22:	f7fe fdc5 	bl	80009b0 <HAL_GetTick>
 8001e26:	0002      	movs	r2, r0
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e202      	b.n	800223a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e34:	4b46      	ldr	r3, [pc, #280]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2202      	movs	r2, #2
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	d1f1      	bne.n	8001e22 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2208      	movs	r2, #8
 8001e44:	4013      	ands	r3, r2
 8001e46:	d036      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69db      	ldr	r3, [r3, #28]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d019      	beq.n	8001e84 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e50:	4b3f      	ldr	r3, [pc, #252]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001e52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e54:	4b3e      	ldr	r3, [pc, #248]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001e56:	2101      	movs	r1, #1
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e5c:	f7fe fda8 	bl	80009b0 <HAL_GetTick>
 8001e60:	0003      	movs	r3, r0
 8001e62:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e66:	f7fe fda3 	bl	80009b0 <HAL_GetTick>
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e1e0      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e78:	4b35      	ldr	r3, [pc, #212]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7c:	2202      	movs	r2, #2
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d0f1      	beq.n	8001e66 <HAL_RCC_OscConfig+0x242>
 8001e82:	e018      	b.n	8001eb6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e84:	4b32      	ldr	r3, [pc, #200]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001e86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e88:	4b31      	ldr	r3, [pc, #196]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	438a      	bics	r2, r1
 8001e8e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e90:	f7fe fd8e 	bl	80009b0 <HAL_GetTick>
 8001e94:	0003      	movs	r3, r0
 8001e96:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e98:	e008      	b.n	8001eac <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e9a:	f7fe fd89 	bl	80009b0 <HAL_GetTick>
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e1c6      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eac:	4b28      	ldr	r3, [pc, #160]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d1f1      	bne.n	8001e9a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2204      	movs	r2, #4
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d100      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x29e>
 8001ec0:	e0b4      	b.n	800202c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ec2:	201f      	movs	r0, #31
 8001ec4:	183b      	adds	r3, r7, r0
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eca:	4b21      	ldr	r3, [pc, #132]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001ecc:	69da      	ldr	r2, [r3, #28]
 8001ece:	2380      	movs	r3, #128	; 0x80
 8001ed0:	055b      	lsls	r3, r3, #21
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	d110      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ed6:	4b1e      	ldr	r3, [pc, #120]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001ed8:	69da      	ldr	r2, [r3, #28]
 8001eda:	4b1d      	ldr	r3, [pc, #116]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001edc:	2180      	movs	r1, #128	; 0x80
 8001ede:	0549      	lsls	r1, r1, #21
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	61da      	str	r2, [r3, #28]
 8001ee4:	4b1a      	ldr	r3, [pc, #104]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001ee6:	69da      	ldr	r2, [r3, #28]
 8001ee8:	2380      	movs	r3, #128	; 0x80
 8001eea:	055b      	lsls	r3, r3, #21
 8001eec:	4013      	ands	r3, r2
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ef2:	183b      	adds	r3, r7, r0
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef8:	4b18      	ldr	r3, [pc, #96]	; (8001f5c <HAL_RCC_OscConfig+0x338>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	2380      	movs	r3, #128	; 0x80
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	4013      	ands	r3, r2
 8001f02:	d11a      	bne.n	8001f3a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f04:	4b15      	ldr	r3, [pc, #84]	; (8001f5c <HAL_RCC_OscConfig+0x338>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4b14      	ldr	r3, [pc, #80]	; (8001f5c <HAL_RCC_OscConfig+0x338>)
 8001f0a:	2180      	movs	r1, #128	; 0x80
 8001f0c:	0049      	lsls	r1, r1, #1
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f12:	f7fe fd4d 	bl	80009b0 <HAL_GetTick>
 8001f16:	0003      	movs	r3, r0
 8001f18:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f1c:	f7fe fd48 	bl	80009b0 <HAL_GetTick>
 8001f20:	0002      	movs	r2, r0
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b64      	cmp	r3, #100	; 0x64
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e185      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f2e:	4b0b      	ldr	r3, [pc, #44]	; (8001f5c <HAL_RCC_OscConfig+0x338>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	2380      	movs	r3, #128	; 0x80
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	4013      	ands	r3, r2
 8001f38:	d0f0      	beq.n	8001f1c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d10e      	bne.n	8001f60 <HAL_RCC_OscConfig+0x33c>
 8001f42:	4b03      	ldr	r3, [pc, #12]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001f44:	6a1a      	ldr	r2, [r3, #32]
 8001f46:	4b02      	ldr	r3, [pc, #8]	; (8001f50 <HAL_RCC_OscConfig+0x32c>)
 8001f48:	2101      	movs	r1, #1
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	621a      	str	r2, [r3, #32]
 8001f4e:	e035      	b.n	8001fbc <HAL_RCC_OscConfig+0x398>
 8001f50:	40021000 	.word	0x40021000
 8001f54:	fffeffff 	.word	0xfffeffff
 8001f58:	fffbffff 	.word	0xfffbffff
 8001f5c:	40007000 	.word	0x40007000
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d10c      	bne.n	8001f82 <HAL_RCC_OscConfig+0x35e>
 8001f68:	4bb6      	ldr	r3, [pc, #728]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001f6a:	6a1a      	ldr	r2, [r3, #32]
 8001f6c:	4bb5      	ldr	r3, [pc, #724]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001f6e:	2101      	movs	r1, #1
 8001f70:	438a      	bics	r2, r1
 8001f72:	621a      	str	r2, [r3, #32]
 8001f74:	4bb3      	ldr	r3, [pc, #716]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001f76:	6a1a      	ldr	r2, [r3, #32]
 8001f78:	4bb2      	ldr	r3, [pc, #712]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001f7a:	2104      	movs	r1, #4
 8001f7c:	438a      	bics	r2, r1
 8001f7e:	621a      	str	r2, [r3, #32]
 8001f80:	e01c      	b.n	8001fbc <HAL_RCC_OscConfig+0x398>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2b05      	cmp	r3, #5
 8001f88:	d10c      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x380>
 8001f8a:	4bae      	ldr	r3, [pc, #696]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001f8c:	6a1a      	ldr	r2, [r3, #32]
 8001f8e:	4bad      	ldr	r3, [pc, #692]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001f90:	2104      	movs	r1, #4
 8001f92:	430a      	orrs	r2, r1
 8001f94:	621a      	str	r2, [r3, #32]
 8001f96:	4bab      	ldr	r3, [pc, #684]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001f98:	6a1a      	ldr	r2, [r3, #32]
 8001f9a:	4baa      	ldr	r3, [pc, #680]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001f9c:	2101      	movs	r1, #1
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	621a      	str	r2, [r3, #32]
 8001fa2:	e00b      	b.n	8001fbc <HAL_RCC_OscConfig+0x398>
 8001fa4:	4ba7      	ldr	r3, [pc, #668]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001fa6:	6a1a      	ldr	r2, [r3, #32]
 8001fa8:	4ba6      	ldr	r3, [pc, #664]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001faa:	2101      	movs	r1, #1
 8001fac:	438a      	bics	r2, r1
 8001fae:	621a      	str	r2, [r3, #32]
 8001fb0:	4ba4      	ldr	r3, [pc, #656]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001fb2:	6a1a      	ldr	r2, [r3, #32]
 8001fb4:	4ba3      	ldr	r3, [pc, #652]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001fb6:	2104      	movs	r1, #4
 8001fb8:	438a      	bics	r2, r1
 8001fba:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d014      	beq.n	8001fee <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fc4:	f7fe fcf4 	bl	80009b0 <HAL_GetTick>
 8001fc8:	0003      	movs	r3, r0
 8001fca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fcc:	e009      	b.n	8001fe2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fce:	f7fe fcef 	bl	80009b0 <HAL_GetTick>
 8001fd2:	0002      	movs	r2, r0
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	4a9b      	ldr	r2, [pc, #620]	; (8002248 <HAL_RCC_OscConfig+0x624>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e12b      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe2:	4b98      	ldr	r3, [pc, #608]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8001fe4:	6a1b      	ldr	r3, [r3, #32]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	4013      	ands	r3, r2
 8001fea:	d0f0      	beq.n	8001fce <HAL_RCC_OscConfig+0x3aa>
 8001fec:	e013      	b.n	8002016 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fee:	f7fe fcdf 	bl	80009b0 <HAL_GetTick>
 8001ff2:	0003      	movs	r3, r0
 8001ff4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ff6:	e009      	b.n	800200c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ff8:	f7fe fcda 	bl	80009b0 <HAL_GetTick>
 8001ffc:	0002      	movs	r2, r0
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	4a91      	ldr	r2, [pc, #580]	; (8002248 <HAL_RCC_OscConfig+0x624>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d901      	bls.n	800200c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e116      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800200c:	4b8d      	ldr	r3, [pc, #564]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	2202      	movs	r2, #2
 8002012:	4013      	ands	r3, r2
 8002014:	d1f0      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002016:	231f      	movs	r3, #31
 8002018:	18fb      	adds	r3, r7, r3
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d105      	bne.n	800202c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002020:	4b88      	ldr	r3, [pc, #544]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002022:	69da      	ldr	r2, [r3, #28]
 8002024:	4b87      	ldr	r3, [pc, #540]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002026:	4989      	ldr	r1, [pc, #548]	; (800224c <HAL_RCC_OscConfig+0x628>)
 8002028:	400a      	ands	r2, r1
 800202a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2210      	movs	r2, #16
 8002032:	4013      	ands	r3, r2
 8002034:	d063      	beq.n	80020fe <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d12a      	bne.n	8002094 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800203e:	4b81      	ldr	r3, [pc, #516]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002040:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002042:	4b80      	ldr	r3, [pc, #512]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002044:	2104      	movs	r1, #4
 8002046:	430a      	orrs	r2, r1
 8002048:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800204a:	4b7e      	ldr	r3, [pc, #504]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 800204c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800204e:	4b7d      	ldr	r3, [pc, #500]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002050:	2101      	movs	r1, #1
 8002052:	430a      	orrs	r2, r1
 8002054:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002056:	f7fe fcab 	bl	80009b0 <HAL_GetTick>
 800205a:	0003      	movs	r3, r0
 800205c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002060:	f7fe fca6 	bl	80009b0 <HAL_GetTick>
 8002064:	0002      	movs	r2, r0
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e0e3      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002072:	4b74      	ldr	r3, [pc, #464]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002076:	2202      	movs	r2, #2
 8002078:	4013      	ands	r3, r2
 800207a:	d0f1      	beq.n	8002060 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800207c:	4b71      	ldr	r3, [pc, #452]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 800207e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002080:	22f8      	movs	r2, #248	; 0xf8
 8002082:	4393      	bics	r3, r2
 8002084:	0019      	movs	r1, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	699b      	ldr	r3, [r3, #24]
 800208a:	00da      	lsls	r2, r3, #3
 800208c:	4b6d      	ldr	r3, [pc, #436]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 800208e:	430a      	orrs	r2, r1
 8002090:	635a      	str	r2, [r3, #52]	; 0x34
 8002092:	e034      	b.n	80020fe <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	3305      	adds	r3, #5
 800209a:	d111      	bne.n	80020c0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800209c:	4b69      	ldr	r3, [pc, #420]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 800209e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020a0:	4b68      	ldr	r3, [pc, #416]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80020a2:	2104      	movs	r1, #4
 80020a4:	438a      	bics	r2, r1
 80020a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80020a8:	4b66      	ldr	r3, [pc, #408]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80020aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ac:	22f8      	movs	r2, #248	; 0xf8
 80020ae:	4393      	bics	r3, r2
 80020b0:	0019      	movs	r1, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	00da      	lsls	r2, r3, #3
 80020b8:	4b62      	ldr	r3, [pc, #392]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80020ba:	430a      	orrs	r2, r1
 80020bc:	635a      	str	r2, [r3, #52]	; 0x34
 80020be:	e01e      	b.n	80020fe <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80020c0:	4b60      	ldr	r3, [pc, #384]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80020c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020c4:	4b5f      	ldr	r3, [pc, #380]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80020c6:	2104      	movs	r1, #4
 80020c8:	430a      	orrs	r2, r1
 80020ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80020cc:	4b5d      	ldr	r3, [pc, #372]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80020ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020d0:	4b5c      	ldr	r3, [pc, #368]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80020d2:	2101      	movs	r1, #1
 80020d4:	438a      	bics	r2, r1
 80020d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d8:	f7fe fc6a 	bl	80009b0 <HAL_GetTick>
 80020dc:	0003      	movs	r3, r0
 80020de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80020e0:	e008      	b.n	80020f4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80020e2:	f7fe fc65 	bl	80009b0 <HAL_GetTick>
 80020e6:	0002      	movs	r2, r0
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e0a2      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80020f4:	4b53      	ldr	r3, [pc, #332]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80020f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020f8:	2202      	movs	r2, #2
 80020fa:	4013      	ands	r3, r2
 80020fc:	d1f1      	bne.n	80020e2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d100      	bne.n	8002108 <HAL_RCC_OscConfig+0x4e4>
 8002106:	e097      	b.n	8002238 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002108:	4b4e      	ldr	r3, [pc, #312]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	220c      	movs	r2, #12
 800210e:	4013      	ands	r3, r2
 8002110:	2b08      	cmp	r3, #8
 8002112:	d100      	bne.n	8002116 <HAL_RCC_OscConfig+0x4f2>
 8002114:	e06b      	b.n	80021ee <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	2b02      	cmp	r3, #2
 800211c:	d14c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800211e:	4b49      	ldr	r3, [pc, #292]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	4b48      	ldr	r3, [pc, #288]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002124:	494a      	ldr	r1, [pc, #296]	; (8002250 <HAL_RCC_OscConfig+0x62c>)
 8002126:	400a      	ands	r2, r1
 8002128:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212a:	f7fe fc41 	bl	80009b0 <HAL_GetTick>
 800212e:	0003      	movs	r3, r0
 8002130:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002134:	f7fe fc3c 	bl	80009b0 <HAL_GetTick>
 8002138:	0002      	movs	r2, r0
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e079      	b.n	800223a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002146:	4b3f      	ldr	r3, [pc, #252]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	2380      	movs	r3, #128	; 0x80
 800214c:	049b      	lsls	r3, r3, #18
 800214e:	4013      	ands	r3, r2
 8002150:	d1f0      	bne.n	8002134 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002152:	4b3c      	ldr	r3, [pc, #240]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002156:	220f      	movs	r2, #15
 8002158:	4393      	bics	r3, r2
 800215a:	0019      	movs	r1, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002160:	4b38      	ldr	r3, [pc, #224]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002162:	430a      	orrs	r2, r1
 8002164:	62da      	str	r2, [r3, #44]	; 0x2c
 8002166:	4b37      	ldr	r3, [pc, #220]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	4a3a      	ldr	r2, [pc, #232]	; (8002254 <HAL_RCC_OscConfig+0x630>)
 800216c:	4013      	ands	r3, r2
 800216e:	0019      	movs	r1, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002178:	431a      	orrs	r2, r3
 800217a:	4b32      	ldr	r3, [pc, #200]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 800217c:	430a      	orrs	r2, r1
 800217e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002180:	4b30      	ldr	r3, [pc, #192]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	4b2f      	ldr	r3, [pc, #188]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002186:	2180      	movs	r1, #128	; 0x80
 8002188:	0449      	lsls	r1, r1, #17
 800218a:	430a      	orrs	r2, r1
 800218c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218e:	f7fe fc0f 	bl	80009b0 <HAL_GetTick>
 8002192:	0003      	movs	r3, r0
 8002194:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002196:	e008      	b.n	80021aa <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002198:	f7fe fc0a 	bl	80009b0 <HAL_GetTick>
 800219c:	0002      	movs	r2, r0
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e047      	b.n	800223a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021aa:	4b26      	ldr	r3, [pc, #152]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	2380      	movs	r3, #128	; 0x80
 80021b0:	049b      	lsls	r3, r3, #18
 80021b2:	4013      	ands	r3, r2
 80021b4:	d0f0      	beq.n	8002198 <HAL_RCC_OscConfig+0x574>
 80021b6:	e03f      	b.n	8002238 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021b8:	4b22      	ldr	r3, [pc, #136]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	4b21      	ldr	r3, [pc, #132]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80021be:	4924      	ldr	r1, [pc, #144]	; (8002250 <HAL_RCC_OscConfig+0x62c>)
 80021c0:	400a      	ands	r2, r1
 80021c2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c4:	f7fe fbf4 	bl	80009b0 <HAL_GetTick>
 80021c8:	0003      	movs	r3, r0
 80021ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ce:	f7fe fbef 	bl	80009b0 <HAL_GetTick>
 80021d2:	0002      	movs	r2, r0
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e02c      	b.n	800223a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e0:	4b18      	ldr	r3, [pc, #96]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	2380      	movs	r3, #128	; 0x80
 80021e6:	049b      	lsls	r3, r3, #18
 80021e8:	4013      	ands	r3, r2
 80021ea:	d1f0      	bne.n	80021ce <HAL_RCC_OscConfig+0x5aa>
 80021ec:	e024      	b.n	8002238 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d101      	bne.n	80021fa <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e01f      	b.n	800223a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80021fa:	4b12      	ldr	r3, [pc, #72]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002200:	4b10      	ldr	r3, [pc, #64]	; (8002244 <HAL_RCC_OscConfig+0x620>)
 8002202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002204:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	2380      	movs	r3, #128	; 0x80
 800220a:	025b      	lsls	r3, r3, #9
 800220c:	401a      	ands	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002212:	429a      	cmp	r2, r3
 8002214:	d10e      	bne.n	8002234 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	220f      	movs	r2, #15
 800221a:	401a      	ands	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002220:	429a      	cmp	r2, r3
 8002222:	d107      	bne.n	8002234 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002224:	697a      	ldr	r2, [r7, #20]
 8002226:	23f0      	movs	r3, #240	; 0xf0
 8002228:	039b      	lsls	r3, r3, #14
 800222a:	401a      	ands	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002230:	429a      	cmp	r2, r3
 8002232:	d001      	beq.n	8002238 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e000      	b.n	800223a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	0018      	movs	r0, r3
 800223c:	46bd      	mov	sp, r7
 800223e:	b008      	add	sp, #32
 8002240:	bd80      	pop	{r7, pc}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	40021000 	.word	0x40021000
 8002248:	00001388 	.word	0x00001388
 800224c:	efffffff 	.word	0xefffffff
 8002250:	feffffff 	.word	0xfeffffff
 8002254:	ffc2ffff 	.word	0xffc2ffff

08002258 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d101      	bne.n	800226c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e0b3      	b.n	80023d4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800226c:	4b5b      	ldr	r3, [pc, #364]	; (80023dc <HAL_RCC_ClockConfig+0x184>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2201      	movs	r2, #1
 8002272:	4013      	ands	r3, r2
 8002274:	683a      	ldr	r2, [r7, #0]
 8002276:	429a      	cmp	r2, r3
 8002278:	d911      	bls.n	800229e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800227a:	4b58      	ldr	r3, [pc, #352]	; (80023dc <HAL_RCC_ClockConfig+0x184>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2201      	movs	r2, #1
 8002280:	4393      	bics	r3, r2
 8002282:	0019      	movs	r1, r3
 8002284:	4b55      	ldr	r3, [pc, #340]	; (80023dc <HAL_RCC_ClockConfig+0x184>)
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800228c:	4b53      	ldr	r3, [pc, #332]	; (80023dc <HAL_RCC_ClockConfig+0x184>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2201      	movs	r2, #1
 8002292:	4013      	ands	r3, r2
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	429a      	cmp	r2, r3
 8002298:	d001      	beq.n	800229e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e09a      	b.n	80023d4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2202      	movs	r2, #2
 80022a4:	4013      	ands	r3, r2
 80022a6:	d015      	beq.n	80022d4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2204      	movs	r2, #4
 80022ae:	4013      	ands	r3, r2
 80022b0:	d006      	beq.n	80022c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80022b2:	4b4b      	ldr	r3, [pc, #300]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	4b4a      	ldr	r3, [pc, #296]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 80022b8:	21e0      	movs	r1, #224	; 0xe0
 80022ba:	00c9      	lsls	r1, r1, #3
 80022bc:	430a      	orrs	r2, r1
 80022be:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022c0:	4b47      	ldr	r3, [pc, #284]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	22f0      	movs	r2, #240	; 0xf0
 80022c6:	4393      	bics	r3, r2
 80022c8:	0019      	movs	r1, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	689a      	ldr	r2, [r3, #8]
 80022ce:	4b44      	ldr	r3, [pc, #272]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 80022d0:	430a      	orrs	r2, r1
 80022d2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2201      	movs	r2, #1
 80022da:	4013      	ands	r3, r2
 80022dc:	d040      	beq.n	8002360 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d107      	bne.n	80022f6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e6:	4b3e      	ldr	r3, [pc, #248]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	2380      	movs	r3, #128	; 0x80
 80022ec:	029b      	lsls	r3, r3, #10
 80022ee:	4013      	ands	r3, r2
 80022f0:	d114      	bne.n	800231c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e06e      	b.n	80023d4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d107      	bne.n	800230e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022fe:	4b38      	ldr	r3, [pc, #224]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	2380      	movs	r3, #128	; 0x80
 8002304:	049b      	lsls	r3, r3, #18
 8002306:	4013      	ands	r3, r2
 8002308:	d108      	bne.n	800231c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e062      	b.n	80023d4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800230e:	4b34      	ldr	r3, [pc, #208]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2202      	movs	r2, #2
 8002314:	4013      	ands	r3, r2
 8002316:	d101      	bne.n	800231c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e05b      	b.n	80023d4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800231c:	4b30      	ldr	r3, [pc, #192]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	2203      	movs	r2, #3
 8002322:	4393      	bics	r3, r2
 8002324:	0019      	movs	r1, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	4b2d      	ldr	r3, [pc, #180]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 800232c:	430a      	orrs	r2, r1
 800232e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002330:	f7fe fb3e 	bl	80009b0 <HAL_GetTick>
 8002334:	0003      	movs	r3, r0
 8002336:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002338:	e009      	b.n	800234e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233a:	f7fe fb39 	bl	80009b0 <HAL_GetTick>
 800233e:	0002      	movs	r2, r0
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	4a27      	ldr	r2, [pc, #156]	; (80023e4 <HAL_RCC_ClockConfig+0x18c>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d901      	bls.n	800234e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e042      	b.n	80023d4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800234e:	4b24      	ldr	r3, [pc, #144]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	220c      	movs	r2, #12
 8002354:	401a      	ands	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	429a      	cmp	r2, r3
 800235e:	d1ec      	bne.n	800233a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002360:	4b1e      	ldr	r3, [pc, #120]	; (80023dc <HAL_RCC_ClockConfig+0x184>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2201      	movs	r2, #1
 8002366:	4013      	ands	r3, r2
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	429a      	cmp	r2, r3
 800236c:	d211      	bcs.n	8002392 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236e:	4b1b      	ldr	r3, [pc, #108]	; (80023dc <HAL_RCC_ClockConfig+0x184>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2201      	movs	r2, #1
 8002374:	4393      	bics	r3, r2
 8002376:	0019      	movs	r1, r3
 8002378:	4b18      	ldr	r3, [pc, #96]	; (80023dc <HAL_RCC_ClockConfig+0x184>)
 800237a:	683a      	ldr	r2, [r7, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002380:	4b16      	ldr	r3, [pc, #88]	; (80023dc <HAL_RCC_ClockConfig+0x184>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2201      	movs	r2, #1
 8002386:	4013      	ands	r3, r2
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d001      	beq.n	8002392 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e020      	b.n	80023d4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2204      	movs	r2, #4
 8002398:	4013      	ands	r3, r2
 800239a:	d009      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800239c:	4b10      	ldr	r3, [pc, #64]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	4a11      	ldr	r2, [pc, #68]	; (80023e8 <HAL_RCC_ClockConfig+0x190>)
 80023a2:	4013      	ands	r3, r2
 80023a4:	0019      	movs	r1, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	4b0d      	ldr	r3, [pc, #52]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 80023ac:	430a      	orrs	r2, r1
 80023ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80023b0:	f000 f820 	bl	80023f4 <HAL_RCC_GetSysClockFreq>
 80023b4:	0001      	movs	r1, r0
 80023b6:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <HAL_RCC_ClockConfig+0x188>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	091b      	lsrs	r3, r3, #4
 80023bc:	220f      	movs	r2, #15
 80023be:	4013      	ands	r3, r2
 80023c0:	4a0a      	ldr	r2, [pc, #40]	; (80023ec <HAL_RCC_ClockConfig+0x194>)
 80023c2:	5cd3      	ldrb	r3, [r2, r3]
 80023c4:	000a      	movs	r2, r1
 80023c6:	40da      	lsrs	r2, r3
 80023c8:	4b09      	ldr	r3, [pc, #36]	; (80023f0 <HAL_RCC_ClockConfig+0x198>)
 80023ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80023cc:	2003      	movs	r0, #3
 80023ce:	f7fe faa9 	bl	8000924 <HAL_InitTick>
  
  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	0018      	movs	r0, r3
 80023d6:	46bd      	mov	sp, r7
 80023d8:	b004      	add	sp, #16
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40022000 	.word	0x40022000
 80023e0:	40021000 	.word	0x40021000
 80023e4:	00001388 	.word	0x00001388
 80023e8:	fffff8ff 	.word	0xfffff8ff
 80023ec:	080038c0 	.word	0x080038c0
 80023f0:	20000000 	.word	0x20000000

080023f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b086      	sub	sp, #24
 80023f8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
 80023fe:	2300      	movs	r3, #0
 8002400:	60bb      	str	r3, [r7, #8]
 8002402:	2300      	movs	r3, #0
 8002404:	617b      	str	r3, [r7, #20]
 8002406:	2300      	movs	r3, #0
 8002408:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800240a:	2300      	movs	r3, #0
 800240c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800240e:	4b20      	ldr	r3, [pc, #128]	; (8002490 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	220c      	movs	r2, #12
 8002418:	4013      	ands	r3, r2
 800241a:	2b04      	cmp	r3, #4
 800241c:	d002      	beq.n	8002424 <HAL_RCC_GetSysClockFreq+0x30>
 800241e:	2b08      	cmp	r3, #8
 8002420:	d003      	beq.n	800242a <HAL_RCC_GetSysClockFreq+0x36>
 8002422:	e02c      	b.n	800247e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002424:	4b1b      	ldr	r3, [pc, #108]	; (8002494 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002426:	613b      	str	r3, [r7, #16]
      break;
 8002428:	e02c      	b.n	8002484 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	0c9b      	lsrs	r3, r3, #18
 800242e:	220f      	movs	r2, #15
 8002430:	4013      	ands	r3, r2
 8002432:	4a19      	ldr	r2, [pc, #100]	; (8002498 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002434:	5cd3      	ldrb	r3, [r2, r3]
 8002436:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002438:	4b15      	ldr	r3, [pc, #84]	; (8002490 <HAL_RCC_GetSysClockFreq+0x9c>)
 800243a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243c:	220f      	movs	r2, #15
 800243e:	4013      	ands	r3, r2
 8002440:	4a16      	ldr	r2, [pc, #88]	; (800249c <HAL_RCC_GetSysClockFreq+0xa8>)
 8002442:	5cd3      	ldrb	r3, [r2, r3]
 8002444:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	2380      	movs	r3, #128	; 0x80
 800244a:	025b      	lsls	r3, r3, #9
 800244c:	4013      	ands	r3, r2
 800244e:	d009      	beq.n	8002464 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002450:	68b9      	ldr	r1, [r7, #8]
 8002452:	4810      	ldr	r0, [pc, #64]	; (8002494 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002454:	f7fd fe6a 	bl	800012c <__udivsi3>
 8002458:	0003      	movs	r3, r0
 800245a:	001a      	movs	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4353      	muls	r3, r2
 8002460:	617b      	str	r3, [r7, #20]
 8002462:	e009      	b.n	8002478 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	000a      	movs	r2, r1
 8002468:	0152      	lsls	r2, r2, #5
 800246a:	1a52      	subs	r2, r2, r1
 800246c:	0193      	lsls	r3, r2, #6
 800246e:	1a9b      	subs	r3, r3, r2
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	185b      	adds	r3, r3, r1
 8002474:	021b      	lsls	r3, r3, #8
 8002476:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	613b      	str	r3, [r7, #16]
      break;
 800247c:	e002      	b.n	8002484 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800247e:	4b05      	ldr	r3, [pc, #20]	; (8002494 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002480:	613b      	str	r3, [r7, #16]
      break;
 8002482:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002484:	693b      	ldr	r3, [r7, #16]
}
 8002486:	0018      	movs	r0, r3
 8002488:	46bd      	mov	sp, r7
 800248a:	b006      	add	sp, #24
 800248c:	bd80      	pop	{r7, pc}
 800248e:	46c0      	nop			; (mov r8, r8)
 8002490:	40021000 	.word	0x40021000
 8002494:	007a1200 	.word	0x007a1200
 8002498:	080038d8 	.word	0x080038d8
 800249c:	080038e8 	.word	0x080038e8

080024a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024a4:	4b02      	ldr	r3, [pc, #8]	; (80024b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80024a6:	681b      	ldr	r3, [r3, #0]
}
 80024a8:	0018      	movs	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	46c0      	nop			; (mov r8, r8)
 80024b0:	20000000 	.word	0x20000000

080024b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80024b8:	f7ff fff2 	bl	80024a0 <HAL_RCC_GetHCLKFreq>
 80024bc:	0001      	movs	r1, r0
 80024be:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	0a1b      	lsrs	r3, r3, #8
 80024c4:	2207      	movs	r2, #7
 80024c6:	4013      	ands	r3, r2
 80024c8:	4a04      	ldr	r2, [pc, #16]	; (80024dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80024ca:	5cd3      	ldrb	r3, [r2, r3]
 80024cc:	40d9      	lsrs	r1, r3
 80024ce:	000b      	movs	r3, r1
}    
 80024d0:	0018      	movs	r0, r3
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	40021000 	.word	0x40021000
 80024dc:	080038d0 	.word	0x080038d0

080024e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	2380      	movs	r3, #128	; 0x80
 80024f6:	025b      	lsls	r3, r3, #9
 80024f8:	4013      	ands	r3, r2
 80024fa:	d100      	bne.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80024fc:	e08e      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80024fe:	2017      	movs	r0, #23
 8002500:	183b      	adds	r3, r7, r0
 8002502:	2200      	movs	r2, #0
 8002504:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002506:	4b57      	ldr	r3, [pc, #348]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002508:	69da      	ldr	r2, [r3, #28]
 800250a:	2380      	movs	r3, #128	; 0x80
 800250c:	055b      	lsls	r3, r3, #21
 800250e:	4013      	ands	r3, r2
 8002510:	d110      	bne.n	8002534 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002512:	4b54      	ldr	r3, [pc, #336]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002514:	69da      	ldr	r2, [r3, #28]
 8002516:	4b53      	ldr	r3, [pc, #332]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002518:	2180      	movs	r1, #128	; 0x80
 800251a:	0549      	lsls	r1, r1, #21
 800251c:	430a      	orrs	r2, r1
 800251e:	61da      	str	r2, [r3, #28]
 8002520:	4b50      	ldr	r3, [pc, #320]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002522:	69da      	ldr	r2, [r3, #28]
 8002524:	2380      	movs	r3, #128	; 0x80
 8002526:	055b      	lsls	r3, r3, #21
 8002528:	4013      	ands	r3, r2
 800252a:	60bb      	str	r3, [r7, #8]
 800252c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800252e:	183b      	adds	r3, r7, r0
 8002530:	2201      	movs	r2, #1
 8002532:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002534:	4b4c      	ldr	r3, [pc, #304]	; (8002668 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	2380      	movs	r3, #128	; 0x80
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	4013      	ands	r3, r2
 800253e:	d11a      	bne.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002540:	4b49      	ldr	r3, [pc, #292]	; (8002668 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	4b48      	ldr	r3, [pc, #288]	; (8002668 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002546:	2180      	movs	r1, #128	; 0x80
 8002548:	0049      	lsls	r1, r1, #1
 800254a:	430a      	orrs	r2, r1
 800254c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800254e:	f7fe fa2f 	bl	80009b0 <HAL_GetTick>
 8002552:	0003      	movs	r3, r0
 8002554:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002556:	e008      	b.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002558:	f7fe fa2a 	bl	80009b0 <HAL_GetTick>
 800255c:	0002      	movs	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	; 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e077      	b.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800256a:	4b3f      	ldr	r3, [pc, #252]	; (8002668 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	2380      	movs	r3, #128	; 0x80
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	4013      	ands	r3, r2
 8002574:	d0f0      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002576:	4b3b      	ldr	r3, [pc, #236]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002578:	6a1a      	ldr	r2, [r3, #32]
 800257a:	23c0      	movs	r3, #192	; 0xc0
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	4013      	ands	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d034      	beq.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685a      	ldr	r2, [r3, #4]
 800258c:	23c0      	movs	r3, #192	; 0xc0
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	4013      	ands	r3, r2
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	429a      	cmp	r2, r3
 8002596:	d02c      	beq.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002598:	4b32      	ldr	r3, [pc, #200]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800259a:	6a1b      	ldr	r3, [r3, #32]
 800259c:	4a33      	ldr	r2, [pc, #204]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800259e:	4013      	ands	r3, r2
 80025a0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025a2:	4b30      	ldr	r3, [pc, #192]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80025a4:	6a1a      	ldr	r2, [r3, #32]
 80025a6:	4b2f      	ldr	r3, [pc, #188]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80025a8:	2180      	movs	r1, #128	; 0x80
 80025aa:	0249      	lsls	r1, r1, #9
 80025ac:	430a      	orrs	r2, r1
 80025ae:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025b0:	4b2c      	ldr	r3, [pc, #176]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80025b2:	6a1a      	ldr	r2, [r3, #32]
 80025b4:	4b2b      	ldr	r3, [pc, #172]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80025b6:	492e      	ldr	r1, [pc, #184]	; (8002670 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80025b8:	400a      	ands	r2, r1
 80025ba:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80025bc:	4b29      	ldr	r3, [pc, #164]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2201      	movs	r2, #1
 80025c6:	4013      	ands	r3, r2
 80025c8:	d013      	beq.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ca:	f7fe f9f1 	bl	80009b0 <HAL_GetTick>
 80025ce:	0003      	movs	r3, r0
 80025d0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025d2:	e009      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d4:	f7fe f9ec 	bl	80009b0 <HAL_GetTick>
 80025d8:	0002      	movs	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	4a25      	ldr	r2, [pc, #148]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e038      	b.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e8:	4b1e      	ldr	r3, [pc, #120]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80025ea:	6a1b      	ldr	r3, [r3, #32]
 80025ec:	2202      	movs	r2, #2
 80025ee:	4013      	ands	r3, r2
 80025f0:	d0f0      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025f2:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	4a1d      	ldr	r2, [pc, #116]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80025f8:	4013      	ands	r3, r2
 80025fa:	0019      	movs	r1, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	4b18      	ldr	r3, [pc, #96]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002602:	430a      	orrs	r2, r1
 8002604:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002606:	2317      	movs	r3, #23
 8002608:	18fb      	adds	r3, r7, r3
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d105      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002610:	4b14      	ldr	r3, [pc, #80]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002612:	69da      	ldr	r2, [r3, #28]
 8002614:	4b13      	ldr	r3, [pc, #76]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002616:	4918      	ldr	r1, [pc, #96]	; (8002678 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002618:	400a      	ands	r2, r1
 800261a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2201      	movs	r2, #1
 8002622:	4013      	ands	r3, r2
 8002624:	d009      	beq.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002626:	4b0f      	ldr	r3, [pc, #60]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	2203      	movs	r2, #3
 800262c:	4393      	bics	r3, r2
 800262e:	0019      	movs	r1, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002636:	430a      	orrs	r2, r1
 8002638:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2220      	movs	r2, #32
 8002640:	4013      	ands	r3, r2
 8002642:	d009      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002644:	4b07      	ldr	r3, [pc, #28]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002648:	2210      	movs	r2, #16
 800264a:	4393      	bics	r3, r2
 800264c:	0019      	movs	r1, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68da      	ldr	r2, [r3, #12]
 8002652:	4b04      	ldr	r3, [pc, #16]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002654:	430a      	orrs	r2, r1
 8002656:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	0018      	movs	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	b006      	add	sp, #24
 8002660:	bd80      	pop	{r7, pc}
 8002662:	46c0      	nop			; (mov r8, r8)
 8002664:	40021000 	.word	0x40021000
 8002668:	40007000 	.word	0x40007000
 800266c:	fffffcff 	.word	0xfffffcff
 8002670:	fffeffff 	.word	0xfffeffff
 8002674:	00001388 	.word	0x00001388
 8002678:	efffffff 	.word	0xefffffff

0800267c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e044      	b.n	8002718 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002692:	2b00      	cmp	r3, #0
 8002694:	d107      	bne.n	80026a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2278      	movs	r2, #120	; 0x78
 800269a:	2100      	movs	r1, #0
 800269c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	0018      	movs	r0, r3
 80026a2:	f7fe f8b3 	bl	800080c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2224      	movs	r2, #36	; 0x24
 80026aa:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2101      	movs	r1, #1
 80026b8:	438a      	bics	r2, r1
 80026ba:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	0018      	movs	r0, r3
 80026c0:	f000 f8d0 	bl	8002864 <UART_SetConfig>
 80026c4:	0003      	movs	r3, r0
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d101      	bne.n	80026ce <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e024      	b.n	8002718 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	0018      	movs	r0, r3
 80026da:	f000 fa03 	bl	8002ae4 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	490d      	ldr	r1, [pc, #52]	; (8002720 <HAL_UART_Init+0xa4>)
 80026ea:	400a      	ands	r2, r1
 80026ec:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689a      	ldr	r2, [r3, #8]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2108      	movs	r1, #8
 80026fa:	438a      	bics	r2, r1
 80026fc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2101      	movs	r1, #1
 800270a:	430a      	orrs	r2, r1
 800270c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	0018      	movs	r0, r3
 8002712:	f000 fa9b 	bl	8002c4c <UART_CheckIdleState>
 8002716:	0003      	movs	r3, r0
}
 8002718:	0018      	movs	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	b002      	add	sp, #8
 800271e:	bd80      	pop	{r7, pc}
 8002720:	fffff7ff 	.word	0xfffff7ff

08002724 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b08a      	sub	sp, #40	; 0x28
 8002728:	af02      	add	r7, sp, #8
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	603b      	str	r3, [r7, #0]
 8002730:	1dbb      	adds	r3, r7, #6
 8002732:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002738:	2b20      	cmp	r3, #32
 800273a:	d000      	beq.n	800273e <HAL_UART_Transmit+0x1a>
 800273c:	e08d      	b.n	800285a <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <HAL_UART_Transmit+0x28>
 8002744:	1dbb      	adds	r3, r7, #6
 8002746:	881b      	ldrh	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d101      	bne.n	8002750 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e085      	b.n	800285c <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	2380      	movs	r3, #128	; 0x80
 8002756:	015b      	lsls	r3, r3, #5
 8002758:	429a      	cmp	r2, r3
 800275a:	d109      	bne.n	8002770 <HAL_UART_Transmit+0x4c>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d105      	bne.n	8002770 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	2201      	movs	r2, #1
 8002768:	4013      	ands	r3, r2
 800276a:	d001      	beq.n	8002770 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e075      	b.n	800285c <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2284      	movs	r2, #132	; 0x84
 8002774:	2100      	movs	r1, #0
 8002776:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2221      	movs	r2, #33	; 0x21
 800277c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800277e:	f7fe f917 	bl	80009b0 <HAL_GetTick>
 8002782:	0003      	movs	r3, r0
 8002784:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	1dba      	adds	r2, r7, #6
 800278a:	2150      	movs	r1, #80	; 0x50
 800278c:	8812      	ldrh	r2, [r2, #0]
 800278e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	1dba      	adds	r2, r7, #6
 8002794:	2152      	movs	r1, #82	; 0x52
 8002796:	8812      	ldrh	r2, [r2, #0]
 8002798:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	2380      	movs	r3, #128	; 0x80
 80027a0:	015b      	lsls	r3, r3, #5
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d108      	bne.n	80027b8 <HAL_UART_Transmit+0x94>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d104      	bne.n	80027b8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	61bb      	str	r3, [r7, #24]
 80027b6:	e003      	b.n	80027c0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027bc:	2300      	movs	r3, #0
 80027be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80027c0:	e030      	b.n	8002824 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	0013      	movs	r3, r2
 80027cc:	2200      	movs	r2, #0
 80027ce:	2180      	movs	r1, #128	; 0x80
 80027d0:	f000 fae4 	bl	8002d9c <UART_WaitOnFlagUntilTimeout>
 80027d4:	1e03      	subs	r3, r0, #0
 80027d6:	d004      	beq.n	80027e2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2220      	movs	r2, #32
 80027dc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e03c      	b.n	800285c <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d10b      	bne.n	8002800 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	881a      	ldrh	r2, [r3, #0]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	05d2      	lsls	r2, r2, #23
 80027f2:	0dd2      	lsrs	r2, r2, #23
 80027f4:	b292      	uxth	r2, r2
 80027f6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	3302      	adds	r3, #2
 80027fc:	61bb      	str	r3, [r7, #24]
 80027fe:	e008      	b.n	8002812 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	781a      	ldrb	r2, [r3, #0]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	b292      	uxth	r2, r2
 800280a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	3301      	adds	r3, #1
 8002810:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2252      	movs	r2, #82	; 0x52
 8002816:	5a9b      	ldrh	r3, [r3, r2]
 8002818:	b29b      	uxth	r3, r3
 800281a:	3b01      	subs	r3, #1
 800281c:	b299      	uxth	r1, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2252      	movs	r2, #82	; 0x52
 8002822:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2252      	movs	r2, #82	; 0x52
 8002828:	5a9b      	ldrh	r3, [r3, r2]
 800282a:	b29b      	uxth	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1c8      	bne.n	80027c2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	0013      	movs	r3, r2
 800283a:	2200      	movs	r2, #0
 800283c:	2140      	movs	r1, #64	; 0x40
 800283e:	f000 faad 	bl	8002d9c <UART_WaitOnFlagUntilTimeout>
 8002842:	1e03      	subs	r3, r0, #0
 8002844:	d004      	beq.n	8002850 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2220      	movs	r2, #32
 800284a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e005      	b.n	800285c <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2220      	movs	r2, #32
 8002854:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002856:	2300      	movs	r3, #0
 8002858:	e000      	b.n	800285c <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 800285a:	2302      	movs	r3, #2
  }
}
 800285c:	0018      	movs	r0, r3
 800285e:	46bd      	mov	sp, r7
 8002860:	b008      	add	sp, #32
 8002862:	bd80      	pop	{r7, pc}

08002864 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b088      	sub	sp, #32
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800286c:	231e      	movs	r3, #30
 800286e:	18fb      	adds	r3, r7, r3
 8002870:	2200      	movs	r2, #0
 8002872:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	431a      	orrs	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	69db      	ldr	r3, [r3, #28]
 8002888:	4313      	orrs	r3, r2
 800288a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a8d      	ldr	r2, [pc, #564]	; (8002ac8 <UART_SetConfig+0x264>)
 8002894:	4013      	ands	r3, r2
 8002896:	0019      	movs	r1, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	697a      	ldr	r2, [r7, #20]
 800289e:	430a      	orrs	r2, r1
 80028a0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	4a88      	ldr	r2, [pc, #544]	; (8002acc <UART_SetConfig+0x268>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	0019      	movs	r1, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	68da      	ldr	r2, [r3, #12]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	430a      	orrs	r2, r1
 80028b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	697a      	ldr	r2, [r7, #20]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	4a7f      	ldr	r2, [pc, #508]	; (8002ad0 <UART_SetConfig+0x26c>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	0019      	movs	r1, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	430a      	orrs	r2, r1
 80028de:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a7b      	ldr	r2, [pc, #492]	; (8002ad4 <UART_SetConfig+0x270>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d127      	bne.n	800293a <UART_SetConfig+0xd6>
 80028ea:	4b7b      	ldr	r3, [pc, #492]	; (8002ad8 <UART_SetConfig+0x274>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	2203      	movs	r2, #3
 80028f0:	4013      	ands	r3, r2
 80028f2:	2b03      	cmp	r3, #3
 80028f4:	d00d      	beq.n	8002912 <UART_SetConfig+0xae>
 80028f6:	d81b      	bhi.n	8002930 <UART_SetConfig+0xcc>
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d014      	beq.n	8002926 <UART_SetConfig+0xc2>
 80028fc:	d818      	bhi.n	8002930 <UART_SetConfig+0xcc>
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d002      	beq.n	8002908 <UART_SetConfig+0xa4>
 8002902:	2b01      	cmp	r3, #1
 8002904:	d00a      	beq.n	800291c <UART_SetConfig+0xb8>
 8002906:	e013      	b.n	8002930 <UART_SetConfig+0xcc>
 8002908:	231f      	movs	r3, #31
 800290a:	18fb      	adds	r3, r7, r3
 800290c:	2200      	movs	r2, #0
 800290e:	701a      	strb	r2, [r3, #0]
 8002910:	e021      	b.n	8002956 <UART_SetConfig+0xf2>
 8002912:	231f      	movs	r3, #31
 8002914:	18fb      	adds	r3, r7, r3
 8002916:	2202      	movs	r2, #2
 8002918:	701a      	strb	r2, [r3, #0]
 800291a:	e01c      	b.n	8002956 <UART_SetConfig+0xf2>
 800291c:	231f      	movs	r3, #31
 800291e:	18fb      	adds	r3, r7, r3
 8002920:	2204      	movs	r2, #4
 8002922:	701a      	strb	r2, [r3, #0]
 8002924:	e017      	b.n	8002956 <UART_SetConfig+0xf2>
 8002926:	231f      	movs	r3, #31
 8002928:	18fb      	adds	r3, r7, r3
 800292a:	2208      	movs	r2, #8
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	e012      	b.n	8002956 <UART_SetConfig+0xf2>
 8002930:	231f      	movs	r3, #31
 8002932:	18fb      	adds	r3, r7, r3
 8002934:	2210      	movs	r2, #16
 8002936:	701a      	strb	r2, [r3, #0]
 8002938:	e00d      	b.n	8002956 <UART_SetConfig+0xf2>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a67      	ldr	r2, [pc, #412]	; (8002adc <UART_SetConfig+0x278>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d104      	bne.n	800294e <UART_SetConfig+0xea>
 8002944:	231f      	movs	r3, #31
 8002946:	18fb      	adds	r3, r7, r3
 8002948:	2200      	movs	r2, #0
 800294a:	701a      	strb	r2, [r3, #0]
 800294c:	e003      	b.n	8002956 <UART_SetConfig+0xf2>
 800294e:	231f      	movs	r3, #31
 8002950:	18fb      	adds	r3, r7, r3
 8002952:	2210      	movs	r2, #16
 8002954:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	69da      	ldr	r2, [r3, #28]
 800295a:	2380      	movs	r3, #128	; 0x80
 800295c:	021b      	lsls	r3, r3, #8
 800295e:	429a      	cmp	r2, r3
 8002960:	d15c      	bne.n	8002a1c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8002962:	231f      	movs	r3, #31
 8002964:	18fb      	adds	r3, r7, r3
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	2b08      	cmp	r3, #8
 800296a:	d015      	beq.n	8002998 <UART_SetConfig+0x134>
 800296c:	dc18      	bgt.n	80029a0 <UART_SetConfig+0x13c>
 800296e:	2b04      	cmp	r3, #4
 8002970:	d00d      	beq.n	800298e <UART_SetConfig+0x12a>
 8002972:	dc15      	bgt.n	80029a0 <UART_SetConfig+0x13c>
 8002974:	2b00      	cmp	r3, #0
 8002976:	d002      	beq.n	800297e <UART_SetConfig+0x11a>
 8002978:	2b02      	cmp	r3, #2
 800297a:	d005      	beq.n	8002988 <UART_SetConfig+0x124>
 800297c:	e010      	b.n	80029a0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800297e:	f7ff fd99 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8002982:	0003      	movs	r3, r0
 8002984:	61bb      	str	r3, [r7, #24]
        break;
 8002986:	e012      	b.n	80029ae <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002988:	4b55      	ldr	r3, [pc, #340]	; (8002ae0 <UART_SetConfig+0x27c>)
 800298a:	61bb      	str	r3, [r7, #24]
        break;
 800298c:	e00f      	b.n	80029ae <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800298e:	f7ff fd31 	bl	80023f4 <HAL_RCC_GetSysClockFreq>
 8002992:	0003      	movs	r3, r0
 8002994:	61bb      	str	r3, [r7, #24]
        break;
 8002996:	e00a      	b.n	80029ae <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002998:	2380      	movs	r3, #128	; 0x80
 800299a:	021b      	lsls	r3, r3, #8
 800299c:	61bb      	str	r3, [r7, #24]
        break;
 800299e:	e006      	b.n	80029ae <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80029a0:	2300      	movs	r3, #0
 80029a2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80029a4:	231e      	movs	r3, #30
 80029a6:	18fb      	adds	r3, r7, r3
 80029a8:	2201      	movs	r2, #1
 80029aa:	701a      	strb	r2, [r3, #0]
        break;
 80029ac:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d100      	bne.n	80029b6 <UART_SetConfig+0x152>
 80029b4:	e07a      	b.n	8002aac <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	005a      	lsls	r2, r3, #1
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	085b      	lsrs	r3, r3, #1
 80029c0:	18d2      	adds	r2, r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	0019      	movs	r1, r3
 80029c8:	0010      	movs	r0, r2
 80029ca:	f7fd fbaf 	bl	800012c <__udivsi3>
 80029ce:	0003      	movs	r3, r0
 80029d0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	2b0f      	cmp	r3, #15
 80029d6:	d91c      	bls.n	8002a12 <UART_SetConfig+0x1ae>
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	2380      	movs	r3, #128	; 0x80
 80029dc:	025b      	lsls	r3, r3, #9
 80029de:	429a      	cmp	r2, r3
 80029e0:	d217      	bcs.n	8002a12 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	200e      	movs	r0, #14
 80029e8:	183b      	adds	r3, r7, r0
 80029ea:	210f      	movs	r1, #15
 80029ec:	438a      	bics	r2, r1
 80029ee:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	085b      	lsrs	r3, r3, #1
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	2207      	movs	r2, #7
 80029f8:	4013      	ands	r3, r2
 80029fa:	b299      	uxth	r1, r3
 80029fc:	183b      	adds	r3, r7, r0
 80029fe:	183a      	adds	r2, r7, r0
 8002a00:	8812      	ldrh	r2, [r2, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	183a      	adds	r2, r7, r0
 8002a0c:	8812      	ldrh	r2, [r2, #0]
 8002a0e:	60da      	str	r2, [r3, #12]
 8002a10:	e04c      	b.n	8002aac <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002a12:	231e      	movs	r3, #30
 8002a14:	18fb      	adds	r3, r7, r3
 8002a16:	2201      	movs	r2, #1
 8002a18:	701a      	strb	r2, [r3, #0]
 8002a1a:	e047      	b.n	8002aac <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a1c:	231f      	movs	r3, #31
 8002a1e:	18fb      	adds	r3, r7, r3
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b08      	cmp	r3, #8
 8002a24:	d015      	beq.n	8002a52 <UART_SetConfig+0x1ee>
 8002a26:	dc18      	bgt.n	8002a5a <UART_SetConfig+0x1f6>
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d00d      	beq.n	8002a48 <UART_SetConfig+0x1e4>
 8002a2c:	dc15      	bgt.n	8002a5a <UART_SetConfig+0x1f6>
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d002      	beq.n	8002a38 <UART_SetConfig+0x1d4>
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d005      	beq.n	8002a42 <UART_SetConfig+0x1de>
 8002a36:	e010      	b.n	8002a5a <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a38:	f7ff fd3c 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	61bb      	str	r3, [r7, #24]
        break;
 8002a40:	e012      	b.n	8002a68 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a42:	4b27      	ldr	r3, [pc, #156]	; (8002ae0 <UART_SetConfig+0x27c>)
 8002a44:	61bb      	str	r3, [r7, #24]
        break;
 8002a46:	e00f      	b.n	8002a68 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a48:	f7ff fcd4 	bl	80023f4 <HAL_RCC_GetSysClockFreq>
 8002a4c:	0003      	movs	r3, r0
 8002a4e:	61bb      	str	r3, [r7, #24]
        break;
 8002a50:	e00a      	b.n	8002a68 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a52:	2380      	movs	r3, #128	; 0x80
 8002a54:	021b      	lsls	r3, r3, #8
 8002a56:	61bb      	str	r3, [r7, #24]
        break;
 8002a58:	e006      	b.n	8002a68 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002a5e:	231e      	movs	r3, #30
 8002a60:	18fb      	adds	r3, r7, r3
 8002a62:	2201      	movs	r2, #1
 8002a64:	701a      	strb	r2, [r3, #0]
        break;
 8002a66:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d01e      	beq.n	8002aac <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	085a      	lsrs	r2, r3, #1
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	18d2      	adds	r2, r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	0019      	movs	r1, r3
 8002a7e:	0010      	movs	r0, r2
 8002a80:	f7fd fb54 	bl	800012c <__udivsi3>
 8002a84:	0003      	movs	r3, r0
 8002a86:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	2b0f      	cmp	r3, #15
 8002a8c:	d90a      	bls.n	8002aa4 <UART_SetConfig+0x240>
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	2380      	movs	r3, #128	; 0x80
 8002a92:	025b      	lsls	r3, r3, #9
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d205      	bcs.n	8002aa4 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	e003      	b.n	8002aac <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002aa4:	231e      	movs	r3, #30
 8002aa6:	18fb      	adds	r3, r7, r3
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002ab8:	231e      	movs	r3, #30
 8002aba:	18fb      	adds	r3, r7, r3
 8002abc:	781b      	ldrb	r3, [r3, #0]
}
 8002abe:	0018      	movs	r0, r3
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	b008      	add	sp, #32
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	ffff69f3 	.word	0xffff69f3
 8002acc:	ffffcfff 	.word	0xffffcfff
 8002ad0:	fffff4ff 	.word	0xfffff4ff
 8002ad4:	40013800 	.word	0x40013800
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	40004400 	.word	0x40004400
 8002ae0:	007a1200 	.word	0x007a1200

08002ae4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	2201      	movs	r2, #1
 8002af2:	4013      	ands	r3, r2
 8002af4:	d00b      	beq.n	8002b0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	4a4a      	ldr	r2, [pc, #296]	; (8002c28 <UART_AdvFeatureConfig+0x144>)
 8002afe:	4013      	ands	r3, r2
 8002b00:	0019      	movs	r1, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b12:	2202      	movs	r2, #2
 8002b14:	4013      	ands	r3, r2
 8002b16:	d00b      	beq.n	8002b30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	4a43      	ldr	r2, [pc, #268]	; (8002c2c <UART_AdvFeatureConfig+0x148>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	0019      	movs	r1, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b34:	2204      	movs	r2, #4
 8002b36:	4013      	ands	r3, r2
 8002b38:	d00b      	beq.n	8002b52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	4a3b      	ldr	r2, [pc, #236]	; (8002c30 <UART_AdvFeatureConfig+0x14c>)
 8002b42:	4013      	ands	r3, r2
 8002b44:	0019      	movs	r1, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b56:	2208      	movs	r2, #8
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d00b      	beq.n	8002b74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	4a34      	ldr	r2, [pc, #208]	; (8002c34 <UART_AdvFeatureConfig+0x150>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	0019      	movs	r1, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b78:	2210      	movs	r2, #16
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d00b      	beq.n	8002b96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	4a2c      	ldr	r2, [pc, #176]	; (8002c38 <UART_AdvFeatureConfig+0x154>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	0019      	movs	r1, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9a:	2220      	movs	r2, #32
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d00b      	beq.n	8002bb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	4a25      	ldr	r2, [pc, #148]	; (8002c3c <UART_AdvFeatureConfig+0x158>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	0019      	movs	r1, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbc:	2240      	movs	r2, #64	; 0x40
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	d01d      	beq.n	8002bfe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	4a1d      	ldr	r2, [pc, #116]	; (8002c40 <UART_AdvFeatureConfig+0x15c>)
 8002bca:	4013      	ands	r3, r2
 8002bcc:	0019      	movs	r1, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bde:	2380      	movs	r3, #128	; 0x80
 8002be0:	035b      	lsls	r3, r3, #13
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d10b      	bne.n	8002bfe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	4a15      	ldr	r2, [pc, #84]	; (8002c44 <UART_AdvFeatureConfig+0x160>)
 8002bee:	4013      	ands	r3, r2
 8002bf0:	0019      	movs	r1, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c02:	2280      	movs	r2, #128	; 0x80
 8002c04:	4013      	ands	r3, r2
 8002c06:	d00b      	beq.n	8002c20 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	4a0e      	ldr	r2, [pc, #56]	; (8002c48 <UART_AdvFeatureConfig+0x164>)
 8002c10:	4013      	ands	r3, r2
 8002c12:	0019      	movs	r1, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	605a      	str	r2, [r3, #4]
  }
}
 8002c20:	46c0      	nop			; (mov r8, r8)
 8002c22:	46bd      	mov	sp, r7
 8002c24:	b002      	add	sp, #8
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	fffdffff 	.word	0xfffdffff
 8002c2c:	fffeffff 	.word	0xfffeffff
 8002c30:	fffbffff 	.word	0xfffbffff
 8002c34:	ffff7fff 	.word	0xffff7fff
 8002c38:	ffffefff 	.word	0xffffefff
 8002c3c:	ffffdfff 	.word	0xffffdfff
 8002c40:	ffefffff 	.word	0xffefffff
 8002c44:	ff9fffff 	.word	0xff9fffff
 8002c48:	fff7ffff 	.word	0xfff7ffff

08002c4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b092      	sub	sp, #72	; 0x48
 8002c50:	af02      	add	r7, sp, #8
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2284      	movs	r2, #132	; 0x84
 8002c58:	2100      	movs	r1, #0
 8002c5a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002c5c:	f7fd fea8 	bl	80009b0 <HAL_GetTick>
 8002c60:	0003      	movs	r3, r0
 8002c62:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2208      	movs	r2, #8
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	2b08      	cmp	r3, #8
 8002c70:	d12c      	bne.n	8002ccc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c74:	2280      	movs	r2, #128	; 0x80
 8002c76:	0391      	lsls	r1, r2, #14
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	4a46      	ldr	r2, [pc, #280]	; (8002d94 <UART_CheckIdleState+0x148>)
 8002c7c:	9200      	str	r2, [sp, #0]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f000 f88c 	bl	8002d9c <UART_WaitOnFlagUntilTimeout>
 8002c84:	1e03      	subs	r3, r0, #0
 8002c86:	d021      	beq.n	8002ccc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c88:	f3ef 8310 	mrs	r3, PRIMASK
 8002c8c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002c90:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c92:	2301      	movs	r3, #1
 8002c94:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c98:	f383 8810 	msr	PRIMASK, r3
}
 8002c9c:	46c0      	nop			; (mov r8, r8)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2180      	movs	r1, #128	; 0x80
 8002caa:	438a      	bics	r2, r1
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb4:	f383 8810 	msr	PRIMASK, r3
}
 8002cb8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2278      	movs	r2, #120	; 0x78
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e05f      	b.n	8002d8c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	2b04      	cmp	r3, #4
 8002cd8:	d146      	bne.n	8002d68 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cdc:	2280      	movs	r2, #128	; 0x80
 8002cde:	03d1      	lsls	r1, r2, #15
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	4a2c      	ldr	r2, [pc, #176]	; (8002d94 <UART_CheckIdleState+0x148>)
 8002ce4:	9200      	str	r2, [sp, #0]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f000 f858 	bl	8002d9c <UART_WaitOnFlagUntilTimeout>
 8002cec:	1e03      	subs	r3, r0, #0
 8002cee:	d03b      	beq.n	8002d68 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cf0:	f3ef 8310 	mrs	r3, PRIMASK
 8002cf4:	60fb      	str	r3, [r7, #12]
  return(result);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cf8:	637b      	str	r3, [r7, #52]	; 0x34
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	f383 8810 	msr	PRIMASK, r3
}
 8002d04:	46c0      	nop			; (mov r8, r8)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4921      	ldr	r1, [pc, #132]	; (8002d98 <UART_CheckIdleState+0x14c>)
 8002d12:	400a      	ands	r2, r1
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	f383 8810 	msr	PRIMASK, r3
}
 8002d20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d22:	f3ef 8310 	mrs	r3, PRIMASK
 8002d26:	61bb      	str	r3, [r7, #24]
  return(result);
 8002d28:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d2a:	633b      	str	r3, [r7, #48]	; 0x30
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f383 8810 	msr	PRIMASK, r3
}
 8002d36:	46c0      	nop			; (mov r8, r8)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689a      	ldr	r2, [r3, #8]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2101      	movs	r1, #1
 8002d44:	438a      	bics	r2, r1
 8002d46:	609a      	str	r2, [r3, #8]
 8002d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d4a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d4c:	6a3b      	ldr	r3, [r7, #32]
 8002d4e:	f383 8810 	msr	PRIMASK, r3
}
 8002d52:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2280      	movs	r2, #128	; 0x80
 8002d58:	2120      	movs	r1, #32
 8002d5a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2278      	movs	r2, #120	; 0x78
 8002d60:	2100      	movs	r1, #0
 8002d62:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e011      	b.n	8002d8c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2280      	movs	r2, #128	; 0x80
 8002d72:	2120      	movs	r1, #32
 8002d74:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2278      	movs	r2, #120	; 0x78
 8002d86:	2100      	movs	r1, #0
 8002d88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	b010      	add	sp, #64	; 0x40
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	01ffffff 	.word	0x01ffffff
 8002d98:	fffffedf 	.word	0xfffffedf

08002d9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	603b      	str	r3, [r7, #0]
 8002da8:	1dfb      	adds	r3, r7, #7
 8002daa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dac:	e04b      	b.n	8002e46 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	3301      	adds	r3, #1
 8002db2:	d048      	beq.n	8002e46 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002db4:	f7fd fdfc 	bl	80009b0 <HAL_GetTick>
 8002db8:	0002      	movs	r2, r0
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d302      	bcc.n	8002dca <UART_WaitOnFlagUntilTimeout+0x2e>
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e04b      	b.n	8002e66 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2204      	movs	r2, #4
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	d035      	beq.n	8002e46 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	69db      	ldr	r3, [r3, #28]
 8002de0:	2208      	movs	r2, #8
 8002de2:	4013      	ands	r3, r2
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d111      	bne.n	8002e0c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2208      	movs	r2, #8
 8002dee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	0018      	movs	r0, r3
 8002df4:	f000 f83c 	bl	8002e70 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2284      	movs	r2, #132	; 0x84
 8002dfc:	2108      	movs	r1, #8
 8002dfe:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2278      	movs	r2, #120	; 0x78
 8002e04:	2100      	movs	r1, #0
 8002e06:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e02c      	b.n	8002e66 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	69da      	ldr	r2, [r3, #28]
 8002e12:	2380      	movs	r3, #128	; 0x80
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	401a      	ands	r2, r3
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	011b      	lsls	r3, r3, #4
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d112      	bne.n	8002e46 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	2280      	movs	r2, #128	; 0x80
 8002e26:	0112      	lsls	r2, r2, #4
 8002e28:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f000 f81f 	bl	8002e70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2284      	movs	r2, #132	; 0x84
 8002e36:	2120      	movs	r1, #32
 8002e38:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2278      	movs	r2, #120	; 0x78
 8002e3e:	2100      	movs	r1, #0
 8002e40:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e00f      	b.n	8002e66 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	4013      	ands	r3, r2
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	425a      	negs	r2, r3
 8002e56:	4153      	adcs	r3, r2
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	001a      	movs	r2, r3
 8002e5c:	1dfb      	adds	r3, r7, #7
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d0a4      	beq.n	8002dae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	0018      	movs	r0, r3
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	b004      	add	sp, #16
 8002e6c:	bd80      	pop	{r7, pc}
	...

08002e70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b08e      	sub	sp, #56	; 0x38
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e78:	f3ef 8310 	mrs	r3, PRIMASK
 8002e7c:	617b      	str	r3, [r7, #20]
  return(result);
 8002e7e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e80:	637b      	str	r3, [r7, #52]	; 0x34
 8002e82:	2301      	movs	r3, #1
 8002e84:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	f383 8810 	msr	PRIMASK, r3
}
 8002e8c:	46c0      	nop			; (mov r8, r8)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4926      	ldr	r1, [pc, #152]	; (8002f34 <UART_EndRxTransfer+0xc4>)
 8002e9a:	400a      	ands	r2, r1
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ea0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	f383 8810 	msr	PRIMASK, r3
}
 8002ea8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eaa:	f3ef 8310 	mrs	r3, PRIMASK
 8002eae:	623b      	str	r3, [r7, #32]
  return(result);
 8002eb0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb2:	633b      	str	r3, [r7, #48]	; 0x30
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eba:	f383 8810 	msr	PRIMASK, r3
}
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2101      	movs	r1, #1
 8002ecc:	438a      	bics	r2, r1
 8002ece:	609a      	str	r2, [r3, #8]
 8002ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed6:	f383 8810 	msr	PRIMASK, r3
}
 8002eda:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d118      	bne.n	8002f16 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ee4:	f3ef 8310 	mrs	r3, PRIMASK
 8002ee8:	60bb      	str	r3, [r7, #8]
  return(result);
 8002eea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002eee:	2301      	movs	r3, #1
 8002ef0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f383 8810 	msr	PRIMASK, r3
}
 8002ef8:	46c0      	nop			; (mov r8, r8)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2110      	movs	r1, #16
 8002f06:	438a      	bics	r2, r1
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f383 8810 	msr	PRIMASK, r3
}
 8002f14:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2280      	movs	r2, #128	; 0x80
 8002f1a:	2120      	movs	r1, #32
 8002f1c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002f2a:	46c0      	nop			; (mov r8, r8)
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	b00e      	add	sp, #56	; 0x38
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	fffffedf 	.word	0xfffffedf

08002f38 <__errno>:
 8002f38:	4b01      	ldr	r3, [pc, #4]	; (8002f40 <__errno+0x8>)
 8002f3a:	6818      	ldr	r0, [r3, #0]
 8002f3c:	4770      	bx	lr
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	2000000c 	.word	0x2000000c

08002f44 <__libc_init_array>:
 8002f44:	b570      	push	{r4, r5, r6, lr}
 8002f46:	2600      	movs	r6, #0
 8002f48:	4d0c      	ldr	r5, [pc, #48]	; (8002f7c <__libc_init_array+0x38>)
 8002f4a:	4c0d      	ldr	r4, [pc, #52]	; (8002f80 <__libc_init_array+0x3c>)
 8002f4c:	1b64      	subs	r4, r4, r5
 8002f4e:	10a4      	asrs	r4, r4, #2
 8002f50:	42a6      	cmp	r6, r4
 8002f52:	d109      	bne.n	8002f68 <__libc_init_array+0x24>
 8002f54:	2600      	movs	r6, #0
 8002f56:	f000 fc9f 	bl	8003898 <_init>
 8002f5a:	4d0a      	ldr	r5, [pc, #40]	; (8002f84 <__libc_init_array+0x40>)
 8002f5c:	4c0a      	ldr	r4, [pc, #40]	; (8002f88 <__libc_init_array+0x44>)
 8002f5e:	1b64      	subs	r4, r4, r5
 8002f60:	10a4      	asrs	r4, r4, #2
 8002f62:	42a6      	cmp	r6, r4
 8002f64:	d105      	bne.n	8002f72 <__libc_init_array+0x2e>
 8002f66:	bd70      	pop	{r4, r5, r6, pc}
 8002f68:	00b3      	lsls	r3, r6, #2
 8002f6a:	58eb      	ldr	r3, [r5, r3]
 8002f6c:	4798      	blx	r3
 8002f6e:	3601      	adds	r6, #1
 8002f70:	e7ee      	b.n	8002f50 <__libc_init_array+0xc>
 8002f72:	00b3      	lsls	r3, r6, #2
 8002f74:	58eb      	ldr	r3, [r5, r3]
 8002f76:	4798      	blx	r3
 8002f78:	3601      	adds	r6, #1
 8002f7a:	e7f2      	b.n	8002f62 <__libc_init_array+0x1e>
 8002f7c:	0800392c 	.word	0x0800392c
 8002f80:	0800392c 	.word	0x0800392c
 8002f84:	0800392c 	.word	0x0800392c
 8002f88:	08003930 	.word	0x08003930

08002f8c <memset>:
 8002f8c:	0003      	movs	r3, r0
 8002f8e:	1882      	adds	r2, r0, r2
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d100      	bne.n	8002f96 <memset+0xa>
 8002f94:	4770      	bx	lr
 8002f96:	7019      	strb	r1, [r3, #0]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	e7f9      	b.n	8002f90 <memset+0x4>

08002f9c <sniprintf>:
 8002f9c:	b40c      	push	{r2, r3}
 8002f9e:	b530      	push	{r4, r5, lr}
 8002fa0:	4b17      	ldr	r3, [pc, #92]	; (8003000 <sniprintf+0x64>)
 8002fa2:	000c      	movs	r4, r1
 8002fa4:	681d      	ldr	r5, [r3, #0]
 8002fa6:	b09d      	sub	sp, #116	; 0x74
 8002fa8:	2900      	cmp	r1, #0
 8002faa:	da08      	bge.n	8002fbe <sniprintf+0x22>
 8002fac:	238b      	movs	r3, #139	; 0x8b
 8002fae:	2001      	movs	r0, #1
 8002fb0:	602b      	str	r3, [r5, #0]
 8002fb2:	4240      	negs	r0, r0
 8002fb4:	b01d      	add	sp, #116	; 0x74
 8002fb6:	bc30      	pop	{r4, r5}
 8002fb8:	bc08      	pop	{r3}
 8002fba:	b002      	add	sp, #8
 8002fbc:	4718      	bx	r3
 8002fbe:	2382      	movs	r3, #130	; 0x82
 8002fc0:	466a      	mov	r2, sp
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	8293      	strh	r3, [r2, #20]
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	9002      	str	r0, [sp, #8]
 8002fca:	9006      	str	r0, [sp, #24]
 8002fcc:	4299      	cmp	r1, r3
 8002fce:	d000      	beq.n	8002fd2 <sniprintf+0x36>
 8002fd0:	1e4b      	subs	r3, r1, #1
 8002fd2:	9304      	str	r3, [sp, #16]
 8002fd4:	9307      	str	r3, [sp, #28]
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	466a      	mov	r2, sp
 8002fda:	425b      	negs	r3, r3
 8002fdc:	82d3      	strh	r3, [r2, #22]
 8002fde:	0028      	movs	r0, r5
 8002fe0:	ab21      	add	r3, sp, #132	; 0x84
 8002fe2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002fe4:	a902      	add	r1, sp, #8
 8002fe6:	9301      	str	r3, [sp, #4]
 8002fe8:	f000 f86e 	bl	80030c8 <_svfiprintf_r>
 8002fec:	1c43      	adds	r3, r0, #1
 8002fee:	da01      	bge.n	8002ff4 <sniprintf+0x58>
 8002ff0:	238b      	movs	r3, #139	; 0x8b
 8002ff2:	602b      	str	r3, [r5, #0]
 8002ff4:	2c00      	cmp	r4, #0
 8002ff6:	d0dd      	beq.n	8002fb4 <sniprintf+0x18>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	9a02      	ldr	r2, [sp, #8]
 8002ffc:	7013      	strb	r3, [r2, #0]
 8002ffe:	e7d9      	b.n	8002fb4 <sniprintf+0x18>
 8003000:	2000000c 	.word	0x2000000c

08003004 <__ssputs_r>:
 8003004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003006:	688e      	ldr	r6, [r1, #8]
 8003008:	b085      	sub	sp, #20
 800300a:	0007      	movs	r7, r0
 800300c:	000c      	movs	r4, r1
 800300e:	9203      	str	r2, [sp, #12]
 8003010:	9301      	str	r3, [sp, #4]
 8003012:	429e      	cmp	r6, r3
 8003014:	d83c      	bhi.n	8003090 <__ssputs_r+0x8c>
 8003016:	2390      	movs	r3, #144	; 0x90
 8003018:	898a      	ldrh	r2, [r1, #12]
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	421a      	tst	r2, r3
 800301e:	d034      	beq.n	800308a <__ssputs_r+0x86>
 8003020:	6909      	ldr	r1, [r1, #16]
 8003022:	6823      	ldr	r3, [r4, #0]
 8003024:	6960      	ldr	r0, [r4, #20]
 8003026:	1a5b      	subs	r3, r3, r1
 8003028:	9302      	str	r3, [sp, #8]
 800302a:	2303      	movs	r3, #3
 800302c:	4343      	muls	r3, r0
 800302e:	0fdd      	lsrs	r5, r3, #31
 8003030:	18ed      	adds	r5, r5, r3
 8003032:	9b01      	ldr	r3, [sp, #4]
 8003034:	9802      	ldr	r0, [sp, #8]
 8003036:	3301      	adds	r3, #1
 8003038:	181b      	adds	r3, r3, r0
 800303a:	106d      	asrs	r5, r5, #1
 800303c:	42ab      	cmp	r3, r5
 800303e:	d900      	bls.n	8003042 <__ssputs_r+0x3e>
 8003040:	001d      	movs	r5, r3
 8003042:	0553      	lsls	r3, r2, #21
 8003044:	d532      	bpl.n	80030ac <__ssputs_r+0xa8>
 8003046:	0029      	movs	r1, r5
 8003048:	0038      	movs	r0, r7
 800304a:	f000 fb53 	bl	80036f4 <_malloc_r>
 800304e:	1e06      	subs	r6, r0, #0
 8003050:	d109      	bne.n	8003066 <__ssputs_r+0x62>
 8003052:	230c      	movs	r3, #12
 8003054:	603b      	str	r3, [r7, #0]
 8003056:	2340      	movs	r3, #64	; 0x40
 8003058:	2001      	movs	r0, #1
 800305a:	89a2      	ldrh	r2, [r4, #12]
 800305c:	4240      	negs	r0, r0
 800305e:	4313      	orrs	r3, r2
 8003060:	81a3      	strh	r3, [r4, #12]
 8003062:	b005      	add	sp, #20
 8003064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003066:	9a02      	ldr	r2, [sp, #8]
 8003068:	6921      	ldr	r1, [r4, #16]
 800306a:	f000 faba 	bl	80035e2 <memcpy>
 800306e:	89a3      	ldrh	r3, [r4, #12]
 8003070:	4a14      	ldr	r2, [pc, #80]	; (80030c4 <__ssputs_r+0xc0>)
 8003072:	401a      	ands	r2, r3
 8003074:	2380      	movs	r3, #128	; 0x80
 8003076:	4313      	orrs	r3, r2
 8003078:	81a3      	strh	r3, [r4, #12]
 800307a:	9b02      	ldr	r3, [sp, #8]
 800307c:	6126      	str	r6, [r4, #16]
 800307e:	18f6      	adds	r6, r6, r3
 8003080:	6026      	str	r6, [r4, #0]
 8003082:	6165      	str	r5, [r4, #20]
 8003084:	9e01      	ldr	r6, [sp, #4]
 8003086:	1aed      	subs	r5, r5, r3
 8003088:	60a5      	str	r5, [r4, #8]
 800308a:	9b01      	ldr	r3, [sp, #4]
 800308c:	429e      	cmp	r6, r3
 800308e:	d900      	bls.n	8003092 <__ssputs_r+0x8e>
 8003090:	9e01      	ldr	r6, [sp, #4]
 8003092:	0032      	movs	r2, r6
 8003094:	9903      	ldr	r1, [sp, #12]
 8003096:	6820      	ldr	r0, [r4, #0]
 8003098:	f000 faac 	bl	80035f4 <memmove>
 800309c:	68a3      	ldr	r3, [r4, #8]
 800309e:	2000      	movs	r0, #0
 80030a0:	1b9b      	subs	r3, r3, r6
 80030a2:	60a3      	str	r3, [r4, #8]
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	199e      	adds	r6, r3, r6
 80030a8:	6026      	str	r6, [r4, #0]
 80030aa:	e7da      	b.n	8003062 <__ssputs_r+0x5e>
 80030ac:	002a      	movs	r2, r5
 80030ae:	0038      	movs	r0, r7
 80030b0:	f000 fb96 	bl	80037e0 <_realloc_r>
 80030b4:	1e06      	subs	r6, r0, #0
 80030b6:	d1e0      	bne.n	800307a <__ssputs_r+0x76>
 80030b8:	0038      	movs	r0, r7
 80030ba:	6921      	ldr	r1, [r4, #16]
 80030bc:	f000 faae 	bl	800361c <_free_r>
 80030c0:	e7c7      	b.n	8003052 <__ssputs_r+0x4e>
 80030c2:	46c0      	nop			; (mov r8, r8)
 80030c4:	fffffb7f 	.word	0xfffffb7f

080030c8 <_svfiprintf_r>:
 80030c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ca:	b0a1      	sub	sp, #132	; 0x84
 80030cc:	9003      	str	r0, [sp, #12]
 80030ce:	001d      	movs	r5, r3
 80030d0:	898b      	ldrh	r3, [r1, #12]
 80030d2:	000f      	movs	r7, r1
 80030d4:	0016      	movs	r6, r2
 80030d6:	061b      	lsls	r3, r3, #24
 80030d8:	d511      	bpl.n	80030fe <_svfiprintf_r+0x36>
 80030da:	690b      	ldr	r3, [r1, #16]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d10e      	bne.n	80030fe <_svfiprintf_r+0x36>
 80030e0:	2140      	movs	r1, #64	; 0x40
 80030e2:	f000 fb07 	bl	80036f4 <_malloc_r>
 80030e6:	6038      	str	r0, [r7, #0]
 80030e8:	6138      	str	r0, [r7, #16]
 80030ea:	2800      	cmp	r0, #0
 80030ec:	d105      	bne.n	80030fa <_svfiprintf_r+0x32>
 80030ee:	230c      	movs	r3, #12
 80030f0:	9a03      	ldr	r2, [sp, #12]
 80030f2:	3801      	subs	r0, #1
 80030f4:	6013      	str	r3, [r2, #0]
 80030f6:	b021      	add	sp, #132	; 0x84
 80030f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030fa:	2340      	movs	r3, #64	; 0x40
 80030fc:	617b      	str	r3, [r7, #20]
 80030fe:	2300      	movs	r3, #0
 8003100:	ac08      	add	r4, sp, #32
 8003102:	6163      	str	r3, [r4, #20]
 8003104:	3320      	adds	r3, #32
 8003106:	7663      	strb	r3, [r4, #25]
 8003108:	3310      	adds	r3, #16
 800310a:	76a3      	strb	r3, [r4, #26]
 800310c:	9507      	str	r5, [sp, #28]
 800310e:	0035      	movs	r5, r6
 8003110:	782b      	ldrb	r3, [r5, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <_svfiprintf_r+0x52>
 8003116:	2b25      	cmp	r3, #37	; 0x25
 8003118:	d147      	bne.n	80031aa <_svfiprintf_r+0xe2>
 800311a:	1bab      	subs	r3, r5, r6
 800311c:	9305      	str	r3, [sp, #20]
 800311e:	42b5      	cmp	r5, r6
 8003120:	d00c      	beq.n	800313c <_svfiprintf_r+0x74>
 8003122:	0032      	movs	r2, r6
 8003124:	0039      	movs	r1, r7
 8003126:	9803      	ldr	r0, [sp, #12]
 8003128:	f7ff ff6c 	bl	8003004 <__ssputs_r>
 800312c:	1c43      	adds	r3, r0, #1
 800312e:	d100      	bne.n	8003132 <_svfiprintf_r+0x6a>
 8003130:	e0ae      	b.n	8003290 <_svfiprintf_r+0x1c8>
 8003132:	6962      	ldr	r2, [r4, #20]
 8003134:	9b05      	ldr	r3, [sp, #20]
 8003136:	4694      	mov	ip, r2
 8003138:	4463      	add	r3, ip
 800313a:	6163      	str	r3, [r4, #20]
 800313c:	782b      	ldrb	r3, [r5, #0]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d100      	bne.n	8003144 <_svfiprintf_r+0x7c>
 8003142:	e0a5      	b.n	8003290 <_svfiprintf_r+0x1c8>
 8003144:	2201      	movs	r2, #1
 8003146:	2300      	movs	r3, #0
 8003148:	4252      	negs	r2, r2
 800314a:	6062      	str	r2, [r4, #4]
 800314c:	a904      	add	r1, sp, #16
 800314e:	3254      	adds	r2, #84	; 0x54
 8003150:	1852      	adds	r2, r2, r1
 8003152:	1c6e      	adds	r6, r5, #1
 8003154:	6023      	str	r3, [r4, #0]
 8003156:	60e3      	str	r3, [r4, #12]
 8003158:	60a3      	str	r3, [r4, #8]
 800315a:	7013      	strb	r3, [r2, #0]
 800315c:	65a3      	str	r3, [r4, #88]	; 0x58
 800315e:	2205      	movs	r2, #5
 8003160:	7831      	ldrb	r1, [r6, #0]
 8003162:	4854      	ldr	r0, [pc, #336]	; (80032b4 <_svfiprintf_r+0x1ec>)
 8003164:	f000 fa32 	bl	80035cc <memchr>
 8003168:	1c75      	adds	r5, r6, #1
 800316a:	2800      	cmp	r0, #0
 800316c:	d11f      	bne.n	80031ae <_svfiprintf_r+0xe6>
 800316e:	6822      	ldr	r2, [r4, #0]
 8003170:	06d3      	lsls	r3, r2, #27
 8003172:	d504      	bpl.n	800317e <_svfiprintf_r+0xb6>
 8003174:	2353      	movs	r3, #83	; 0x53
 8003176:	a904      	add	r1, sp, #16
 8003178:	185b      	adds	r3, r3, r1
 800317a:	2120      	movs	r1, #32
 800317c:	7019      	strb	r1, [r3, #0]
 800317e:	0713      	lsls	r3, r2, #28
 8003180:	d504      	bpl.n	800318c <_svfiprintf_r+0xc4>
 8003182:	2353      	movs	r3, #83	; 0x53
 8003184:	a904      	add	r1, sp, #16
 8003186:	185b      	adds	r3, r3, r1
 8003188:	212b      	movs	r1, #43	; 0x2b
 800318a:	7019      	strb	r1, [r3, #0]
 800318c:	7833      	ldrb	r3, [r6, #0]
 800318e:	2b2a      	cmp	r3, #42	; 0x2a
 8003190:	d016      	beq.n	80031c0 <_svfiprintf_r+0xf8>
 8003192:	0035      	movs	r5, r6
 8003194:	2100      	movs	r1, #0
 8003196:	200a      	movs	r0, #10
 8003198:	68e3      	ldr	r3, [r4, #12]
 800319a:	782a      	ldrb	r2, [r5, #0]
 800319c:	1c6e      	adds	r6, r5, #1
 800319e:	3a30      	subs	r2, #48	; 0x30
 80031a0:	2a09      	cmp	r2, #9
 80031a2:	d94e      	bls.n	8003242 <_svfiprintf_r+0x17a>
 80031a4:	2900      	cmp	r1, #0
 80031a6:	d111      	bne.n	80031cc <_svfiprintf_r+0x104>
 80031a8:	e017      	b.n	80031da <_svfiprintf_r+0x112>
 80031aa:	3501      	adds	r5, #1
 80031ac:	e7b0      	b.n	8003110 <_svfiprintf_r+0x48>
 80031ae:	4b41      	ldr	r3, [pc, #260]	; (80032b4 <_svfiprintf_r+0x1ec>)
 80031b0:	6822      	ldr	r2, [r4, #0]
 80031b2:	1ac0      	subs	r0, r0, r3
 80031b4:	2301      	movs	r3, #1
 80031b6:	4083      	lsls	r3, r0
 80031b8:	4313      	orrs	r3, r2
 80031ba:	002e      	movs	r6, r5
 80031bc:	6023      	str	r3, [r4, #0]
 80031be:	e7ce      	b.n	800315e <_svfiprintf_r+0x96>
 80031c0:	9b07      	ldr	r3, [sp, #28]
 80031c2:	1d19      	adds	r1, r3, #4
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	9107      	str	r1, [sp, #28]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	db01      	blt.n	80031d0 <_svfiprintf_r+0x108>
 80031cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80031ce:	e004      	b.n	80031da <_svfiprintf_r+0x112>
 80031d0:	425b      	negs	r3, r3
 80031d2:	60e3      	str	r3, [r4, #12]
 80031d4:	2302      	movs	r3, #2
 80031d6:	4313      	orrs	r3, r2
 80031d8:	6023      	str	r3, [r4, #0]
 80031da:	782b      	ldrb	r3, [r5, #0]
 80031dc:	2b2e      	cmp	r3, #46	; 0x2e
 80031de:	d10a      	bne.n	80031f6 <_svfiprintf_r+0x12e>
 80031e0:	786b      	ldrb	r3, [r5, #1]
 80031e2:	2b2a      	cmp	r3, #42	; 0x2a
 80031e4:	d135      	bne.n	8003252 <_svfiprintf_r+0x18a>
 80031e6:	9b07      	ldr	r3, [sp, #28]
 80031e8:	3502      	adds	r5, #2
 80031ea:	1d1a      	adds	r2, r3, #4
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	9207      	str	r2, [sp, #28]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	db2b      	blt.n	800324c <_svfiprintf_r+0x184>
 80031f4:	9309      	str	r3, [sp, #36]	; 0x24
 80031f6:	4e30      	ldr	r6, [pc, #192]	; (80032b8 <_svfiprintf_r+0x1f0>)
 80031f8:	2203      	movs	r2, #3
 80031fa:	0030      	movs	r0, r6
 80031fc:	7829      	ldrb	r1, [r5, #0]
 80031fe:	f000 f9e5 	bl	80035cc <memchr>
 8003202:	2800      	cmp	r0, #0
 8003204:	d006      	beq.n	8003214 <_svfiprintf_r+0x14c>
 8003206:	2340      	movs	r3, #64	; 0x40
 8003208:	1b80      	subs	r0, r0, r6
 800320a:	4083      	lsls	r3, r0
 800320c:	6822      	ldr	r2, [r4, #0]
 800320e:	3501      	adds	r5, #1
 8003210:	4313      	orrs	r3, r2
 8003212:	6023      	str	r3, [r4, #0]
 8003214:	7829      	ldrb	r1, [r5, #0]
 8003216:	2206      	movs	r2, #6
 8003218:	4828      	ldr	r0, [pc, #160]	; (80032bc <_svfiprintf_r+0x1f4>)
 800321a:	1c6e      	adds	r6, r5, #1
 800321c:	7621      	strb	r1, [r4, #24]
 800321e:	f000 f9d5 	bl	80035cc <memchr>
 8003222:	2800      	cmp	r0, #0
 8003224:	d03c      	beq.n	80032a0 <_svfiprintf_r+0x1d8>
 8003226:	4b26      	ldr	r3, [pc, #152]	; (80032c0 <_svfiprintf_r+0x1f8>)
 8003228:	2b00      	cmp	r3, #0
 800322a:	d125      	bne.n	8003278 <_svfiprintf_r+0x1b0>
 800322c:	2207      	movs	r2, #7
 800322e:	9b07      	ldr	r3, [sp, #28]
 8003230:	3307      	adds	r3, #7
 8003232:	4393      	bics	r3, r2
 8003234:	3308      	adds	r3, #8
 8003236:	9307      	str	r3, [sp, #28]
 8003238:	6963      	ldr	r3, [r4, #20]
 800323a:	9a04      	ldr	r2, [sp, #16]
 800323c:	189b      	adds	r3, r3, r2
 800323e:	6163      	str	r3, [r4, #20]
 8003240:	e765      	b.n	800310e <_svfiprintf_r+0x46>
 8003242:	4343      	muls	r3, r0
 8003244:	0035      	movs	r5, r6
 8003246:	2101      	movs	r1, #1
 8003248:	189b      	adds	r3, r3, r2
 800324a:	e7a6      	b.n	800319a <_svfiprintf_r+0xd2>
 800324c:	2301      	movs	r3, #1
 800324e:	425b      	negs	r3, r3
 8003250:	e7d0      	b.n	80031f4 <_svfiprintf_r+0x12c>
 8003252:	2300      	movs	r3, #0
 8003254:	200a      	movs	r0, #10
 8003256:	001a      	movs	r2, r3
 8003258:	3501      	adds	r5, #1
 800325a:	6063      	str	r3, [r4, #4]
 800325c:	7829      	ldrb	r1, [r5, #0]
 800325e:	1c6e      	adds	r6, r5, #1
 8003260:	3930      	subs	r1, #48	; 0x30
 8003262:	2909      	cmp	r1, #9
 8003264:	d903      	bls.n	800326e <_svfiprintf_r+0x1a6>
 8003266:	2b00      	cmp	r3, #0
 8003268:	d0c5      	beq.n	80031f6 <_svfiprintf_r+0x12e>
 800326a:	9209      	str	r2, [sp, #36]	; 0x24
 800326c:	e7c3      	b.n	80031f6 <_svfiprintf_r+0x12e>
 800326e:	4342      	muls	r2, r0
 8003270:	0035      	movs	r5, r6
 8003272:	2301      	movs	r3, #1
 8003274:	1852      	adds	r2, r2, r1
 8003276:	e7f1      	b.n	800325c <_svfiprintf_r+0x194>
 8003278:	ab07      	add	r3, sp, #28
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	003a      	movs	r2, r7
 800327e:	0021      	movs	r1, r4
 8003280:	4b10      	ldr	r3, [pc, #64]	; (80032c4 <_svfiprintf_r+0x1fc>)
 8003282:	9803      	ldr	r0, [sp, #12]
 8003284:	e000      	b.n	8003288 <_svfiprintf_r+0x1c0>
 8003286:	bf00      	nop
 8003288:	9004      	str	r0, [sp, #16]
 800328a:	9b04      	ldr	r3, [sp, #16]
 800328c:	3301      	adds	r3, #1
 800328e:	d1d3      	bne.n	8003238 <_svfiprintf_r+0x170>
 8003290:	89bb      	ldrh	r3, [r7, #12]
 8003292:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003294:	065b      	lsls	r3, r3, #25
 8003296:	d400      	bmi.n	800329a <_svfiprintf_r+0x1d2>
 8003298:	e72d      	b.n	80030f6 <_svfiprintf_r+0x2e>
 800329a:	2001      	movs	r0, #1
 800329c:	4240      	negs	r0, r0
 800329e:	e72a      	b.n	80030f6 <_svfiprintf_r+0x2e>
 80032a0:	ab07      	add	r3, sp, #28
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	003a      	movs	r2, r7
 80032a6:	0021      	movs	r1, r4
 80032a8:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <_svfiprintf_r+0x1fc>)
 80032aa:	9803      	ldr	r0, [sp, #12]
 80032ac:	f000 f87c 	bl	80033a8 <_printf_i>
 80032b0:	e7ea      	b.n	8003288 <_svfiprintf_r+0x1c0>
 80032b2:	46c0      	nop			; (mov r8, r8)
 80032b4:	080038f8 	.word	0x080038f8
 80032b8:	080038fe 	.word	0x080038fe
 80032bc:	08003902 	.word	0x08003902
 80032c0:	00000000 	.word	0x00000000
 80032c4:	08003005 	.word	0x08003005

080032c8 <_printf_common>:
 80032c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032ca:	0015      	movs	r5, r2
 80032cc:	9301      	str	r3, [sp, #4]
 80032ce:	688a      	ldr	r2, [r1, #8]
 80032d0:	690b      	ldr	r3, [r1, #16]
 80032d2:	000c      	movs	r4, r1
 80032d4:	9000      	str	r0, [sp, #0]
 80032d6:	4293      	cmp	r3, r2
 80032d8:	da00      	bge.n	80032dc <_printf_common+0x14>
 80032da:	0013      	movs	r3, r2
 80032dc:	0022      	movs	r2, r4
 80032de:	602b      	str	r3, [r5, #0]
 80032e0:	3243      	adds	r2, #67	; 0x43
 80032e2:	7812      	ldrb	r2, [r2, #0]
 80032e4:	2a00      	cmp	r2, #0
 80032e6:	d001      	beq.n	80032ec <_printf_common+0x24>
 80032e8:	3301      	adds	r3, #1
 80032ea:	602b      	str	r3, [r5, #0]
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	069b      	lsls	r3, r3, #26
 80032f0:	d502      	bpl.n	80032f8 <_printf_common+0x30>
 80032f2:	682b      	ldr	r3, [r5, #0]
 80032f4:	3302      	adds	r3, #2
 80032f6:	602b      	str	r3, [r5, #0]
 80032f8:	6822      	ldr	r2, [r4, #0]
 80032fa:	2306      	movs	r3, #6
 80032fc:	0017      	movs	r7, r2
 80032fe:	401f      	ands	r7, r3
 8003300:	421a      	tst	r2, r3
 8003302:	d027      	beq.n	8003354 <_printf_common+0x8c>
 8003304:	0023      	movs	r3, r4
 8003306:	3343      	adds	r3, #67	; 0x43
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	1e5a      	subs	r2, r3, #1
 800330c:	4193      	sbcs	r3, r2
 800330e:	6822      	ldr	r2, [r4, #0]
 8003310:	0692      	lsls	r2, r2, #26
 8003312:	d430      	bmi.n	8003376 <_printf_common+0xae>
 8003314:	0022      	movs	r2, r4
 8003316:	9901      	ldr	r1, [sp, #4]
 8003318:	9800      	ldr	r0, [sp, #0]
 800331a:	9e08      	ldr	r6, [sp, #32]
 800331c:	3243      	adds	r2, #67	; 0x43
 800331e:	47b0      	blx	r6
 8003320:	1c43      	adds	r3, r0, #1
 8003322:	d025      	beq.n	8003370 <_printf_common+0xa8>
 8003324:	2306      	movs	r3, #6
 8003326:	6820      	ldr	r0, [r4, #0]
 8003328:	682a      	ldr	r2, [r5, #0]
 800332a:	68e1      	ldr	r1, [r4, #12]
 800332c:	2500      	movs	r5, #0
 800332e:	4003      	ands	r3, r0
 8003330:	2b04      	cmp	r3, #4
 8003332:	d103      	bne.n	800333c <_printf_common+0x74>
 8003334:	1a8d      	subs	r5, r1, r2
 8003336:	43eb      	mvns	r3, r5
 8003338:	17db      	asrs	r3, r3, #31
 800333a:	401d      	ands	r5, r3
 800333c:	68a3      	ldr	r3, [r4, #8]
 800333e:	6922      	ldr	r2, [r4, #16]
 8003340:	4293      	cmp	r3, r2
 8003342:	dd01      	ble.n	8003348 <_printf_common+0x80>
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	18ed      	adds	r5, r5, r3
 8003348:	2700      	movs	r7, #0
 800334a:	42bd      	cmp	r5, r7
 800334c:	d120      	bne.n	8003390 <_printf_common+0xc8>
 800334e:	2000      	movs	r0, #0
 8003350:	e010      	b.n	8003374 <_printf_common+0xac>
 8003352:	3701      	adds	r7, #1
 8003354:	68e3      	ldr	r3, [r4, #12]
 8003356:	682a      	ldr	r2, [r5, #0]
 8003358:	1a9b      	subs	r3, r3, r2
 800335a:	42bb      	cmp	r3, r7
 800335c:	ddd2      	ble.n	8003304 <_printf_common+0x3c>
 800335e:	0022      	movs	r2, r4
 8003360:	2301      	movs	r3, #1
 8003362:	9901      	ldr	r1, [sp, #4]
 8003364:	9800      	ldr	r0, [sp, #0]
 8003366:	9e08      	ldr	r6, [sp, #32]
 8003368:	3219      	adds	r2, #25
 800336a:	47b0      	blx	r6
 800336c:	1c43      	adds	r3, r0, #1
 800336e:	d1f0      	bne.n	8003352 <_printf_common+0x8a>
 8003370:	2001      	movs	r0, #1
 8003372:	4240      	negs	r0, r0
 8003374:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003376:	2030      	movs	r0, #48	; 0x30
 8003378:	18e1      	adds	r1, r4, r3
 800337a:	3143      	adds	r1, #67	; 0x43
 800337c:	7008      	strb	r0, [r1, #0]
 800337e:	0021      	movs	r1, r4
 8003380:	1c5a      	adds	r2, r3, #1
 8003382:	3145      	adds	r1, #69	; 0x45
 8003384:	7809      	ldrb	r1, [r1, #0]
 8003386:	18a2      	adds	r2, r4, r2
 8003388:	3243      	adds	r2, #67	; 0x43
 800338a:	3302      	adds	r3, #2
 800338c:	7011      	strb	r1, [r2, #0]
 800338e:	e7c1      	b.n	8003314 <_printf_common+0x4c>
 8003390:	0022      	movs	r2, r4
 8003392:	2301      	movs	r3, #1
 8003394:	9901      	ldr	r1, [sp, #4]
 8003396:	9800      	ldr	r0, [sp, #0]
 8003398:	9e08      	ldr	r6, [sp, #32]
 800339a:	321a      	adds	r2, #26
 800339c:	47b0      	blx	r6
 800339e:	1c43      	adds	r3, r0, #1
 80033a0:	d0e6      	beq.n	8003370 <_printf_common+0xa8>
 80033a2:	3701      	adds	r7, #1
 80033a4:	e7d1      	b.n	800334a <_printf_common+0x82>
	...

080033a8 <_printf_i>:
 80033a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033aa:	b08b      	sub	sp, #44	; 0x2c
 80033ac:	9206      	str	r2, [sp, #24]
 80033ae:	000a      	movs	r2, r1
 80033b0:	3243      	adds	r2, #67	; 0x43
 80033b2:	9307      	str	r3, [sp, #28]
 80033b4:	9005      	str	r0, [sp, #20]
 80033b6:	9204      	str	r2, [sp, #16]
 80033b8:	7e0a      	ldrb	r2, [r1, #24]
 80033ba:	000c      	movs	r4, r1
 80033bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80033be:	2a78      	cmp	r2, #120	; 0x78
 80033c0:	d807      	bhi.n	80033d2 <_printf_i+0x2a>
 80033c2:	2a62      	cmp	r2, #98	; 0x62
 80033c4:	d809      	bhi.n	80033da <_printf_i+0x32>
 80033c6:	2a00      	cmp	r2, #0
 80033c8:	d100      	bne.n	80033cc <_printf_i+0x24>
 80033ca:	e0c1      	b.n	8003550 <_printf_i+0x1a8>
 80033cc:	2a58      	cmp	r2, #88	; 0x58
 80033ce:	d100      	bne.n	80033d2 <_printf_i+0x2a>
 80033d0:	e08c      	b.n	80034ec <_printf_i+0x144>
 80033d2:	0026      	movs	r6, r4
 80033d4:	3642      	adds	r6, #66	; 0x42
 80033d6:	7032      	strb	r2, [r6, #0]
 80033d8:	e022      	b.n	8003420 <_printf_i+0x78>
 80033da:	0010      	movs	r0, r2
 80033dc:	3863      	subs	r0, #99	; 0x63
 80033de:	2815      	cmp	r0, #21
 80033e0:	d8f7      	bhi.n	80033d2 <_printf_i+0x2a>
 80033e2:	f7fc fe99 	bl	8000118 <__gnu_thumb1_case_shi>
 80033e6:	0016      	.short	0x0016
 80033e8:	fff6001f 	.word	0xfff6001f
 80033ec:	fff6fff6 	.word	0xfff6fff6
 80033f0:	001ffff6 	.word	0x001ffff6
 80033f4:	fff6fff6 	.word	0xfff6fff6
 80033f8:	fff6fff6 	.word	0xfff6fff6
 80033fc:	003600a8 	.word	0x003600a8
 8003400:	fff6009a 	.word	0xfff6009a
 8003404:	00b9fff6 	.word	0x00b9fff6
 8003408:	0036fff6 	.word	0x0036fff6
 800340c:	fff6fff6 	.word	0xfff6fff6
 8003410:	009e      	.short	0x009e
 8003412:	0026      	movs	r6, r4
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	3642      	adds	r6, #66	; 0x42
 8003418:	1d11      	adds	r1, r2, #4
 800341a:	6019      	str	r1, [r3, #0]
 800341c:	6813      	ldr	r3, [r2, #0]
 800341e:	7033      	strb	r3, [r6, #0]
 8003420:	2301      	movs	r3, #1
 8003422:	e0a7      	b.n	8003574 <_printf_i+0x1cc>
 8003424:	6808      	ldr	r0, [r1, #0]
 8003426:	6819      	ldr	r1, [r3, #0]
 8003428:	1d0a      	adds	r2, r1, #4
 800342a:	0605      	lsls	r5, r0, #24
 800342c:	d50b      	bpl.n	8003446 <_printf_i+0x9e>
 800342e:	680d      	ldr	r5, [r1, #0]
 8003430:	601a      	str	r2, [r3, #0]
 8003432:	2d00      	cmp	r5, #0
 8003434:	da03      	bge.n	800343e <_printf_i+0x96>
 8003436:	232d      	movs	r3, #45	; 0x2d
 8003438:	9a04      	ldr	r2, [sp, #16]
 800343a:	426d      	negs	r5, r5
 800343c:	7013      	strb	r3, [r2, #0]
 800343e:	4b61      	ldr	r3, [pc, #388]	; (80035c4 <_printf_i+0x21c>)
 8003440:	270a      	movs	r7, #10
 8003442:	9303      	str	r3, [sp, #12]
 8003444:	e01b      	b.n	800347e <_printf_i+0xd6>
 8003446:	680d      	ldr	r5, [r1, #0]
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	0641      	lsls	r1, r0, #25
 800344c:	d5f1      	bpl.n	8003432 <_printf_i+0x8a>
 800344e:	b22d      	sxth	r5, r5
 8003450:	e7ef      	b.n	8003432 <_printf_i+0x8a>
 8003452:	680d      	ldr	r5, [r1, #0]
 8003454:	6819      	ldr	r1, [r3, #0]
 8003456:	1d08      	adds	r0, r1, #4
 8003458:	6018      	str	r0, [r3, #0]
 800345a:	062e      	lsls	r6, r5, #24
 800345c:	d501      	bpl.n	8003462 <_printf_i+0xba>
 800345e:	680d      	ldr	r5, [r1, #0]
 8003460:	e003      	b.n	800346a <_printf_i+0xc2>
 8003462:	066d      	lsls	r5, r5, #25
 8003464:	d5fb      	bpl.n	800345e <_printf_i+0xb6>
 8003466:	680d      	ldr	r5, [r1, #0]
 8003468:	b2ad      	uxth	r5, r5
 800346a:	4b56      	ldr	r3, [pc, #344]	; (80035c4 <_printf_i+0x21c>)
 800346c:	2708      	movs	r7, #8
 800346e:	9303      	str	r3, [sp, #12]
 8003470:	2a6f      	cmp	r2, #111	; 0x6f
 8003472:	d000      	beq.n	8003476 <_printf_i+0xce>
 8003474:	3702      	adds	r7, #2
 8003476:	0023      	movs	r3, r4
 8003478:	2200      	movs	r2, #0
 800347a:	3343      	adds	r3, #67	; 0x43
 800347c:	701a      	strb	r2, [r3, #0]
 800347e:	6863      	ldr	r3, [r4, #4]
 8003480:	60a3      	str	r3, [r4, #8]
 8003482:	2b00      	cmp	r3, #0
 8003484:	db03      	blt.n	800348e <_printf_i+0xe6>
 8003486:	2204      	movs	r2, #4
 8003488:	6821      	ldr	r1, [r4, #0]
 800348a:	4391      	bics	r1, r2
 800348c:	6021      	str	r1, [r4, #0]
 800348e:	2d00      	cmp	r5, #0
 8003490:	d102      	bne.n	8003498 <_printf_i+0xf0>
 8003492:	9e04      	ldr	r6, [sp, #16]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00c      	beq.n	80034b2 <_printf_i+0x10a>
 8003498:	9e04      	ldr	r6, [sp, #16]
 800349a:	0028      	movs	r0, r5
 800349c:	0039      	movs	r1, r7
 800349e:	f7fc fecb 	bl	8000238 <__aeabi_uidivmod>
 80034a2:	9b03      	ldr	r3, [sp, #12]
 80034a4:	3e01      	subs	r6, #1
 80034a6:	5c5b      	ldrb	r3, [r3, r1]
 80034a8:	7033      	strb	r3, [r6, #0]
 80034aa:	002b      	movs	r3, r5
 80034ac:	0005      	movs	r5, r0
 80034ae:	429f      	cmp	r7, r3
 80034b0:	d9f3      	bls.n	800349a <_printf_i+0xf2>
 80034b2:	2f08      	cmp	r7, #8
 80034b4:	d109      	bne.n	80034ca <_printf_i+0x122>
 80034b6:	6823      	ldr	r3, [r4, #0]
 80034b8:	07db      	lsls	r3, r3, #31
 80034ba:	d506      	bpl.n	80034ca <_printf_i+0x122>
 80034bc:	6863      	ldr	r3, [r4, #4]
 80034be:	6922      	ldr	r2, [r4, #16]
 80034c0:	4293      	cmp	r3, r2
 80034c2:	dc02      	bgt.n	80034ca <_printf_i+0x122>
 80034c4:	2330      	movs	r3, #48	; 0x30
 80034c6:	3e01      	subs	r6, #1
 80034c8:	7033      	strb	r3, [r6, #0]
 80034ca:	9b04      	ldr	r3, [sp, #16]
 80034cc:	1b9b      	subs	r3, r3, r6
 80034ce:	6123      	str	r3, [r4, #16]
 80034d0:	9b07      	ldr	r3, [sp, #28]
 80034d2:	0021      	movs	r1, r4
 80034d4:	9300      	str	r3, [sp, #0]
 80034d6:	9805      	ldr	r0, [sp, #20]
 80034d8:	9b06      	ldr	r3, [sp, #24]
 80034da:	aa09      	add	r2, sp, #36	; 0x24
 80034dc:	f7ff fef4 	bl	80032c8 <_printf_common>
 80034e0:	1c43      	adds	r3, r0, #1
 80034e2:	d14c      	bne.n	800357e <_printf_i+0x1d6>
 80034e4:	2001      	movs	r0, #1
 80034e6:	4240      	negs	r0, r0
 80034e8:	b00b      	add	sp, #44	; 0x2c
 80034ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034ec:	3145      	adds	r1, #69	; 0x45
 80034ee:	700a      	strb	r2, [r1, #0]
 80034f0:	4a34      	ldr	r2, [pc, #208]	; (80035c4 <_printf_i+0x21c>)
 80034f2:	9203      	str	r2, [sp, #12]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	6821      	ldr	r1, [r4, #0]
 80034f8:	ca20      	ldmia	r2!, {r5}
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	0608      	lsls	r0, r1, #24
 80034fe:	d516      	bpl.n	800352e <_printf_i+0x186>
 8003500:	07cb      	lsls	r3, r1, #31
 8003502:	d502      	bpl.n	800350a <_printf_i+0x162>
 8003504:	2320      	movs	r3, #32
 8003506:	4319      	orrs	r1, r3
 8003508:	6021      	str	r1, [r4, #0]
 800350a:	2710      	movs	r7, #16
 800350c:	2d00      	cmp	r5, #0
 800350e:	d1b2      	bne.n	8003476 <_printf_i+0xce>
 8003510:	2320      	movs	r3, #32
 8003512:	6822      	ldr	r2, [r4, #0]
 8003514:	439a      	bics	r2, r3
 8003516:	6022      	str	r2, [r4, #0]
 8003518:	e7ad      	b.n	8003476 <_printf_i+0xce>
 800351a:	2220      	movs	r2, #32
 800351c:	6809      	ldr	r1, [r1, #0]
 800351e:	430a      	orrs	r2, r1
 8003520:	6022      	str	r2, [r4, #0]
 8003522:	0022      	movs	r2, r4
 8003524:	2178      	movs	r1, #120	; 0x78
 8003526:	3245      	adds	r2, #69	; 0x45
 8003528:	7011      	strb	r1, [r2, #0]
 800352a:	4a27      	ldr	r2, [pc, #156]	; (80035c8 <_printf_i+0x220>)
 800352c:	e7e1      	b.n	80034f2 <_printf_i+0x14a>
 800352e:	0648      	lsls	r0, r1, #25
 8003530:	d5e6      	bpl.n	8003500 <_printf_i+0x158>
 8003532:	b2ad      	uxth	r5, r5
 8003534:	e7e4      	b.n	8003500 <_printf_i+0x158>
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	680d      	ldr	r5, [r1, #0]
 800353a:	1d10      	adds	r0, r2, #4
 800353c:	6949      	ldr	r1, [r1, #20]
 800353e:	6018      	str	r0, [r3, #0]
 8003540:	6813      	ldr	r3, [r2, #0]
 8003542:	062e      	lsls	r6, r5, #24
 8003544:	d501      	bpl.n	800354a <_printf_i+0x1a2>
 8003546:	6019      	str	r1, [r3, #0]
 8003548:	e002      	b.n	8003550 <_printf_i+0x1a8>
 800354a:	066d      	lsls	r5, r5, #25
 800354c:	d5fb      	bpl.n	8003546 <_printf_i+0x19e>
 800354e:	8019      	strh	r1, [r3, #0]
 8003550:	2300      	movs	r3, #0
 8003552:	9e04      	ldr	r6, [sp, #16]
 8003554:	6123      	str	r3, [r4, #16]
 8003556:	e7bb      	b.n	80034d0 <_printf_i+0x128>
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	1d11      	adds	r1, r2, #4
 800355c:	6019      	str	r1, [r3, #0]
 800355e:	6816      	ldr	r6, [r2, #0]
 8003560:	2100      	movs	r1, #0
 8003562:	0030      	movs	r0, r6
 8003564:	6862      	ldr	r2, [r4, #4]
 8003566:	f000 f831 	bl	80035cc <memchr>
 800356a:	2800      	cmp	r0, #0
 800356c:	d001      	beq.n	8003572 <_printf_i+0x1ca>
 800356e:	1b80      	subs	r0, r0, r6
 8003570:	6060      	str	r0, [r4, #4]
 8003572:	6863      	ldr	r3, [r4, #4]
 8003574:	6123      	str	r3, [r4, #16]
 8003576:	2300      	movs	r3, #0
 8003578:	9a04      	ldr	r2, [sp, #16]
 800357a:	7013      	strb	r3, [r2, #0]
 800357c:	e7a8      	b.n	80034d0 <_printf_i+0x128>
 800357e:	6923      	ldr	r3, [r4, #16]
 8003580:	0032      	movs	r2, r6
 8003582:	9906      	ldr	r1, [sp, #24]
 8003584:	9805      	ldr	r0, [sp, #20]
 8003586:	9d07      	ldr	r5, [sp, #28]
 8003588:	47a8      	blx	r5
 800358a:	1c43      	adds	r3, r0, #1
 800358c:	d0aa      	beq.n	80034e4 <_printf_i+0x13c>
 800358e:	6823      	ldr	r3, [r4, #0]
 8003590:	079b      	lsls	r3, r3, #30
 8003592:	d415      	bmi.n	80035c0 <_printf_i+0x218>
 8003594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003596:	68e0      	ldr	r0, [r4, #12]
 8003598:	4298      	cmp	r0, r3
 800359a:	daa5      	bge.n	80034e8 <_printf_i+0x140>
 800359c:	0018      	movs	r0, r3
 800359e:	e7a3      	b.n	80034e8 <_printf_i+0x140>
 80035a0:	0022      	movs	r2, r4
 80035a2:	2301      	movs	r3, #1
 80035a4:	9906      	ldr	r1, [sp, #24]
 80035a6:	9805      	ldr	r0, [sp, #20]
 80035a8:	9e07      	ldr	r6, [sp, #28]
 80035aa:	3219      	adds	r2, #25
 80035ac:	47b0      	blx	r6
 80035ae:	1c43      	adds	r3, r0, #1
 80035b0:	d098      	beq.n	80034e4 <_printf_i+0x13c>
 80035b2:	3501      	adds	r5, #1
 80035b4:	68e3      	ldr	r3, [r4, #12]
 80035b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035b8:	1a9b      	subs	r3, r3, r2
 80035ba:	42ab      	cmp	r3, r5
 80035bc:	dcf0      	bgt.n	80035a0 <_printf_i+0x1f8>
 80035be:	e7e9      	b.n	8003594 <_printf_i+0x1ec>
 80035c0:	2500      	movs	r5, #0
 80035c2:	e7f7      	b.n	80035b4 <_printf_i+0x20c>
 80035c4:	08003909 	.word	0x08003909
 80035c8:	0800391a 	.word	0x0800391a

080035cc <memchr>:
 80035cc:	b2c9      	uxtb	r1, r1
 80035ce:	1882      	adds	r2, r0, r2
 80035d0:	4290      	cmp	r0, r2
 80035d2:	d101      	bne.n	80035d8 <memchr+0xc>
 80035d4:	2000      	movs	r0, #0
 80035d6:	4770      	bx	lr
 80035d8:	7803      	ldrb	r3, [r0, #0]
 80035da:	428b      	cmp	r3, r1
 80035dc:	d0fb      	beq.n	80035d6 <memchr+0xa>
 80035de:	3001      	adds	r0, #1
 80035e0:	e7f6      	b.n	80035d0 <memchr+0x4>

080035e2 <memcpy>:
 80035e2:	2300      	movs	r3, #0
 80035e4:	b510      	push	{r4, lr}
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d100      	bne.n	80035ec <memcpy+0xa>
 80035ea:	bd10      	pop	{r4, pc}
 80035ec:	5ccc      	ldrb	r4, [r1, r3]
 80035ee:	54c4      	strb	r4, [r0, r3]
 80035f0:	3301      	adds	r3, #1
 80035f2:	e7f8      	b.n	80035e6 <memcpy+0x4>

080035f4 <memmove>:
 80035f4:	b510      	push	{r4, lr}
 80035f6:	4288      	cmp	r0, r1
 80035f8:	d902      	bls.n	8003600 <memmove+0xc>
 80035fa:	188b      	adds	r3, r1, r2
 80035fc:	4298      	cmp	r0, r3
 80035fe:	d303      	bcc.n	8003608 <memmove+0x14>
 8003600:	2300      	movs	r3, #0
 8003602:	e007      	b.n	8003614 <memmove+0x20>
 8003604:	5c8b      	ldrb	r3, [r1, r2]
 8003606:	5483      	strb	r3, [r0, r2]
 8003608:	3a01      	subs	r2, #1
 800360a:	d2fb      	bcs.n	8003604 <memmove+0x10>
 800360c:	bd10      	pop	{r4, pc}
 800360e:	5ccc      	ldrb	r4, [r1, r3]
 8003610:	54c4      	strb	r4, [r0, r3]
 8003612:	3301      	adds	r3, #1
 8003614:	429a      	cmp	r2, r3
 8003616:	d1fa      	bne.n	800360e <memmove+0x1a>
 8003618:	e7f8      	b.n	800360c <memmove+0x18>
	...

0800361c <_free_r>:
 800361c:	b570      	push	{r4, r5, r6, lr}
 800361e:	0005      	movs	r5, r0
 8003620:	2900      	cmp	r1, #0
 8003622:	d010      	beq.n	8003646 <_free_r+0x2a>
 8003624:	1f0c      	subs	r4, r1, #4
 8003626:	6823      	ldr	r3, [r4, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	da00      	bge.n	800362e <_free_r+0x12>
 800362c:	18e4      	adds	r4, r4, r3
 800362e:	0028      	movs	r0, r5
 8003630:	f000 f918 	bl	8003864 <__malloc_lock>
 8003634:	4a1d      	ldr	r2, [pc, #116]	; (80036ac <_free_r+0x90>)
 8003636:	6813      	ldr	r3, [r2, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d105      	bne.n	8003648 <_free_r+0x2c>
 800363c:	6063      	str	r3, [r4, #4]
 800363e:	6014      	str	r4, [r2, #0]
 8003640:	0028      	movs	r0, r5
 8003642:	f000 f917 	bl	8003874 <__malloc_unlock>
 8003646:	bd70      	pop	{r4, r5, r6, pc}
 8003648:	42a3      	cmp	r3, r4
 800364a:	d908      	bls.n	800365e <_free_r+0x42>
 800364c:	6821      	ldr	r1, [r4, #0]
 800364e:	1860      	adds	r0, r4, r1
 8003650:	4283      	cmp	r3, r0
 8003652:	d1f3      	bne.n	800363c <_free_r+0x20>
 8003654:	6818      	ldr	r0, [r3, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	1841      	adds	r1, r0, r1
 800365a:	6021      	str	r1, [r4, #0]
 800365c:	e7ee      	b.n	800363c <_free_r+0x20>
 800365e:	001a      	movs	r2, r3
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <_free_r+0x4e>
 8003666:	42a3      	cmp	r3, r4
 8003668:	d9f9      	bls.n	800365e <_free_r+0x42>
 800366a:	6811      	ldr	r1, [r2, #0]
 800366c:	1850      	adds	r0, r2, r1
 800366e:	42a0      	cmp	r0, r4
 8003670:	d10b      	bne.n	800368a <_free_r+0x6e>
 8003672:	6820      	ldr	r0, [r4, #0]
 8003674:	1809      	adds	r1, r1, r0
 8003676:	1850      	adds	r0, r2, r1
 8003678:	6011      	str	r1, [r2, #0]
 800367a:	4283      	cmp	r3, r0
 800367c:	d1e0      	bne.n	8003640 <_free_r+0x24>
 800367e:	6818      	ldr	r0, [r3, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	1841      	adds	r1, r0, r1
 8003684:	6011      	str	r1, [r2, #0]
 8003686:	6053      	str	r3, [r2, #4]
 8003688:	e7da      	b.n	8003640 <_free_r+0x24>
 800368a:	42a0      	cmp	r0, r4
 800368c:	d902      	bls.n	8003694 <_free_r+0x78>
 800368e:	230c      	movs	r3, #12
 8003690:	602b      	str	r3, [r5, #0]
 8003692:	e7d5      	b.n	8003640 <_free_r+0x24>
 8003694:	6821      	ldr	r1, [r4, #0]
 8003696:	1860      	adds	r0, r4, r1
 8003698:	4283      	cmp	r3, r0
 800369a:	d103      	bne.n	80036a4 <_free_r+0x88>
 800369c:	6818      	ldr	r0, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	1841      	adds	r1, r0, r1
 80036a2:	6021      	str	r1, [r4, #0]
 80036a4:	6063      	str	r3, [r4, #4]
 80036a6:	6054      	str	r4, [r2, #4]
 80036a8:	e7ca      	b.n	8003640 <_free_r+0x24>
 80036aa:	46c0      	nop			; (mov r8, r8)
 80036ac:	200001a4 	.word	0x200001a4

080036b0 <sbrk_aligned>:
 80036b0:	b570      	push	{r4, r5, r6, lr}
 80036b2:	4e0f      	ldr	r6, [pc, #60]	; (80036f0 <sbrk_aligned+0x40>)
 80036b4:	000d      	movs	r5, r1
 80036b6:	6831      	ldr	r1, [r6, #0]
 80036b8:	0004      	movs	r4, r0
 80036ba:	2900      	cmp	r1, #0
 80036bc:	d102      	bne.n	80036c4 <sbrk_aligned+0x14>
 80036be:	f000 f8bf 	bl	8003840 <_sbrk_r>
 80036c2:	6030      	str	r0, [r6, #0]
 80036c4:	0029      	movs	r1, r5
 80036c6:	0020      	movs	r0, r4
 80036c8:	f000 f8ba 	bl	8003840 <_sbrk_r>
 80036cc:	1c43      	adds	r3, r0, #1
 80036ce:	d00a      	beq.n	80036e6 <sbrk_aligned+0x36>
 80036d0:	2303      	movs	r3, #3
 80036d2:	1cc5      	adds	r5, r0, #3
 80036d4:	439d      	bics	r5, r3
 80036d6:	42a8      	cmp	r0, r5
 80036d8:	d007      	beq.n	80036ea <sbrk_aligned+0x3a>
 80036da:	1a29      	subs	r1, r5, r0
 80036dc:	0020      	movs	r0, r4
 80036de:	f000 f8af 	bl	8003840 <_sbrk_r>
 80036e2:	1c43      	adds	r3, r0, #1
 80036e4:	d101      	bne.n	80036ea <sbrk_aligned+0x3a>
 80036e6:	2501      	movs	r5, #1
 80036e8:	426d      	negs	r5, r5
 80036ea:	0028      	movs	r0, r5
 80036ec:	bd70      	pop	{r4, r5, r6, pc}
 80036ee:	46c0      	nop			; (mov r8, r8)
 80036f0:	200001a8 	.word	0x200001a8

080036f4 <_malloc_r>:
 80036f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036f6:	2203      	movs	r2, #3
 80036f8:	1ccb      	adds	r3, r1, #3
 80036fa:	4393      	bics	r3, r2
 80036fc:	3308      	adds	r3, #8
 80036fe:	0006      	movs	r6, r0
 8003700:	001f      	movs	r7, r3
 8003702:	2b0c      	cmp	r3, #12
 8003704:	d232      	bcs.n	800376c <_malloc_r+0x78>
 8003706:	270c      	movs	r7, #12
 8003708:	42b9      	cmp	r1, r7
 800370a:	d831      	bhi.n	8003770 <_malloc_r+0x7c>
 800370c:	0030      	movs	r0, r6
 800370e:	f000 f8a9 	bl	8003864 <__malloc_lock>
 8003712:	4d32      	ldr	r5, [pc, #200]	; (80037dc <_malloc_r+0xe8>)
 8003714:	682b      	ldr	r3, [r5, #0]
 8003716:	001c      	movs	r4, r3
 8003718:	2c00      	cmp	r4, #0
 800371a:	d12e      	bne.n	800377a <_malloc_r+0x86>
 800371c:	0039      	movs	r1, r7
 800371e:	0030      	movs	r0, r6
 8003720:	f7ff ffc6 	bl	80036b0 <sbrk_aligned>
 8003724:	0004      	movs	r4, r0
 8003726:	1c43      	adds	r3, r0, #1
 8003728:	d11e      	bne.n	8003768 <_malloc_r+0x74>
 800372a:	682c      	ldr	r4, [r5, #0]
 800372c:	0025      	movs	r5, r4
 800372e:	2d00      	cmp	r5, #0
 8003730:	d14a      	bne.n	80037c8 <_malloc_r+0xd4>
 8003732:	6823      	ldr	r3, [r4, #0]
 8003734:	0029      	movs	r1, r5
 8003736:	18e3      	adds	r3, r4, r3
 8003738:	0030      	movs	r0, r6
 800373a:	9301      	str	r3, [sp, #4]
 800373c:	f000 f880 	bl	8003840 <_sbrk_r>
 8003740:	9b01      	ldr	r3, [sp, #4]
 8003742:	4283      	cmp	r3, r0
 8003744:	d143      	bne.n	80037ce <_malloc_r+0xda>
 8003746:	6823      	ldr	r3, [r4, #0]
 8003748:	3703      	adds	r7, #3
 800374a:	1aff      	subs	r7, r7, r3
 800374c:	2303      	movs	r3, #3
 800374e:	439f      	bics	r7, r3
 8003750:	3708      	adds	r7, #8
 8003752:	2f0c      	cmp	r7, #12
 8003754:	d200      	bcs.n	8003758 <_malloc_r+0x64>
 8003756:	270c      	movs	r7, #12
 8003758:	0039      	movs	r1, r7
 800375a:	0030      	movs	r0, r6
 800375c:	f7ff ffa8 	bl	80036b0 <sbrk_aligned>
 8003760:	1c43      	adds	r3, r0, #1
 8003762:	d034      	beq.n	80037ce <_malloc_r+0xda>
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	19df      	adds	r7, r3, r7
 8003768:	6027      	str	r7, [r4, #0]
 800376a:	e013      	b.n	8003794 <_malloc_r+0xa0>
 800376c:	2b00      	cmp	r3, #0
 800376e:	dacb      	bge.n	8003708 <_malloc_r+0x14>
 8003770:	230c      	movs	r3, #12
 8003772:	2500      	movs	r5, #0
 8003774:	6033      	str	r3, [r6, #0]
 8003776:	0028      	movs	r0, r5
 8003778:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800377a:	6822      	ldr	r2, [r4, #0]
 800377c:	1bd1      	subs	r1, r2, r7
 800377e:	d420      	bmi.n	80037c2 <_malloc_r+0xce>
 8003780:	290b      	cmp	r1, #11
 8003782:	d917      	bls.n	80037b4 <_malloc_r+0xc0>
 8003784:	19e2      	adds	r2, r4, r7
 8003786:	6027      	str	r7, [r4, #0]
 8003788:	42a3      	cmp	r3, r4
 800378a:	d111      	bne.n	80037b0 <_malloc_r+0xbc>
 800378c:	602a      	str	r2, [r5, #0]
 800378e:	6863      	ldr	r3, [r4, #4]
 8003790:	6011      	str	r1, [r2, #0]
 8003792:	6053      	str	r3, [r2, #4]
 8003794:	0030      	movs	r0, r6
 8003796:	0025      	movs	r5, r4
 8003798:	f000 f86c 	bl	8003874 <__malloc_unlock>
 800379c:	2207      	movs	r2, #7
 800379e:	350b      	adds	r5, #11
 80037a0:	1d23      	adds	r3, r4, #4
 80037a2:	4395      	bics	r5, r2
 80037a4:	1aea      	subs	r2, r5, r3
 80037a6:	429d      	cmp	r5, r3
 80037a8:	d0e5      	beq.n	8003776 <_malloc_r+0x82>
 80037aa:	1b5b      	subs	r3, r3, r5
 80037ac:	50a3      	str	r3, [r4, r2]
 80037ae:	e7e2      	b.n	8003776 <_malloc_r+0x82>
 80037b0:	605a      	str	r2, [r3, #4]
 80037b2:	e7ec      	b.n	800378e <_malloc_r+0x9a>
 80037b4:	6862      	ldr	r2, [r4, #4]
 80037b6:	42a3      	cmp	r3, r4
 80037b8:	d101      	bne.n	80037be <_malloc_r+0xca>
 80037ba:	602a      	str	r2, [r5, #0]
 80037bc:	e7ea      	b.n	8003794 <_malloc_r+0xa0>
 80037be:	605a      	str	r2, [r3, #4]
 80037c0:	e7e8      	b.n	8003794 <_malloc_r+0xa0>
 80037c2:	0023      	movs	r3, r4
 80037c4:	6864      	ldr	r4, [r4, #4]
 80037c6:	e7a7      	b.n	8003718 <_malloc_r+0x24>
 80037c8:	002c      	movs	r4, r5
 80037ca:	686d      	ldr	r5, [r5, #4]
 80037cc:	e7af      	b.n	800372e <_malloc_r+0x3a>
 80037ce:	230c      	movs	r3, #12
 80037d0:	0030      	movs	r0, r6
 80037d2:	6033      	str	r3, [r6, #0]
 80037d4:	f000 f84e 	bl	8003874 <__malloc_unlock>
 80037d8:	e7cd      	b.n	8003776 <_malloc_r+0x82>
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	200001a4 	.word	0x200001a4

080037e0 <_realloc_r>:
 80037e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037e2:	0007      	movs	r7, r0
 80037e4:	000e      	movs	r6, r1
 80037e6:	0014      	movs	r4, r2
 80037e8:	2900      	cmp	r1, #0
 80037ea:	d105      	bne.n	80037f8 <_realloc_r+0x18>
 80037ec:	0011      	movs	r1, r2
 80037ee:	f7ff ff81 	bl	80036f4 <_malloc_r>
 80037f2:	0005      	movs	r5, r0
 80037f4:	0028      	movs	r0, r5
 80037f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80037f8:	2a00      	cmp	r2, #0
 80037fa:	d103      	bne.n	8003804 <_realloc_r+0x24>
 80037fc:	f7ff ff0e 	bl	800361c <_free_r>
 8003800:	0025      	movs	r5, r4
 8003802:	e7f7      	b.n	80037f4 <_realloc_r+0x14>
 8003804:	f000 f83e 	bl	8003884 <_malloc_usable_size_r>
 8003808:	9001      	str	r0, [sp, #4]
 800380a:	4284      	cmp	r4, r0
 800380c:	d803      	bhi.n	8003816 <_realloc_r+0x36>
 800380e:	0035      	movs	r5, r6
 8003810:	0843      	lsrs	r3, r0, #1
 8003812:	42a3      	cmp	r3, r4
 8003814:	d3ee      	bcc.n	80037f4 <_realloc_r+0x14>
 8003816:	0021      	movs	r1, r4
 8003818:	0038      	movs	r0, r7
 800381a:	f7ff ff6b 	bl	80036f4 <_malloc_r>
 800381e:	1e05      	subs	r5, r0, #0
 8003820:	d0e8      	beq.n	80037f4 <_realloc_r+0x14>
 8003822:	9b01      	ldr	r3, [sp, #4]
 8003824:	0022      	movs	r2, r4
 8003826:	429c      	cmp	r4, r3
 8003828:	d900      	bls.n	800382c <_realloc_r+0x4c>
 800382a:	001a      	movs	r2, r3
 800382c:	0031      	movs	r1, r6
 800382e:	0028      	movs	r0, r5
 8003830:	f7ff fed7 	bl	80035e2 <memcpy>
 8003834:	0031      	movs	r1, r6
 8003836:	0038      	movs	r0, r7
 8003838:	f7ff fef0 	bl	800361c <_free_r>
 800383c:	e7da      	b.n	80037f4 <_realloc_r+0x14>
	...

08003840 <_sbrk_r>:
 8003840:	2300      	movs	r3, #0
 8003842:	b570      	push	{r4, r5, r6, lr}
 8003844:	4d06      	ldr	r5, [pc, #24]	; (8003860 <_sbrk_r+0x20>)
 8003846:	0004      	movs	r4, r0
 8003848:	0008      	movs	r0, r1
 800384a:	602b      	str	r3, [r5, #0]
 800384c:	f7fc ff72 	bl	8000734 <_sbrk>
 8003850:	1c43      	adds	r3, r0, #1
 8003852:	d103      	bne.n	800385c <_sbrk_r+0x1c>
 8003854:	682b      	ldr	r3, [r5, #0]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d000      	beq.n	800385c <_sbrk_r+0x1c>
 800385a:	6023      	str	r3, [r4, #0]
 800385c:	bd70      	pop	{r4, r5, r6, pc}
 800385e:	46c0      	nop			; (mov r8, r8)
 8003860:	200001ac 	.word	0x200001ac

08003864 <__malloc_lock>:
 8003864:	b510      	push	{r4, lr}
 8003866:	4802      	ldr	r0, [pc, #8]	; (8003870 <__malloc_lock+0xc>)
 8003868:	f000 f814 	bl	8003894 <__retarget_lock_acquire_recursive>
 800386c:	bd10      	pop	{r4, pc}
 800386e:	46c0      	nop			; (mov r8, r8)
 8003870:	200001b0 	.word	0x200001b0

08003874 <__malloc_unlock>:
 8003874:	b510      	push	{r4, lr}
 8003876:	4802      	ldr	r0, [pc, #8]	; (8003880 <__malloc_unlock+0xc>)
 8003878:	f000 f80d 	bl	8003896 <__retarget_lock_release_recursive>
 800387c:	bd10      	pop	{r4, pc}
 800387e:	46c0      	nop			; (mov r8, r8)
 8003880:	200001b0 	.word	0x200001b0

08003884 <_malloc_usable_size_r>:
 8003884:	1f0b      	subs	r3, r1, #4
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	1f18      	subs	r0, r3, #4
 800388a:	2b00      	cmp	r3, #0
 800388c:	da01      	bge.n	8003892 <_malloc_usable_size_r+0xe>
 800388e:	580b      	ldr	r3, [r1, r0]
 8003890:	18c0      	adds	r0, r0, r3
 8003892:	4770      	bx	lr

08003894 <__retarget_lock_acquire_recursive>:
 8003894:	4770      	bx	lr

08003896 <__retarget_lock_release_recursive>:
 8003896:	4770      	bx	lr

08003898 <_init>:
 8003898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800389e:	bc08      	pop	{r3}
 80038a0:	469e      	mov	lr, r3
 80038a2:	4770      	bx	lr

080038a4 <_fini>:
 80038a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038a6:	46c0      	nop			; (mov r8, r8)
 80038a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038aa:	bc08      	pop	{r3}
 80038ac:	469e      	mov	lr, r3
 80038ae:	4770      	bx	lr
