\subsection{my\+\_\+sw Entity Reference}
\label{classmy__sw}\index{my\+\_\+sw@{my\+\_\+sw}}


Collaboration diagram for my\+\_\+sw\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{dd/de3/classmy__sw__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf i}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf o}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf my\+\_\+sw.\+vhd}.



\subsubsection{Member Data Documentation}
\index{my\+\_\+sw@{my\+\_\+sw}!i@{i}}
\index{i@{i}!my\+\_\+sw@{my\+\_\+sw}}
\paragraph[{i}]{\setlength{\rightskip}{0pt plus 5cm}{\bf i} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmy__sw_a608fcdf363618ab996e1811aa186efd3}


Definition at line {\bf 18} of file {\bf my\+\_\+sw.\+vhd}.

\index{my\+\_\+sw@{my\+\_\+sw}!ieee@{ieee}}
\index{ieee@{ieee}!my\+\_\+sw@{my\+\_\+sw}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classmy__sw_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf my\+\_\+sw.\+vhd}.

\index{my\+\_\+sw@{my\+\_\+sw}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!my\+\_\+sw@{my\+\_\+sw}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classmy__sw_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf my\+\_\+sw.\+vhd}.

\index{my\+\_\+sw@{my\+\_\+sw}!o@{o}}
\index{o@{o}!my\+\_\+sw@{my\+\_\+sw}}
\paragraph[{o}]{\setlength{\rightskip}{0pt plus 5cm}{\bf o} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmy__sw_a1d00e05170baa24ce912e807ced113a5}


Definition at line {\bf 24} of file {\bf my\+\_\+sw.\+vhd}.

\index{my\+\_\+sw@{my\+\_\+sw}!sel@{sel}}
\index{sel@{sel}!my\+\_\+sw@{my\+\_\+sw}}
\paragraph[{sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classmy__sw_a7e3e92736eefd68c6a6b25e1e4c45c7b}


Definition at line {\bf 19} of file {\bf my\+\_\+sw.\+vhd}.

\index{my\+\_\+sw@{my\+\_\+sw}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!my\+\_\+sw@{my\+\_\+sw}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classmy__sw_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf my\+\_\+sw.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf my\+\_\+sw.\+vhd}\end{DoxyCompactItemize}
