#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000116502006a0 .scope module, "CPU" "CPU" 2 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000116502667b0_0 .net "BeqResult", 0 0, v0000011650261070_0;  1 drivers
o000001165020de68 .functor BUFZ 1, C4<z>; HiZ drive
v00000116502653b0_0 .net "CLK", 0 0, o000001165020de68;  0 drivers
o000001165020d988 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000011650265590_0 .net "INSTRUCTION", 31 0, o000001165020d988;  0 drivers
v00000116502651d0_0 .net "PC", 31 0, v0000011650262330_0;  1 drivers
v0000011650265db0_0 .net "PCJBeqNext", 31 0, v0000011650262970_0;  1 drivers
v0000011650265810_0 .net "PCNEXT", 31 0, v00000116502621f0_0;  1 drivers
v0000011650265270_0 .net "PCtobeExecuted", 31 0, v0000011650208180_0;  1 drivers
o000001165020de98 .functor BUFZ 1, C4<z>; HiZ drive
v0000011650266210_0 .net "RESET", 0 0, o000001165020de98;  0 drivers
v00000116502662b0_0 .net "aluResult", 7 0, v0000011650261610_0;  1 drivers
v0000011650265630_0 .net "alu_op", 2 0, v00000116502619d0_0;  1 drivers
v0000011650265310_0 .net "beq", 0 0, v00000116502614d0_0;  1 drivers
v0000011650266350_0 .net "beqJOK", 0 0, v0000011650208400_0;  1 drivers
v0000011650265d10_0 .net "beqOK", 0 0, v0000011650208540_0;  1 drivers
v00000116502663f0_0 .net "imm_trigger", 0 0, v0000011650261570_0;  1 drivers
v0000011650265e50_0 .net "immediate", 7 0, v0000011650262150_0;  1 drivers
v0000011650266c10_0 .net "j", 0 0, v00000116502620b0_0;  1 drivers
v0000011650265a90_0 .net "mux1_Out", 7 0, v0000011650262f10_0;  1 drivers
v0000011650265770_0 .net "mux2_Out", 7 0, v0000011650262ab0_0;  1 drivers
v0000011650265b30_0 .net "offset32", 31 0, v0000011650265450_0;  1 drivers
v00000116502668f0_0 .net "offset7", 7 0, v0000011650262470_0;  1 drivers
v0000011650266030_0 .net "opcode", 7 0, v0000011650261cf0_0;  1 drivers
v0000011650266990_0 .net "readReg1_add", 2 0, v0000011650261d90_0;  1 drivers
v0000011650266a30_0 .net "readReg2_add", 2 0, v0000011650262830_0;  1 drivers
v00000116502660d0_0 .net "regOut1", 7 0, L_00000116501f2860;  1 drivers
v0000011650266ad0_0 .net "regOut2", 7 0, L_00000116501f20f0;  1 drivers
v0000011650266b70_0 .net "sub_trigger", 0 0, v0000011650261b10_0;  1 drivers
v0000011650268790_0 .net "twoscomplement", 7 0, v0000011650266cb0_0;  1 drivers
v0000011650269910_0 .net "writeReg_add", 2 0, v0000011650262510_0;  1 drivers
v00000116502680b0_0 .net "writeenable", 0 0, v0000011650262790_0;  1 drivers
S_00000116501bc970 .scope module, "ANDInstance" "logicalAND" 2 69, 2 96 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BEQ";
    .port_info 1 /INPUT 1 "ALU_ZERO";
    .port_info 2 /OUTPUT 1 "BEQ_OK";
v0000011650207f00_0 .net "ALU_ZERO", 0 0, v0000011650261070_0;  alias, 1 drivers
v0000011650208860_0 .net "BEQ", 0 0, v00000116502614d0_0;  alias, 1 drivers
v0000011650208540_0 .var "BEQ_OK", 0 0;
E_00000116501f6750 .event anyedge, v0000011650208860_0, v0000011650207f00_0;
S_00000116501bcb00 .scope module, "MUX32Instance" "MUX32" 2 85, 2 378 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_NEXT";
    .port_info 1 /INPUT 32 "PC_JBEQ_NEXT";
    .port_info 2 /INPUT 1 "BEQ_J_OK";
    .port_info 3 /OUTPUT 32 "PC_tobe_Executed";
v0000011650208040_0 .net "BEQ_J_OK", 0 0, v0000011650208400_0;  alias, 1 drivers
v0000011650208900_0 .net "PC_JBEQ_NEXT", 31 0, v0000011650262970_0;  alias, 1 drivers
v00000116502080e0_0 .net "PC_NEXT", 31 0, v00000116502621f0_0;  alias, 1 drivers
v0000011650208180_0 .var "PC_tobe_Executed", 31 0;
E_00000116501f7c10 .event anyedge, v0000011650208040_0, v0000011650208900_0, v00000116502080e0_0;
S_00000116501bcc90 .scope module, "ORInstance" "logicalOR" 2 73, 2 116 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BEQ_OK";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /OUTPUT 1 "BEQ_J_OK";
v0000011650208400_0 .var "BEQ_J_OK", 0 0;
v0000011650208220_0 .net "BEQ_OK", 0 0, v0000011650208540_0;  alias, 1 drivers
v00000116502082c0_0 .net "J", 0 0, v00000116502620b0_0;  alias, 1 drivers
E_00000116501f73d0 .event anyedge, v0000011650208540_0, v00000116502082c0_0;
S_00000116501bb860 .scope module, "aluInstance" "alu" 2 54, 2 428 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "ALURESULT";
    .port_info 3 /OUTPUT 1 "BEQRESULT";
    .port_info 4 /INPUT 3 "ALUOP";
v00000116502626f0_0 .net "ALUOP", 2 0, v00000116502619d0_0;  alias, 1 drivers
v0000011650261610_0 .var "ALURESULT", 7 0;
v0000011650261070_0 .var "BEQRESULT", 0 0;
v0000011650261890_0 .net "DATA1", 7 0, L_00000116501f2860;  alias, 1 drivers
v0000011650261250_0 .net "DATA2", 7 0, v0000011650262ab0_0;  alias, 1 drivers
v0000011650262dd0_0 .net "addResult", 7 0, L_0000011650268fb0;  1 drivers
v0000011650261430_0 .net "andResult", 7 0, L_00000116501f21d0;  1 drivers
v0000011650262e70_0 .net "fwdResult", 7 0, L_00000116501f2160;  1 drivers
v00000116502628d0_0 .net "orResult", 7 0, L_00000116501f1b40;  1 drivers
E_00000116501f7e10 .event anyedge, v00000116502617f0_0;
E_00000116501f7450 .event anyedge, v0000011650261390_0, v00000116502612f0_0, v00000116502617f0_0, v0000011650261c50_0;
S_00000116501bb9f0 .scope module, "add1" "ADD" 2 439, 2 481 0, S_00000116501bb860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000116502089a0_0 .net "DATA1", 7 0, L_00000116501f2860;  alias, 1 drivers
v0000011650208c20_0 .net "DATA2", 7 0, v0000011650262ab0_0;  alias, 1 drivers
v00000116502617f0_0 .net "RESULT", 7 0, L_0000011650268fb0;  alias, 1 drivers
L_0000011650268fb0 .delay 8 (2,2,2) L_0000011650268fb0/d;
L_0000011650268fb0/d .arith/sum 8, L_00000116501f2860, v0000011650262ab0_0;
S_00000116501bbb80 .scope module, "and1" "AND" 2 440, 2 493 0, S_00000116501bb860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000116501f21d0/d .functor AND 8, L_00000116501f2860, v0000011650262ab0_0, C4<11111111>, C4<11111111>;
L_00000116501f21d0 .delay 8 (1,1,1) L_00000116501f21d0/d;
v00000116502616b0_0 .net "DATA1", 7 0, L_00000116501f2860;  alias, 1 drivers
v0000011650262c90_0 .net "DATA2", 7 0, v0000011650262ab0_0;  alias, 1 drivers
v00000116502612f0_0 .net "RESULT", 7 0, L_00000116501f21d0;  alias, 1 drivers
S_00000116501e1900 .scope module, "fwd1" "FWD" 2 438, 2 469 0, S_00000116501bb860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000116501f2160/d .functor BUFZ 8, v0000011650262ab0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000116501f2160 .delay 8 (1,1,1) L_00000116501f2160/d;
v0000011650262d30_0 .net "DATA2", 7 0, v0000011650262ab0_0;  alias, 1 drivers
v0000011650261c50_0 .net "RESULT", 7 0, L_00000116501f2160;  alias, 1 drivers
S_00000116501e1a90 .scope module, "or1" "OR" 2 441, 2 505 0, S_00000116501bb860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000116501f1b40/d .functor OR 8, L_00000116501f2860, v0000011650262ab0_0, C4<00000000>, C4<00000000>;
L_00000116501f1b40 .delay 8 (1,1,1) L_00000116501f1b40/d;
v0000011650261a70_0 .net "DATA1", 7 0, L_00000116501f2860;  alias, 1 drivers
v0000011650262650_0 .net "DATA2", 7 0, v0000011650262ab0_0;  alias, 1 drivers
v0000011650261390_0 .net "RESULT", 7 0, L_00000116501f1b40;  alias, 1 drivers
S_00000116501e1c20 .scope module, "controlUnitInstance" "Control_Unit" 2 24, 2 266 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "SUB_TRIGGER";
    .port_info 2 /OUTPUT 1 "IMM_TRIGGER";
    .port_info 3 /OUTPUT 3 "ALU_OP";
    .port_info 4 /OUTPUT 1 "WRITE_ENABLE";
    .port_info 5 /OUTPUT 1 "J";
    .port_info 6 /OUTPUT 1 "BEQ";
v00000116502619d0_0 .var "ALU_OP", 2 0;
v00000116502614d0_0 .var "BEQ", 0 0;
v0000011650261570_0 .var "IMM_TRIGGER", 0 0;
v00000116502620b0_0 .var "J", 0 0;
v0000011650261750_0 .net "OPCODE", 7 0, v0000011650261cf0_0;  alias, 1 drivers
v0000011650261b10_0 .var "SUB_TRIGGER", 0 0;
v0000011650262790_0 .var "WRITE_ENABLE", 0 0;
E_00000116501f7f50 .event anyedge, v0000011650261750_0;
S_00000116501da0e0 .scope module, "decoderInstance" "Decoder" 2 17, 2 225 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 8 "IMMEDIATE";
    .port_info 3 /OUTPUT 8 "OFFSET";
    .port_info 4 /OUTPUT 3 "RT";
    .port_info 5 /OUTPUT 3 "RS";
    .port_info 6 /OUTPUT 3 "RD";
v0000011650262150_0 .var "IMMEDIATE", 7 0;
v0000011650261930_0 .net "INSTRUCTION", 31 0, o000001165020d988;  alias, 0 drivers
v0000011650262470_0 .var "OFFSET", 7 0;
v0000011650261cf0_0 .var "OPCODE", 7 0;
v0000011650262510_0 .var "RD", 2 0;
v0000011650262830_0 .var "RS", 2 0;
v0000011650261d90_0 .var "RT", 2 0;
E_00000116501f7e50 .event anyedge, v0000011650261930_0;
S_00000116501da270 .scope module, "mux1" "MUX8" 2 42, 2 403 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REG1";
    .port_info 1 /INPUT 8 "REG2";
    .port_info 2 /INPUT 1 "MUXSELECT";
    .port_info 3 /OUTPUT 8 "MUXOUT";
v0000011650262f10_0 .var "MUXOUT", 7 0;
v0000011650261110_0 .net "MUXSELECT", 0 0, v0000011650261b10_0;  alias, 1 drivers
v0000011650261bb0_0 .net "REG1", 7 0, L_00000116501f20f0;  alias, 1 drivers
v0000011650261e30_0 .net "REG2", 7 0, v0000011650266cb0_0;  alias, 1 drivers
E_00000116501f8090 .event anyedge, v0000011650261b10_0, v0000011650261e30_0, v0000011650261bb0_0;
S_00000116501da400 .scope module, "mux2" "MUX8" 2 48, 2 403 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REG1";
    .port_info 1 /INPUT 8 "REG2";
    .port_info 2 /INPUT 1 "MUXSELECT";
    .port_info 3 /OUTPUT 8 "MUXOUT";
v0000011650262ab0_0 .var "MUXOUT", 7 0;
v00000116502611b0_0 .net "MUXSELECT", 0 0, v0000011650261570_0;  alias, 1 drivers
v0000011650261ed0_0 .net "REG1", 7 0, v0000011650262f10_0;  alias, 1 drivers
v0000011650261f70_0 .net "REG2", 7 0, v0000011650262150_0;  alias, 1 drivers
E_00000116501f8250 .event anyedge, v0000011650261570_0, v0000011650262150_0, v0000011650262f10_0;
S_00000116501c49b0 .scope module, "pcAdderInstance" "PC_Adder" 2 77, 2 160 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_NEXT";
    .port_info 1 /INPUT 32 "PC";
v0000011650262010_0 .net "PC", 31 0, v0000011650262330_0;  alias, 1 drivers
v00000116502621f0_0 .var "PC_NEXT", 31 0;
E_00000116501f77d0 .event anyedge, v0000011650262010_0;
S_00000116501c4b40 .scope module, "pcInstance" "PC" 2 89, 2 136 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 32 "PC_tobe_Executed";
    .port_info 3 /OUTPUT 32 "PC";
v0000011650262290_0 .net "CLK", 0 0, o000001165020de68;  alias, 0 drivers
v0000011650262330_0 .var "PC", 31 0;
v00000116502623d0_0 .net "PC_tobe_Executed", 31 0, v0000011650208180_0;  alias, 1 drivers
v0000011650262bf0_0 .net "RESET", 0 0, o000001165020de98;  alias, 0 drivers
E_00000116501f8290 .event posedge, v0000011650262290_0;
S_00000116501c4cd0 .scope module, "pcJBeqAdder" "PC_JBEQ_ADDER" 2 81, 2 174 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_NEXT";
    .port_info 1 /INPUT 32 "OFFSET_32";
    .port_info 2 /INPUT 32 "INSTRUCTION";
    .port_info 3 /OUTPUT 32 "PC_JBEQ_NEXT";
v0000011650262b50_0 .net "INSTRUCTION", 31 0, o000001165020d988;  alias, 0 drivers
v00000116502625b0_0 .net "OFFSET_32", 31 0, v0000011650265450_0;  alias, 1 drivers
v0000011650262970_0 .var "PC_JBEQ_NEXT", 31 0;
v0000011650262a10_0 .net "PC_NEXT", 31 0, v00000116502621f0_0;  alias, 1 drivers
S_00000116501c38a0 .scope module, "registerInstance" "reg_file" 2 30, 2 518 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "REGOUT1";
    .port_info 2 /OUTPUT 8 "REGOUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000116501f2860/d .functor BUFZ 8, L_0000011650268c90, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000116501f2860 .delay 8 (2,2,2) L_00000116501f2860/d;
L_00000116501f20f0/d .functor BUFZ 8, L_0000011650268650, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000116501f20f0 .delay 8 (2,2,2) L_00000116501f20f0/d;
v0000011650266530_0 .net "CLK", 0 0, o000001165020de68;  alias, 0 drivers
v0000011650265c70_0 .net "IN", 7 0, v0000011650261610_0;  alias, 1 drivers
v0000011650266e90_0 .net "INADDRESS", 2 0, v0000011650262510_0;  alias, 1 drivers
v0000011650266d50_0 .net "OUT1ADDRESS", 2 0, v0000011650261d90_0;  alias, 1 drivers
v0000011650266670_0 .net "OUT2ADDRESS", 2 0, v0000011650262830_0;  alias, 1 drivers
v0000011650266850_0 .net "REGOUT1", 7 0, L_00000116501f2860;  alias, 1 drivers
v0000011650266170_0 .net "REGOUT2", 7 0, L_00000116501f20f0;  alias, 1 drivers
v0000011650266df0_0 .net "RESET", 0 0, o000001165020de98;  alias, 0 drivers
v0000011650266490_0 .net "WRITE", 0 0, v0000011650262790_0;  alias, 1 drivers
v0000011650266710_0 .net *"_ivl_0", 7 0, L_0000011650268c90;  1 drivers
v00000116502654f0_0 .net *"_ivl_10", 4 0, L_00000116502686f0;  1 drivers
L_00000116502f00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011650265ef0_0 .net *"_ivl_13", 1 0, L_00000116502f00d0;  1 drivers
v0000011650266f30_0 .net *"_ivl_2", 4 0, L_00000116502685b0;  1 drivers
L_00000116502f0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011650265090_0 .net *"_ivl_5", 1 0, L_00000116502f0088;  1 drivers
v0000011650265950_0 .net *"_ivl_8", 7 0, L_0000011650268650;  1 drivers
v00000116502665d0_0 .var/i "index", 31 0;
v00000116502656d0 .array "register", 0 7, 7 0;
L_0000011650268c90 .array/port v00000116502656d0, L_00000116502685b0;
L_00000116502685b0 .concat [ 3 2 0 0], v0000011650261d90_0, L_00000116502f0088;
L_0000011650268650 .array/port v00000116502656d0, L_00000116502686f0;
L_00000116502686f0 .concat [ 3 2 0 0], v0000011650262830_0, L_00000116502f00d0;
S_0000011650267a00 .scope module, "shiftExtensionInstance" "ShiftingExtension" 2 62, 2 192 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "CURRENT_OFFSET";
    .port_info 1 /OUTPUT 32 "UPDATED_OFFSET";
v0000011650265130_0 .net "CURRENT_OFFSET", 7 0, v0000011650262470_0;  alias, 1 drivers
v0000011650265450_0 .var "UPDATED_OFFSET", 31 0;
v0000011650265f90_0 .var/i "counter", 31 0;
E_00000116501d88e0 .event anyedge, v0000011650262470_0;
S_0000011650267230 .scope module, "twoscomplementInstance" "TwoS_Complement" 2 36, 2 360 0, S_00000116502006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "VALUE";
    .port_info 1 /OUTPUT 8 "TWOS_COMPLEMENT";
v0000011650266cb0_0 .var "TWOS_COMPLEMENT", 7 0;
v00000116502659f0_0 .var "Temp", 7 0;
v0000011650265bd0_0 .net "VALUE", 7 0, L_00000116501f20f0;  alias, 1 drivers
E_00000116501d82e0 .event anyedge, v0000011650261bb0_0;
    .scope S_00000116501da0e0;
T_0 ;
    %wait E_00000116501f7e50;
    %load/vec4 v0000011650261930_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000011650261cf0_0, 0, 8;
    %load/vec4 v0000011650261cf0_0;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000011650261930_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000011650262470_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011650261cf0_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000011650261930_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000011650262470_0, 0, 8;
    %load/vec4 v0000011650261930_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000011650262830_0, 0, 3;
    %load/vec4 v0000011650261930_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0000011650261d90_0, 0, 3;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000011650261930_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000011650262150_0, 0, 8;
    %load/vec4 v0000011650261930_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000011650262830_0, 0, 3;
    %load/vec4 v0000011650261930_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0000011650261d90_0, 0, 3;
    %load/vec4 v0000011650261930_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0000011650262510_0, 0, 3;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000116501e1c20;
T_1 ;
    %wait E_00000116501f7f50;
    %load/vec4 v0000011650261750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000116502619d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650261570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650262790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502620b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502614d0_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000116502619d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650262790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502620b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502614d0_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000116502619d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650262790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502620b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502614d0_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000116502619d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650262790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650261b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502620b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502614d0_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000116502619d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650262790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502620b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502614d0_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000116502619d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650262790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502620b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502614d0_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650262790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000116502620b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502614d0_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000116502619d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650262790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650261b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000116502620b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000116502614d0_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000116501c38a0;
T_2 ;
    %wait E_00000116501f8290;
    %load/vec4 v0000011650266df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000116502665d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000116502665d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000116502665d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000116502656d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000116502665d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000116502665d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %load/vec4 v0000011650266490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %delay 1, 0;
    %load/vec4 v0000011650265c70_0;
    %load/vec4 v0000011650266e90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000116502656d0, 0, 4;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000116501c38a0;
T_3 ;
    %vpi_call 2 552 "$dumpfile", "cpu_wavedata_Grp18CPU.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000116502665d0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000116502665d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call 2 554 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000116502656d0, v00000116502665d0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000116502665d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000116502665d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_00000116501c38a0;
T_4 ;
    %delay 5, 0;
    %vpi_call 2 560 "$display", "\012\011\011\011==================================================================" {0 0 0};
    %vpi_call 2 561 "$display", "\011\011\011 Change of Register Content Starting from Time #5" {0 0 0};
    %vpi_call 2 562 "$display", "\011\011\011==================================================================\012" {0 0 0};
    %vpi_call 2 563 "$display", "\011\011time\011regs0\011regs1\011regs2\011regs3\011regs4\011regs5\011regs6\011regs7" {0 0 0};
    %vpi_call 2 564 "$display", "\011\011-------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 565 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v00000116502656d0, 0>, &A<v00000116502656d0, 1>, &A<v00000116502656d0, 2>, &A<v00000116502656d0, 3>, &A<v00000116502656d0, 4>, &A<v00000116502656d0, 5>, &A<v00000116502656d0, 6>, &A<v00000116502656d0, 7> {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000011650267230;
T_5 ;
    %wait E_00000116501d82e0;
    %load/vec4 v0000011650265bd0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000116502659f0_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v00000116502659f0_0;
    %store/vec4 v0000011650266cb0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000116501da270;
T_6 ;
    %wait E_00000116501f8090;
    %load/vec4 v0000011650261110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000011650261e30_0;
    %store/vec4 v0000011650262f10_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000011650261bb0_0;
    %store/vec4 v0000011650262f10_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000116501da400;
T_7 ;
    %wait E_00000116501f8250;
    %load/vec4 v00000116502611b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000011650261f70_0;
    %store/vec4 v0000011650262ab0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000011650261ed0_0;
    %store/vec4 v0000011650262ab0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000116501bb860;
T_8 ;
    %wait E_00000116501f7450;
    %load/vec4 v00000116502626f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000011650261610_0, 0, 8;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0000011650262e70_0;
    %store/vec4 v0000011650261610_0, 0, 8;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0000011650262dd0_0;
    %store/vec4 v0000011650261610_0, 0, 8;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0000011650261430_0;
    %store/vec4 v0000011650261610_0, 0, 8;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v00000116502628d0_0;
    %store/vec4 v0000011650261610_0, 0, 8;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000116501bb860;
T_9 ;
    %wait E_00000116501f7e10;
    %load/vec4 v0000011650262dd0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011650261070_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011650261070_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000011650267a00;
T_10 ;
    %wait E_00000116501d88e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011650265f90_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000011650265f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0000011650265f90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_10.2, 5;
    %load/vec4 v0000011650265130_0;
    %load/vec4 v0000011650265f90_0;
    %part/s 1;
    %ix/getv/s 4, v0000011650265f90_0;
    %store/vec4 v0000011650265450_0, 4, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000011650265130_0;
    %parti/s 1, 7, 4;
    %ix/getv/s 4, v0000011650265f90_0;
    %store/vec4 v0000011650265450_0, 4, 1;
T_10.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000011650265f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000011650265f90_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %load/vec4 v0000011650265450_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000011650265450_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000116501bc970;
T_11 ;
    %wait E_00000116501f6750;
    %load/vec4 v0000011650208860_0;
    %load/vec4 v0000011650207f00_0;
    %and;
    %store/vec4 v0000011650208540_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000116501bcc90;
T_12 ;
    %wait E_00000116501f73d0;
    %load/vec4 v0000011650208220_0;
    %load/vec4 v00000116502082c0_0;
    %or;
    %store/vec4 v0000011650208400_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000116501c49b0;
T_13 ;
    %wait E_00000116501f77d0;
    %delay 1, 0;
    %load/vec4 v0000011650262010_0;
    %addi 4, 0, 32;
    %store/vec4 v00000116502621f0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000116501c4cd0;
T_14 ;
    %wait E_00000116501f7e50;
    %delay 2, 0;
    %load/vec4 v0000011650262a10_0;
    %load/vec4 v00000116502625b0_0;
    %add;
    %store/vec4 v0000011650262970_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000116501bcb00;
T_15 ;
    %wait E_00000116501f7c10;
    %load/vec4 v0000011650208040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000011650208900_0;
    %store/vec4 v0000011650208180_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000116502080e0_0;
    %store/vec4 v0000011650208180_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000116501c4b40;
T_16 ;
    %wait E_00000116501f8290;
    %load/vec4 v0000011650262bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011650262330_0, 0, 32;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000116501c4b40;
T_17 ;
    %wait E_00000116501f8290;
    %delay 1, 0;
    %load/vec4 v00000116502623d0_0;
    %store/vec4 v0000011650262330_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "CpuPart4.v";
