// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER,
        precision,
        input_r,
        sext_ln39_10,
        sext_ln39_11,
        sext_ln39_12,
        sext_ln39_13,
        sext_ln39_14,
        sext_ln39_15,
        sext_ln39_16,
        sext_ln39_2,
        sext_ln39_3,
        sext_ln39_4,
        sext_ln39_5,
        sext_ln39_6,
        sext_ln39_7,
        sext_ln39_8,
        sext_ln39_9,
        sext_ln39,
        phi_mul7,
        output_r,
        w8_cast,
        bh,
        empty_30,
        empty_31,
        empty_32,
        empty_33,
        bh_1,
        w8_15_cast,
        empty_34,
        empty_35,
        bh_2,
        w8_16_cast,
        empty_36,
        empty_37,
        bh_3,
        w8_17_cast,
        empty_38,
        empty_39,
        bh_4,
        w8_18_cast,
        empty_40,
        empty_41,
        bh_5,
        w8_19_cast,
        empty_42,
        empty_43,
        bh_6,
        w8_20_cast,
        empty_44,
        empty_45,
        bh_7,
        w8_21_cast,
        w8_22_cast,
        bh_8,
        empty_46,
        empty_47,
        empty_48,
        empty_49,
        bh_9,
        w8_23_cast,
        empty_50,
        empty_51,
        bh_15,
        w8_24_cast,
        empty_52,
        empty_53,
        bh_10,
        w8_25_cast,
        empty_54,
        empty_55,
        bh_11,
        w8_26_cast,
        empty_56,
        empty_57,
        bh_12,
        w8_27_cast,
        empty_58,
        empty_59,
        bh_13,
        w8_28_cast,
        empty_60,
        empty,
        bh_14,
        w8_29_cast
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage15 = 16'd16;
parameter    ap_ST_fsm_pp0_stage4 = 16'd32;
parameter    ap_ST_fsm_pp0_stage5 = 16'd64;
parameter    ap_ST_fsm_pp0_stage6 = 16'd128;
parameter    ap_ST_fsm_pp0_stage7 = 16'd256;
parameter    ap_ST_fsm_pp0_stage8 = 16'd512;
parameter    ap_ST_fsm_pp0_stage9 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_0_AWVALID;
input   m_axi_gmem_0_AWREADY;
output  [63:0] m_axi_gmem_0_AWADDR;
output  [0:0] m_axi_gmem_0_AWID;
output  [31:0] m_axi_gmem_0_AWLEN;
output  [2:0] m_axi_gmem_0_AWSIZE;
output  [1:0] m_axi_gmem_0_AWBURST;
output  [1:0] m_axi_gmem_0_AWLOCK;
output  [3:0] m_axi_gmem_0_AWCACHE;
output  [2:0] m_axi_gmem_0_AWPROT;
output  [3:0] m_axi_gmem_0_AWQOS;
output  [3:0] m_axi_gmem_0_AWREGION;
output  [0:0] m_axi_gmem_0_AWUSER;
output   m_axi_gmem_0_WVALID;
input   m_axi_gmem_0_WREADY;
output  [31:0] m_axi_gmem_0_WDATA;
output  [3:0] m_axi_gmem_0_WSTRB;
output   m_axi_gmem_0_WLAST;
output  [0:0] m_axi_gmem_0_WID;
output  [0:0] m_axi_gmem_0_WUSER;
output   m_axi_gmem_0_ARVALID;
input   m_axi_gmem_0_ARREADY;
output  [63:0] m_axi_gmem_0_ARADDR;
output  [0:0] m_axi_gmem_0_ARID;
output  [31:0] m_axi_gmem_0_ARLEN;
output  [2:0] m_axi_gmem_0_ARSIZE;
output  [1:0] m_axi_gmem_0_ARBURST;
output  [1:0] m_axi_gmem_0_ARLOCK;
output  [3:0] m_axi_gmem_0_ARCACHE;
output  [2:0] m_axi_gmem_0_ARPROT;
output  [3:0] m_axi_gmem_0_ARQOS;
output  [3:0] m_axi_gmem_0_ARREGION;
output  [0:0] m_axi_gmem_0_ARUSER;
input   m_axi_gmem_0_RVALID;
output   m_axi_gmem_0_RREADY;
input  [31:0] m_axi_gmem_0_RDATA;
input   m_axi_gmem_0_RLAST;
input  [0:0] m_axi_gmem_0_RID;
input  [8:0] m_axi_gmem_0_RFIFONUM;
input  [0:0] m_axi_gmem_0_RUSER;
input  [1:0] m_axi_gmem_0_RRESP;
input   m_axi_gmem_0_BVALID;
output   m_axi_gmem_0_BREADY;
input  [1:0] m_axi_gmem_0_BRESP;
input  [0:0] m_axi_gmem_0_BID;
input  [0:0] m_axi_gmem_0_BUSER;
input  [31:0] precision;
input  [63:0] input_r;
input  [31:0] sext_ln39_10;
input  [31:0] sext_ln39_11;
input  [31:0] sext_ln39_12;
input  [31:0] sext_ln39_13;
input  [31:0] sext_ln39_14;
input  [31:0] sext_ln39_15;
input  [31:0] sext_ln39_16;
input  [31:0] sext_ln39_2;
input  [31:0] sext_ln39_3;
input  [31:0] sext_ln39_4;
input  [31:0] sext_ln39_5;
input  [31:0] sext_ln39_6;
input  [31:0] sext_ln39_7;
input  [31:0] sext_ln39_8;
input  [31:0] sext_ln39_9;
input  [31:0] sext_ln39;
input  [61:0] phi_mul7;
input  [63:0] output_r;
input  [7:0] w8_cast;
input  [3:0] bh;
input  [3:0] empty_30;
input  [1:0] empty_31;
input  [1:0] empty_32;
input  [3:0] empty_33;
input  [3:0] bh_1;
input  [7:0] w8_15_cast;
input  [1:0] empty_34;
input  [3:0] empty_35;
input  [3:0] bh_2;
input  [7:0] w8_16_cast;
input  [1:0] empty_36;
input  [3:0] empty_37;
input  [3:0] bh_3;
input  [7:0] w8_17_cast;
input  [1:0] empty_38;
input  [3:0] empty_39;
input  [3:0] bh_4;
input  [7:0] w8_18_cast;
input  [1:0] empty_40;
input  [3:0] empty_41;
input  [3:0] bh_5;
input  [7:0] w8_19_cast;
input  [1:0] empty_42;
input  [3:0] empty_43;
input  [3:0] bh_6;
input  [7:0] w8_20_cast;
input  [1:0] empty_44;
input  [3:0] empty_45;
input  [3:0] bh_7;
input  [7:0] w8_21_cast;
input  [7:0] w8_22_cast;
input  [3:0] bh_8;
input  [3:0] empty_46;
input  [1:0] empty_47;
input  [1:0] empty_48;
input  [3:0] empty_49;
input  [3:0] bh_9;
input  [7:0] w8_23_cast;
input  [1:0] empty_50;
input  [3:0] empty_51;
input  [3:0] bh_15;
input  [7:0] w8_24_cast;
input  [1:0] empty_52;
input  [3:0] empty_53;
input  [3:0] bh_10;
input  [7:0] w8_25_cast;
input  [1:0] empty_54;
input  [3:0] empty_55;
input  [3:0] bh_11;
input  [7:0] w8_26_cast;
input  [1:0] empty_56;
input  [3:0] empty_57;
input  [3:0] bh_12;
input  [7:0] w8_27_cast;
input  [1:0] empty_58;
input  [3:0] empty_59;
input  [3:0] bh_13;
input  [7:0] w8_28_cast;
input  [1:0] empty_60;
input  [3:0] empty;
input  [3:0] bh_14;
input  [7:0] w8_29_cast;

reg ap_idle;
reg m_axi_gmem_0_AWVALID;
reg m_axi_gmem_0_WVALID;
reg m_axi_gmem_0_ARVALID;
reg[63:0] m_axi_gmem_0_ARADDR;
reg m_axi_gmem_0_RREADY;
reg m_axi_gmem_0_BREADY;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
reg   [0:0] icmp_ln40_reg_4129;
reg    ap_block_state17_pp0_stage15_iter0_grp16;
reg    ap_block_pp0_stage15_subdone_grp16_done_reg;
reg    ap_block_pp0_stage15_subdone_grp16;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_state17_io_grp17;
reg    ap_block_pp0_stage15_subdone_grp17_done_reg;
reg    ap_block_pp0_stage15_subdone_grp17;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] first_iter_0_reg_4145;
reg   [0:0] first_iter_0_reg_4145_pp0_iter1_reg;
reg    ap_block_state5_io_grp1;
reg    ap_block_pp0_stage15_subdone_grp1_done_reg;
reg    ap_block_pp0_stage15_subdone_grp1;
reg    ap_condition_exit_pp0_iter0_stage15;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp2;
reg    ap_block_pp0_stage4_subdone_grp2_done_reg;
reg    ap_block_pp0_stage4_subdone_grp2;
reg    ap_block_pp0_stage4_subdone;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_grp10;
reg    ap_block_pp0_stage12_subdone_grp10_done_reg;
reg    ap_block_pp0_stage12_subdone_grp10;
reg    ap_block_pp0_stage12_subdone;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp3;
reg    ap_block_pp0_stage5_subdone_grp3_done_reg;
reg    ap_block_pp0_stage5_subdone_grp3;
reg    ap_block_pp0_stage5_subdone;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_grp12;
reg    ap_block_pp0_stage13_subdone_grp12_done_reg;
reg    ap_block_pp0_stage13_subdone_grp12;
reg    ap_block_pp0_stage13_subdone;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp4;
reg    ap_block_pp0_stage6_subdone_grp4_done_reg;
reg    ap_block_pp0_stage6_subdone_grp4;
reg    ap_block_pp0_stage6_subdone;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_grp14;
reg    ap_block_pp0_stage14_subdone_grp14_done_reg;
reg    ap_block_pp0_stage14_subdone_grp14;
reg    ap_block_pp0_stage14_subdone;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_grp5;
reg    ap_block_pp0_stage7_subdone_grp5_done_reg;
reg    ap_block_pp0_stage7_subdone_grp5;
reg    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage15_grp16;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_grp6;
reg    ap_block_pp0_stage8_subdone_grp6_done_reg;
reg    ap_block_pp0_stage8_subdone_grp6;
reg    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage0_grp18;
reg    ap_block_pp0_stage0_subdone_grp18_done_reg;
reg    ap_block_pp0_stage0_subdone_grp18;
reg    ap_block_pp0_stage0_subdone;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_grp7;
reg    ap_block_pp0_stage9_subdone_grp7_done_reg;
reg    ap_block_pp0_stage9_subdone_grp7;
reg    ap_block_pp0_stage9_subdone;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp20;
reg   [0:0] icmp_ln40_reg_4129_pp0_iter1_reg;
reg    ap_block_pp0_stage1_subdone_grp20_done_reg;
reg    ap_block_pp0_stage1_subdone_grp20;
reg    ap_block_pp0_stage1_subdone;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_grp8;
reg    ap_block_pp0_stage10_subdone_grp8_done_reg;
reg    ap_block_pp0_stage10_subdone_grp8;
reg    ap_block_pp0_stage10_subdone;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp22;
reg    ap_block_pp0_stage2_subdone_grp22_done_reg;
reg    ap_block_pp0_stage2_subdone_grp22;
reg    ap_block_pp0_stage2_subdone;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_grp9;
reg    ap_block_pp0_stage11_subdone_grp9_done_reg;
reg    ap_block_pp0_stage11_subdone_grp9;
reg    ap_block_pp0_stage11_subdone;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp24;
reg    ap_block_pp0_stage3_subdone_grp24_done_reg;
reg    ap_block_pp0_stage3_subdone_grp24;
reg    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage12_grp11;
reg    ap_block_pp0_stage12_subdone_grp11_done_reg;
reg    ap_block_pp0_stage12_subdone_grp11;
wire    ap_block_pp0_stage4_grp26;
reg    ap_block_pp0_stage4_subdone_grp26_done_reg;
reg    ap_block_pp0_stage4_subdone_grp26;
wire    ap_block_pp0_stage13_grp13;
reg    ap_block_pp0_stage13_subdone_grp13_done_reg;
reg    ap_block_pp0_stage13_subdone_grp13;
wire    ap_block_pp0_stage5_grp27;
reg    ap_block_pp0_stage5_subdone_grp27_done_reg;
reg    ap_block_pp0_stage5_subdone_grp27;
wire    ap_block_pp0_stage14_grp15;
reg    ap_block_pp0_stage14_subdone_grp15_done_reg;
reg    ap_block_pp0_stage14_subdone_grp15;
wire    ap_block_pp0_stage6_grp28;
reg    ap_block_pp0_stage6_subdone_grp28_done_reg;
reg    ap_block_pp0_stage6_subdone_grp28;
wire    ap_block_pp0_stage15_grp17;
wire    ap_block_pp0_stage7_grp29;
reg    ap_block_pp0_stage7_subdone_grp29_done_reg;
reg    ap_block_pp0_stage7_subdone_grp29;
wire    ap_block_pp0_stage0_grp19;
reg    ap_block_pp0_stage0_subdone_grp19_done_reg;
reg    ap_block_pp0_stage0_subdone_grp19;
wire    ap_block_pp0_stage8_grp30;
reg    ap_block_pp0_stage8_subdone_grp30_done_reg;
reg    ap_block_pp0_stage8_subdone_grp30;
wire    ap_block_pp0_stage1_grp21;
reg    ap_block_pp0_stage1_subdone_grp21_done_reg;
reg    ap_block_pp0_stage1_subdone_grp21;
wire    ap_block_pp0_stage9_grp31;
reg    ap_block_pp0_stage9_subdone_grp31_done_reg;
reg    ap_block_pp0_stage9_subdone_grp31;
wire    ap_block_pp0_stage2_grp23;
reg    ap_block_pp0_stage2_subdone_grp23_done_reg;
reg    ap_block_pp0_stage2_subdone_grp23;
wire    ap_block_pp0_stage10_grp32;
reg    ap_block_pp0_stage10_subdone_grp32_done_reg;
reg    ap_block_pp0_stage10_subdone_grp32;
wire    ap_block_pp0_stage3_grp25;
reg    ap_block_pp0_stage3_subdone_grp25_done_reg;
reg    ap_block_pp0_stage3_subdone_grp25;
wire    ap_block_pp0_stage11_grp33;
reg    ap_block_pp0_stage11_subdone_grp33_done_reg;
reg    ap_block_pp0_stage11_subdone_grp33;
reg    gmem_blk_n_B;
wire    ap_block_pp0_stage5_grp35;
reg   [0:0] icmp_ln41_1_reg_4154;
reg   [0:0] icmp_ln41_1_reg_4154_pp0_iter2_reg;
reg    ap_block_pp0_stage5_subdone_grp35_done_reg;
reg    ap_block_pp0_stage5_subdone_grp35;
reg    gmem_blk_n_W;
wire    ap_block_pp0_stage0_grp34;
reg    ap_block_pp0_stage0_subdone_grp34_done_reg;
reg    ap_block_pp0_stage0_subdone_grp34;
reg    gmem_blk_n_AW;
wire    ap_block_pp0_stage15_grp1;
reg   [15:0] partial_reg_812;
reg   [15:0] partial_2_reg_847;
reg   [15:0] partial_4_reg_882;
reg   [15:0] partial_6_reg_917;
reg   [15:0] partial_8_reg_952;
reg   [15:0] partial_10_reg_987;
reg   [15:0] partial_12_reg_1022;
reg   [15:0] partial_14_reg_1057;
reg   [31:0] reg_1092;
reg    ap_block_state14_pp0_stage12_iter0_grp10;
reg    ap_block_pp0_stage12_11001_grp10;
reg    ap_block_state16_pp0_stage14_iter0_grp14;
reg    ap_block_pp0_stage14_11001_grp14;
reg    ap_block_state18_pp0_stage0_iter1_grp18;
reg    ap_block_pp0_stage0_11001_grp18;
reg    ap_block_state19_pp0_stage1_iter1_grp20;
reg    ap_block_pp0_stage1_11001_grp20;
reg    ap_block_state20_pp0_stage2_iter1_grp22;
reg    ap_block_pp0_stage2_11001_grp22;
reg    ap_block_state21_pp0_stage3_iter1_grp24;
reg    ap_block_pp0_stage3_11001_grp24;
reg    ap_block_state22_pp0_stage4_iter1_grp26;
reg    ap_block_pp0_stage4_11001_grp26;
reg    ap_block_state23_pp0_stage5_iter1_grp27;
reg    ap_block_pp0_stage5_11001_grp27;
reg    ap_block_state24_pp0_stage6_iter1_grp28;
reg    ap_block_pp0_stage6_11001_grp28;
reg    ap_block_state25_pp0_stage7_iter1_grp29;
reg    ap_block_pp0_stage7_11001_grp29;
reg    ap_block_state26_pp0_stage8_iter1_grp30;
reg    ap_block_pp0_stage8_11001_grp30;
reg    ap_block_state27_pp0_stage9_iter1_grp31;
reg    ap_block_pp0_stage9_11001_grp31;
reg    ap_block_state28_pp0_stage10_iter1_grp32;
reg    ap_block_pp0_stage10_11001_grp32;
reg    ap_block_state29_pp0_stage11_iter1_grp33;
reg    ap_block_pp0_stage11_11001_grp33;
reg   [31:0] reg_1096;
reg    ap_block_state15_pp0_stage13_iter0_grp12;
reg    ap_block_pp0_stage13_11001_grp12;
reg    ap_block_pp0_stage15_11001_grp16;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire   [31:0] precision_read_read_fu_774_p2;
wire   [31:0] precision_read_reg_3965;
reg    ap_block_state18_io_grp19;
reg    ap_block_pp0_stage0_11001;
wire  signed [15:0] w8_29_cast_cast_fu_1100_p1;
reg  signed [15:0] w8_29_cast_cast_reg_3969;
wire  signed [15:0] w8_28_cast_cast_fu_1104_p1;
reg  signed [15:0] w8_28_cast_cast_reg_3974;
wire  signed [15:0] w8_27_cast_cast_fu_1108_p1;
reg  signed [15:0] w8_27_cast_cast_reg_3979;
wire  signed [15:0] w8_26_cast_cast_fu_1112_p1;
reg  signed [15:0] w8_26_cast_cast_reg_3984;
wire  signed [15:0] w8_25_cast_cast_fu_1116_p1;
reg  signed [15:0] w8_25_cast_cast_reg_3989;
wire  signed [15:0] w8_24_cast_cast_fu_1120_p1;
reg  signed [15:0] w8_24_cast_cast_reg_3994;
wire  signed [15:0] w8_23_cast_cast_fu_1124_p1;
reg  signed [15:0] w8_23_cast_cast_reg_3999;
wire  signed [15:0] w8_22_cast_cast_fu_1128_p1;
reg  signed [15:0] w8_22_cast_cast_reg_4004;
wire  signed [15:0] w8_21_cast_cast_fu_1132_p1;
reg  signed [15:0] w8_21_cast_cast_reg_4009;
wire  signed [15:0] w8_20_cast_cast_fu_1136_p1;
reg  signed [15:0] w8_20_cast_cast_reg_4014;
wire  signed [15:0] w8_19_cast_cast_fu_1140_p1;
reg  signed [15:0] w8_19_cast_cast_reg_4019;
wire  signed [15:0] w8_18_cast_cast_fu_1144_p1;
reg  signed [15:0] w8_18_cast_cast_reg_4024;
wire  signed [15:0] w8_17_cast_cast_fu_1148_p1;
reg  signed [15:0] w8_17_cast_cast_reg_4029;
wire  signed [15:0] w8_16_cast_cast_fu_1152_p1;
reg  signed [15:0] w8_16_cast_cast_reg_4034;
wire  signed [15:0] w8_15_cast_cast_fu_1156_p1;
reg  signed [15:0] w8_15_cast_cast_reg_4039;
wire  signed [15:0] w8_cast_cast_fu_1160_p1;
reg  signed [15:0] w8_cast_cast_reg_4044;
wire  signed [35:0] sext_ln39_cast_fu_1164_p1;
reg  signed [35:0] sext_ln39_cast_reg_4049;
wire  signed [32:0] sext_ln39_9_cast_fu_1168_p1;
reg  signed [32:0] sext_ln39_9_cast_reg_4054;
wire  signed [32:0] sext_ln39_8_cast_fu_1172_p1;
reg  signed [32:0] sext_ln39_8_cast_reg_4059;
wire  signed [32:0] sext_ln39_7_cast_fu_1176_p1;
reg  signed [32:0] sext_ln39_7_cast_reg_4064;
wire  signed [32:0] sext_ln39_6_cast_fu_1180_p1;
reg  signed [32:0] sext_ln39_6_cast_reg_4069;
wire  signed [32:0] sext_ln39_5_cast_fu_1184_p1;
reg  signed [32:0] sext_ln39_5_cast_reg_4074;
wire  signed [32:0] sext_ln39_4_cast_fu_1188_p1;
reg  signed [32:0] sext_ln39_4_cast_reg_4079;
wire  signed [32:0] sext_ln39_3_cast_fu_1192_p1;
reg  signed [32:0] sext_ln39_3_cast_reg_4084;
wire  signed [32:0] sext_ln39_2_cast_fu_1196_p1;
reg  signed [32:0] sext_ln39_2_cast_reg_4089;
wire  signed [32:0] sext_ln39_16_cast_fu_1200_p1;
reg  signed [32:0] sext_ln39_16_cast_reg_4094;
wire  signed [32:0] sext_ln39_15_cast_fu_1204_p1;
reg  signed [32:0] sext_ln39_15_cast_reg_4099;
wire  signed [32:0] sext_ln39_14_cast_fu_1208_p1;
reg  signed [32:0] sext_ln39_14_cast_reg_4104;
wire  signed [32:0] sext_ln39_13_cast_fu_1212_p1;
reg  signed [32:0] sext_ln39_13_cast_reg_4109;
wire  signed [32:0] sext_ln39_12_cast_fu_1216_p1;
reg  signed [32:0] sext_ln39_12_cast_reg_4114;
wire  signed [32:0] sext_ln39_11_cast_fu_1220_p1;
reg  signed [32:0] sext_ln39_11_cast_reg_4119;
wire  signed [32:0] sext_ln39_10_cast_fu_1224_p1;
reg  signed [32:0] sext_ln39_10_cast_reg_4124;
wire   [0:0] icmp_ln40_fu_1246_p2;
wire   [3:0] select_ln40_fu_1270_p3;
reg   [3:0] select_ln40_reg_4133;
wire   [3:0] select_ln40_1_fu_1284_p3;
reg   [3:0] select_ln40_1_reg_4140;
wire   [0:0] first_iter_0_fu_1292_p2;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire   [0:0] icmp_ln41_1_fu_1513_p2;
reg   [0:0] icmp_ln41_1_reg_4154_pp0_iter1_reg;
wire  signed [35:0] grp_fu_1503_p2;
reg  signed [35:0] empty_63_reg_4158;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg   [63:0] gmem_addr_reg_4164;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg   [63:0] gmem_addr_reg_4164_pp0_iter1_reg;
reg   [63:0] gmem_addr_1_reg_4171;
wire   [1:0] trunc_ln60_fu_1602_p1;
reg   [1:0] trunc_ln60_reg_4177;
wire   [63:0] add_ln60_2_fu_1606_p2;
reg   [63:0] add_ln60_2_reg_4182;
wire   [19:0] sum_fu_1617_p2;
reg   [19:0] sum_reg_4201;
wire    ap_block_pp0_stage15_11001_grp0;
reg    ap_block_pp0_stage15_subdone_grp0_done_reg;
wire    ap_block_pp0_stage15_subdone_grp0;
wire   [32:0] zext_ln41_1_fu_1623_p1;
reg   [32:0] zext_ln41_1_reg_4206;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
reg   [63:0] gmem_addr_2_reg_4224;
wire   [1:0] trunc_ln60_17_fu_1660_p1;
reg   [1:0] trunc_ln60_17_reg_4230;
reg   [63:0] gmem_addr_3_reg_4235;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
wire   [1:0] trunc_ln60_19_fu_1697_p1;
reg   [1:0] trunc_ln60_19_reg_4241;
reg   [63:0] gmem_addr_4_reg_4246;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
wire   [1:0] trunc_ln60_21_fu_1734_p1;
reg   [1:0] trunc_ln60_21_reg_4252;
reg   [63:0] gmem_addr_5_reg_4257;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
wire   [1:0] trunc_ln60_23_fu_1771_p1;
reg   [1:0] trunc_ln60_23_reg_4263;
reg   [63:0] gmem_addr_6_reg_4268;
wire    ap_block_pp0_stage8_11001_grp0;
reg    ap_block_pp0_stage8_subdone_grp0_done_reg;
wire    ap_block_pp0_stage8_subdone_grp0;
wire   [1:0] trunc_ln60_25_fu_1808_p1;
reg   [1:0] trunc_ln60_25_reg_4274;
reg   [63:0] gmem_addr_7_reg_4279;
wire    ap_block_pp0_stage9_11001_grp0;
reg    ap_block_pp0_stage9_subdone_grp0_done_reg;
wire    ap_block_pp0_stage9_subdone_grp0;
wire   [1:0] trunc_ln60_27_fu_1845_p1;
reg   [1:0] trunc_ln60_27_reg_4285;
reg   [63:0] gmem_addr_8_reg_4290;
wire    ap_block_pp0_stage10_11001_grp0;
reg    ap_block_pp0_stage10_subdone_grp0_done_reg;
wire    ap_block_pp0_stage10_subdone_grp0;
wire   [1:0] trunc_ln60_29_fu_1882_p1;
reg   [1:0] trunc_ln60_29_reg_4296;
reg   [63:0] gmem_addr_9_reg_4301;
wire    ap_block_pp0_stage11_11001_grp0;
reg    ap_block_pp0_stage11_subdone_grp0_done_reg;
wire    ap_block_pp0_stage11_subdone_grp0;
wire   [1:0] trunc_ln60_31_fu_1919_p1;
reg   [1:0] trunc_ln60_31_reg_4307;
reg   [63:0] gmem_addr_10_reg_4312;
wire    ap_block_pp0_stage12_11001_grp0;
reg    ap_block_pp0_stage12_subdone_grp0_done_reg;
wire    ap_block_pp0_stage12_subdone_grp0;
wire   [1:0] trunc_ln60_33_fu_1956_p1;
reg   [1:0] trunc_ln60_33_reg_4318;
wire   [7:0] act_15_fu_1977_p1;
reg  signed [7:0] act_15_reg_4323;
wire    ap_block_pp0_stage13_11001_grp0;
reg    ap_block_pp0_stage13_subdone_grp0_done_reg;
wire    ap_block_pp0_stage13_subdone_grp0;
reg   [63:0] gmem_addr_11_reg_4328;
wire   [1:0] trunc_ln60_35_fu_2014_p1;
reg   [1:0] trunc_ln60_35_reg_4334;
wire   [1:0] acc_1_fu_2022_p2;
reg   [1:0] acc_1_reg_4339;
wire   [3:0] acc_fu_2031_p2;
reg   [3:0] acc_reg_4344;
wire   [3:0] mul_ln18_fu_2046_p2;
reg   [3:0] mul_ln18_reg_4349;
wire   [7:0] a_1_fu_2068_p1;
reg  signed [7:0] a_1_reg_4354;
wire    ap_block_pp0_stage14_11001_grp0;
reg    ap_block_pp0_stage14_subdone_grp0_done_reg;
wire    ap_block_pp0_stage14_subdone_grp0;
reg   [63:0] gmem_addr_12_reg_4359;
wire   [1:0] trunc_ln60_37_fu_2105_p1;
reg   [1:0] trunc_ln60_37_reg_4365;
reg   [63:0] gmem_addr_13_reg_4370;
wire   [1:0] trunc_ln60_39_fu_2142_p1;
reg   [1:0] trunc_ln60_39_reg_4376;
reg   [63:0] gmem_addr_14_reg_4381;
wire   [1:0] trunc_ln60_41_fu_2179_p1;
reg   [1:0] trunc_ln60_41_reg_4387;
reg   [63:0] gmem_addr_15_reg_4392;
wire   [1:0] trunc_ln60_43_fu_2216_p1;
reg   [1:0] trunc_ln60_43_reg_4398;
reg   [63:0] gmem_addr_16_reg_4403;
wire   [1:0] trunc_ln60_45_fu_2253_p1;
reg   [1:0] trunc_ln60_45_reg_4409;
wire   [15:0] mul_ln9_fu_2260_p2;
wire   [1:0] acc_3_fu_2269_p2;
reg   [1:0] acc_3_reg_4419;
wire   [3:0] acc_2_fu_2278_p2;
reg   [3:0] acc_2_reg_4424;
wire   [3:0] mul_ln18_1_fu_2293_p2;
reg   [3:0] mul_ln18_1_reg_4429;
wire   [7:0] a_2_fu_2315_p1;
reg  signed [7:0] a_2_reg_4434;
wire   [15:0] mul_ln9_1_fu_2342_p2;
wire   [1:0] acc_5_fu_2351_p2;
reg   [1:0] acc_5_reg_4444;
wire   [3:0] acc_4_fu_2360_p2;
reg   [3:0] acc_4_reg_4449;
wire   [3:0] mul_ln18_2_fu_2375_p2;
reg   [3:0] mul_ln18_2_reg_4454;
wire   [7:0] a_3_fu_2397_p1;
reg  signed [7:0] a_3_reg_4459;
wire   [15:0] mul_ln9_2_fu_2432_p2;
wire   [1:0] acc_7_fu_2441_p2;
reg   [1:0] acc_7_reg_4469;
wire   [3:0] acc_6_fu_2450_p2;
reg   [3:0] acc_6_reg_4474;
wire   [3:0] mul_ln18_3_fu_2465_p2;
reg   [3:0] mul_ln18_3_reg_4479;
wire   [16:0] add_ln70_fu_2470_p2;
reg   [16:0] add_ln70_reg_4484;
wire   [7:0] a_4_fu_2493_p1;
reg  signed [7:0] a_4_reg_4489;
wire   [15:0] mul_ln9_3_fu_2520_p2;
wire   [1:0] acc_9_fu_2529_p2;
reg   [1:0] acc_9_reg_4499;
wire   [3:0] acc_8_fu_2538_p2;
reg   [3:0] acc_8_reg_4504;
wire   [3:0] mul_ln18_4_fu_2553_p2;
reg   [3:0] mul_ln18_4_reg_4509;
wire   [7:0] a_5_fu_2575_p1;
reg  signed [7:0] a_5_reg_4514;
wire   [15:0] mul_ln9_4_fu_2610_p2;
wire   [1:0] acc_11_fu_2619_p2;
reg   [1:0] acc_11_reg_4524;
wire   [3:0] acc_10_fu_2628_p2;
reg   [3:0] acc_10_reg_4529;
wire   [3:0] mul_ln18_5_fu_2643_p2;
reg   [3:0] mul_ln18_5_reg_4534;
wire   [17:0] add_ln70_2_fu_2661_p2;
reg   [17:0] add_ln70_2_reg_4539;
wire   [7:0] a_6_fu_2684_p1;
reg  signed [7:0] a_6_reg_4544;
wire   [15:0] mul_ln9_5_fu_2711_p2;
wire   [1:0] acc_13_fu_2720_p2;
reg   [1:0] acc_13_reg_4554;
wire   [3:0] acc_12_fu_2729_p2;
reg   [3:0] acc_12_reg_4559;
wire   [3:0] mul_ln18_6_fu_2744_p2;
reg   [3:0] mul_ln18_6_reg_4564;
wire   [7:0] a_7_fu_2766_p1;
reg  signed [7:0] a_7_reg_4569;
wire   [15:0] mul_ln9_6_fu_2801_p2;
wire   [1:0] acc_15_fu_2810_p2;
reg   [1:0] acc_15_reg_4579;
wire   [3:0] acc_14_fu_2819_p2;
reg   [3:0] acc_14_reg_4584;
wire   [3:0] mul_ln18_7_fu_2834_p2;
reg   [3:0] mul_ln18_7_reg_4589;
wire   [16:0] add_ln70_3_fu_2839_p2;
reg   [16:0] add_ln70_3_reg_4594;
wire   [7:0] act_fu_2862_p1;
reg  signed [7:0] act_reg_4599;
wire   [15:0] mul_ln9_7_fu_2889_p2;
wire   [1:0] acc_17_fu_2898_p2;
reg   [1:0] acc_17_reg_4609;
wire   [3:0] acc_16_fu_2907_p2;
reg   [3:0] acc_16_reg_4614;
wire   [3:0] mul_ln18_8_fu_2922_p2;
reg   [3:0] mul_ln18_8_reg_4619;
wire   [7:0] a_9_fu_2944_p1;
reg  signed [7:0] a_9_reg_4624;
wire   [15:0] mul_ln9_8_fu_2979_p2;
wire   [1:0] acc_19_fu_2988_p2;
reg   [1:0] acc_19_reg_4634;
wire   [3:0] acc_18_fu_2997_p2;
reg   [3:0] acc_18_reg_4639;
wire   [3:0] mul_ln18_9_fu_3012_p2;
reg   [3:0] mul_ln18_9_reg_4644;
wire   [18:0] add_ln70_6_fu_3043_p2;
reg   [18:0] add_ln70_6_reg_4649;
wire   [7:0] a_10_fu_3066_p1;
reg  signed [7:0] a_10_reg_4654;
wire   [15:0] mul_ln9_9_fu_3093_p2;
wire   [1:0] acc_21_fu_3102_p2;
reg   [1:0] acc_21_reg_4664;
wire   [3:0] acc_20_fu_3111_p2;
reg   [3:0] acc_20_reg_4669;
wire   [3:0] mul_ln18_10_fu_3126_p2;
reg   [3:0] mul_ln18_10_reg_4674;
wire   [7:0] a_11_fu_3148_p1;
reg  signed [7:0] a_11_reg_4679;
wire   [15:0] mul_ln9_10_fu_3183_p2;
wire   [1:0] acc_23_fu_3192_p2;
reg   [1:0] acc_23_reg_4689;
wire   [3:0] acc_22_fu_3201_p2;
reg   [3:0] acc_22_reg_4694;
wire   [3:0] mul_ln18_11_fu_3216_p2;
reg   [3:0] mul_ln18_11_reg_4699;
wire   [16:0] add_ln70_7_fu_3221_p2;
reg   [16:0] add_ln70_7_reg_4704;
wire   [7:0] a_12_fu_3244_p1;
reg  signed [7:0] a_12_reg_4709;
wire   [15:0] mul_ln9_11_fu_3271_p2;
wire   [1:0] acc_25_fu_3280_p2;
reg   [1:0] acc_25_reg_4719;
wire   [3:0] acc_24_fu_3289_p2;
reg   [3:0] acc_24_reg_4724;
wire   [3:0] mul_ln18_12_fu_3304_p2;
reg   [3:0] mul_ln18_12_reg_4729;
wire   [7:0] a_13_fu_3326_p1;
reg  signed [7:0] a_13_reg_4734;
wire   [15:0] mul_ln9_12_fu_3361_p2;
wire   [1:0] acc_27_fu_3370_p2;
reg   [1:0] acc_27_reg_4744;
wire   [3:0] acc_26_fu_3379_p2;
reg   [3:0] acc_26_reg_4749;
wire   [3:0] mul_ln18_13_fu_3394_p2;
reg   [3:0] mul_ln18_13_reg_4754;
wire   [17:0] add_ln70_9_fu_3412_p2;
reg   [17:0] add_ln70_9_reg_4759;
wire   [7:0] a_14_fu_3435_p1;
reg  signed [7:0] a_14_reg_4764;
wire   [15:0] mul_ln9_13_fu_3462_p2;
wire   [1:0] acc_29_fu_3471_p2;
reg   [1:0] acc_29_reg_4774;
wire   [3:0] acc_28_fu_3480_p2;
reg   [3:0] acc_28_reg_4779;
wire   [3:0] mul_ln18_14_fu_3495_p2;
reg   [3:0] mul_ln18_14_reg_4784;
wire   [7:0] a_15_fu_3517_p1;
reg  signed [7:0] a_15_reg_4789;
wire   [15:0] mul_ln9_14_fu_3552_p2;
wire   [1:0] acc_31_fu_3561_p2;
reg   [1:0] acc_31_reg_4799;
wire   [3:0] acc_30_fu_3570_p2;
reg   [3:0] acc_30_reg_4804;
wire   [3:0] mul_ln18_15_fu_3585_p2;
reg   [3:0] mul_ln18_15_reg_4809;
wire   [16:0] add_ln70_10_fu_3590_p2;
reg   [16:0] add_ln70_10_reg_4814;
wire   [15:0] mul_ln9_15_fu_3619_p2;
wire   [18:0] add_ln70_13_fu_3678_p2;
reg   [18:0] add_ln70_13_reg_4824;
reg    ap_block_state7_io_grp3;
reg    ap_block_state38_pp0_stage5_iter2_grp35;
wire   [15:0] zext_ln49_fu_2319_p1;
reg   [15:0] ap_phi_reg_pp0_iter0_partial_reg_812;
reg    ap_block_state16_io_grp15;
reg    ap_block_pp0_stage14_11001;
reg    ap_predicate_pred1722_state17;
wire  signed [15:0] sext_ln29_fu_2323_p1;
reg    ap_predicate_pred1738_state17;
wire  signed [15:0] sext_ln19_fu_2334_p1;
reg    ap_predicate_pred1745_state17;
reg    ap_block_state15_io_grp13;
reg    ap_block_pp0_stage13_11001;
reg    ap_predicate_pred1752_state16;
reg   [15:0] ap_phi_mux_partial_1_phi_fu_834_p10;
wire   [15:0] zext_ln49_1_fu_2405_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_1_reg_830;
reg    ap_block_pp0_stage15_11001;
wire  signed [15:0] sext_ln29_1_fu_2409_p1;
wire  signed [15:0] sext_ln19_1_fu_2420_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_1_reg_830;
reg    ap_predicate_pred1752_state17;
wire   [15:0] zext_ln49_2_fu_2497_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_2_reg_847;
reg    ap_predicate_pred1722_state19;
wire  signed [15:0] sext_ln29_2_fu_2501_p1;
reg    ap_predicate_pred1738_state19;
wire  signed [15:0] sext_ln19_2_fu_2512_p1;
reg    ap_predicate_pred1745_state19;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_2_reg_847;
reg    ap_predicate_pred1752_state18;
reg   [15:0] ap_phi_mux_partial_3_phi_fu_869_p10;
wire   [15:0] zext_ln49_3_fu_2583_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_3_reg_865;
reg    ap_block_state19_io_grp21;
reg    ap_block_pp0_stage1_11001;
wire  signed [15:0] sext_ln29_3_fu_2587_p1;
wire  signed [15:0] sext_ln19_3_fu_2598_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_3_reg_865;
reg    ap_predicate_pred1752_state19;
wire   [15:0] zext_ln49_4_fu_2688_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_4_reg_882;
reg    ap_block_state20_io_grp23;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_pred1822_state21;
wire  signed [15:0] sext_ln29_4_fu_2692_p1;
reg    ap_predicate_pred1828_state21;
wire  signed [15:0] sext_ln19_4_fu_2703_p1;
reg    ap_predicate_pred1834_state21;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_4_reg_882;
reg    ap_predicate_pred1908_state20;
reg   [15:0] ap_phi_mux_partial_5_phi_fu_904_p10;
wire   [15:0] zext_ln49_5_fu_2774_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_5_reg_900;
reg    ap_block_state21_io_grp25;
reg    ap_block_pp0_stage3_11001;
wire  signed [15:0] sext_ln29_5_fu_2778_p1;
wire  signed [15:0] sext_ln19_5_fu_2789_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_5_reg_900;
reg    ap_predicate_pred1908_state21;
wire   [15:0] zext_ln49_6_fu_2866_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_6_reg_917;
reg    ap_block_state6_io_grp2;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_pred1822_state23;
wire  signed [15:0] sext_ln29_6_fu_2870_p1;
reg    ap_predicate_pred1828_state23;
wire  signed [15:0] sext_ln19_6_fu_2881_p1;
reg    ap_predicate_pred1834_state23;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_6_reg_917;
reg    ap_predicate_pred1908_state22;
reg   [15:0] ap_phi_mux_partial_7_phi_fu_939_p10;
wire   [15:0] zext_ln49_7_fu_2952_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_7_reg_935;
reg    ap_block_pp0_stage5_11001;
wire  signed [15:0] sext_ln29_7_fu_2956_p1;
wire  signed [15:0] sext_ln19_7_fu_2967_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_7_reg_935;
reg    ap_predicate_pred1908_state23;
wire   [15:0] zext_ln49_8_fu_3070_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_8_reg_952;
reg    ap_block_state8_io_grp4;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_pred1822_state25;
wire  signed [15:0] sext_ln29_8_fu_3074_p1;
reg    ap_predicate_pred1828_state25;
wire  signed [15:0] sext_ln19_8_fu_3085_p1;
reg    ap_predicate_pred1834_state25;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_8_reg_952;
reg    ap_predicate_pred1908_state24;
reg   [15:0] ap_phi_mux_partial_9_phi_fu_974_p10;
wire   [15:0] zext_ln49_9_fu_3156_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_9_reg_970;
reg    ap_block_state9_io_grp5;
reg    ap_block_pp0_stage7_11001;
wire  signed [15:0] sext_ln29_9_fu_3160_p1;
wire  signed [15:0] sext_ln19_9_fu_3171_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_9_reg_970;
reg    ap_predicate_pred1908_state25;
wire   [15:0] zext_ln49_10_fu_3248_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_10_reg_987;
reg    ap_block_state10_io_grp6;
reg    ap_block_pp0_stage8_11001;
reg    ap_predicate_pred1822_state27;
wire  signed [15:0] sext_ln29_10_fu_3252_p1;
reg    ap_predicate_pred1828_state27;
wire  signed [15:0] sext_ln19_10_fu_3263_p1;
reg    ap_predicate_pred1834_state27;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_10_reg_987;
reg    ap_predicate_pred1908_state26;
reg   [15:0] ap_phi_mux_partial_11_phi_fu_1009_p10;
wire   [15:0] zext_ln49_11_fu_3334_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_11_reg_1005;
reg    ap_block_state11_io_grp7;
reg    ap_block_pp0_stage9_11001;
wire  signed [15:0] sext_ln29_11_fu_3338_p1;
wire  signed [15:0] sext_ln19_11_fu_3349_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_11_reg_1005;
reg    ap_predicate_pred1908_state27;
wire   [15:0] zext_ln49_12_fu_3439_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_12_reg_1022;
reg    ap_block_state12_io_grp8;
reg    ap_block_pp0_stage10_11001;
reg    ap_predicate_pred1822_state29;
wire  signed [15:0] sext_ln29_12_fu_3443_p1;
reg    ap_predicate_pred1828_state29;
wire  signed [15:0] sext_ln19_12_fu_3454_p1;
reg    ap_predicate_pred1834_state29;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_12_reg_1022;
reg    ap_predicate_pred1908_state28;
reg   [15:0] ap_phi_mux_partial_13_phi_fu_1044_p10;
wire   [15:0] zext_ln49_13_fu_3525_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_13_reg_1040;
reg    ap_block_state13_io_grp9;
reg    ap_block_pp0_stage11_11001;
wire  signed [15:0] sext_ln29_13_fu_3529_p1;
wire  signed [15:0] sext_ln19_13_fu_3540_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_13_reg_1040;
reg    ap_predicate_pred1908_state29;
wire   [15:0] zext_ln49_14_fu_3596_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_14_reg_1057;
reg    ap_block_state14_io_grp11;
reg    ap_block_pp0_stage12_11001;
reg    ap_predicate_pred1822_state31;
wire  signed [15:0] sext_ln29_14_fu_3600_p1;
reg    ap_predicate_pred1828_state31;
wire  signed [15:0] sext_ln19_14_fu_3611_p1;
reg    ap_predicate_pred1834_state31;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_14_reg_1057;
reg    ap_predicate_pred1908_state30;
reg   [15:0] ap_phi_mux_partial_15_phi_fu_1079_p10;
wire   [15:0] zext_ln49_15_fu_3628_p1;
reg   [15:0] ap_phi_reg_pp0_iter1_partial_15_reg_1075;
wire  signed [15:0] sext_ln29_15_fu_3632_p1;
wire  signed [15:0] sext_ln19_15_fu_3643_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_partial_15_reg_1075;
reg    ap_predicate_pred1908_state31;
wire  signed [63:0] sext_ln41_fu_1555_p1;
wire    ap_block_pp0_stage3_grp0;
wire  signed [63:0] sext_ln60_fu_1592_p1;
wire  signed [63:0] sext_ln60_1_fu_1650_p1;
wire    ap_block_pp0_stage4_grp0;
wire  signed [63:0] sext_ln60_2_fu_1687_p1;
wire    ap_block_pp0_stage5_grp0;
wire  signed [63:0] sext_ln60_3_fu_1724_p1;
wire    ap_block_pp0_stage6_grp0;
wire  signed [63:0] sext_ln60_4_fu_1761_p1;
wire    ap_block_pp0_stage7_grp0;
wire  signed [63:0] sext_ln60_5_fu_1798_p1;
wire    ap_block_pp0_stage8_grp0;
wire  signed [63:0] sext_ln60_6_fu_1835_p1;
wire    ap_block_pp0_stage9_grp0;
wire  signed [63:0] sext_ln60_7_fu_1872_p1;
wire    ap_block_pp0_stage10_grp0;
wire  signed [63:0] sext_ln60_8_fu_1909_p1;
wire    ap_block_pp0_stage11_grp0;
wire  signed [63:0] sext_ln60_9_fu_1946_p1;
wire    ap_block_pp0_stage12_grp0;
wire  signed [63:0] sext_ln60_10_fu_2004_p1;
wire    ap_block_pp0_stage13_grp0;
wire  signed [63:0] sext_ln60_11_fu_2095_p1;
wire    ap_block_pp0_stage14_grp0;
wire  signed [63:0] sext_ln60_12_fu_2132_p1;
wire  signed [63:0] sext_ln60_13_fu_2169_p1;
wire  signed [63:0] sext_ln60_14_fu_2206_p1;
wire  signed [63:0] sext_ln60_15_fu_2243_p1;
reg    ap_block_pp0_stage15_11001_grp1;
reg    ap_block_pp0_stage4_11001_grp2;
reg    ap_block_pp0_stage5_11001_grp3;
reg    ap_block_pp0_stage6_11001_grp4;
reg    ap_block_pp0_stage7_11001_grp5;
reg    ap_block_pp0_stage8_11001_grp6;
reg    ap_block_pp0_stage9_11001_grp7;
reg    ap_block_pp0_stage10_11001_grp8;
reg    ap_block_pp0_stage11_11001_grp9;
reg    ap_block_pp0_stage12_11001_grp11;
reg    ap_block_pp0_stage13_11001_grp13;
reg    ap_block_pp0_stage14_11001_grp15;
reg    ap_block_pp0_stage15_11001_grp17;
reg    ap_block_pp0_stage0_11001_grp19;
reg    ap_block_pp0_stage1_11001_grp21;
reg    ap_block_pp0_stage2_11001_grp23;
reg    ap_block_pp0_stage3_11001_grp25;
reg    ap_block_pp0_stage0_11001_grp34;
wire    ap_block_pp0_stage0_01001_grp34;
reg    ap_block_pp0_stage5_11001_grp35;
reg   [3:0] tc_fu_264;
wire   [3:0] add_ln41_fu_1508_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_tc_load;
wire    ap_block_pp0_stage0;
reg   [3:0] tr_fu_268;
reg   [3:0] ap_sig_allocacmp_tr_load;
reg   [6:0] indvar_flatten_fu_272;
wire   [6:0] add_ln40_fu_1252_p2;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0_grp0;
wire   [0:0] icmp_ln41_fu_1264_p2;
wire   [3:0] add_ln40_1_fu_1278_p2;
wire    ap_block_pp0_stage1_grp0;
wire   [3:0] grp_fu_1503_p0;
wire  signed [31:0] grp_fu_1503_p1;
wire  signed [61:0] p_cast378_fu_1524_p1;
wire   [61:0] empty_64_fu_1527_p2;
wire   [63:0] tmp_s_fu_1532_p3;
wire   [63:0] empty_65_fu_1540_p2;
wire   [61:0] trunc_ln_fu_1545_p4;
wire   [63:0] zext_ln41_fu_1568_p1;
wire   [63:0] add_ln60_fu_1571_p2;
wire  signed [63:0] p_cast396_fu_1565_p1;
wire   [63:0] add_ln60_1_fu_1576_p2;
wire   [61:0] trunc_ln60_1_fu_1582_p4;
wire    ap_block_pp0_stage15_grp0;
wire  signed [19:0] sext_ln70_13_fu_1614_p1;
wire  signed [19:0] sext_ln70_6_fu_1611_p1;
wire   [32:0] add_ln60_4_fu_1626_p2;
wire  signed [63:0] sext_ln60_16_fu_1631_p1;
wire   [63:0] add_ln60_3_fu_1635_p2;
wire   [61:0] trunc_ln60_5_fu_1640_p4;
wire   [32:0] add_ln60_6_fu_1664_p2;
wire  signed [63:0] sext_ln60_17_fu_1668_p1;
wire   [63:0] add_ln60_5_fu_1672_p2;
wire   [61:0] trunc_ln60_9_fu_1677_p4;
wire   [32:0] add_ln60_8_fu_1701_p2;
wire  signed [63:0] sext_ln60_18_fu_1705_p1;
wire   [63:0] add_ln60_7_fu_1709_p2;
wire   [61:0] trunc_ln60_s_fu_1714_p4;
wire   [32:0] add_ln60_10_fu_1738_p2;
wire  signed [63:0] sext_ln60_19_fu_1742_p1;
wire   [63:0] add_ln60_9_fu_1746_p2;
wire   [61:0] trunc_ln60_2_fu_1751_p4;
wire   [32:0] add_ln60_12_fu_1775_p2;
wire  signed [63:0] sext_ln60_20_fu_1779_p1;
wire   [63:0] add_ln60_11_fu_1783_p2;
wire   [61:0] trunc_ln60_3_fu_1788_p4;
wire   [32:0] add_ln60_14_fu_1812_p2;
wire  signed [63:0] sext_ln60_21_fu_1816_p1;
wire   [63:0] add_ln60_13_fu_1820_p2;
wire   [61:0] trunc_ln60_4_fu_1825_p4;
wire   [32:0] add_ln60_16_fu_1849_p2;
wire  signed [63:0] sext_ln60_22_fu_1853_p1;
wire   [63:0] add_ln60_15_fu_1857_p2;
wire   [61:0] trunc_ln60_6_fu_1862_p4;
wire   [32:0] add_ln60_18_fu_1886_p2;
wire  signed [63:0] sext_ln60_23_fu_1890_p1;
wire   [63:0] add_ln60_17_fu_1894_p2;
wire   [61:0] trunc_ln60_7_fu_1899_p4;
wire   [32:0] add_ln60_20_fu_1923_p2;
wire  signed [63:0] sext_ln60_24_fu_1927_p1;
wire   [63:0] add_ln60_19_fu_1931_p2;
wire   [61:0] trunc_ln60_8_fu_1936_p4;
wire   [4:0] shl_ln_fu_1960_p3;
wire   [31:0] zext_ln60_fu_1967_p1;
wire   [31:0] lshr_ln60_fu_1971_p2;
wire   [32:0] add_ln60_22_fu_1981_p2;
wire  signed [63:0] sext_ln60_25_fu_1985_p1;
wire   [63:0] add_ln60_21_fu_1989_p2;
wire   [61:0] trunc_ln60_10_fu_1994_p4;
wire  signed [1:0] acc_1_fu_2022_p1;
wire  signed [3:0] acc_fu_2031_p1;
wire  signed [3:0] mul_ln18_fu_2046_p1;
wire   [4:0] shl_ln60_1_fu_2051_p3;
wire   [31:0] zext_ln60_1_fu_2058_p1;
wire   [31:0] lshr_ln60_1_fu_2062_p2;
wire   [32:0] add_ln60_24_fu_2072_p2;
wire  signed [63:0] sext_ln60_26_fu_2076_p1;
wire   [63:0] add_ln60_23_fu_2080_p2;
wire   [61:0] trunc_ln60_11_fu_2085_p4;
wire   [32:0] add_ln60_26_fu_2109_p2;
wire  signed [63:0] sext_ln60_27_fu_2113_p1;
wire   [63:0] add_ln60_25_fu_2117_p2;
wire   [61:0] trunc_ln60_12_fu_2122_p4;
wire   [32:0] add_ln60_28_fu_2146_p2;
wire  signed [63:0] sext_ln60_28_fu_2150_p1;
wire   [63:0] add_ln60_27_fu_2154_p2;
wire   [61:0] trunc_ln60_13_fu_2159_p4;
wire   [32:0] add_ln60_30_fu_2183_p2;
wire  signed [63:0] sext_ln60_29_fu_2187_p1;
wire   [63:0] add_ln60_29_fu_2191_p2;
wire   [61:0] trunc_ln60_14_fu_2196_p4;
wire   [32:0] add_ln60_32_fu_2220_p2;
wire  signed [63:0] sext_ln60_30_fu_2224_p1;
wire   [63:0] add_ln60_31_fu_2228_p2;
wire   [61:0] trunc_ln60_15_fu_2233_p4;
wire  signed [7:0] mul_ln9_fu_2260_p1;
wire  signed [1:0] acc_3_fu_2269_p1;
wire  signed [3:0] acc_2_fu_2278_p1;
wire  signed [3:0] mul_ln18_1_fu_2293_p1;
wire   [4:0] shl_ln60_2_fu_2298_p3;
wire   [31:0] zext_ln60_2_fu_2305_p1;
wire   [31:0] lshr_ln60_2_fu_2309_p2;
wire   [5:0] shl_ln1_fu_2327_p3;
wire  signed [7:0] mul_ln9_1_fu_2342_p1;
wire  signed [1:0] acc_5_fu_2351_p1;
wire  signed [3:0] acc_4_fu_2360_p1;
wire  signed [3:0] mul_ln18_2_fu_2375_p1;
wire   [4:0] shl_ln60_3_fu_2380_p3;
wire   [31:0] zext_ln60_3_fu_2387_p1;
wire   [31:0] lshr_ln60_3_fu_2391_p2;
wire   [5:0] shl_ln18_1_fu_2413_p3;
wire  signed [7:0] mul_ln9_2_fu_2432_p1;
wire  signed [1:0] acc_7_fu_2441_p1;
wire  signed [3:0] acc_6_fu_2450_p1;
wire  signed [3:0] mul_ln18_3_fu_2465_p1;
wire  signed [16:0] sext_ln53_1_fu_2425_p1;
wire  signed [16:0] sext_ln53_fu_2401_p1;
wire   [4:0] shl_ln60_4_fu_2476_p3;
wire   [31:0] zext_ln60_4_fu_2483_p1;
wire   [31:0] lshr_ln60_4_fu_2487_p2;
wire   [5:0] shl_ln18_2_fu_2505_p3;
wire  signed [7:0] mul_ln9_3_fu_2520_p1;
wire  signed [1:0] acc_9_fu_2529_p1;
wire  signed [3:0] acc_8_fu_2538_p1;
wire  signed [3:0] mul_ln18_4_fu_2553_p1;
wire    ap_block_pp0_stage2_grp0;
wire   [4:0] shl_ln60_5_fu_2558_p3;
wire   [31:0] zext_ln60_5_fu_2565_p1;
wire   [31:0] lshr_ln60_5_fu_2569_p2;
wire   [5:0] shl_ln18_3_fu_2591_p3;
wire  signed [7:0] mul_ln9_4_fu_2610_p1;
wire  signed [1:0] acc_11_fu_2619_p1;
wire  signed [3:0] acc_10_fu_2628_p1;
wire  signed [3:0] mul_ln18_5_fu_2643_p1;
wire  signed [16:0] sext_ln53_2_fu_2579_p1;
wire  signed [16:0] sext_ln53_3_fu_2603_p1;
wire   [16:0] add_ln70_1_fu_2651_p2;
wire  signed [17:0] sext_ln70_1_fu_2657_p1;
wire  signed [17:0] sext_ln70_fu_2648_p1;
wire   [4:0] shl_ln60_6_fu_2667_p3;
wire   [31:0] zext_ln60_6_fu_2674_p1;
wire   [31:0] lshr_ln60_6_fu_2678_p2;
wire   [5:0] shl_ln18_4_fu_2696_p3;
wire  signed [7:0] mul_ln9_5_fu_2711_p1;
wire  signed [1:0] acc_13_fu_2720_p1;
wire  signed [3:0] acc_12_fu_2729_p1;
wire  signed [3:0] mul_ln18_6_fu_2744_p1;
wire   [4:0] shl_ln60_7_fu_2749_p3;
wire   [31:0] zext_ln60_7_fu_2756_p1;
wire   [31:0] lshr_ln60_7_fu_2760_p2;
wire   [5:0] shl_ln18_5_fu_2782_p3;
wire  signed [7:0] mul_ln9_6_fu_2801_p1;
wire  signed [1:0] acc_15_fu_2810_p1;
wire  signed [3:0] acc_14_fu_2819_p1;
wire  signed [3:0] mul_ln18_7_fu_2834_p1;
wire  signed [16:0] sext_ln53_4_fu_2770_p1;
wire  signed [16:0] sext_ln53_5_fu_2794_p1;
wire   [4:0] shl_ln60_8_fu_2845_p3;
wire   [31:0] zext_ln60_8_fu_2852_p1;
wire   [31:0] lshr_ln60_8_fu_2856_p2;
wire   [5:0] shl_ln18_6_fu_2874_p3;
wire  signed [7:0] mul_ln9_7_fu_2889_p1;
wire  signed [1:0] acc_17_fu_2898_p1;
wire  signed [3:0] acc_16_fu_2907_p1;
wire  signed [3:0] mul_ln18_8_fu_2922_p1;
wire   [4:0] shl_ln60_9_fu_2927_p3;
wire   [31:0] zext_ln60_9_fu_2934_p1;
wire   [31:0] lshr_ln60_9_fu_2938_p2;
wire   [5:0] shl_ln18_7_fu_2960_p3;
wire  signed [7:0] mul_ln9_8_fu_2979_p1;
wire  signed [1:0] acc_19_fu_2988_p1;
wire  signed [3:0] acc_18_fu_2997_p1;
wire  signed [3:0] mul_ln18_9_fu_3012_p1;
wire  signed [16:0] sext_ln53_6_fu_2948_p1;
wire  signed [16:0] sext_ln53_7_fu_2972_p1;
wire   [16:0] add_ln70_4_fu_3023_p2;
wire  signed [17:0] sext_ln70_4_fu_3029_p1;
wire  signed [17:0] sext_ln70_3_fu_3020_p1;
wire   [17:0] add_ln70_5_fu_3033_p2;
wire  signed [18:0] sext_ln70_5_fu_3039_p1;
wire  signed [18:0] sext_ln70_2_fu_3017_p1;
wire   [4:0] shl_ln60_s_fu_3049_p3;
wire   [31:0] zext_ln60_10_fu_3056_p1;
wire   [31:0] lshr_ln60_10_fu_3060_p2;
wire   [5:0] shl_ln18_8_fu_3078_p3;
wire  signed [7:0] mul_ln9_9_fu_3093_p1;
wire  signed [1:0] acc_21_fu_3102_p1;
wire  signed [3:0] acc_20_fu_3111_p1;
wire  signed [3:0] mul_ln18_10_fu_3126_p1;
wire   [4:0] shl_ln60_10_fu_3131_p3;
wire   [31:0] zext_ln60_11_fu_3138_p1;
wire   [31:0] lshr_ln60_11_fu_3142_p2;
wire   [5:0] shl_ln18_9_fu_3164_p3;
wire  signed [7:0] mul_ln9_10_fu_3183_p1;
wire  signed [1:0] acc_23_fu_3192_p1;
wire  signed [3:0] acc_22_fu_3201_p1;
wire  signed [3:0] mul_ln18_11_fu_3216_p1;
wire  signed [16:0] sext_ln53_8_fu_3152_p1;
wire  signed [16:0] sext_ln53_9_fu_3176_p1;
wire   [4:0] shl_ln60_11_fu_3227_p3;
wire   [31:0] zext_ln60_12_fu_3234_p1;
wire   [31:0] lshr_ln60_12_fu_3238_p2;
wire   [5:0] shl_ln18_s_fu_3256_p3;
wire  signed [7:0] mul_ln9_11_fu_3271_p1;
wire  signed [1:0] acc_25_fu_3280_p1;
wire  signed [3:0] acc_24_fu_3289_p1;
wire  signed [3:0] mul_ln18_12_fu_3304_p1;
wire   [4:0] shl_ln60_12_fu_3309_p3;
wire   [31:0] zext_ln60_13_fu_3316_p1;
wire   [31:0] lshr_ln60_13_fu_3320_p2;
wire   [5:0] shl_ln18_10_fu_3342_p3;
wire  signed [7:0] mul_ln9_12_fu_3361_p1;
wire  signed [1:0] acc_27_fu_3370_p1;
wire  signed [3:0] acc_26_fu_3379_p1;
wire  signed [3:0] mul_ln18_13_fu_3394_p1;
wire  signed [16:0] sext_ln53_10_fu_3330_p1;
wire  signed [16:0] sext_ln53_11_fu_3354_p1;
wire   [16:0] add_ln70_8_fu_3402_p2;
wire  signed [17:0] sext_ln70_8_fu_3408_p1;
wire  signed [17:0] sext_ln70_7_fu_3399_p1;
wire   [4:0] shl_ln60_13_fu_3418_p3;
wire   [31:0] zext_ln60_14_fu_3425_p1;
wire   [31:0] lshr_ln60_14_fu_3429_p2;
wire   [5:0] shl_ln18_11_fu_3447_p3;
wire  signed [7:0] mul_ln9_13_fu_3462_p1;
wire  signed [1:0] acc_29_fu_3471_p1;
wire  signed [3:0] acc_28_fu_3480_p1;
wire  signed [3:0] mul_ln18_14_fu_3495_p1;
wire   [4:0] shl_ln60_14_fu_3500_p3;
wire   [31:0] zext_ln60_15_fu_3507_p1;
wire   [31:0] lshr_ln60_15_fu_3511_p2;
wire   [5:0] shl_ln18_12_fu_3533_p3;
wire  signed [7:0] mul_ln9_14_fu_3552_p1;
wire  signed [1:0] acc_31_fu_3561_p1;
wire  signed [3:0] acc_30_fu_3570_p1;
wire  signed [3:0] mul_ln18_15_fu_3585_p1;
wire  signed [16:0] sext_ln53_12_fu_3521_p1;
wire  signed [16:0] sext_ln53_13_fu_3545_p1;
wire   [5:0] shl_ln18_13_fu_3604_p3;
wire  signed [7:0] mul_ln9_15_fu_3619_p1;
wire   [5:0] shl_ln18_14_fu_3636_p3;
wire  signed [16:0] sext_ln53_14_fu_3624_p1;
wire  signed [16:0] sext_ln53_15_fu_3648_p1;
wire   [16:0] add_ln70_11_fu_3658_p2;
wire  signed [17:0] sext_ln70_11_fu_3664_p1;
wire  signed [17:0] sext_ln70_10_fu_3655_p1;
wire   [17:0] add_ln70_12_fu_3668_p2;
wire  signed [18:0] sext_ln70_12_fu_3674_p1;
wire  signed [18:0] sext_ln70_9_fu_3652_p1;
reg    grp_fu_1503_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage5;
reg    ap_idle_pp0_0to0;
reg   [15:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [35:0] grp_fu_1503_p00;
reg    ap_condition_1766;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp16_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp17_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp10_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp12_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp14_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp18_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp20_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp22_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp24_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp11_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp26_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp27_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp15_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp28_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp29_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp19_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp30_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp21_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp31_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp23_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp32_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp25_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp33_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp35_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp34_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp0_done_reg = 1'b0;
#0 tc_fu_264 = 4'd0;
#0 tr_fu_268 = 4'd0;
#0 indvar_flatten_fu_272 = 7'd0;
#0 ap_done_reg = 1'b0;
end

cnn_accelerator_mul_4ns_32s_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 36 ))
mul_4ns_32s_36_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1503_p0),
    .din1(grp_fu_1503_p1),
    .ce(grp_fu_1503_ce),
    .dout(grp_fu_1503_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U2(
    .din0(empty_31),
    .din1(acc_1_fu_2022_p1),
    .dout(acc_1_fu_2022_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U3(
    .din0(empty_30),
    .din1(acc_fu_2031_p1),
    .dout(acc_fu_2031_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U4(
    .din0(bh),
    .din1(mul_ln18_fu_2046_p1),
    .dout(mul_ln18_fu_2046_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U5(
    .din0(act_15_reg_4323),
    .din1(mul_ln9_fu_2260_p1),
    .dout(mul_ln9_fu_2260_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U6(
    .din0(empty_32),
    .din1(acc_3_fu_2269_p1),
    .dout(acc_3_fu_2269_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U7(
    .din0(empty_33),
    .din1(acc_2_fu_2278_p1),
    .dout(acc_2_fu_2278_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U8(
    .din0(bh_1),
    .din1(mul_ln18_1_fu_2293_p1),
    .dout(mul_ln18_1_fu_2293_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U9(
    .din0(a_1_reg_4354),
    .din1(mul_ln9_1_fu_2342_p1),
    .dout(mul_ln9_1_fu_2342_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U10(
    .din0(empty_34),
    .din1(acc_5_fu_2351_p1),
    .dout(acc_5_fu_2351_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U11(
    .din0(empty_35),
    .din1(acc_4_fu_2360_p1),
    .dout(acc_4_fu_2360_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U12(
    .din0(bh_2),
    .din1(mul_ln18_2_fu_2375_p1),
    .dout(mul_ln18_2_fu_2375_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U13(
    .din0(a_2_reg_4434),
    .din1(mul_ln9_2_fu_2432_p1),
    .dout(mul_ln9_2_fu_2432_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U14(
    .din0(empty_36),
    .din1(acc_7_fu_2441_p1),
    .dout(acc_7_fu_2441_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U15(
    .din0(empty_37),
    .din1(acc_6_fu_2450_p1),
    .dout(acc_6_fu_2450_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U16(
    .din0(bh_3),
    .din1(mul_ln18_3_fu_2465_p1),
    .dout(mul_ln18_3_fu_2465_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U17(
    .din0(a_3_reg_4459),
    .din1(mul_ln9_3_fu_2520_p1),
    .dout(mul_ln9_3_fu_2520_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U18(
    .din0(empty_38),
    .din1(acc_9_fu_2529_p1),
    .dout(acc_9_fu_2529_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U19(
    .din0(empty_39),
    .din1(acc_8_fu_2538_p1),
    .dout(acc_8_fu_2538_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U20(
    .din0(bh_4),
    .din1(mul_ln18_4_fu_2553_p1),
    .dout(mul_ln18_4_fu_2553_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U21(
    .din0(a_4_reg_4489),
    .din1(mul_ln9_4_fu_2610_p1),
    .dout(mul_ln9_4_fu_2610_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U22(
    .din0(empty_40),
    .din1(acc_11_fu_2619_p1),
    .dout(acc_11_fu_2619_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U23(
    .din0(empty_41),
    .din1(acc_10_fu_2628_p1),
    .dout(acc_10_fu_2628_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U24(
    .din0(bh_5),
    .din1(mul_ln18_5_fu_2643_p1),
    .dout(mul_ln18_5_fu_2643_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U25(
    .din0(a_5_reg_4514),
    .din1(mul_ln9_5_fu_2711_p1),
    .dout(mul_ln9_5_fu_2711_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U26(
    .din0(empty_42),
    .din1(acc_13_fu_2720_p1),
    .dout(acc_13_fu_2720_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U27(
    .din0(empty_43),
    .din1(acc_12_fu_2729_p1),
    .dout(acc_12_fu_2729_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U28(
    .din0(bh_6),
    .din1(mul_ln18_6_fu_2744_p1),
    .dout(mul_ln18_6_fu_2744_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U29(
    .din0(a_6_reg_4544),
    .din1(mul_ln9_6_fu_2801_p1),
    .dout(mul_ln9_6_fu_2801_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U30(
    .din0(empty_44),
    .din1(acc_15_fu_2810_p1),
    .dout(acc_15_fu_2810_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U31(
    .din0(empty_45),
    .din1(acc_14_fu_2819_p1),
    .dout(acc_14_fu_2819_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U32(
    .din0(bh_7),
    .din1(mul_ln18_7_fu_2834_p1),
    .dout(mul_ln18_7_fu_2834_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U33(
    .din0(a_7_reg_4569),
    .din1(mul_ln9_7_fu_2889_p1),
    .dout(mul_ln9_7_fu_2889_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U34(
    .din0(empty_47),
    .din1(acc_17_fu_2898_p1),
    .dout(acc_17_fu_2898_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U35(
    .din0(empty_46),
    .din1(acc_16_fu_2907_p1),
    .dout(acc_16_fu_2907_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U36(
    .din0(bh_8),
    .din1(mul_ln18_8_fu_2922_p1),
    .dout(mul_ln18_8_fu_2922_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U37(
    .din0(act_reg_4599),
    .din1(mul_ln9_8_fu_2979_p1),
    .dout(mul_ln9_8_fu_2979_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U38(
    .din0(empty_48),
    .din1(acc_19_fu_2988_p1),
    .dout(acc_19_fu_2988_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U39(
    .din0(empty_49),
    .din1(acc_18_fu_2997_p1),
    .dout(acc_18_fu_2997_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U40(
    .din0(bh_9),
    .din1(mul_ln18_9_fu_3012_p1),
    .dout(mul_ln18_9_fu_3012_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U41(
    .din0(a_9_reg_4624),
    .din1(mul_ln9_9_fu_3093_p1),
    .dout(mul_ln9_9_fu_3093_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U42(
    .din0(empty_50),
    .din1(acc_21_fu_3102_p1),
    .dout(acc_21_fu_3102_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U43(
    .din0(empty_51),
    .din1(acc_20_fu_3111_p1),
    .dout(acc_20_fu_3111_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U44(
    .din0(bh_15),
    .din1(mul_ln18_10_fu_3126_p1),
    .dout(mul_ln18_10_fu_3126_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U45(
    .din0(a_10_reg_4654),
    .din1(mul_ln9_10_fu_3183_p1),
    .dout(mul_ln9_10_fu_3183_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U46(
    .din0(empty_52),
    .din1(acc_23_fu_3192_p1),
    .dout(acc_23_fu_3192_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U47(
    .din0(empty_53),
    .din1(acc_22_fu_3201_p1),
    .dout(acc_22_fu_3201_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U48(
    .din0(bh_10),
    .din1(mul_ln18_11_fu_3216_p1),
    .dout(mul_ln18_11_fu_3216_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U49(
    .din0(a_11_reg_4679),
    .din1(mul_ln9_11_fu_3271_p1),
    .dout(mul_ln9_11_fu_3271_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U50(
    .din0(empty_54),
    .din1(acc_25_fu_3280_p1),
    .dout(acc_25_fu_3280_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U51(
    .din0(empty_55),
    .din1(acc_24_fu_3289_p1),
    .dout(acc_24_fu_3289_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U52(
    .din0(bh_11),
    .din1(mul_ln18_12_fu_3304_p1),
    .dout(mul_ln18_12_fu_3304_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U53(
    .din0(a_12_reg_4709),
    .din1(mul_ln9_12_fu_3361_p1),
    .dout(mul_ln9_12_fu_3361_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U54(
    .din0(empty_56),
    .din1(acc_27_fu_3370_p1),
    .dout(acc_27_fu_3370_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U55(
    .din0(empty_57),
    .din1(acc_26_fu_3379_p1),
    .dout(acc_26_fu_3379_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U56(
    .din0(bh_12),
    .din1(mul_ln18_13_fu_3394_p1),
    .dout(mul_ln18_13_fu_3394_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U57(
    .din0(a_13_reg_4734),
    .din1(mul_ln9_13_fu_3462_p1),
    .dout(mul_ln9_13_fu_3462_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U58(
    .din0(empty_58),
    .din1(acc_29_fu_3471_p1),
    .dout(acc_29_fu_3471_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U59(
    .din0(empty_59),
    .din1(acc_28_fu_3480_p1),
    .dout(acc_28_fu_3480_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U60(
    .din0(bh_13),
    .din1(mul_ln18_14_fu_3495_p1),
    .dout(mul_ln18_14_fu_3495_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U61(
    .din0(a_14_reg_4764),
    .din1(mul_ln9_14_fu_3552_p1),
    .dout(mul_ln9_14_fu_3552_p2)
);

cnn_accelerator_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U62(
    .din0(empty_60),
    .din1(acc_31_fu_3561_p1),
    .dout(acc_31_fu_3561_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U63(
    .din0(empty),
    .din1(acc_30_fu_3570_p1),
    .dout(acc_30_fu_3570_p2)
);

cnn_accelerator_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U64(
    .din0(bh_14),
    .din1(mul_ln18_15_fu_3585_p1),
    .dout(mul_ln18_15_fu_3585_p2)
);

cnn_accelerator_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U65(
    .din0(a_15_reg_4789),
    .din1(mul_ln9_15_fu_3619_p1),
    .dout(mul_ln9_15_fu_3619_p2)
);

cnn_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage15),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp18_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp18_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp18)) begin
                ap_block_pp0_stage0_subdone_grp18_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp19_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp19_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp19)) begin
                ap_block_pp0_stage0_subdone_grp19_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp34_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp34_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp34)) begin
                ap_block_pp0_stage0_subdone_grp34_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp0)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp32_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp32_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp32)) begin
                ap_block_pp0_stage10_subdone_grp32_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp8)) begin
                ap_block_pp0_stage10_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp0)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp33_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp33_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp33)) begin
                ap_block_pp0_stage11_subdone_grp33_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp9)) begin
                ap_block_pp0_stage11_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp0)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp10_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp10_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp10)) begin
                ap_block_pp0_stage12_subdone_grp10_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp11_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp11_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp11)) begin
                ap_block_pp0_stage12_subdone_grp11_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp0)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp12_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp12_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp12)) begin
                ap_block_pp0_stage13_subdone_grp12_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp13)) begin
                ap_block_pp0_stage13_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp0)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp14_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp14_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp14)) begin
                ap_block_pp0_stage14_subdone_grp14_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp15_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp15_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp15)) begin
                ap_block_pp0_stage14_subdone_grp15_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp0)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp16_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp16_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp16)) begin
                ap_block_pp0_stage15_subdone_grp16_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp17_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp17_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp17)) begin
                ap_block_pp0_stage15_subdone_grp17_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp1)) begin
                ap_block_pp0_stage15_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp20_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp20_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp20)) begin
                ap_block_pp0_stage1_subdone_grp20_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp21_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp21_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp21)) begin
                ap_block_pp0_stage1_subdone_grp21_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp22_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp22_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp22)) begin
                ap_block_pp0_stage2_subdone_grp22_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp23_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp23_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp23)) begin
                ap_block_pp0_stage2_subdone_grp23_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp24_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp24_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp24)) begin
                ap_block_pp0_stage3_subdone_grp24_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp25_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp25_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp25)) begin
                ap_block_pp0_stage3_subdone_grp25_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp26_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp26_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp26)) begin
                ap_block_pp0_stage4_subdone_grp26_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp2)) begin
                ap_block_pp0_stage4_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp27_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp27_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp27)) begin
                ap_block_pp0_stage5_subdone_grp27_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp35_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp35_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp35)) begin
                ap_block_pp0_stage5_subdone_grp35_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp3)) begin
                ap_block_pp0_stage5_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp28_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp28_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp28)) begin
                ap_block_pp0_stage6_subdone_grp28_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp4)) begin
                ap_block_pp0_stage6_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp29_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp29_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp29)) begin
                ap_block_pp0_stage7_subdone_grp29_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp5)) begin
                ap_block_pp0_stage7_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp0)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp30_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp30_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp30)) begin
                ap_block_pp0_stage8_subdone_grp30_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp6)) begin
                ap_block_pp0_stage8_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp0)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp31_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp31_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp31)) begin
                ap_block_pp0_stage9_subdone_grp31_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp7)) begin
                ap_block_pp0_stage9_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage15)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((~(precision_read_read_fu_774_p2 == 32'd3) & ~(precision_read_read_fu_774_p2 == 32'd2) & ~(precision_read_read_fu_774_p2 == 32'd1) & ~(precision_read_read_fu_774_p2 == 32'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln40_fu_1246_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter0_partial_reg_812 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_predicate_pred1752_state16 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0))) begin
        ap_phi_reg_pp0_iter0_partial_reg_812 <= mul_ln9_fu_2260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1908_state26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_10_reg_987 <= mul_ln9_10_fu_3183_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_10_reg_987 <= ap_phi_reg_pp0_iter0_partial_10_reg_987;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1908_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_11_reg_1005 <= mul_ln9_11_fu_3271_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_11_reg_1005 <= ap_phi_reg_pp0_iter0_partial_11_reg_1005;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1908_state28 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_12_reg_1022 <= mul_ln9_12_fu_3361_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_12_reg_1022 <= ap_phi_reg_pp0_iter0_partial_12_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1908_state29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_13_reg_1040 <= mul_ln9_13_fu_3462_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_13_reg_1040 <= ap_phi_reg_pp0_iter0_partial_13_reg_1040;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1908_state30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_14_reg_1057 <= mul_ln9_14_fu_3552_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_14_reg_1057 <= ap_phi_reg_pp0_iter0_partial_14_reg_1057;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1908_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_15_reg_1075 <= mul_ln9_15_fu_3619_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_15_reg_1075 <= ap_phi_reg_pp0_iter0_partial_15_reg_1075;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1766)) begin
        if ((ap_predicate_pred1752_state17 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_partial_1_reg_830 <= mul_ln9_1_fu_2342_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_partial_1_reg_830 <= ap_phi_reg_pp0_iter0_partial_1_reg_830;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_pred1752_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_partial_2_reg_847 <= mul_ln9_2_fu_2432_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_2_reg_847 <= ap_phi_reg_pp0_iter0_partial_2_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1752_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_3_reg_865 <= mul_ln9_3_fu_2520_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_3_reg_865 <= ap_phi_reg_pp0_iter0_partial_3_reg_865;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_pred1908_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_4_reg_882 <= mul_ln9_4_fu_2610_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_4_reg_882 <= ap_phi_reg_pp0_iter0_partial_4_reg_882;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_pred1908_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_5_reg_900 <= mul_ln9_5_fu_2711_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_5_reg_900 <= ap_phi_reg_pp0_iter0_partial_5_reg_900;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_pred1908_state22 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_6_reg_917 <= mul_ln9_6_fu_2801_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_6_reg_917 <= ap_phi_reg_pp0_iter0_partial_6_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1908_state23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_7_reg_935 <= mul_ln9_7_fu_2889_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_7_reg_935 <= ap_phi_reg_pp0_iter0_partial_7_reg_935;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1908_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_8_reg_952 <= mul_ln9_8_fu_2979_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_8_reg_952 <= ap_phi_reg_pp0_iter0_partial_8_reg_952;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1908_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_9_reg_970 <= mul_ln9_9_fu_3093_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_partial_9_reg_970 <= ap_phi_reg_pp0_iter0_partial_9_reg_970;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln40_fu_1246_p2 == 1'd0))) begin
            indvar_flatten_fu_272 <= add_ln40_fu_1252_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_272 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1834_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))) begin
        partial_10_reg_987 <= sext_ln19_10_fu_3263_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1828_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))) begin
        partial_10_reg_987 <= sext_ln29_10_fu_3252_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1822_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))) begin
        partial_10_reg_987 <= zext_ln49_10_fu_3248_p1;
    end else if (((~(icmp_ln40_reg_4129_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0)))) begin
        partial_10_reg_987 <= ap_phi_reg_pp0_iter1_partial_10_reg_987;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1834_state29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0))) begin
        partial_12_reg_1022 <= sext_ln19_12_fu_3454_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1828_state29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0))) begin
        partial_12_reg_1022 <= sext_ln29_12_fu_3443_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1822_state29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0))) begin
        partial_12_reg_1022 <= zext_ln49_12_fu_3439_p1;
    end else if (((~(icmp_ln40_reg_4129_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)))) begin
        partial_12_reg_1022 <= ap_phi_reg_pp0_iter1_partial_12_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1834_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0))) begin
        partial_14_reg_1057 <= sext_ln19_14_fu_3611_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1828_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0))) begin
        partial_14_reg_1057 <= sext_ln29_14_fu_3600_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1822_state31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0))) begin
        partial_14_reg_1057 <= zext_ln49_14_fu_3596_p1;
    end else if (((~(icmp_ln40_reg_4129_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)))) begin
        partial_14_reg_1057 <= ap_phi_reg_pp0_iter1_partial_14_reg_1057;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1745_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        partial_2_reg_847 <= sext_ln19_2_fu_2512_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1738_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        partial_2_reg_847 <= sext_ln29_2_fu_2501_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1722_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        partial_2_reg_847 <= zext_ln49_2_fu_2497_p1;
    end else if (((~(icmp_ln40_reg_4129_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)))) begin
        partial_2_reg_847 <= ap_phi_reg_pp0_iter1_partial_2_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_pred1834_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        partial_4_reg_882 <= sext_ln19_4_fu_2703_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_pred1828_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        partial_4_reg_882 <= sext_ln29_4_fu_2692_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_pred1822_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        partial_4_reg_882 <= zext_ln49_4_fu_2688_p1;
    end else if (((~(icmp_ln40_reg_4129_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        partial_4_reg_882 <= ap_phi_reg_pp0_iter1_partial_4_reg_882;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_pred1834_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        partial_6_reg_917 <= sext_ln19_6_fu_2881_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_pred1828_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        partial_6_reg_917 <= sext_ln29_6_fu_2870_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_pred1822_state23 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        partial_6_reg_917 <= zext_ln49_6_fu_2866_p1;
    end else if (((~(icmp_ln40_reg_4129_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)))) begin
        partial_6_reg_917 <= ap_phi_reg_pp0_iter1_partial_6_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1834_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        partial_8_reg_952 <= sext_ln19_8_fu_3085_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1828_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        partial_8_reg_952 <= sext_ln29_8_fu_3074_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred1822_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        partial_8_reg_952 <= zext_ln49_8_fu_3070_p1;
    end else if (((~(icmp_ln40_reg_4129_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)))) begin
        partial_8_reg_952 <= ap_phi_reg_pp0_iter1_partial_8_reg_952;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_pred1745_state17 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        partial_reg_812 <= sext_ln19_fu_2334_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_pred1738_state17 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        partial_reg_812 <= sext_ln29_fu_2323_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_pred1722_state17 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        partial_reg_812 <= zext_ln49_fu_2319_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | (~(icmp_ln40_reg_4129 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)))) begin
        partial_reg_812 <= ap_phi_reg_pp0_iter0_partial_reg_812;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tc_fu_264 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln40_reg_4129 == 1'd0))) begin
        tc_fu_264 <= add_ln41_fu_1508_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln40_fu_1246_p2 == 1'd0))) begin
            tr_fu_268 <= select_ln40_1_fu_1284_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            tr_fu_268 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        a_10_reg_4654 <= a_10_fu_3066_p1;
        acc_20_reg_4669 <= acc_20_fu_3111_p2;
        acc_21_reg_4664 <= acc_21_fu_3102_p2;
        gmem_addr_5_reg_4257 <= sext_ln60_4_fu_1761_p1;
        mul_ln18_10_reg_4674 <= mul_ln18_10_fu_3126_p2;
        trunc_ln60_23_reg_4263 <= trunc_ln60_23_fu_1771_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        a_11_reg_4679 <= a_11_fu_3148_p1;
        acc_22_reg_4694 <= acc_22_fu_3201_p2;
        acc_23_reg_4689 <= acc_23_fu_3192_p2;
        add_ln70_7_reg_4704 <= add_ln70_7_fu_3221_p2;
        gmem_addr_6_reg_4268 <= sext_ln60_5_fu_1798_p1;
        mul_ln18_11_reg_4699 <= mul_ln18_11_fu_3216_p2;
        trunc_ln60_25_reg_4274 <= trunc_ln60_25_fu_1808_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))) begin
        a_12_reg_4709 <= a_12_fu_3244_p1;
        acc_24_reg_4724 <= acc_24_fu_3289_p2;
        acc_25_reg_4719 <= acc_25_fu_3280_p2;
        gmem_addr_7_reg_4279 <= sext_ln60_6_fu_1835_p1;
        mul_ln18_12_reg_4729 <= mul_ln18_12_fu_3304_p2;
        trunc_ln60_27_reg_4285 <= trunc_ln60_27_fu_1845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0))) begin
        a_13_reg_4734 <= a_13_fu_3326_p1;
        acc_26_reg_4749 <= acc_26_fu_3379_p2;
        acc_27_reg_4744 <= acc_27_fu_3370_p2;
        add_ln70_9_reg_4759 <= add_ln70_9_fu_3412_p2;
        gmem_addr_8_reg_4290 <= sext_ln60_7_fu_1872_p1;
        mul_ln18_13_reg_4754 <= mul_ln18_13_fu_3394_p2;
        trunc_ln60_29_reg_4296 <= trunc_ln60_29_fu_1882_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0))) begin
        a_14_reg_4764 <= a_14_fu_3435_p1;
        acc_28_reg_4779 <= acc_28_fu_3480_p2;
        acc_29_reg_4774 <= acc_29_fu_3471_p2;
        gmem_addr_9_reg_4301 <= sext_ln60_8_fu_1909_p1;
        mul_ln18_14_reg_4784 <= mul_ln18_14_fu_3495_p2;
        trunc_ln60_31_reg_4307 <= trunc_ln60_31_fu_1919_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0))) begin
        a_15_reg_4789 <= a_15_fu_3517_p1;
        acc_30_reg_4804 <= acc_30_fu_3570_p2;
        acc_31_reg_4799 <= acc_31_fu_3561_p2;
        add_ln70_10_reg_4814 <= add_ln70_10_fu_3590_p2;
        gmem_addr_10_reg_4312 <= sext_ln60_9_fu_1946_p1;
        mul_ln18_15_reg_4809 <= mul_ln18_15_fu_3585_p2;
        trunc_ln60_33_reg_4318 <= trunc_ln60_33_fu_1956_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0))) begin
        a_1_reg_4354 <= a_1_fu_2068_p1;
        acc_2_reg_4424 <= acc_2_fu_2278_p2;
        acc_3_reg_4419 <= acc_3_fu_2269_p2;
        add_ln70_13_reg_4824 <= add_ln70_13_fu_3678_p2;
        gmem_addr_12_reg_4359 <= sext_ln60_11_fu_2095_p1;
        gmem_addr_13_reg_4370 <= sext_ln60_12_fu_2132_p1;
        gmem_addr_14_reg_4381 <= sext_ln60_13_fu_2169_p1;
        gmem_addr_15_reg_4392 <= sext_ln60_14_fu_2206_p1;
        gmem_addr_16_reg_4403 <= sext_ln60_15_fu_2243_p1;
        mul_ln18_1_reg_4429 <= mul_ln18_1_fu_2293_p2;
        trunc_ln60_37_reg_4365 <= trunc_ln60_37_fu_2105_p1;
        trunc_ln60_39_reg_4376 <= trunc_ln60_39_fu_2142_p1;
        trunc_ln60_41_reg_4387 <= trunc_ln60_41_fu_2179_p1;
        trunc_ln60_43_reg_4398 <= trunc_ln60_43_fu_2216_p1;
        trunc_ln60_45_reg_4409 <= trunc_ln60_45_fu_2253_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        a_2_reg_4434 <= a_2_fu_2315_p1;
        acc_4_reg_4449 <= acc_4_fu_2360_p2;
        acc_5_reg_4444 <= acc_5_fu_2351_p2;
        mul_ln18_2_reg_4454 <= mul_ln18_2_fu_2375_p2;
        sum_reg_4201 <= sum_fu_1617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_3_reg_4459 <= a_3_fu_2397_p1;
        acc_6_reg_4474 <= acc_6_fu_2450_p2;
        acc_7_reg_4469 <= acc_7_fu_2441_p2;
        mul_ln18_3_reg_4479 <= mul_ln18_3_fu_2465_p2;
        sext_ln39_10_cast_reg_4124 <= sext_ln39_10_cast_fu_1224_p1;
        sext_ln39_11_cast_reg_4119 <= sext_ln39_11_cast_fu_1220_p1;
        sext_ln39_12_cast_reg_4114 <= sext_ln39_12_cast_fu_1216_p1;
        sext_ln39_13_cast_reg_4109 <= sext_ln39_13_cast_fu_1212_p1;
        sext_ln39_14_cast_reg_4104 <= sext_ln39_14_cast_fu_1208_p1;
        sext_ln39_15_cast_reg_4099 <= sext_ln39_15_cast_fu_1204_p1;
        sext_ln39_16_cast_reg_4094 <= sext_ln39_16_cast_fu_1200_p1;
        sext_ln39_2_cast_reg_4089 <= sext_ln39_2_cast_fu_1196_p1;
        sext_ln39_3_cast_reg_4084 <= sext_ln39_3_cast_fu_1192_p1;
        sext_ln39_4_cast_reg_4079 <= sext_ln39_4_cast_fu_1188_p1;
        sext_ln39_5_cast_reg_4074 <= sext_ln39_5_cast_fu_1184_p1;
        sext_ln39_6_cast_reg_4069 <= sext_ln39_6_cast_fu_1180_p1;
        sext_ln39_7_cast_reg_4064 <= sext_ln39_7_cast_fu_1176_p1;
        sext_ln39_8_cast_reg_4059 <= sext_ln39_8_cast_fu_1172_p1;
        sext_ln39_9_cast_reg_4054 <= sext_ln39_9_cast_fu_1168_p1;
        sext_ln39_cast_reg_4049 <= sext_ln39_cast_fu_1164_p1;
        w8_15_cast_cast_reg_4039 <= w8_15_cast_cast_fu_1156_p1;
        w8_17_cast_cast_reg_4029 <= w8_17_cast_cast_fu_1148_p1;
        w8_18_cast_cast_reg_4024 <= w8_18_cast_cast_fu_1144_p1;
        w8_19_cast_cast_reg_4019 <= w8_19_cast_cast_fu_1140_p1;
        w8_20_cast_cast_reg_4014 <= w8_20_cast_cast_fu_1136_p1;
        w8_21_cast_cast_reg_4009 <= w8_21_cast_cast_fu_1132_p1;
        w8_22_cast_cast_reg_4004 <= w8_22_cast_cast_fu_1128_p1;
        w8_23_cast_cast_reg_3999 <= w8_23_cast_cast_fu_1124_p1;
        w8_24_cast_cast_reg_3994 <= w8_24_cast_cast_fu_1120_p1;
        w8_25_cast_cast_reg_3989 <= w8_25_cast_cast_fu_1116_p1;
        w8_26_cast_cast_reg_3984 <= w8_26_cast_cast_fu_1112_p1;
        w8_27_cast_cast_reg_3979 <= w8_27_cast_cast_fu_1108_p1;
        w8_28_cast_cast_reg_3974 <= w8_28_cast_cast_fu_1104_p1;
        w8_29_cast_cast_reg_3969 <= w8_29_cast_cast_fu_1100_p1;
        w8_cast_cast_reg_4044 <= w8_cast_cast_fu_1160_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        a_4_reg_4489 <= a_4_fu_2493_p1;
        acc_8_reg_4504 <= acc_8_fu_2538_p2;
        acc_9_reg_4499 <= acc_9_fu_2529_p2;
        icmp_ln41_1_reg_4154 <= icmp_ln41_1_fu_1513_p2;
        icmp_ln41_1_reg_4154_pp0_iter1_reg <= icmp_ln41_1_reg_4154;
        icmp_ln41_1_reg_4154_pp0_iter2_reg <= icmp_ln41_1_reg_4154_pp0_iter1_reg;
        mul_ln18_4_reg_4509 <= mul_ln18_4_fu_2553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        a_5_reg_4514 <= a_5_fu_2575_p1;
        acc_10_reg_4529 <= acc_10_fu_2628_p2;
        acc_11_reg_4524 <= acc_11_fu_2619_p2;
        add_ln70_2_reg_4539 <= add_ln70_2_fu_2661_p2;
        empty_63_reg_4158 <= grp_fu_1503_p2;
        mul_ln18_5_reg_4534 <= mul_ln18_5_fu_2643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        a_6_reg_4544 <= a_6_fu_2684_p1;
        acc_12_reg_4559 <= acc_12_fu_2729_p2;
        acc_13_reg_4554 <= acc_13_fu_2720_p2;
        add_ln60_2_reg_4182 <= add_ln60_2_fu_1606_p2;
        gmem_addr_1_reg_4171 <= sext_ln60_fu_1592_p1;
        gmem_addr_reg_4164 <= sext_ln41_fu_1555_p1;
        gmem_addr_reg_4164_pp0_iter1_reg <= gmem_addr_reg_4164;
        mul_ln18_6_reg_4564 <= mul_ln18_6_fu_2744_p2;
        trunc_ln60_reg_4177 <= trunc_ln60_fu_1602_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        a_7_reg_4569 <= a_7_fu_2766_p1;
        acc_14_reg_4584 <= acc_14_fu_2819_p2;
        acc_15_reg_4579 <= acc_15_fu_2810_p2;
        add_ln70_3_reg_4594 <= add_ln70_3_fu_2839_p2;
        gmem_addr_2_reg_4224 <= sext_ln60_1_fu_1650_p1;
        mul_ln18_7_reg_4589 <= mul_ln18_7_fu_2834_p2;
        trunc_ln60_17_reg_4230 <= trunc_ln60_17_fu_1660_p1;
        zext_ln41_1_reg_4206[3 : 0] <= zext_ln41_1_fu_1623_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        a_9_reg_4624 <= a_9_fu_2944_p1;
        acc_18_reg_4639 <= acc_18_fu_2997_p2;
        acc_19_reg_4634 <= acc_19_fu_2988_p2;
        add_ln70_6_reg_4649 <= add_ln70_6_fu_3043_p2;
        gmem_addr_4_reg_4246 <= sext_ln60_3_fu_1724_p1;
        mul_ln18_9_reg_4644 <= mul_ln18_9_fu_3012_p2;
        trunc_ln60_21_reg_4252 <= trunc_ln60_21_fu_1734_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        acc_16_reg_4614 <= acc_16_fu_2907_p2;
        acc_17_reg_4609 <= acc_17_fu_2898_p2;
        act_reg_4599 <= act_fu_2862_p1;
        gmem_addr_3_reg_4235 <= sext_ln60_2_fu_1687_p1;
        mul_ln18_8_reg_4619 <= mul_ln18_8_fu_2922_p2;
        trunc_ln60_19_reg_4241 <= trunc_ln60_19_fu_1697_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0))) begin
        acc_1_reg_4339 <= acc_1_fu_2022_p2;
        acc_reg_4344 <= acc_fu_2031_p2;
        act_15_reg_4323 <= act_15_fu_1977_p1;
        gmem_addr_11_reg_4328 <= sext_ln60_10_fu_2004_p1;
        mul_ln18_reg_4349 <= mul_ln18_fu_2046_p2;
        trunc_ln60_35_reg_4334 <= trunc_ln60_35_fu_2014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln70_reg_4484 <= add_ln70_fu_2470_p2;
        ap_predicate_pred1722_state19 <= ((precision_read_reg_3965 == 32'd3) & (icmp_ln40_reg_4129 == 1'd0));
        ap_predicate_pred1738_state19 <= ((precision_read_reg_3965 == 32'd2) & (icmp_ln40_reg_4129 == 1'd0));
        ap_predicate_pred1745_state19 <= ((precision_read_reg_3965 == 32'd1) & (icmp_ln40_reg_4129 == 1'd0));
        ap_predicate_pred1752_state19 <= ((precision_read_reg_3965 == 32'd0) & (icmp_ln40_reg_4129 == 1'd0));
        first_iter_0_reg_4145 <= first_iter_0_fu_1292_p2;
        first_iter_0_reg_4145_pp0_iter1_reg <= first_iter_0_reg_4145;
        icmp_ln40_reg_4129 <= icmp_ln40_fu_1246_p2;
        icmp_ln40_reg_4129_pp0_iter1_reg <= icmp_ln40_reg_4129;
        select_ln40_1_reg_4140 <= select_ln40_1_fu_1284_p3;
        select_ln40_reg_4133 <= select_ln40_fu_1270_p3;
        w8_16_cast_cast_reg_4034 <= w8_16_cast_cast_fu_1152_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        ap_predicate_pred1722_state17 <= ((precision_read_reg_3965 == 32'd3) & (icmp_ln40_reg_4129 == 1'd0));
        ap_predicate_pred1738_state17 <= ((precision_read_reg_3965 == 32'd2) & (icmp_ln40_reg_4129 == 1'd0));
        ap_predicate_pred1745_state17 <= ((precision_read_reg_3965 == 32'd1) & (icmp_ln40_reg_4129 == 1'd0));
        ap_predicate_pred1752_state17 <= ((precision_read_reg_3965 == 32'd0) & (icmp_ln40_reg_4129 == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        ap_predicate_pred1752_state16 <= ((precision_read_reg_3965 == 32'd0) & (icmp_ln40_reg_4129 == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_predicate_pred1752_state18 <= ((precision_read_reg_3965 == 32'd0) & (icmp_ln40_reg_4129 == 1'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_predicate_pred1822_state21 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd3));
        ap_predicate_pred1828_state21 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd2));
        ap_predicate_pred1834_state21 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd1));
        ap_predicate_pred1908_state21 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        ap_predicate_pred1822_state23 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd3));
        ap_predicate_pred1828_state23 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd2));
        ap_predicate_pred1834_state23 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd1));
        ap_predicate_pred1908_state23 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        ap_predicate_pred1822_state25 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd3));
        ap_predicate_pred1828_state25 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd2));
        ap_predicate_pred1834_state25 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd1));
        ap_predicate_pred1908_state25 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        ap_predicate_pred1822_state27 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd3));
        ap_predicate_pred1828_state27 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd2));
        ap_predicate_pred1834_state27 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd1));
        ap_predicate_pred1908_state27 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        ap_predicate_pred1822_state29 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd3));
        ap_predicate_pred1828_state29 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd2));
        ap_predicate_pred1834_state29 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd1));
        ap_predicate_pred1908_state29 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        ap_predicate_pred1822_state31 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd3));
        ap_predicate_pred1828_state31 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd2));
        ap_predicate_pred1834_state31 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd1));
        ap_predicate_pred1908_state31 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_predicate_pred1908_state20 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_predicate_pred1908_state22 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        ap_predicate_pred1908_state24 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_predicate_pred1908_state26 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        ap_predicate_pred1908_state28 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        ap_predicate_pred1908_state30 <= ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (precision_read_reg_3965 == 32'd0));
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001_grp14) & (1'b0 == ap_block_pp0_stage14_subdone_grp14_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001_grp10) & (1'b0 == ap_block_pp0_stage12_subdone_grp10_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_grp33) & (1'b0 == ap_block_pp0_stage11_subdone_grp33_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp22) & (1'b0 == ap_block_pp0_stage2_subdone_grp22_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_grp32) & (1'b0 == ap_block_pp0_stage10_subdone_grp32_done_reg)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp20) & (1'b0 == ap_block_pp0_stage1_subdone_grp20_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_grp31) & (1'b0 == ap_block_pp0_stage9_subdone_grp31_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_grp30) & (1'b0 == ap_block_pp0_stage8_subdone_grp30_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp29) & (1'b0 == ap_block_pp0_stage7_subdone_grp29_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp28) & (1'b0 == ap_block_pp0_stage6_subdone_grp28_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp18) & (1'b0 == ap_block_pp0_stage0_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp27) & (1'b0 == ap_block_pp0_stage5_subdone_grp27_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp26) & (1'b0 == ap_block_pp0_stage4_subdone_grp26_done_reg)))) begin
        reg_1092 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp16) & (1'b0 == ap_block_pp0_stage15_subdone_grp16_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001_grp12) & (1'b0 == ap_block_pp0_stage13_subdone_grp12_done_reg)))) begin
        reg_1096 <= m_axi_gmem_0_RDATA;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone) & (icmp_ln40_reg_4129 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
        ap_condition_exit_pp0_iter1_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0)) begin
        if ((precision_read_reg_3965 == 32'd1)) begin
            ap_phi_mux_partial_11_phi_fu_1009_p10 = sext_ln19_11_fu_3349_p1;
        end else if ((precision_read_reg_3965 == 32'd2)) begin
            ap_phi_mux_partial_11_phi_fu_1009_p10 = sext_ln29_11_fu_3338_p1;
        end else if ((precision_read_reg_3965 == 32'd3)) begin
            ap_phi_mux_partial_11_phi_fu_1009_p10 = zext_ln49_11_fu_3334_p1;
        end else begin
            ap_phi_mux_partial_11_phi_fu_1009_p10 = ap_phi_reg_pp0_iter1_partial_11_reg_1005;
        end
    end else begin
        ap_phi_mux_partial_11_phi_fu_1009_p10 = ap_phi_reg_pp0_iter1_partial_11_reg_1005;
    end
end

always @ (*) begin
    if ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0)) begin
        if ((precision_read_reg_3965 == 32'd1)) begin
            ap_phi_mux_partial_13_phi_fu_1044_p10 = sext_ln19_13_fu_3540_p1;
        end else if ((precision_read_reg_3965 == 32'd2)) begin
            ap_phi_mux_partial_13_phi_fu_1044_p10 = sext_ln29_13_fu_3529_p1;
        end else if ((precision_read_reg_3965 == 32'd3)) begin
            ap_phi_mux_partial_13_phi_fu_1044_p10 = zext_ln49_13_fu_3525_p1;
        end else begin
            ap_phi_mux_partial_13_phi_fu_1044_p10 = ap_phi_reg_pp0_iter1_partial_13_reg_1040;
        end
    end else begin
        ap_phi_mux_partial_13_phi_fu_1044_p10 = ap_phi_reg_pp0_iter1_partial_13_reg_1040;
    end
end

always @ (*) begin
    if ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0)) begin
        if ((precision_read_reg_3965 == 32'd1)) begin
            ap_phi_mux_partial_15_phi_fu_1079_p10 = sext_ln19_15_fu_3643_p1;
        end else if ((precision_read_reg_3965 == 32'd2)) begin
            ap_phi_mux_partial_15_phi_fu_1079_p10 = sext_ln29_15_fu_3632_p1;
        end else if ((precision_read_reg_3965 == 32'd3)) begin
            ap_phi_mux_partial_15_phi_fu_1079_p10 = zext_ln49_15_fu_3628_p1;
        end else begin
            ap_phi_mux_partial_15_phi_fu_1079_p10 = ap_phi_reg_pp0_iter1_partial_15_reg_1075;
        end
    end else begin
        ap_phi_mux_partial_15_phi_fu_1079_p10 = ap_phi_reg_pp0_iter1_partial_15_reg_1075;
    end
end

always @ (*) begin
    if ((icmp_ln40_reg_4129 == 1'd0)) begin
        if ((precision_read_reg_3965 == 32'd1)) begin
            ap_phi_mux_partial_1_phi_fu_834_p10 = sext_ln19_1_fu_2420_p1;
        end else if ((precision_read_reg_3965 == 32'd2)) begin
            ap_phi_mux_partial_1_phi_fu_834_p10 = sext_ln29_1_fu_2409_p1;
        end else if ((precision_read_reg_3965 == 32'd3)) begin
            ap_phi_mux_partial_1_phi_fu_834_p10 = zext_ln49_1_fu_2405_p1;
        end else begin
            ap_phi_mux_partial_1_phi_fu_834_p10 = ap_phi_reg_pp0_iter1_partial_1_reg_830;
        end
    end else begin
        ap_phi_mux_partial_1_phi_fu_834_p10 = ap_phi_reg_pp0_iter1_partial_1_reg_830;
    end
end

always @ (*) begin
    if ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0)) begin
        if ((precision_read_reg_3965 == 32'd1)) begin
            ap_phi_mux_partial_3_phi_fu_869_p10 = sext_ln19_3_fu_2598_p1;
        end else if ((precision_read_reg_3965 == 32'd2)) begin
            ap_phi_mux_partial_3_phi_fu_869_p10 = sext_ln29_3_fu_2587_p1;
        end else if ((precision_read_reg_3965 == 32'd3)) begin
            ap_phi_mux_partial_3_phi_fu_869_p10 = zext_ln49_3_fu_2583_p1;
        end else begin
            ap_phi_mux_partial_3_phi_fu_869_p10 = ap_phi_reg_pp0_iter1_partial_3_reg_865;
        end
    end else begin
        ap_phi_mux_partial_3_phi_fu_869_p10 = ap_phi_reg_pp0_iter1_partial_3_reg_865;
    end
end

always @ (*) begin
    if ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0)) begin
        if ((precision_read_reg_3965 == 32'd1)) begin
            ap_phi_mux_partial_5_phi_fu_904_p10 = sext_ln19_5_fu_2789_p1;
        end else if ((precision_read_reg_3965 == 32'd2)) begin
            ap_phi_mux_partial_5_phi_fu_904_p10 = sext_ln29_5_fu_2778_p1;
        end else if ((precision_read_reg_3965 == 32'd3)) begin
            ap_phi_mux_partial_5_phi_fu_904_p10 = zext_ln49_5_fu_2774_p1;
        end else begin
            ap_phi_mux_partial_5_phi_fu_904_p10 = ap_phi_reg_pp0_iter1_partial_5_reg_900;
        end
    end else begin
        ap_phi_mux_partial_5_phi_fu_904_p10 = ap_phi_reg_pp0_iter1_partial_5_reg_900;
    end
end

always @ (*) begin
    if ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0)) begin
        if ((precision_read_reg_3965 == 32'd1)) begin
            ap_phi_mux_partial_7_phi_fu_939_p10 = sext_ln19_7_fu_2967_p1;
        end else if ((precision_read_reg_3965 == 32'd2)) begin
            ap_phi_mux_partial_7_phi_fu_939_p10 = sext_ln29_7_fu_2956_p1;
        end else if ((precision_read_reg_3965 == 32'd3)) begin
            ap_phi_mux_partial_7_phi_fu_939_p10 = zext_ln49_7_fu_2952_p1;
        end else begin
            ap_phi_mux_partial_7_phi_fu_939_p10 = ap_phi_reg_pp0_iter1_partial_7_reg_935;
        end
    end else begin
        ap_phi_mux_partial_7_phi_fu_939_p10 = ap_phi_reg_pp0_iter1_partial_7_reg_935;
    end
end

always @ (*) begin
    if ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0)) begin
        if ((precision_read_reg_3965 == 32'd1)) begin
            ap_phi_mux_partial_9_phi_fu_974_p10 = sext_ln19_9_fu_3171_p1;
        end else if ((precision_read_reg_3965 == 32'd2)) begin
            ap_phi_mux_partial_9_phi_fu_974_p10 = sext_ln29_9_fu_3160_p1;
        end else if ((precision_read_reg_3965 == 32'd3)) begin
            ap_phi_mux_partial_9_phi_fu_974_p10 = zext_ln49_9_fu_3156_p1;
        end else begin
            ap_phi_mux_partial_9_phi_fu_974_p10 = ap_phi_reg_pp0_iter1_partial_9_reg_970;
        end
    end else begin
        ap_phi_mux_partial_9_phi_fu_974_p10 = ap_phi_reg_pp0_iter1_partial_9_reg_970;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_272;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_tc_load = 4'd0;
    end else begin
        ap_sig_allocacmp_tc_load = tc_fu_264;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_tr_load = 4'd0;
    end else begin
        ap_sig_allocacmp_tr_load = tr_fu_268;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage11_grp9) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp17) & (1'b0 == ap_block_pp0_stage15_subdone_grp17_done_reg) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage10_grp8) & (icmp_ln40_reg_4129 == 1'd0)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage3_grp25)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage2_grp23)) | ((icmp_ln40_reg_4129_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage1_grp21)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage9_grp7) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage8_grp6) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage7_grp5) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage14_grp15) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage6_grp4) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage13_grp13) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage5_grp3) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage12_grp11) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage4_grp2) & (icmp_ln40_reg_4129 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp19_done_reg) 
    & (1'b0 == ap_block_pp0_stage0_grp19) & (icmp_ln40_reg_4129 == 1'd0)))) begin
        gmem_blk_n_AR = m_axi_gmem_0_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (first_iter_0_reg_4145_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage15_grp1) & (1'b0 == ap_block_pp0_stage15_subdone_grp1_done_reg))) begin
        gmem_blk_n_AW = m_axi_gmem_0_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln41_1_reg_4154_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp35_done_reg) & (1'b0 == ap_block_pp0_stage5_grp35))) begin
        gmem_blk_n_B = m_axi_gmem_0_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_grp16) & (1'b0 == ap_block_pp0_stage15_subdone_grp16_done_reg) & (icmp_ln40_reg_4129 == 1'd0)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage3_grp24)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp33_done_reg) & (1'b0 == ap_block_pp0_stage11_grp33)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage2_grp22)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp32_done_reg) & (1'b0 == ap_block_pp0_stage10_grp32)) 
    | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage1_grp20)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp31_done_reg) & (1'b0 == ap_block_pp0_stage9_grp31)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage8_grp30)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp29_done_reg) & (1'b0 == ap_block_pp0_stage7_grp29)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp28_done_reg) & (1'b0 == ap_block_pp0_stage6_grp28)) 
    | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp27_done_reg) & (1'b0 == ap_block_pp0_stage5_grp27)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp26_done_reg) & (1'b0 == ap_block_pp0_stage4_grp26)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage14_grp14) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage13_grp12) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage12_grp10) & (icmp_ln40_reg_4129 == 1'd0)) | 
    ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage0_grp18) & (icmp_ln40_reg_4129 == 1'd0)))) begin
        gmem_blk_n_R = m_axi_gmem_0_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg) & (1'b0 == ap_block_pp0_stage0_grp34))) begin
        gmem_blk_n_W = m_axi_gmem_0_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)))) begin
        grp_fu_1503_ce = 1'b1;
    end else begin
        grp_fu_1503_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp25))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_16_reg_4403;
    end else if (((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp23))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_15_reg_4392;
    end else if (((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp21))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_14_reg_4381;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp19) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_13_reg_4370;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp17) & (1'b0 == ap_block_pp0_stage15_subdone_grp17_done_reg) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_12_reg_4359;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp15) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_11_reg_4328;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp13) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_10_reg_4312;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp11) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_9_reg_4301;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp9) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_8_reg_4290;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp8) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_7_reg_4279;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp7) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_6_reg_4268;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp6) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_5_reg_4257;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp5) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_4_reg_4246;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp4) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_3_reg_4235;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp3) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_2_reg_4224;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp2) & (icmp_ln40_reg_4129 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_1_reg_4171;
    end else begin
        m_axi_gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp9) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp17) & (1'b0 == ap_block_pp0_stage15_subdone_grp17_done_reg) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp8) & (icmp_ln40_reg_4129 == 1'd0)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp25)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp23)) 
    | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp21)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp7) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp6) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp5) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp15) & (icmp_ln40_reg_4129 == 
    1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp4) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp13) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp3) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp11) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp2) & (icmp_ln40_reg_4129 == 
    1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp19) & (icmp_ln40_reg_4129 == 1'd0)))) begin
        m_axi_gmem_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (first_iter_0_reg_4145_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001_grp1) & (1'b0 == ap_block_pp0_stage15_subdone_grp1_done_reg))) begin
        m_axi_gmem_0_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln41_1_reg_4154_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp35_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp35))) begin
        m_axi_gmem_0_BREADY = 1'b1;
    end else begin
        m_axi_gmem_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001_grp16) & (1'b0 == ap_block_pp0_stage15_subdone_grp16_done_reg) & (icmp_ln40_reg_4129 == 1'd0)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_grp33) & (1'b0 == ap_block_pp0_stage11_subdone_grp33_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp22) & (1'b0 == ap_block_pp0_stage2_subdone_grp22_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_grp32) & (1'b0 == 
    ap_block_pp0_stage10_subdone_grp32_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp20) & (1'b0 == ap_block_pp0_stage1_subdone_grp20_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_grp31) & (1'b0 == ap_block_pp0_stage9_subdone_grp31_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_grp30) & (1'b0 == ap_block_pp0_stage8_subdone_grp30_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp29) & (1'b0 == ap_block_pp0_stage7_subdone_grp29_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 
    == ap_block_pp0_stage6_11001_grp28) & (1'b0 == ap_block_pp0_stage6_subdone_grp28_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp27) & (1'b0 == ap_block_pp0_stage5_subdone_grp27_done_reg)) | ((icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp26) & (1'b0 == ap_block_pp0_stage4_subdone_grp26_done_reg)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001_grp14) & (1'b0 == ap_block_pp0_stage14_subdone_grp14_done_reg) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001_grp12) & (1'b0 == ap_block_pp0_stage13_subdone_grp12_done_reg) & (icmp_ln40_reg_4129 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_11001_grp10) 
    & (1'b0 == ap_block_pp0_stage12_subdone_grp10_done_reg) & (icmp_ln40_reg_4129 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp18) & (1'b0 == ap_block_pp0_stage0_subdone_grp18_done_reg) & (icmp_ln40_reg_4129 == 1'd0)))) begin
        m_axi_gmem_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp34))) begin
        m_axi_gmem_0_WVALID = 1'b1;
    end else begin
        m_axi_gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_10_fu_3066_p1 = lshr_ln60_10_fu_3060_p2[7:0];

assign a_11_fu_3148_p1 = lshr_ln60_11_fu_3142_p2[7:0];

assign a_12_fu_3244_p1 = lshr_ln60_12_fu_3238_p2[7:0];

assign a_13_fu_3326_p1 = lshr_ln60_13_fu_3320_p2[7:0];

assign a_14_fu_3435_p1 = lshr_ln60_14_fu_3429_p2[7:0];

assign a_15_fu_3517_p1 = lshr_ln60_15_fu_3511_p2[7:0];

assign a_1_fu_2068_p1 = lshr_ln60_1_fu_2062_p2[7:0];

assign a_2_fu_2315_p1 = lshr_ln60_2_fu_2309_p2[7:0];

assign a_3_fu_2397_p1 = lshr_ln60_3_fu_2391_p2[7:0];

assign a_4_fu_2493_p1 = lshr_ln60_4_fu_2487_p2[7:0];

assign a_5_fu_2575_p1 = lshr_ln60_5_fu_2569_p2[7:0];

assign a_6_fu_2684_p1 = lshr_ln60_6_fu_2678_p2[7:0];

assign a_7_fu_2766_p1 = lshr_ln60_7_fu_2760_p2[7:0];

assign a_9_fu_2944_p1 = lshr_ln60_9_fu_2938_p2[7:0];

assign acc_10_fu_2628_p1 = lshr_ln60_5_fu_2569_p2[3:0];

assign acc_11_fu_2619_p1 = lshr_ln60_5_fu_2569_p2[1:0];

assign acc_12_fu_2729_p1 = lshr_ln60_6_fu_2678_p2[3:0];

assign acc_13_fu_2720_p1 = lshr_ln60_6_fu_2678_p2[1:0];

assign acc_14_fu_2819_p1 = lshr_ln60_7_fu_2760_p2[3:0];

assign acc_15_fu_2810_p1 = lshr_ln60_7_fu_2760_p2[1:0];

assign acc_16_fu_2907_p1 = lshr_ln60_8_fu_2856_p2[3:0];

assign acc_17_fu_2898_p1 = lshr_ln60_8_fu_2856_p2[1:0];

assign acc_18_fu_2997_p1 = lshr_ln60_9_fu_2938_p2[3:0];

assign acc_19_fu_2988_p1 = lshr_ln60_9_fu_2938_p2[1:0];

assign acc_1_fu_2022_p1 = lshr_ln60_fu_1971_p2[1:0];

assign acc_20_fu_3111_p1 = lshr_ln60_10_fu_3060_p2[3:0];

assign acc_21_fu_3102_p1 = lshr_ln60_10_fu_3060_p2[1:0];

assign acc_22_fu_3201_p1 = lshr_ln60_11_fu_3142_p2[3:0];

assign acc_23_fu_3192_p1 = lshr_ln60_11_fu_3142_p2[1:0];

assign acc_24_fu_3289_p1 = lshr_ln60_12_fu_3238_p2[3:0];

assign acc_25_fu_3280_p1 = lshr_ln60_12_fu_3238_p2[1:0];

assign acc_26_fu_3379_p1 = lshr_ln60_13_fu_3320_p2[3:0];

assign acc_27_fu_3370_p1 = lshr_ln60_13_fu_3320_p2[1:0];

assign acc_28_fu_3480_p1 = lshr_ln60_14_fu_3429_p2[3:0];

assign acc_29_fu_3471_p1 = lshr_ln60_14_fu_3429_p2[1:0];

assign acc_2_fu_2278_p1 = lshr_ln60_1_fu_2062_p2[3:0];

assign acc_30_fu_3570_p1 = lshr_ln60_15_fu_3511_p2[3:0];

assign acc_31_fu_3561_p1 = lshr_ln60_15_fu_3511_p2[1:0];

assign acc_3_fu_2269_p1 = lshr_ln60_1_fu_2062_p2[1:0];

assign acc_4_fu_2360_p1 = lshr_ln60_2_fu_2309_p2[3:0];

assign acc_5_fu_2351_p1 = lshr_ln60_2_fu_2309_p2[1:0];

assign acc_6_fu_2450_p1 = lshr_ln60_3_fu_2391_p2[3:0];

assign acc_7_fu_2441_p1 = lshr_ln60_3_fu_2391_p2[1:0];

assign acc_8_fu_2538_p1 = lshr_ln60_4_fu_2487_p2[3:0];

assign acc_9_fu_2529_p1 = lshr_ln60_4_fu_2487_p2[1:0];

assign acc_fu_2031_p1 = lshr_ln60_fu_1971_p2[3:0];

assign act_15_fu_1977_p1 = lshr_ln60_fu_1971_p2[7:0];

assign act_fu_2862_p1 = lshr_ln60_8_fu_2856_p2[7:0];

assign add_ln40_1_fu_1278_p2 = (ap_sig_allocacmp_tr_load + 4'd1);

assign add_ln40_fu_1252_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln41_fu_1508_p2 = (select_ln40_reg_4133 + 4'd1);

assign add_ln60_10_fu_1738_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_13_cast_reg_4109));

assign add_ln60_11_fu_1783_p2 = ($signed(sext_ln60_20_fu_1779_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_12_fu_1775_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_14_cast_reg_4104));

assign add_ln60_13_fu_1820_p2 = ($signed(sext_ln60_21_fu_1816_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_14_fu_1812_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_15_cast_reg_4099));

assign add_ln60_15_fu_1857_p2 = ($signed(sext_ln60_22_fu_1853_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_16_fu_1849_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_16_cast_reg_4094));

assign add_ln60_17_fu_1894_p2 = ($signed(sext_ln60_23_fu_1890_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_18_fu_1886_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_2_cast_reg_4089));

assign add_ln60_19_fu_1931_p2 = ($signed(sext_ln60_24_fu_1927_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_1_fu_1576_p2 = ($signed(add_ln60_fu_1571_p2) + $signed(p_cast396_fu_1565_p1));

assign add_ln60_20_fu_1923_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_3_cast_reg_4084));

assign add_ln60_21_fu_1989_p2 = ($signed(sext_ln60_25_fu_1985_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_22_fu_1981_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_4_cast_reg_4079));

assign add_ln60_23_fu_2080_p2 = ($signed(sext_ln60_26_fu_2076_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_24_fu_2072_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_5_cast_reg_4074));

assign add_ln60_25_fu_2117_p2 = ($signed(sext_ln60_27_fu_2113_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_26_fu_2109_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_6_cast_reg_4069));

assign add_ln60_27_fu_2154_p2 = ($signed(sext_ln60_28_fu_2150_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_28_fu_2146_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_7_cast_reg_4064));

assign add_ln60_29_fu_2191_p2 = ($signed(sext_ln60_29_fu_2187_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_2_fu_1606_p2 = ($signed(p_cast396_fu_1565_p1) + $signed(input_r));

assign add_ln60_30_fu_2183_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_8_cast_reg_4059));

assign add_ln60_31_fu_2228_p2 = ($signed(sext_ln60_30_fu_2224_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_32_fu_2220_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_9_cast_reg_4054));

assign add_ln60_3_fu_1635_p2 = ($signed(sext_ln60_16_fu_1631_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_4_fu_1626_p2 = ($signed(zext_ln41_1_fu_1623_p1) + $signed(sext_ln39_10_cast_reg_4124));

assign add_ln60_5_fu_1672_p2 = ($signed(sext_ln60_17_fu_1668_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_6_fu_1664_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_11_cast_reg_4119));

assign add_ln60_7_fu_1709_p2 = ($signed(sext_ln60_18_fu_1705_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_8_fu_1701_p2 = ($signed(zext_ln41_1_reg_4206) + $signed(sext_ln39_12_cast_reg_4114));

assign add_ln60_9_fu_1746_p2 = ($signed(sext_ln60_19_fu_1742_p1) + $signed(add_ln60_2_reg_4182));

assign add_ln60_fu_1571_p2 = (zext_ln41_fu_1568_p1 + input_r);

assign add_ln70_10_fu_3590_p2 = ($signed(sext_ln53_12_fu_3521_p1) + $signed(sext_ln53_13_fu_3545_p1));

assign add_ln70_11_fu_3658_p2 = ($signed(sext_ln53_14_fu_3624_p1) + $signed(sext_ln53_15_fu_3648_p1));

assign add_ln70_12_fu_3668_p2 = ($signed(sext_ln70_11_fu_3664_p1) + $signed(sext_ln70_10_fu_3655_p1));

assign add_ln70_13_fu_3678_p2 = ($signed(sext_ln70_12_fu_3674_p1) + $signed(sext_ln70_9_fu_3652_p1));

assign add_ln70_1_fu_2651_p2 = ($signed(sext_ln53_2_fu_2579_p1) + $signed(sext_ln53_3_fu_2603_p1));

assign add_ln70_2_fu_2661_p2 = ($signed(sext_ln70_1_fu_2657_p1) + $signed(sext_ln70_fu_2648_p1));

assign add_ln70_3_fu_2839_p2 = ($signed(sext_ln53_4_fu_2770_p1) + $signed(sext_ln53_5_fu_2794_p1));

assign add_ln70_4_fu_3023_p2 = ($signed(sext_ln53_6_fu_2948_p1) + $signed(sext_ln53_7_fu_2972_p1));

assign add_ln70_5_fu_3033_p2 = ($signed(sext_ln70_4_fu_3029_p1) + $signed(sext_ln70_3_fu_3020_p1));

assign add_ln70_6_fu_3043_p2 = ($signed(sext_ln70_5_fu_3039_p1) + $signed(sext_ln70_2_fu_3017_p1));

assign add_ln70_7_fu_3221_p2 = ($signed(sext_ln53_8_fu_3152_p1) + $signed(sext_ln53_9_fu_3176_p1));

assign add_ln70_8_fu_3402_p2 = ($signed(sext_ln53_10_fu_3330_p1) + $signed(sext_ln53_11_fu_3354_p1));

assign add_ln70_9_fu_3412_p2 = ($signed(sext_ln70_8_fu_3408_p1) + $signed(sext_ln70_7_fu_3399_p1));

assign add_ln70_fu_2470_p2 = ($signed(sext_ln53_1_fu_2425_p1) + $signed(sext_ln53_fu_2401_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp34 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state18_pp0_stage0_iter1_grp18) & (1'b0 == ap_block_pp0_stage0_subdone_grp18_done_reg)) | ((1'b1 == ap_block_state18_io_grp19) & (1'b0 == ap_block_pp0_stage0_subdone_grp19_done_reg)))) | ((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp18 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage0_iter1_grp18) & (1'b0 == ap_block_pp0_stage0_subdone_grp18_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp19 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_io_grp19) & (1'b0 == ap_block_pp0_stage0_subdone_grp19_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp34 = ((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp34 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state18_pp0_stage0_iter1_grp18) & (1'b0 == ap_block_pp0_stage0_subdone_grp18_done_reg)) | ((1'b1 == ap_block_state18_io_grp19) & (1'b0 == ap_block_pp0_stage0_subdone_grp19_done_reg)))) | ((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp18 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage0_iter1_grp18) & (1'b0 == ap_block_pp0_stage0_subdone_grp18_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp19 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_io_grp19) & (1'b0 == ap_block_pp0_stage0_subdone_grp19_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp34 = ((m_axi_gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp34_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = (((1'b1 == ap_block_state12_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp8_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage10_iter1_grp32) & (1'b0 == ap_block_pp0_stage10_subdone_grp32_done_reg)));
end

assign ap_block_pp0_stage10_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001_grp32 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage10_iter1_grp32) & (1'b0 == ap_block_pp0_stage10_subdone_grp32_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_grp8 = ((1'b1 == ap_block_state12_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage10_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (((1'b1 == ap_block_state12_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp8_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage10_iter1_grp32) & (1'b0 == ap_block_pp0_stage10_subdone_grp32_done_reg)));
end

assign ap_block_pp0_stage10_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp32 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage10_iter1_grp32) & (1'b0 == ap_block_pp0_stage10_subdone_grp32_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp8 = ((1'b1 == ap_block_state12_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage10_subdone_grp8_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((1'b1 == ap_block_state13_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp9_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage11_iter1_grp33) & (1'b0 == ap_block_pp0_stage11_subdone_grp33_done_reg)));
end

assign ap_block_pp0_stage11_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001_grp33 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage11_iter1_grp33) & (1'b0 == ap_block_pp0_stage11_subdone_grp33_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_grp9 = ((1'b1 == ap_block_state13_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp9_done_reg));
end

assign ap_block_pp0_stage11_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((1'b1 == ap_block_state13_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp9_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage11_iter1_grp33) & (1'b0 == ap_block_pp0_stage11_subdone_grp33_done_reg)));
end

assign ap_block_pp0_stage11_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp33 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage11_iter1_grp33) & (1'b0 == ap_block_pp0_stage11_subdone_grp33_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp9 = ((1'b1 == ap_block_state13_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone_grp9_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state14_pp0_stage12_iter0_grp10) & (1'b0 == ap_block_pp0_stage12_subdone_grp10_done_reg)) | ((1'b1 == ap_block_state14_io_grp11) & (1'b0 == ap_block_pp0_stage12_subdone_grp11_done_reg))));
end

assign ap_block_pp0_stage12_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001_grp10 = ((1'b1 == ap_block_state14_pp0_stage12_iter0_grp10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_grp11 = ((1'b1 == ap_block_state14_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp11_done_reg));
end

assign ap_block_pp0_stage12_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state14_pp0_stage12_iter0_grp10) & (1'b0 == ap_block_pp0_stage12_subdone_grp10_done_reg)) | ((1'b1 == ap_block_state14_io_grp11) & (1'b0 == ap_block_pp0_stage12_subdone_grp11_done_reg))));
end

assign ap_block_pp0_stage12_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp10 = ((1'b1 == ap_block_state14_pp0_stage12_iter0_grp10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp11 = ((1'b1 == ap_block_state14_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state15_pp0_stage13_iter0_grp12) & (1'b0 == ap_block_pp0_stage13_subdone_grp12_done_reg)) | ((1'b1 == ap_block_state15_io_grp13) & (1'b0 == ap_block_pp0_stage13_subdone_grp13_done_reg))));
end

assign ap_block_pp0_stage13_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001_grp12 = ((1'b1 == ap_block_state15_pp0_stage13_iter0_grp12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp12_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_grp13 = ((1'b1 == ap_block_state15_io_grp13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp13_done_reg));
end

assign ap_block_pp0_stage13_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state15_pp0_stage13_iter0_grp12) & (1'b0 == ap_block_pp0_stage13_subdone_grp12_done_reg)) | ((1'b1 == ap_block_state15_io_grp13) & (1'b0 == ap_block_pp0_stage13_subdone_grp13_done_reg))));
end

assign ap_block_pp0_stage13_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone_grp12 = ((1'b1 == ap_block_state15_pp0_stage13_iter0_grp12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp12_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone_grp13 = ((1'b1 == ap_block_state15_io_grp13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state16_pp0_stage14_iter0_grp14) & (1'b0 == ap_block_pp0_stage14_subdone_grp14_done_reg)) | ((1'b1 == ap_block_state16_io_grp15) & (1'b0 == ap_block_pp0_stage14_subdone_grp15_done_reg))));
end

assign ap_block_pp0_stage14_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001_grp14 = ((1'b1 == ap_block_state16_pp0_stage14_iter0_grp14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_grp15 = ((1'b1 == ap_block_state16_io_grp15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp15_done_reg));
end

assign ap_block_pp0_stage14_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state16_pp0_stage14_iter0_grp14) & (1'b0 == ap_block_pp0_stage14_subdone_grp14_done_reg)) | ((1'b1 == ap_block_state16_io_grp15) & (1'b0 == ap_block_pp0_stage14_subdone_grp15_done_reg))));
end

assign ap_block_pp0_stage14_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone_grp14 = ((1'b1 == ap_block_state16_pp0_stage14_iter0_grp14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone_grp15 = ((1'b1 == ap_block_state16_io_grp15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io_grp1) & (1'b0 == ap_block_pp0_stage15_subdone_grp1_done_reg)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state17_io_grp17) & (1'b0 == ap_block_pp0_stage15_subdone_grp17_done_reg)) | ((1'b1 == ap_block_state17_pp0_stage15_iter0_grp16) & (1'b0 == ap_block_pp0_stage15_subdone_grp16_done_reg)))));
end

assign ap_block_pp0_stage15_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io_grp1) & (1'b0 == ap_block_pp0_stage15_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_grp16 = ((1'b1 == ap_block_state17_pp0_stage15_iter0_grp16) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp16_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_grp17 = ((1'b1 == ap_block_state17_io_grp17) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp17_done_reg));
end

assign ap_block_pp0_stage15_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io_grp1) & (1'b0 == ap_block_pp0_stage15_subdone_grp1_done_reg)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state17_io_grp17) & (1'b0 == ap_block_pp0_stage15_subdone_grp17_done_reg)) | ((1'b1 == ap_block_state17_pp0_stage15_iter0_grp16) & (1'b0 == ap_block_pp0_stage15_subdone_grp16_done_reg)))));
end

assign ap_block_pp0_stage15_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io_grp1) & (1'b0 == ap_block_pp0_stage15_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp16 = ((1'b1 == ap_block_state17_pp0_stage15_iter0_grp16) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp16_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp17 = ((1'b1 == ap_block_state17_io_grp17) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp17_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state19_pp0_stage1_iter1_grp20) & (1'b0 == ap_block_pp0_stage1_subdone_grp20_done_reg)) | ((1'b1 == ap_block_state19_io_grp21) & (1'b0 == ap_block_pp0_stage1_subdone_grp21_done_reg))));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp20 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage1_iter1_grp20) & (1'b0 == ap_block_pp0_stage1_subdone_grp20_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp21 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_io_grp21) & (1'b0 == ap_block_pp0_stage1_subdone_grp21_done_reg));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state19_pp0_stage1_iter1_grp20) & (1'b0 == ap_block_pp0_stage1_subdone_grp20_done_reg)) | ((1'b1 == ap_block_state19_io_grp21) & (1'b0 == ap_block_pp0_stage1_subdone_grp21_done_reg))));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp20 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage1_iter1_grp20) & (1'b0 == ap_block_pp0_stage1_subdone_grp20_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp21 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_io_grp21) & (1'b0 == ap_block_pp0_stage1_subdone_grp21_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state20_pp0_stage2_iter1_grp22) & (1'b0 == ap_block_pp0_stage2_subdone_grp22_done_reg)) | ((1'b1 == ap_block_state20_io_grp23) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg))));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp22 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage2_iter1_grp22) & (1'b0 == ap_block_pp0_stage2_subdone_grp22_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp23 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_io_grp23) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state20_pp0_stage2_iter1_grp22) & (1'b0 == ap_block_pp0_stage2_subdone_grp22_done_reg)) | ((1'b1 == ap_block_state20_io_grp23) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg))));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp22 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage2_iter1_grp22) & (1'b0 == ap_block_pp0_stage2_subdone_grp22_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp23 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_io_grp23) & (1'b0 == ap_block_pp0_stage2_subdone_grp23_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state21_pp0_stage3_iter1_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg)) | ((1'b1 == ap_block_state21_io_grp25) & (1'b0 == ap_block_pp0_stage3_subdone_grp25_done_reg))));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp24 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage3_iter1_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp25 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_io_grp25) & (1'b0 == ap_block_pp0_stage3_subdone_grp25_done_reg));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state21_pp0_stage3_iter1_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg)) | ((1'b1 == ap_block_state21_io_grp25) & (1'b0 == ap_block_pp0_stage3_subdone_grp25_done_reg))));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp24 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage3_iter1_grp24) & (1'b0 == ap_block_pp0_stage3_subdone_grp24_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp25 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_io_grp25) & (1'b0 == ap_block_pp0_stage3_subdone_grp25_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((1'b1 == ap_block_state6_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage4_iter1_grp26) & (1'b0 == ap_block_pp0_stage4_subdone_grp26_done_reg)));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp2 = ((1'b1 == ap_block_state6_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp26 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage4_iter1_grp26) & (1'b0 == ap_block_pp0_stage4_subdone_grp26_done_reg));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((1'b1 == ap_block_state6_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage4_iter1_grp26) & (1'b0 == ap_block_pp0_stage4_subdone_grp26_done_reg)));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp2 = ((1'b1 == ap_block_state6_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp26 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage4_iter1_grp26) & (1'b0 == ap_block_pp0_stage4_subdone_grp26_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter2_grp35) & (1'b0 == ap_block_pp0_stage5_subdone_grp35_done_reg)) | ((1'b1 == ap_block_state7_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage5_iter1_grp27) & (1'b0 == ap_block_pp0_stage5_subdone_grp27_done_reg)));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp27 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage5_iter1_grp27) & (1'b0 == ap_block_pp0_stage5_subdone_grp27_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp3 = ((1'b1 == ap_block_state7_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp35 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter2_grp35) & (1'b0 == ap_block_pp0_stage5_subdone_grp35_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp35 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter2_grp35) & (1'b0 == ap_block_pp0_stage5_subdone_grp35_done_reg)) | ((1'b1 == ap_block_state7_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage5_iter1_grp27) & (1'b0 == ap_block_pp0_stage5_subdone_grp27_done_reg)));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp27 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage5_iter1_grp27) & (1'b0 == ap_block_pp0_stage5_subdone_grp27_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp3 = ((1'b1 == ap_block_state7_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp35 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage5_iter2_grp35) & (1'b0 == ap_block_pp0_stage5_subdone_grp35_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((1'b1 == ap_block_state8_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage6_iter1_grp28) & (1'b0 == ap_block_pp0_stage6_subdone_grp28_done_reg)));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp28 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage6_iter1_grp28) & (1'b0 == ap_block_pp0_stage6_subdone_grp28_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp4 = ((1'b1 == ap_block_state8_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((1'b1 == ap_block_state8_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage6_iter1_grp28) & (1'b0 == ap_block_pp0_stage6_subdone_grp28_done_reg)));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp28 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage6_iter1_grp28) & (1'b0 == ap_block_pp0_stage6_subdone_grp28_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp4 = ((1'b1 == ap_block_state8_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((1'b1 == ap_block_state9_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage7_iter1_grp29) & (1'b0 == ap_block_pp0_stage7_subdone_grp29_done_reg)));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp29 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage7_iter1_grp29) & (1'b0 == ap_block_pp0_stage7_subdone_grp29_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp5 = ((1'b1 == ap_block_state9_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((1'b1 == ap_block_state9_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage7_iter1_grp29) & (1'b0 == ap_block_pp0_stage7_subdone_grp29_done_reg)));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp29 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage7_iter1_grp29) & (1'b0 == ap_block_pp0_stage7_subdone_grp29_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp5 = ((1'b1 == ap_block_state9_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((1'b1 == ap_block_state10_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage8_iter1_grp30) & (1'b0 == ap_block_pp0_stage8_subdone_grp30_done_reg)));
end

assign ap_block_pp0_stage8_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_grp30 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage8_iter1_grp30) & (1'b0 == ap_block_pp0_stage8_subdone_grp30_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp6 = ((1'b1 == ap_block_state10_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg));
end

assign ap_block_pp0_stage8_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((1'b1 == ap_block_state10_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage8_iter1_grp30) & (1'b0 == ap_block_pp0_stage8_subdone_grp30_done_reg)));
end

assign ap_block_pp0_stage8_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp30 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage8_iter1_grp30) & (1'b0 == ap_block_pp0_stage8_subdone_grp30_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp6 = ((1'b1 == ap_block_state10_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = (((1'b1 == ap_block_state11_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp7_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage9_iter1_grp31) & (1'b0 == ap_block_pp0_stage9_subdone_grp31_done_reg)));
end

assign ap_block_pp0_stage9_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001_grp31 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage9_iter1_grp31) & (1'b0 == ap_block_pp0_stage9_subdone_grp31_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_grp7 = ((1'b1 == ap_block_state11_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage9_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = (((1'b1 == ap_block_state11_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp7_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage9_iter1_grp31) & (1'b0 == ap_block_pp0_stage9_subdone_grp31_done_reg)));
end

assign ap_block_pp0_stage9_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone_grp31 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage9_iter1_grp31) & (1'b0 == ap_block_pp0_stage9_subdone_grp31_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone_grp7 = ((1'b1 == ap_block_state11_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone_grp7_done_reg));
end

always @ (*) begin
    ap_block_state10_io_grp6 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state11_io_grp7 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state12_io_grp8 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state13_io_grp9 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state14_io_grp11 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0_grp10 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state15_io_grp13 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0_grp12 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state16_io_grp15 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0_grp14 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state17_io_grp17 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0_grp16 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state18_io_grp19 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1_grp18 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state19_io_grp21 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp0_stage1_iter1_grp20 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state20_io_grp23 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state20_pp0_stage2_iter1_grp22 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state21_io_grp25 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state21_pp0_stage3_iter1_grp24 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state22_pp0_stage4_iter1_grp26 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state23_pp0_stage5_iter1_grp27 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state24_pp0_stage6_iter1_grp28 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state25_pp0_stage7_iter1_grp29 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state26_pp0_stage8_iter1_grp30 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state27_pp0_stage9_iter1_grp31 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state28_pp0_stage10_iter1_grp32 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state29_pp0_stage11_iter1_grp33 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln40_reg_4129_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state38_pp0_stage5_iter2_grp35 = ((m_axi_gmem_0_BVALID == 1'b0) & (icmp_ln41_1_reg_4154_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_block_state5_io_grp1 = ((m_axi_gmem_0_AWREADY == 1'b0) & (first_iter_0_reg_4145_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state6_io_grp2 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state7_io_grp3 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state8_io_grp4 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_block_state9_io_grp5 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln40_reg_4129 == 1'd0));
end

always @ (*) begin
    ap_condition_1766 = ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage15;

assign ap_phi_reg_pp0_iter0_partial_10_reg_987 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_11_reg_1005 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_12_reg_1022 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_13_reg_1040 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_14_reg_1057 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_15_reg_1075 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_1_reg_830 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_2_reg_847 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_3_reg_865 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_4_reg_882 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_5_reg_900 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_6_reg_917 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_7_reg_935 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_8_reg_952 = 16'd0;

assign ap_phi_reg_pp0_iter0_partial_9_reg_970 = 16'd0;

assign ap_ready = ap_ready_sig;

assign empty_64_fu_1527_p2 = ($signed(p_cast378_fu_1524_p1) + $signed(phi_mul7));

assign empty_65_fu_1540_p2 = (tmp_s_fu_1532_p3 + output_r);

assign first_iter_0_fu_1292_p2 = ((select_ln40_fu_1270_p3 == 4'd0) ? 1'b1 : 1'b0);

assign grp_fu_1503_p0 = grp_fu_1503_p00;

assign grp_fu_1503_p00 = select_ln40_1_reg_4140;

assign grp_fu_1503_p1 = sext_ln39_cast_reg_4049;

assign icmp_ln40_fu_1246_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln41_1_fu_1513_p2 = ((add_ln41_fu_1508_p2 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1264_p2 = ((ap_sig_allocacmp_tc_load == 4'd8) ? 1'b1 : 1'b0);

assign lshr_ln60_10_fu_3060_p2 = reg_1092 >> zext_ln60_10_fu_3056_p1;

assign lshr_ln60_11_fu_3142_p2 = reg_1092 >> zext_ln60_11_fu_3138_p1;

assign lshr_ln60_12_fu_3238_p2 = reg_1092 >> zext_ln60_12_fu_3234_p1;

assign lshr_ln60_13_fu_3320_p2 = reg_1092 >> zext_ln60_13_fu_3316_p1;

assign lshr_ln60_14_fu_3429_p2 = reg_1092 >> zext_ln60_14_fu_3425_p1;

assign lshr_ln60_15_fu_3511_p2 = reg_1092 >> zext_ln60_15_fu_3507_p1;

assign lshr_ln60_1_fu_2062_p2 = reg_1096 >> zext_ln60_1_fu_2058_p1;

assign lshr_ln60_2_fu_2309_p2 = reg_1092 >> zext_ln60_2_fu_2305_p1;

assign lshr_ln60_3_fu_2391_p2 = reg_1096 >> zext_ln60_3_fu_2387_p1;

assign lshr_ln60_4_fu_2487_p2 = reg_1092 >> zext_ln60_4_fu_2483_p1;

assign lshr_ln60_5_fu_2569_p2 = reg_1092 >> zext_ln60_5_fu_2565_p1;

assign lshr_ln60_6_fu_2678_p2 = reg_1092 >> zext_ln60_6_fu_2674_p1;

assign lshr_ln60_7_fu_2760_p2 = reg_1092 >> zext_ln60_7_fu_2756_p1;

assign lshr_ln60_8_fu_2856_p2 = reg_1092 >> zext_ln60_8_fu_2852_p1;

assign lshr_ln60_9_fu_2938_p2 = reg_1092 >> zext_ln60_9_fu_2934_p1;

assign lshr_ln60_fu_1971_p2 = reg_1092 >> zext_ln60_fu_1967_p1;

assign m_axi_gmem_0_ARBURST = 2'd0;

assign m_axi_gmem_0_ARCACHE = 4'd0;

assign m_axi_gmem_0_ARID = 1'd0;

assign m_axi_gmem_0_ARLEN = 64'd1;

assign m_axi_gmem_0_ARLOCK = 2'd0;

assign m_axi_gmem_0_ARPROT = 3'd0;

assign m_axi_gmem_0_ARQOS = 4'd0;

assign m_axi_gmem_0_ARREGION = 4'd0;

assign m_axi_gmem_0_ARSIZE = 3'd0;

assign m_axi_gmem_0_ARUSER = 1'd0;

assign m_axi_gmem_0_AWADDR = gmem_addr_reg_4164_pp0_iter1_reg;

assign m_axi_gmem_0_AWBURST = 2'd0;

assign m_axi_gmem_0_AWCACHE = 4'd0;

assign m_axi_gmem_0_AWID = 1'd0;

assign m_axi_gmem_0_AWLEN = 64'd8;

assign m_axi_gmem_0_AWLOCK = 2'd0;

assign m_axi_gmem_0_AWPROT = 3'd0;

assign m_axi_gmem_0_AWQOS = 4'd0;

assign m_axi_gmem_0_AWREGION = 4'd0;

assign m_axi_gmem_0_AWSIZE = 3'd0;

assign m_axi_gmem_0_AWUSER = 1'd0;

assign m_axi_gmem_0_WDATA = $signed(sum_reg_4201);

assign m_axi_gmem_0_WID = 1'd0;

assign m_axi_gmem_0_WLAST = 1'b0;

assign m_axi_gmem_0_WSTRB = 4'd15;

assign m_axi_gmem_0_WUSER = 1'd0;

assign mul_ln18_10_fu_3126_p1 = {{lshr_ln60_10_fu_3060_p2[5:2]}};

assign mul_ln18_11_fu_3216_p1 = {{lshr_ln60_11_fu_3142_p2[5:2]}};

assign mul_ln18_12_fu_3304_p1 = {{lshr_ln60_12_fu_3238_p2[5:2]}};

assign mul_ln18_13_fu_3394_p1 = {{lshr_ln60_13_fu_3320_p2[5:2]}};

assign mul_ln18_14_fu_3495_p1 = {{lshr_ln60_14_fu_3429_p2[5:2]}};

assign mul_ln18_15_fu_3585_p1 = {{lshr_ln60_15_fu_3511_p2[5:2]}};

assign mul_ln18_1_fu_2293_p1 = {{lshr_ln60_1_fu_2062_p2[5:2]}};

assign mul_ln18_2_fu_2375_p1 = {{lshr_ln60_2_fu_2309_p2[5:2]}};

assign mul_ln18_3_fu_2465_p1 = {{lshr_ln60_3_fu_2391_p2[5:2]}};

assign mul_ln18_4_fu_2553_p1 = {{lshr_ln60_4_fu_2487_p2[5:2]}};

assign mul_ln18_5_fu_2643_p1 = {{lshr_ln60_5_fu_2569_p2[5:2]}};

assign mul_ln18_6_fu_2744_p1 = {{lshr_ln60_6_fu_2678_p2[5:2]}};

assign mul_ln18_7_fu_2834_p1 = {{lshr_ln60_7_fu_2760_p2[5:2]}};

assign mul_ln18_8_fu_2922_p1 = {{lshr_ln60_8_fu_2856_p2[5:2]}};

assign mul_ln18_9_fu_3012_p1 = {{lshr_ln60_9_fu_2938_p2[5:2]}};

assign mul_ln18_fu_2046_p1 = {{lshr_ln60_fu_1971_p2[5:2]}};

assign mul_ln9_10_fu_3183_p1 = w8_24_cast_cast_reg_3994;

assign mul_ln9_11_fu_3271_p1 = w8_25_cast_cast_reg_3989;

assign mul_ln9_12_fu_3361_p1 = w8_26_cast_cast_reg_3984;

assign mul_ln9_13_fu_3462_p1 = w8_27_cast_cast_reg_3979;

assign mul_ln9_14_fu_3552_p1 = w8_28_cast_cast_reg_3974;

assign mul_ln9_15_fu_3619_p1 = w8_29_cast_cast_reg_3969;

assign mul_ln9_1_fu_2342_p1 = w8_15_cast_cast_reg_4039;

assign mul_ln9_2_fu_2432_p1 = w8_16_cast_cast_reg_4034;

assign mul_ln9_3_fu_2520_p1 = w8_17_cast_cast_reg_4029;

assign mul_ln9_4_fu_2610_p1 = w8_18_cast_cast_reg_4024;

assign mul_ln9_5_fu_2711_p1 = w8_19_cast_cast_reg_4019;

assign mul_ln9_6_fu_2801_p1 = w8_20_cast_cast_reg_4014;

assign mul_ln9_7_fu_2889_p1 = w8_21_cast_cast_reg_4009;

assign mul_ln9_8_fu_2979_p1 = w8_22_cast_cast_reg_4004;

assign mul_ln9_9_fu_3093_p1 = w8_23_cast_cast_reg_3999;

assign mul_ln9_fu_2260_p1 = w8_cast_cast_reg_4044;

assign p_cast378_fu_1524_p1 = empty_63_reg_4158;

assign p_cast396_fu_1565_p1 = empty_63_reg_4158;

assign precision_read_read_fu_774_p2 = precision;

assign precision_read_reg_3965 = precision;

assign select_ln40_1_fu_1284_p3 = ((icmp_ln41_fu_1264_p2[0:0] == 1'b1) ? add_ln40_1_fu_1278_p2 : ap_sig_allocacmp_tr_load);

assign select_ln40_fu_1270_p3 = ((icmp_ln41_fu_1264_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_tc_load);

assign sext_ln19_10_fu_3263_p1 = $signed(shl_ln18_s_fu_3256_p3);

assign sext_ln19_11_fu_3349_p1 = $signed(shl_ln18_10_fu_3342_p3);

assign sext_ln19_12_fu_3454_p1 = $signed(shl_ln18_11_fu_3447_p3);

assign sext_ln19_13_fu_3540_p1 = $signed(shl_ln18_12_fu_3533_p3);

assign sext_ln19_14_fu_3611_p1 = $signed(shl_ln18_13_fu_3604_p3);

assign sext_ln19_15_fu_3643_p1 = $signed(shl_ln18_14_fu_3636_p3);

assign sext_ln19_1_fu_2420_p1 = $signed(shl_ln18_1_fu_2413_p3);

assign sext_ln19_2_fu_2512_p1 = $signed(shl_ln18_2_fu_2505_p3);

assign sext_ln19_3_fu_2598_p1 = $signed(shl_ln18_3_fu_2591_p3);

assign sext_ln19_4_fu_2703_p1 = $signed(shl_ln18_4_fu_2696_p3);

assign sext_ln19_5_fu_2789_p1 = $signed(shl_ln18_5_fu_2782_p3);

assign sext_ln19_6_fu_2881_p1 = $signed(shl_ln18_6_fu_2874_p3);

assign sext_ln19_7_fu_2967_p1 = $signed(shl_ln18_7_fu_2960_p3);

assign sext_ln19_8_fu_3085_p1 = $signed(shl_ln18_8_fu_3078_p3);

assign sext_ln19_9_fu_3171_p1 = $signed(shl_ln18_9_fu_3164_p3);

assign sext_ln19_fu_2334_p1 = $signed(shl_ln1_fu_2327_p3);

assign sext_ln29_10_fu_3252_p1 = $signed(acc_20_reg_4669);

assign sext_ln29_11_fu_3338_p1 = $signed(acc_22_reg_4694);

assign sext_ln29_12_fu_3443_p1 = $signed(acc_24_reg_4724);

assign sext_ln29_13_fu_3529_p1 = $signed(acc_26_reg_4749);

assign sext_ln29_14_fu_3600_p1 = $signed(acc_28_reg_4779);

assign sext_ln29_15_fu_3632_p1 = $signed(acc_30_reg_4804);

assign sext_ln29_1_fu_2409_p1 = $signed(acc_2_reg_4424);

assign sext_ln29_2_fu_2501_p1 = $signed(acc_4_reg_4449);

assign sext_ln29_3_fu_2587_p1 = $signed(acc_6_reg_4474);

assign sext_ln29_4_fu_2692_p1 = $signed(acc_8_reg_4504);

assign sext_ln29_5_fu_2778_p1 = $signed(acc_10_reg_4529);

assign sext_ln29_6_fu_2870_p1 = $signed(acc_12_reg_4559);

assign sext_ln29_7_fu_2956_p1 = $signed(acc_14_reg_4584);

assign sext_ln29_8_fu_3074_p1 = $signed(acc_16_reg_4614);

assign sext_ln29_9_fu_3160_p1 = $signed(acc_18_reg_4639);

assign sext_ln29_fu_2323_p1 = $signed(acc_reg_4344);

assign sext_ln39_10_cast_fu_1224_p1 = $signed(sext_ln39_10);

assign sext_ln39_11_cast_fu_1220_p1 = $signed(sext_ln39_11);

assign sext_ln39_12_cast_fu_1216_p1 = $signed(sext_ln39_12);

assign sext_ln39_13_cast_fu_1212_p1 = $signed(sext_ln39_13);

assign sext_ln39_14_cast_fu_1208_p1 = $signed(sext_ln39_14);

assign sext_ln39_15_cast_fu_1204_p1 = $signed(sext_ln39_15);

assign sext_ln39_16_cast_fu_1200_p1 = $signed(sext_ln39_16);

assign sext_ln39_2_cast_fu_1196_p1 = $signed(sext_ln39_2);

assign sext_ln39_3_cast_fu_1192_p1 = $signed(sext_ln39_3);

assign sext_ln39_4_cast_fu_1188_p1 = $signed(sext_ln39_4);

assign sext_ln39_5_cast_fu_1184_p1 = $signed(sext_ln39_5);

assign sext_ln39_6_cast_fu_1180_p1 = $signed(sext_ln39_6);

assign sext_ln39_7_cast_fu_1176_p1 = $signed(sext_ln39_7);

assign sext_ln39_8_cast_fu_1172_p1 = $signed(sext_ln39_8);

assign sext_ln39_9_cast_fu_1168_p1 = $signed(sext_ln39_9);

assign sext_ln39_cast_fu_1164_p1 = $signed(sext_ln39);

assign sext_ln41_fu_1555_p1 = $signed(trunc_ln_fu_1545_p4);

assign sext_ln53_10_fu_3330_p1 = $signed(partial_10_reg_987);

assign sext_ln53_11_fu_3354_p1 = $signed(ap_phi_mux_partial_11_phi_fu_1009_p10);

assign sext_ln53_12_fu_3521_p1 = $signed(partial_12_reg_1022);

assign sext_ln53_13_fu_3545_p1 = $signed(ap_phi_mux_partial_13_phi_fu_1044_p10);

assign sext_ln53_14_fu_3624_p1 = $signed(partial_14_reg_1057);

assign sext_ln53_15_fu_3648_p1 = $signed(ap_phi_mux_partial_15_phi_fu_1079_p10);

assign sext_ln53_1_fu_2425_p1 = $signed(ap_phi_mux_partial_1_phi_fu_834_p10);

assign sext_ln53_2_fu_2579_p1 = $signed(partial_2_reg_847);

assign sext_ln53_3_fu_2603_p1 = $signed(ap_phi_mux_partial_3_phi_fu_869_p10);

assign sext_ln53_4_fu_2770_p1 = $signed(partial_4_reg_882);

assign sext_ln53_5_fu_2794_p1 = $signed(ap_phi_mux_partial_5_phi_fu_904_p10);

assign sext_ln53_6_fu_2948_p1 = $signed(partial_6_reg_917);

assign sext_ln53_7_fu_2972_p1 = $signed(ap_phi_mux_partial_7_phi_fu_939_p10);

assign sext_ln53_8_fu_3152_p1 = $signed(partial_8_reg_952);

assign sext_ln53_9_fu_3176_p1 = $signed(ap_phi_mux_partial_9_phi_fu_974_p10);

assign sext_ln53_fu_2401_p1 = $signed(partial_reg_812);

assign sext_ln60_10_fu_2004_p1 = $signed(trunc_ln60_10_fu_1994_p4);

assign sext_ln60_11_fu_2095_p1 = $signed(trunc_ln60_11_fu_2085_p4);

assign sext_ln60_12_fu_2132_p1 = $signed(trunc_ln60_12_fu_2122_p4);

assign sext_ln60_13_fu_2169_p1 = $signed(trunc_ln60_13_fu_2159_p4);

assign sext_ln60_14_fu_2206_p1 = $signed(trunc_ln60_14_fu_2196_p4);

assign sext_ln60_15_fu_2243_p1 = $signed(trunc_ln60_15_fu_2233_p4);

assign sext_ln60_16_fu_1631_p1 = $signed(add_ln60_4_fu_1626_p2);

assign sext_ln60_17_fu_1668_p1 = $signed(add_ln60_6_fu_1664_p2);

assign sext_ln60_18_fu_1705_p1 = $signed(add_ln60_8_fu_1701_p2);

assign sext_ln60_19_fu_1742_p1 = $signed(add_ln60_10_fu_1738_p2);

assign sext_ln60_1_fu_1650_p1 = $signed(trunc_ln60_5_fu_1640_p4);

assign sext_ln60_20_fu_1779_p1 = $signed(add_ln60_12_fu_1775_p2);

assign sext_ln60_21_fu_1816_p1 = $signed(add_ln60_14_fu_1812_p2);

assign sext_ln60_22_fu_1853_p1 = $signed(add_ln60_16_fu_1849_p2);

assign sext_ln60_23_fu_1890_p1 = $signed(add_ln60_18_fu_1886_p2);

assign sext_ln60_24_fu_1927_p1 = $signed(add_ln60_20_fu_1923_p2);

assign sext_ln60_25_fu_1985_p1 = $signed(add_ln60_22_fu_1981_p2);

assign sext_ln60_26_fu_2076_p1 = $signed(add_ln60_24_fu_2072_p2);

assign sext_ln60_27_fu_2113_p1 = $signed(add_ln60_26_fu_2109_p2);

assign sext_ln60_28_fu_2150_p1 = $signed(add_ln60_28_fu_2146_p2);

assign sext_ln60_29_fu_2187_p1 = $signed(add_ln60_30_fu_2183_p2);

assign sext_ln60_2_fu_1687_p1 = $signed(trunc_ln60_9_fu_1677_p4);

assign sext_ln60_30_fu_2224_p1 = $signed(add_ln60_32_fu_2220_p2);

assign sext_ln60_3_fu_1724_p1 = $signed(trunc_ln60_s_fu_1714_p4);

assign sext_ln60_4_fu_1761_p1 = $signed(trunc_ln60_2_fu_1751_p4);

assign sext_ln60_5_fu_1798_p1 = $signed(trunc_ln60_3_fu_1788_p4);

assign sext_ln60_6_fu_1835_p1 = $signed(trunc_ln60_4_fu_1825_p4);

assign sext_ln60_7_fu_1872_p1 = $signed(trunc_ln60_6_fu_1862_p4);

assign sext_ln60_8_fu_1909_p1 = $signed(trunc_ln60_7_fu_1899_p4);

assign sext_ln60_9_fu_1946_p1 = $signed(trunc_ln60_8_fu_1936_p4);

assign sext_ln60_fu_1592_p1 = $signed(trunc_ln60_1_fu_1582_p4);

assign sext_ln70_10_fu_3655_p1 = $signed(add_ln70_10_reg_4814);

assign sext_ln70_11_fu_3664_p1 = $signed(add_ln70_11_fu_3658_p2);

assign sext_ln70_12_fu_3674_p1 = $signed(add_ln70_12_fu_3668_p2);

assign sext_ln70_13_fu_1614_p1 = $signed(add_ln70_13_reg_4824);

assign sext_ln70_1_fu_2657_p1 = $signed(add_ln70_1_fu_2651_p2);

assign sext_ln70_2_fu_3017_p1 = $signed(add_ln70_2_reg_4539);

assign sext_ln70_3_fu_3020_p1 = $signed(add_ln70_3_reg_4594);

assign sext_ln70_4_fu_3029_p1 = $signed(add_ln70_4_fu_3023_p2);

assign sext_ln70_5_fu_3039_p1 = $signed(add_ln70_5_fu_3033_p2);

assign sext_ln70_6_fu_1611_p1 = $signed(add_ln70_6_reg_4649);

assign sext_ln70_7_fu_3399_p1 = $signed(add_ln70_7_reg_4704);

assign sext_ln70_8_fu_3408_p1 = $signed(add_ln70_8_fu_3402_p2);

assign sext_ln70_9_fu_3652_p1 = $signed(add_ln70_9_reg_4759);

assign sext_ln70_fu_2648_p1 = $signed(add_ln70_reg_4484);

assign shl_ln18_10_fu_3342_p3 = {{mul_ln18_11_reg_4699}, {2'd0}};

assign shl_ln18_11_fu_3447_p3 = {{mul_ln18_12_reg_4729}, {2'd0}};

assign shl_ln18_12_fu_3533_p3 = {{mul_ln18_13_reg_4754}, {2'd0}};

assign shl_ln18_13_fu_3604_p3 = {{mul_ln18_14_reg_4784}, {2'd0}};

assign shl_ln18_14_fu_3636_p3 = {{mul_ln18_15_reg_4809}, {2'd0}};

assign shl_ln18_1_fu_2413_p3 = {{mul_ln18_1_reg_4429}, {2'd0}};

assign shl_ln18_2_fu_2505_p3 = {{mul_ln18_2_reg_4454}, {2'd0}};

assign shl_ln18_3_fu_2591_p3 = {{mul_ln18_3_reg_4479}, {2'd0}};

assign shl_ln18_4_fu_2696_p3 = {{mul_ln18_4_reg_4509}, {2'd0}};

assign shl_ln18_5_fu_2782_p3 = {{mul_ln18_5_reg_4534}, {2'd0}};

assign shl_ln18_6_fu_2874_p3 = {{mul_ln18_6_reg_4564}, {2'd0}};

assign shl_ln18_7_fu_2960_p3 = {{mul_ln18_7_reg_4589}, {2'd0}};

assign shl_ln18_8_fu_3078_p3 = {{mul_ln18_8_reg_4619}, {2'd0}};

assign shl_ln18_9_fu_3164_p3 = {{mul_ln18_9_reg_4644}, {2'd0}};

assign shl_ln18_s_fu_3256_p3 = {{mul_ln18_10_reg_4674}, {2'd0}};

assign shl_ln1_fu_2327_p3 = {{mul_ln18_reg_4349}, {2'd0}};

assign shl_ln60_10_fu_3131_p3 = {{trunc_ln60_37_reg_4365}, {3'd0}};

assign shl_ln60_11_fu_3227_p3 = {{trunc_ln60_39_reg_4376}, {3'd0}};

assign shl_ln60_12_fu_3309_p3 = {{trunc_ln60_41_reg_4387}, {3'd0}};

assign shl_ln60_13_fu_3418_p3 = {{trunc_ln60_43_reg_4398}, {3'd0}};

assign shl_ln60_14_fu_3500_p3 = {{trunc_ln60_45_reg_4409}, {3'd0}};

assign shl_ln60_1_fu_2051_p3 = {{trunc_ln60_17_reg_4230}, {3'd0}};

assign shl_ln60_2_fu_2298_p3 = {{trunc_ln60_19_reg_4241}, {3'd0}};

assign shl_ln60_3_fu_2380_p3 = {{trunc_ln60_21_reg_4252}, {3'd0}};

assign shl_ln60_4_fu_2476_p3 = {{trunc_ln60_23_reg_4263}, {3'd0}};

assign shl_ln60_5_fu_2558_p3 = {{trunc_ln60_25_reg_4274}, {3'd0}};

assign shl_ln60_6_fu_2667_p3 = {{trunc_ln60_27_reg_4285}, {3'd0}};

assign shl_ln60_7_fu_2749_p3 = {{trunc_ln60_29_reg_4296}, {3'd0}};

assign shl_ln60_8_fu_2845_p3 = {{trunc_ln60_31_reg_4307}, {3'd0}};

assign shl_ln60_9_fu_2927_p3 = {{trunc_ln60_33_reg_4318}, {3'd0}};

assign shl_ln60_s_fu_3049_p3 = {{trunc_ln60_35_reg_4334}, {3'd0}};

assign shl_ln_fu_1960_p3 = {{trunc_ln60_reg_4177}, {3'd0}};

assign sum_fu_1617_p2 = ($signed(sext_ln70_13_fu_1614_p1) + $signed(sext_ln70_6_fu_1611_p1));

assign tmp_s_fu_1532_p3 = {{empty_64_fu_1527_p2}, {2'd0}};

assign trunc_ln60_10_fu_1994_p4 = {{add_ln60_21_fu_1989_p2[63:2]}};

assign trunc_ln60_11_fu_2085_p4 = {{add_ln60_23_fu_2080_p2[63:2]}};

assign trunc_ln60_12_fu_2122_p4 = {{add_ln60_25_fu_2117_p2[63:2]}};

assign trunc_ln60_13_fu_2159_p4 = {{add_ln60_27_fu_2154_p2[63:2]}};

assign trunc_ln60_14_fu_2196_p4 = {{add_ln60_29_fu_2191_p2[63:2]}};

assign trunc_ln60_15_fu_2233_p4 = {{add_ln60_31_fu_2228_p2[63:2]}};

assign trunc_ln60_17_fu_1660_p1 = add_ln60_3_fu_1635_p2[1:0];

assign trunc_ln60_19_fu_1697_p1 = add_ln60_5_fu_1672_p2[1:0];

assign trunc_ln60_1_fu_1582_p4 = {{add_ln60_1_fu_1576_p2[63:2]}};

assign trunc_ln60_21_fu_1734_p1 = add_ln60_7_fu_1709_p2[1:0];

assign trunc_ln60_23_fu_1771_p1 = add_ln60_9_fu_1746_p2[1:0];

assign trunc_ln60_25_fu_1808_p1 = add_ln60_11_fu_1783_p2[1:0];

assign trunc_ln60_27_fu_1845_p1 = add_ln60_13_fu_1820_p2[1:0];

assign trunc_ln60_29_fu_1882_p1 = add_ln60_15_fu_1857_p2[1:0];

assign trunc_ln60_2_fu_1751_p4 = {{add_ln60_9_fu_1746_p2[63:2]}};

assign trunc_ln60_31_fu_1919_p1 = add_ln60_17_fu_1894_p2[1:0];

assign trunc_ln60_33_fu_1956_p1 = add_ln60_19_fu_1931_p2[1:0];

assign trunc_ln60_35_fu_2014_p1 = add_ln60_21_fu_1989_p2[1:0];

assign trunc_ln60_37_fu_2105_p1 = add_ln60_23_fu_2080_p2[1:0];

assign trunc_ln60_39_fu_2142_p1 = add_ln60_25_fu_2117_p2[1:0];

assign trunc_ln60_3_fu_1788_p4 = {{add_ln60_11_fu_1783_p2[63:2]}};

assign trunc_ln60_41_fu_2179_p1 = add_ln60_27_fu_2154_p2[1:0];

assign trunc_ln60_43_fu_2216_p1 = add_ln60_29_fu_2191_p2[1:0];

assign trunc_ln60_45_fu_2253_p1 = add_ln60_31_fu_2228_p2[1:0];

assign trunc_ln60_4_fu_1825_p4 = {{add_ln60_13_fu_1820_p2[63:2]}};

assign trunc_ln60_5_fu_1640_p4 = {{add_ln60_3_fu_1635_p2[63:2]}};

assign trunc_ln60_6_fu_1862_p4 = {{add_ln60_15_fu_1857_p2[63:2]}};

assign trunc_ln60_7_fu_1899_p4 = {{add_ln60_17_fu_1894_p2[63:2]}};

assign trunc_ln60_8_fu_1936_p4 = {{add_ln60_19_fu_1931_p2[63:2]}};

assign trunc_ln60_9_fu_1677_p4 = {{add_ln60_5_fu_1672_p2[63:2]}};

assign trunc_ln60_fu_1602_p1 = add_ln60_1_fu_1576_p2[1:0];

assign trunc_ln60_s_fu_1714_p4 = {{add_ln60_7_fu_1709_p2[63:2]}};

assign trunc_ln_fu_1545_p4 = {{empty_65_fu_1540_p2[63:2]}};

assign w8_15_cast_cast_fu_1156_p1 = $signed(w8_15_cast);

assign w8_16_cast_cast_fu_1152_p1 = $signed(w8_16_cast);

assign w8_17_cast_cast_fu_1148_p1 = $signed(w8_17_cast);

assign w8_18_cast_cast_fu_1144_p1 = $signed(w8_18_cast);

assign w8_19_cast_cast_fu_1140_p1 = $signed(w8_19_cast);

assign w8_20_cast_cast_fu_1136_p1 = $signed(w8_20_cast);

assign w8_21_cast_cast_fu_1132_p1 = $signed(w8_21_cast);

assign w8_22_cast_cast_fu_1128_p1 = $signed(w8_22_cast);

assign w8_23_cast_cast_fu_1124_p1 = $signed(w8_23_cast);

assign w8_24_cast_cast_fu_1120_p1 = $signed(w8_24_cast);

assign w8_25_cast_cast_fu_1116_p1 = $signed(w8_25_cast);

assign w8_26_cast_cast_fu_1112_p1 = $signed(w8_26_cast);

assign w8_27_cast_cast_fu_1108_p1 = $signed(w8_27_cast);

assign w8_28_cast_cast_fu_1104_p1 = $signed(w8_28_cast);

assign w8_29_cast_cast_fu_1100_p1 = $signed(w8_29_cast);

assign w8_cast_cast_fu_1160_p1 = $signed(w8_cast);

assign zext_ln41_1_fu_1623_p1 = select_ln40_reg_4133;

assign zext_ln41_fu_1568_p1 = select_ln40_reg_4133;

assign zext_ln49_10_fu_3248_p1 = acc_21_reg_4664;

assign zext_ln49_11_fu_3334_p1 = acc_23_reg_4689;

assign zext_ln49_12_fu_3439_p1 = acc_25_reg_4719;

assign zext_ln49_13_fu_3525_p1 = acc_27_reg_4744;

assign zext_ln49_14_fu_3596_p1 = acc_29_reg_4774;

assign zext_ln49_15_fu_3628_p1 = acc_31_reg_4799;

assign zext_ln49_1_fu_2405_p1 = acc_3_reg_4419;

assign zext_ln49_2_fu_2497_p1 = acc_5_reg_4444;

assign zext_ln49_3_fu_2583_p1 = acc_7_reg_4469;

assign zext_ln49_4_fu_2688_p1 = acc_9_reg_4499;

assign zext_ln49_5_fu_2774_p1 = acc_11_reg_4524;

assign zext_ln49_6_fu_2866_p1 = acc_13_reg_4554;

assign zext_ln49_7_fu_2952_p1 = acc_15_reg_4579;

assign zext_ln49_8_fu_3070_p1 = acc_17_reg_4609;

assign zext_ln49_9_fu_3156_p1 = acc_19_reg_4634;

assign zext_ln49_fu_2319_p1 = acc_1_reg_4339;

assign zext_ln60_10_fu_3056_p1 = shl_ln60_s_fu_3049_p3;

assign zext_ln60_11_fu_3138_p1 = shl_ln60_10_fu_3131_p3;

assign zext_ln60_12_fu_3234_p1 = shl_ln60_11_fu_3227_p3;

assign zext_ln60_13_fu_3316_p1 = shl_ln60_12_fu_3309_p3;

assign zext_ln60_14_fu_3425_p1 = shl_ln60_13_fu_3418_p3;

assign zext_ln60_15_fu_3507_p1 = shl_ln60_14_fu_3500_p3;

assign zext_ln60_1_fu_2058_p1 = shl_ln60_1_fu_2051_p3;

assign zext_ln60_2_fu_2305_p1 = shl_ln60_2_fu_2298_p3;

assign zext_ln60_3_fu_2387_p1 = shl_ln60_3_fu_2380_p3;

assign zext_ln60_4_fu_2483_p1 = shl_ln60_4_fu_2476_p3;

assign zext_ln60_5_fu_2565_p1 = shl_ln60_5_fu_2558_p3;

assign zext_ln60_6_fu_2674_p1 = shl_ln60_6_fu_2667_p3;

assign zext_ln60_7_fu_2756_p1 = shl_ln60_7_fu_2749_p3;

assign zext_ln60_8_fu_2852_p1 = shl_ln60_8_fu_2845_p3;

assign zext_ln60_9_fu_2934_p1 = shl_ln60_9_fu_2927_p3;

assign zext_ln60_fu_1967_p1 = shl_ln_fu_1960_p3;

always @ (posedge ap_clk) begin
    zext_ln41_1_reg_4206[32:4] <= 29'b00000000000000000000000000000;
end

endmodule //cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3
