git clone --depth 1 --no-tags https://github.com/xu842251462/EC551_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/545098052
git clone --depth 1 --no-tags https://github.com/thechosenone98/upduino-fpga-particle-filter.git f:/verilog_sva_gh_scraper/data/full_repos/539506142
git clone --depth 1 --no-tags https://github.com/aaqdas/riscv-scalar.git f:/verilog_sva_gh_scraper/data/full_repos/540507613
git clone --depth 1 --no-tags https://github.com/syedimaduddin/4-bit_Asynchronous_Up_Counter_using_Mixed-Signal.git f:/verilog_sva_gh_scraper/data/full_repos/543073099
git clone --depth 1 --no-tags https://github.com/PeterZhang17/HelloEDA.git f:/verilog_sva_gh_scraper/data/full_repos/544408033
git clone --depth 1 --no-tags https://github.com/Vivehanandhaa/ECEA_HDLTP.git f:/verilog_sva_gh_scraper/data/full_repos/544567628
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/FeFET-Programming-Network-.git f:/verilog_sva_gh_scraper/data/full_repos/539494065
git clone --depth 1 --no-tags https://github.com/Zhang-Zhi-Kai/2021-CIC.git f:/verilog_sva_gh_scraper/data/full_repos/538794961
git clone --depth 1 --no-tags https://github.com/RaviMugidi/GCD-Machine-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/539613541
git clone --depth 1 --no-tags https://github.com/marschen233/ECSE_318.git f:/verilog_sva_gh_scraper/data/full_repos/539617776
git clone --depth 1 --no-tags https://github.com/abhash2205/8T-SRAM-Based-In-Memory-DAC-for-AI-acceleration.git f:/verilog_sva_gh_scraper/data/full_repos/543256977
git clone --depth 1 --no-tags https://github.com/yuansui123/ISML_SineStimDriver.git f:/verilog_sva_gh_scraper/data/full_repos/542854865
git clone --depth 1 --no-tags https://github.com/wcy777/ICLAB_2021_spring_Lab03_practice.git f:/verilog_sva_gh_scraper/data/full_repos/543520723
git clone --depth 1 --no-tags https://github.com/noemiabril/Minimig-AGA_MiSTer-Arrow_SoCkit.git f:/verilog_sva_gh_scraper/data/full_repos/540162246
git clone --depth 1 --no-tags https://github.com/leonrinkel/lake.git f:/verilog_sva_gh_scraper/data/full_repos/544060123
git clone --depth 1 --no-tags https://github.com/sunny865/mic_array.git f:/verilog_sva_gh_scraper/data/full_repos/545439208
git clone --depth 1 --no-tags https://github.com/ssszwic/IC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/541431143
git clone --depth 1 --no-tags https://github.com/INNO-MAKER/7_INCH_HDMI2MIPI_FPGA_DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/538784066
git clone --depth 1 --no-tags https://github.com/anirudh-arunkumar/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/545576969
git clone --depth 1 --no-tags https://github.com/IsharaNawa/CO221_Digital_Design_LABS.git f:/verilog_sva_gh_scraper/data/full_repos/541183812
git clone --depth 1 --no-tags https://github.com/PebPeb/Single-Cycle-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/542898937
git clone --depth 1 --no-tags https://github.com/mohsenrezaei12/4-bit-multiplier-using-array-and-Add-Shift-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/544350429
git clone --depth 1 --no-tags https://github.com/Adi-SRAM25/FPGA-based-True-Random-Number-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/540045783
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/539058092
git clone --depth 1 --no-tags https://github.com/srijithkrishnan/SmartHome-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/538107403
git clone --depth 1 --no-tags https://github.com/wcy777/ICLAB_2021_spring_Lab02_practice.git f:/verilog_sva_gh_scraper/data/full_repos/541135955
git clone --depth 1 --no-tags https://github.com/LBL-ICS/Parameterizable-Design-on-CNN-with-Chisel-HCL.git f:/verilog_sva_gh_scraper/data/full_repos/539595682
git clone --depth 1 --no-tags https://github.com/dineshannayya/8bit_dac.git f:/verilog_sva_gh_scraper/data/full_repos/540308309
git clone --depth 1 --no-tags https://github.com/wxjHits/SOC_CORTEX_M0.git f:/verilog_sva_gh_scraper/data/full_repos/538581887
git clone --depth 1 --no-tags https://github.com/howard881010/IC-Design-Lab-Term-Project.git f:/verilog_sva_gh_scraper/data/full_repos/540689423
git clone --depth 1 --no-tags https://github.com/DanielMestres/RISC-ARM-Pipeline-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/544622048
git clone --depth 1 --no-tags https://github.com/Swalbak/digital-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/541611143
git clone --depth 1 --no-tags https://github.com/Benisonpin/Caravel-ISP-TWLCE-01.git f:/verilog_sva_gh_scraper/data/full_repos/538965487
git clone --depth 1 --no-tags https://github.com/Indirashradda/Blind-Spot-Monitoring-and-Notification-System.git f:/verilog_sva_gh_scraper/data/full_repos/543052422
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-PenguinKunWars_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/544598423
git clone --depth 1 --no-tags https://github.com/mouer-hub/cmos_sdram_vga.git f:/verilog_sva_gh_scraper/data/full_repos/542056949
git clone --depth 1 --no-tags https://github.com/d4torres/RV32i.git f:/verilog_sva_gh_scraper/data/full_repos/542802138
git clone --depth 1 --no-tags https://github.com/tmct-web/omsp430_demo_tmct.git f:/verilog_sva_gh_scraper/data/full_repos/538385173
git clone --depth 1 --no-tags https://github.com/briansune/Altera-Cyclone-V-HDMI.git f:/verilog_sva_gh_scraper/data/full_repos/539287670
git clone --depth 1 --no-tags https://github.com/ngrieshop/tinytapetest.git f:/verilog_sva_gh_scraper/data/full_repos/544874244
git clone --depth 1 --no-tags https://github.com/oldpig123/computer_organization.git f:/verilog_sva_gh_scraper/data/full_repos/545283353
git clone --depth 1 --no-tags https://github.com/aalexff/voltimetroVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/540984252
git clone --depth 1 --no-tags https://github.com/kenkey101/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/543194580
git clone --depth 1 --no-tags https://github.com/Rasoul-Akhondi/mult_module.git f:/verilog_sva_gh_scraper/data/full_repos/544005406
git clone --depth 1 --no-tags https://github.com/MarlzRana/binary-adders.git f:/verilog_sva_gh_scraper/data/full_repos/539053562
git clone --depth 1 --no-tags https://github.com/Pranavi-2001/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/538252150
git clone --depth 1 --no-tags https://github.com/PowellJacob/CaravelRepo.git f:/verilog_sva_gh_scraper/data/full_repos/543732184
git clone --depth 1 --no-tags https://github.com/bugsbunny2210/Implementation-of-Merge-Sort-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/543885407
git clone --depth 1 --no-tags https://github.com/Enting-Chen/Computer-Organisation.git f:/verilog_sva_gh_scraper/data/full_repos/544329833
git clone --depth 1 --no-tags https://github.com/patwarind/Design-and-Evaluation-of-Finite-Field-Multipliers-using-fast-XNOR-cells.git f:/verilog_sva_gh_scraper/data/full_repos/544350763
git clone --depth 1 --no-tags https://github.com/barryvv/AI-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/538691744
git clone --depth 1 --no-tags https://github.com/jtremesay/kfpga.git f:/verilog_sva_gh_scraper/data/full_repos/541196166
git clone --depth 1 --no-tags https://github.com/Xavier9031/final_project_flappy_bird.git f:/verilog_sva_gh_scraper/data/full_repos/542189334
git clone --depth 1 --no-tags https://github.com/Cyber-E-J/Pipeline_CPU_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/542584952
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/Caravel_chip_FPGA_validation.git f:/verilog_sva_gh_scraper/data/full_repos/542606838
git clone --depth 1 --no-tags https://github.com/kaushik397/DCDA-Yantra.git f:/verilog_sva_gh_scraper/data/full_repos/539081161
git clone --depth 1 --no-tags https://github.com/manavshah-28/fsm_sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/540525994
git clone --depth 1 --no-tags https://github.com/siddhant21204/HDL_bits_solutions.git f:/verilog_sva_gh_scraper/data/full_repos/545394427
git clone --depth 1 --no-tags https://github.com/didikid3/Project-0-VerilogALU.git f:/verilog_sva_gh_scraper/data/full_repos/545749347
git clone --depth 1 --no-tags https://github.com/ngrieshop/Test_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/539071104
git clone --depth 1 --no-tags https://github.com/3ab3at/Digital-Calculatorr.git f:/verilog_sva_gh_scraper/data/full_repos/538501249
git clone --depth 1 --no-tags https://github.com/dinasmh/i2c_slave.git f:/verilog_sva_gh_scraper/data/full_repos/543325368
git clone --depth 1 --no-tags https://github.com/Ravi-2345/8_BIT_MULTIPLIER.git f:/verilog_sva_gh_scraper/data/full_repos/543294987
git clone --depth 1 --no-tags https://github.com/JPval007/Finite_State_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/544603875
git clone --depth 1 --no-tags https://github.com/youngmit/led-panel.git f:/verilog_sva_gh_scraper/data/full_repos/540916847
git clone --depth 1 --no-tags https://github.com/JeanDaBleaque/fpga_booth_algorithm_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/541272397
git clone --depth 1 --no-tags https://github.com/1660472575/AC620.git f:/verilog_sva_gh_scraper/data/full_repos/540450949
git clone --depth 1 --no-tags https://github.com/tonykim07/16-bit-FPGA-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/543737360
git clone --depth 1 --no-tags https://github.com/chenchaiah952/Logarthmic_unit_using_CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/543623957
git clone --depth 1 --no-tags https://github.com/Vidhi2604/Virtual_ATM_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/543991695
git clone --depth 1 --no-tags https://github.com/shabbarvejlani/esim-mixed-signal-hackathon-using-sky130-2022.git f:/verilog_sva_gh_scraper/data/full_repos/544154227
git clone --depth 1 --no-tags https://github.com/Amrr10/FPGA-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/543804715
git clone --depth 1 --no-tags https://github.com/Lastaapps/ctu-bi-aps.git f:/verilog_sva_gh_scraper/data/full_repos/543804462
git clone --depth 1 --no-tags https://github.com/aza-atabayev/verilog-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/544882532
git clone --depth 1 --no-tags https://github.com/HellRain57/FrameGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/544734026
git clone --depth 1 --no-tags https://github.com/Laaaag1/test.git f:/verilog_sva_gh_scraper/data/full_repos/545526622
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo10.git f:/verilog_sva_gh_scraper/data/full_repos/542808384
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp4.git f:/verilog_sva_gh_scraper/data/full_repos/540653391
git clone --depth 1 --no-tags https://github.com/nishita-paul/RAM-ROM-design.git f:/verilog_sva_gh_scraper/data/full_repos/540797683
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/XOR_gate_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/538495427
git clone --depth 1 --no-tags https://github.com/mailmesalah/AESAlgorithm.git f:/verilog_sva_gh_scraper/data/full_repos/541856282
git clone --depth 1 --no-tags https://github.com/LeonidasxX/DSCO.git f:/verilog_sva_gh_scraper/data/full_repos/538835452
git clone --depth 1 --no-tags https://github.com/AK16092003/VERILOG-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/541037718
git clone --depth 1 --no-tags https://github.com/sam10486/DIC_2021.git f:/verilog_sva_gh_scraper/data/full_repos/542042040
git clone --depth 1 --no-tags https://github.com/robertoramirezdiaz/audio_visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/542261609
git clone --depth 1 --no-tags https://github.com/Mishrasuyash14/Booth.git f:/verilog_sva_gh_scraper/data/full_repos/543943985
git clone --depth 1 --no-tags https://github.com/seokNULL/NVDLA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/539892350
git clone --depth 1 --no-tags https://github.com/MMurphy98/Giraffe_ADC.git f:/verilog_sva_gh_scraper/data/full_repos/537994778
git clone --depth 1 --no-tags https://github.com/Protect-Shell/RISC-V-Half.git f:/verilog_sva_gh_scraper/data/full_repos/539853703
git clone --depth 1 --no-tags https://github.com/zilin2000/ALU-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/539857992
git clone --depth 1 --no-tags https://github.com/shaolab1/DCP_test.git f:/verilog_sva_gh_scraper/data/full_repos/543738692
git clone --depth 1 --no-tags https://github.com/mtl2236/VLSI_auto_flow_max_frequency.git f:/verilog_sva_gh_scraper/data/full_repos/540836339
git clone --depth 1 --no-tags https://github.com/Kurazhi/simple-uart-receiver.git f:/verilog_sva_gh_scraper/data/full_repos/541011097
git clone --depth 1 --no-tags https://github.com/wulffern/sky130A.git f:/verilog_sva_gh_scraper/data/full_repos/542607054
git clone --depth 1 --no-tags https://github.com/xcalcc/git_diff_tool.git f:/verilog_sva_gh_scraper/data/full_repos/542521842
git clone --depth 1 --no-tags https://github.com/Netam1313/Hamming_code.git f:/verilog_sva_gh_scraper/data/full_repos/543613502
git clone --depth 1 --no-tags https://github.com/Arpit-Gupta-CS/verilog_labs.git f:/verilog_sva_gh_scraper/data/full_repos/543234585
git clone --depth 1 --no-tags https://github.com/Ravi-2345/IEEE_754_FLOATING_POINT_ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/543307974
git clone --depth 1 --no-tags https://github.com/jonathanO1/ECE_284_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/545614708
git clone --depth 1 --no-tags https://github.com/GeorgeWu1204/Formula-1-Game-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/543839849
