// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingMatrixVecto (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        weightMem_0_V_address0,
        weightMem_0_V_ce0,
        weightMem_0_V_q0,
        weightMem_1_V_address0,
        weightMem_1_V_ce0,
        weightMem_1_V_q0,
        weightMem_2_V_address0,
        weightMem_2_V_ce0,
        weightMem_2_V_q0,
        weightMem_3_V_address0,
        weightMem_3_V_ce0,
        weightMem_3_V_q0,
        means_in8_V_0,
        means_in8_V_1
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_pp0_stage0 = 6'd4;
parameter    ap_ST_fsm_pp0_stage1 = 6'd8;
parameter    ap_ST_fsm_pp0_stage2 = 6'd16;
parameter    ap_ST_fsm_state16 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [63:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
output  [12:0] weightMem_0_V_address0;
output   weightMem_0_V_ce0;
input  [0:0] weightMem_0_V_q0;
output  [12:0] weightMem_1_V_address0;
output   weightMem_1_V_ce0;
input  [0:0] weightMem_1_V_q0;
output  [12:0] weightMem_2_V_address0;
output   weightMem_2_V_ce0;
input  [0:0] weightMem_2_V_q0;
output  [12:0] weightMem_3_V_address0;
output   weightMem_3_V_ce0;
input  [0:0] weightMem_3_V_q0;
input  [23:0] means_in8_V_0;
input  [23:0] means_in8_V_1;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;
reg weightMem_0_V_ce0;
reg weightMem_1_V_ce0;
reg weightMem_2_V_ce0;
reg weightMem_3_V_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_reg_1341;
reg   [0:0] tmp_7_reg_1350;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    out_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_reg_1341_pp0_iter3_reg;
reg   [0:0] tmp_13_reg_1408;
reg   [0:0] tmp_13_reg_1408_pp0_iter3_reg;
reg   [31:0] nf_reg_348;
reg   [13:0] i5_reg_360;
wire   [0:0] tmp_fu_404_p2;
wire    ap_CS_fsm_state2;
wire   [1:0] in_idx_1_fu_410_p2;
wire   [0:0] exitcond_fu_424_p2;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state12_pp0_stage0_iter3;
reg    ap_predicate_op291_write_state15;
reg    ap_block_state15_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_reg_1341_pp0_iter1_reg;
reg   [0:0] exitcond_reg_1341_pp0_iter2_reg;
wire   [13:0] i_fu_430_p2;
reg   [13:0] i_reg_1345;
wire   [0:0] tmp_7_fu_439_p2;
reg   [9:0] inputBuf_V_addr_reg_1354;
reg   [9:0] inputBuf_V_addr_2_reg_1360;
wire   [31:0] tmp_10_fu_471_p2;
reg   [31:0] tmp_10_reg_1366;
wire   [31:0] sf_2_fu_480_p2;
reg   [31:0] sf_2_reg_1371;
wire   [0:0] inputBuf_V_q0;
reg   [0:0] inputBuf_V_load_reg_1377;
reg    ap_predicate_op76_read_state4;
reg    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state13_pp0_stage1_iter3;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] tmp_V_reg_1382;
wire   [0:0] tmp_13_fu_493_p2;
reg   [0:0] tmp_13_reg_1408_pp0_iter1_reg;
reg   [0:0] tmp_13_reg_1408_pp0_iter2_reg;
wire   [31:0] nf_2_fu_502_p2;
reg   [0:0] weightMem_0_V_load_reg_1417;
reg    ap_predicate_op101_read_state5;
reg    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state14_pp0_stage2_iter3;
reg    ap_block_pp0_stage2_11001;
reg   [0:0] weightMem_1_V_load_reg_1423;
reg   [0:0] weightMem_2_V_load_reg_1429;
reg   [0:0] weightMem_3_V_load_reg_1435;
reg   [0:0] inputBuf_V_load_1_reg_1441;
reg   [0:0] tmp_V_20_reg_1446;
wire   [31:0] p_nf_1_fu_514_p3;
reg   [31:0] p_nf_1_reg_1452;
wire   [1:0] agg_result_V_i_fu_541_p2;
reg   [1:0] agg_result_V_i_reg_1457;
wire   [1:0] agg_result_V_i3_fu_560_p2;
reg   [1:0] agg_result_V_i3_reg_1462;
wire   [1:0] agg_result_V_i6_fu_579_p2;
reg   [1:0] agg_result_V_i6_reg_1467;
wire   [1:0] agg_result_V_i9_fu_598_p2;
reg   [1:0] agg_result_V_i9_reg_1472;
wire   [1:0] agg_result_V_i1_fu_623_p2;
reg   [1:0] agg_result_V_i1_reg_1477;
wire   [1:0] agg_result_V_i2_fu_642_p2;
reg   [1:0] agg_result_V_i2_reg_1482;
wire   [1:0] agg_result_V_i4_fu_661_p2;
reg   [1:0] agg_result_V_i4_reg_1487;
wire   [1:0] agg_result_V_i5_fu_680_p2;
reg   [1:0] agg_result_V_i5_reg_1492;
wire  signed [15:0] tmp_12_fu_689_p2;
reg  signed [15:0] tmp_12_reg_1497;
wire  signed [15:0] tmp_73_0_1_fu_699_p2;
reg  signed [15:0] tmp_73_0_1_reg_1502;
wire  signed [15:0] tmp_73_0_2_fu_709_p2;
reg  signed [15:0] tmp_73_0_2_reg_1507;
wire  signed [15:0] tmp_73_0_3_fu_719_p2;
reg  signed [15:0] tmp_73_0_3_reg_1512;
wire  signed [15:0] tmp_73_1_fu_729_p2;
reg  signed [15:0] tmp_73_1_reg_1517;
wire  signed [15:0] tmp_73_1_1_fu_739_p2;
reg  signed [15:0] tmp_73_1_1_reg_1522;
wire  signed [15:0] tmp_73_1_2_fu_749_p2;
reg  signed [15:0] tmp_73_1_2_reg_1527;
wire  signed [15:0] tmp_73_1_3_fu_759_p2;
reg  signed [15:0] tmp_73_1_3_reg_1532;
wire  signed [39:0] tmp_14_fu_773_p1;
reg  signed [39:0] tmp_14_reg_1542;
wire  signed [39:0] tmp_76_1_fu_793_p1;
reg  signed [39:0] tmp_76_1_reg_1570;
wire  signed [39:0] grp_fu_1223_p2;
reg  signed [39:0] r_V_3_reg_1583;
wire   [7:0] tmp_1227_fu_800_p1;
reg   [7:0] tmp_1227_reg_1589;
wire  signed [39:0] grp_fu_1230_p2;
reg  signed [39:0] r_V_3_0_1_reg_1594;
wire   [7:0] tmp_1229_fu_803_p1;
reg   [7:0] tmp_1229_reg_1600;
wire  signed [39:0] grp_fu_1237_p2;
reg  signed [39:0] r_V_3_0_2_reg_1605;
wire   [7:0] tmp_1231_fu_806_p1;
reg   [7:0] tmp_1231_reg_1611;
wire   [0:0] tmp_16_fu_815_p2;
reg   [0:0] tmp_16_reg_1626;
wire   [15:0] tmp_1_fu_820_p4;
reg   [15:0] tmp_1_reg_1631;
wire   [15:0] tmp_2_fu_829_p2;
reg   [15:0] tmp_2_reg_1637;
wire   [0:0] tmp_78_0_1_fu_835_p2;
reg   [0:0] tmp_78_0_1_reg_1642;
wire   [15:0] tmp_19_fu_840_p4;
reg   [15:0] tmp_19_reg_1647;
wire   [15:0] tmp_20_fu_849_p2;
reg   [15:0] tmp_20_reg_1653;
wire   [0:0] tmp_78_0_2_fu_855_p2;
reg   [0:0] tmp_78_0_2_reg_1658;
wire  signed [39:0] grp_fu_1244_p2;
reg  signed [39:0] r_V_3_0_3_reg_1663;
wire   [7:0] tmp_1233_fu_860_p1;
reg   [7:0] tmp_1233_reg_1669;
wire  signed [39:0] grp_fu_1250_p2;
reg  signed [39:0] r_V_3_1_reg_1674;
wire   [7:0] tmp_1235_fu_863_p1;
reg   [7:0] tmp_1235_reg_1679;
wire  signed [39:0] grp_fu_1257_p2;
reg  signed [39:0] r_V_3_1_1_reg_1684;
wire   [7:0] tmp_1237_fu_866_p1;
reg   [7:0] tmp_1237_reg_1689;
wire   [15:0] tmp_26_fu_883_p4;
reg   [15:0] tmp_26_reg_1694;
wire   [15:0] tmp_27_fu_892_p2;
reg   [15:0] tmp_27_reg_1700;
wire   [0:0] tmp_78_0_3_fu_898_p2;
reg   [0:0] tmp_78_0_3_reg_1705;
wire   [15:0] tmp_31_fu_903_p4;
reg   [15:0] tmp_31_reg_1710;
wire   [15:0] tmp_32_fu_912_p2;
reg   [15:0] tmp_32_reg_1716;
(* use_dsp48 = "no" *) wire   [39:0] ret_V_6_1_fu_942_p2;
reg   [39:0] ret_V_6_1_reg_1721;
wire   [0:0] tmp_78_1_fu_947_p2;
reg   [0:0] tmp_78_1_reg_1726;
reg   [15:0] tmp_37_reg_1731;
(* use_dsp48 = "no" *) wire   [39:0] ret_V_6_1_1_fu_986_p2;
reg   [39:0] ret_V_6_1_1_reg_1738;
wire   [0:0] tmp_78_1_1_fu_991_p2;
reg   [0:0] tmp_78_1_1_reg_1743;
reg   [15:0] tmp_43_reg_1748;
wire  signed [39:0] grp_fu_1264_p2;
reg  signed [39:0] r_V_3_1_2_reg_1755;
wire   [7:0] tmp_1239_fu_1006_p1;
reg   [7:0] tmp_1239_reg_1760;
wire  signed [39:0] grp_fu_1270_p2;
reg  signed [39:0] r_V_3_1_3_reg_1765;
wire   [7:0] tmp_1241_fu_1009_p1;
reg   [7:0] tmp_1241_reg_1770;
wire   [15:0] accResidual_0_V_fu_1044_p3;
reg   [15:0] accResidual_0_V_reg_1775;
wire   [15:0] accResidual_1_V_fu_1069_p3;
reg   [15:0] accResidual_1_V_reg_1780;
(* use_dsp48 = "no" *) wire   [39:0] ret_V_6_1_2_fu_1100_p2;
reg   [39:0] ret_V_6_1_2_reg_1785;
wire   [0:0] tmp_78_1_2_fu_1105_p2;
reg   [0:0] tmp_78_1_2_reg_1790;
reg   [15:0] tmp_49_reg_1795;
(* use_dsp48 = "no" *) wire   [39:0] ret_V_6_1_3_fu_1144_p2;
reg   [39:0] ret_V_6_1_3_reg_1802;
wire   [0:0] tmp_78_1_3_fu_1149_p2;
reg   [0:0] tmp_78_1_3_reg_1807;
reg   [15:0] tmp_55_reg_1812;
wire   [15:0] accResidual_2_V_fu_1182_p3;
reg   [15:0] accResidual_2_V_reg_1819;
wire   [15:0] tmp_59_fu_1207_p3;
reg   [15:0] tmp_59_reg_1824;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [9:0] inputBuf_V_address0;
reg    inputBuf_V_ce0;
reg   [9:0] inputBuf_V_address1;
reg    inputBuf_V_ce1;
reg    inputBuf_V_we1;
reg   [0:0] inputBuf_V_d1;
reg   [0:0] accPopCount_0_V_address0;
reg    accPopCount_0_V_ce0;
reg    accPopCount_0_V_we0;
reg   [15:0] accPopCount_0_V_d0;
wire   [15:0] accPopCount_0_V_q0;
reg   [0:0] accPopCount_0_V_address1;
reg    accPopCount_0_V_ce1;
reg    accPopCount_0_V_we1;
reg   [15:0] accPopCount_0_V_d1;
wire   [15:0] accPopCount_0_V_q1;
reg   [0:0] accPopCount_1_V_address0;
reg    accPopCount_1_V_ce0;
reg    accPopCount_1_V_we0;
reg   [15:0] accPopCount_1_V_d0;
wire   [15:0] accPopCount_1_V_q0;
reg   [0:0] accPopCount_1_V_address1;
reg    accPopCount_1_V_ce1;
reg    accPopCount_1_V_we1;
reg   [15:0] accPopCount_1_V_d1;
wire   [15:0] accPopCount_1_V_q1;
reg   [0:0] accPopCount_2_V_address0;
reg    accPopCount_2_V_ce0;
reg    accPopCount_2_V_we0;
reg   [15:0] accPopCount_2_V_d0;
wire   [15:0] accPopCount_2_V_q0;
reg   [0:0] accPopCount_2_V_address1;
reg    accPopCount_2_V_ce1;
reg    accPopCount_2_V_we1;
reg   [15:0] accPopCount_2_V_d1;
wire   [15:0] accPopCount_2_V_q1;
reg   [0:0] accPopCount_3_V_address0;
reg    accPopCount_3_V_ce0;
reg    accPopCount_3_V_we0;
reg   [15:0] accPopCount_3_V_d0;
wire   [15:0] accPopCount_3_V_q0;
reg   [0:0] accPopCount_3_V_address1;
reg    accPopCount_3_V_ce1;
reg    accPopCount_3_V_we1;
reg   [15:0] accPopCount_3_V_d1;
wire   [15:0] accPopCount_3_V_q1;
reg   [1:0] in_idx_reg_337;
reg    ap_block_state1;
reg   [31:0] ap_phi_mux_nf_phi_fu_352_p4;
reg   [13:0] ap_phi_mux_i5_phi_fu_364_p4;
reg   [31:0] ap_phi_reg_pp0_iter0_nf_1_reg_371;
wire   [0:0] ap_phi_reg_pp0_iter0_rhs_V_reg_381;
reg   [0:0] ap_phi_reg_pp0_iter1_rhs_V_reg_381;
reg   [0:0] ap_phi_mux_rhs_V_s_phi_fu_393_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rhs_V_s_reg_390;
reg   [0:0] ap_phi_reg_pp0_iter1_rhs_V_s_reg_390;
wire   [63:0] tmp_s_fu_416_p1;
wire   [63:0] tmp_8_fu_445_p1;
wire  signed [63:0] tmp_36_cast_fu_460_p1;
wire   [63:0] tmp_11_fu_486_p1;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] sf_fu_118;
wire   [11:0] tmp_1224_fu_450_p1;
wire   [11:0] tmp_36_fu_454_p2;
wire   [31:0] tmp_1225_fu_465_p2;
wire   [0:0] tmp_18_fu_508_p2;
wire   [0:0] tmp1_fu_522_p2;
wire   [0:0] p_Result_s_fu_528_p2;
wire   [1:0] tmp_i_fu_533_p3;
wire   [0:0] p_Result_1_fu_547_p2;
wire   [1:0] tmp_i2_fu_552_p3;
wire   [0:0] p_Result_2_fu_566_p2;
wire   [1:0] tmp_i5_fu_571_p3;
wire   [0:0] p_Result_3_fu_585_p2;
wire   [1:0] tmp_i8_fu_590_p3;
wire   [0:0] tmp5_fu_604_p2;
wire   [0:0] p_Result_4_fu_610_p2;
wire   [1:0] tmp_i1_fu_615_p3;
wire   [0:0] p_Result_5_fu_629_p2;
wire   [1:0] tmp_i3_fu_634_p3;
wire   [0:0] p_Result_6_fu_648_p2;
wire   [1:0] tmp_i4_fu_653_p3;
wire   [0:0] p_Result_7_fu_667_p2;
wire   [1:0] tmp_i6_fu_672_p3;
wire  signed [15:0] agg_result_V_i_cast_fu_686_p1;
wire  signed [15:0] agg_result_V_i3_cast_fu_696_p1;
wire  signed [15:0] agg_result_V_i6_cast_fu_706_p1;
wire  signed [15:0] agg_result_V_i9_cast_fu_716_p1;
wire  signed [15:0] agg_result_V_i12_cas_fu_726_p1;
wire  signed [15:0] agg_result_V_i15_cas_fu_736_p1;
wire  signed [15:0] agg_result_V_i18_cas_fu_746_p1;
wire  signed [15:0] agg_result_V_i21_cas_fu_756_p1;
wire   [0:0] tmp_1226_fu_869_p3;
wire   [15:0] tmp_42_fu_918_p3;
wire   [15:0] tmp_47_fu_923_p3;
wire   [23:0] lhs_V_2_1_fu_930_p3;
wire  signed [39:0] lhs_V_2_1_cast_fu_938_p1;
wire   [0:0] tmp_1228_fu_876_p3;
wire   [15:0] tmp_52_fu_962_p3;
wire   [15:0] tmp_54_fu_967_p3;
wire   [23:0] lhs_V_2_1_1_fu_974_p3;
wire  signed [39:0] lhs_V_2_1_1_cast_fu_982_p1;
wire   [15:0] tmp_38_fu_1033_p2;
wire   [0:0] tmp_1234_fu_1026_p3;
wire   [15:0] tmp_39_fu_1038_p3;
wire   [15:0] tmp_44_fu_1058_p2;
wire   [0:0] tmp_1236_fu_1051_p3;
wire   [15:0] tmp_45_fu_1063_p3;
wire   [0:0] tmp_1230_fu_1012_p3;
wire   [15:0] tmp_60_fu_1076_p3;
wire   [15:0] tmp_62_fu_1081_p3;
wire   [23:0] lhs_V_2_1_2_fu_1088_p3;
wire  signed [39:0] lhs_V_2_1_2_cast_fu_1096_p1;
wire   [0:0] tmp_1232_fu_1019_p3;
wire   [15:0] tmp_64_fu_1120_p3;
wire   [15:0] tmp_66_fu_1125_p3;
wire   [23:0] lhs_V_2_1_3_fu_1132_p3;
wire  signed [39:0] lhs_V_2_1_3_cast_fu_1140_p1;
wire   [15:0] tmp_50_fu_1171_p2;
wire   [0:0] tmp_1238_fu_1164_p3;
wire   [15:0] tmp_51_fu_1176_p3;
wire   [15:0] tmp_56_fu_1196_p2;
wire   [0:0] tmp_1240_fu_1189_p3;
wire   [15:0] tmp_57_fu_1201_p3;
wire  signed [23:0] grp_fu_1223_p0;
wire  signed [23:0] grp_fu_1230_p0;
wire  signed [23:0] grp_fu_1237_p0;
wire  signed [23:0] grp_fu_1244_p0;
wire  signed [23:0] grp_fu_1250_p0;
wire  signed [23:0] grp_fu_1257_p0;
wire  signed [23:0] grp_fu_1264_p0;
wire  signed [23:0] grp_fu_1270_p0;
reg    grp_fu_1223_ce;
reg    grp_fu_1230_ce;
reg    grp_fu_1237_ce;
reg    grp_fu_1244_ce;
reg    grp_fu_1250_ce;
reg    grp_fu_1257_ce;
reg    grp_fu_1264_ce;
reg    grp_fu_1270_ce;
wire    ap_CS_fsm_state16;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_993;
reg    ap_condition_262;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

StreamingMatrixVecto_inputBuf_V #(
    .DataWidth( 1 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
inputBuf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_V_address0),
    .ce0(inputBuf_V_ce0),
    .q0(inputBuf_V_q0),
    .address1(inputBuf_V_address1),
    .ce1(inputBuf_V_ce1),
    .we1(inputBuf_V_we1),
    .d1(inputBuf_V_d1)
);

StreamingMatrixVecto_accPopCount_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
accPopCount_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(accPopCount_0_V_address0),
    .ce0(accPopCount_0_V_ce0),
    .we0(accPopCount_0_V_we0),
    .d0(accPopCount_0_V_d0),
    .q0(accPopCount_0_V_q0),
    .address1(accPopCount_0_V_address1),
    .ce1(accPopCount_0_V_ce1),
    .we1(accPopCount_0_V_we1),
    .d1(accPopCount_0_V_d1),
    .q1(accPopCount_0_V_q1)
);

StreamingMatrixVecto_accPopCount_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
accPopCount_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(accPopCount_1_V_address0),
    .ce0(accPopCount_1_V_ce0),
    .we0(accPopCount_1_V_we0),
    .d0(accPopCount_1_V_d0),
    .q0(accPopCount_1_V_q0),
    .address1(accPopCount_1_V_address1),
    .ce1(accPopCount_1_V_ce1),
    .we1(accPopCount_1_V_we1),
    .d1(accPopCount_1_V_d1),
    .q1(accPopCount_1_V_q1)
);

StreamingMatrixVecto_accPopCount_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
accPopCount_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(accPopCount_2_V_address0),
    .ce0(accPopCount_2_V_ce0),
    .we0(accPopCount_2_V_we0),
    .d0(accPopCount_2_V_d0),
    .q0(accPopCount_2_V_q0),
    .address1(accPopCount_2_V_address1),
    .ce1(accPopCount_2_V_ce1),
    .we1(accPopCount_2_V_we1),
    .d1(accPopCount_2_V_d1),
    .q1(accPopCount_2_V_q1)
);

StreamingMatrixVecto_accPopCount_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
accPopCount_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(accPopCount_3_V_address0),
    .ce0(accPopCount_3_V_ce0),
    .we0(accPopCount_3_V_we0),
    .d0(accPopCount_3_V_d0),
    .q0(accPopCount_3_V_q0),
    .address1(accPopCount_3_V_address1),
    .ce1(accPopCount_3_V_ce1),
    .we1(accPopCount_3_V_we1),
    .d1(accPopCount_3_V_d1),
    .q1(accPopCount_3_V_q1)
);

BlackBoxJam_mul_mul_24s_16s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 40 ))
BlackBoxJam_mul_mul_24s_16s_40_3_1_U626(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1223_p0),
    .din1(tmp_12_reg_1497),
    .ce(grp_fu_1223_ce),
    .dout(grp_fu_1223_p2)
);

BlackBoxJam_mul_mul_24s_16s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 40 ))
BlackBoxJam_mul_mul_24s_16s_40_3_1_U627(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1230_p0),
    .din1(tmp_73_0_1_reg_1502),
    .ce(grp_fu_1230_ce),
    .dout(grp_fu_1230_p2)
);

BlackBoxJam_mul_mul_24s_16s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 40 ))
BlackBoxJam_mul_mul_24s_16s_40_3_1_U628(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1237_p0),
    .din1(tmp_73_0_2_reg_1507),
    .ce(grp_fu_1237_ce),
    .dout(grp_fu_1237_p2)
);

BlackBoxJam_mul_mul_24s_16s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 40 ))
BlackBoxJam_mul_mul_24s_16s_40_3_1_U629(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1244_p0),
    .din1(tmp_73_0_3_reg_1512),
    .ce(grp_fu_1244_ce),
    .dout(grp_fu_1244_p2)
);

BlackBoxJam_mul_mul_24s_16s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 40 ))
BlackBoxJam_mul_mul_24s_16s_40_3_1_U630(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1250_p0),
    .din1(tmp_73_1_reg_1517),
    .ce(grp_fu_1250_ce),
    .dout(grp_fu_1250_p2)
);

BlackBoxJam_mul_mul_24s_16s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 40 ))
BlackBoxJam_mul_mul_24s_16s_40_3_1_U631(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1257_p0),
    .din1(tmp_73_1_1_reg_1522),
    .ce(grp_fu_1257_ce),
    .dout(grp_fu_1257_p2)
);

BlackBoxJam_mul_mul_24s_16s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 40 ))
BlackBoxJam_mul_mul_24s_16s_40_3_1_U632(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1264_p0),
    .din1(tmp_73_1_2_reg_1527),
    .ce(grp_fu_1264_ce),
    .dout(grp_fu_1264_p2)
);

BlackBoxJam_mul_mul_24s_16s_40_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 40 ))
BlackBoxJam_mul_mul_24s_16s_40_3_1_U633(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1270_p0),
    .din1(tmp_73_1_3_reg_1532),
    .ce(grp_fu_1270_ce),
    .dout(grp_fu_1270_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((tmp_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_993)) begin
        if ((tmp_13_fu_493_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_nf_1_reg_371 <= nf_reg_348;
        end else if ((tmp_13_fu_493_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_nf_1_reg_371 <= nf_2_fu_502_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if (((tmp_7_reg_1350 == 1'd0) & (exitcond_reg_1341 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_rhs_V_reg_381 <= inputBuf_V_load_reg_1377;
        end else if (((tmp_7_reg_1350 == 1'd1) & (exitcond_reg_1341 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_rhs_V_reg_381 <= tmp_V_reg_1382;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_rhs_V_reg_381 <= ap_phi_reg_pp0_iter0_rhs_V_reg_381;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if (((tmp_7_reg_1350 == 1'd1) & (exitcond_reg_1341 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_rhs_V_s_reg_390 <= in_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_rhs_V_s_reg_390 <= ap_phi_reg_pp0_iter0_rhs_V_s_reg_390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i5_reg_360 <= 14'd0;
    end else if (((exitcond_reg_1341 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i5_reg_360 <= i_reg_1345;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        in_idx_reg_337 <= in_idx_1_fu_410_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_idx_reg_337 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        nf_reg_348 <= 32'd0;
    end else if (((exitcond_reg_1341 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_reg_348 <= p_nf_1_reg_1452;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_fu_493_p2 == 1'd0) & (exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sf_fu_118 <= sf_2_reg_1371;
    end else if ((((tmp_13_fu_493_p2 == 1'd1) & (exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        sf_fu_118 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_1408_pp0_iter2_reg == 1'd1) & (exitcond_reg_1341_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        accResidual_0_V_reg_1775 <= accResidual_0_V_fu_1044_p3;
        accResidual_1_V_reg_1780 <= accResidual_1_V_fu_1069_p3;
        ret_V_6_1_2_reg_1785 <= ret_V_6_1_2_fu_1100_p2;
        ret_V_6_1_3_reg_1802 <= ret_V_6_1_3_fu_1144_p2;
        tmp_49_reg_1795 <= {{ret_V_6_1_2_fu_1100_p2[23:8]}};
        tmp_55_reg_1812 <= {{ret_V_6_1_3_fu_1144_p2[23:8]}};
        tmp_78_1_2_reg_1790 <= tmp_78_1_2_fu_1105_p2;
        tmp_78_1_3_reg_1807 <= tmp_78_1_3_fu_1149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_1408_pp0_iter3_reg == 1'd1) & (exitcond_reg_1341_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        accResidual_2_V_reg_1819 <= accResidual_2_V_fu_1182_p3;
        tmp_59_reg_1824 <= tmp_59_fu_1207_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        agg_result_V_i1_reg_1477[1] <= agg_result_V_i1_fu_623_p2[1];
        agg_result_V_i2_reg_1482[1] <= agg_result_V_i2_fu_642_p2[1];
        agg_result_V_i3_reg_1462[1] <= agg_result_V_i3_fu_560_p2[1];
        agg_result_V_i4_reg_1487[1] <= agg_result_V_i4_fu_661_p2[1];
        agg_result_V_i5_reg_1492[1] <= agg_result_V_i5_fu_680_p2[1];
        agg_result_V_i6_reg_1467[1] <= agg_result_V_i6_fu_579_p2[1];
        agg_result_V_i9_reg_1472[1] <= agg_result_V_i9_fu_598_p2[1];
        agg_result_V_i_reg_1457[1] <= agg_result_V_i_fu_541_p2[1];
        exitcond_reg_1341 <= exitcond_fu_424_p2;
        exitcond_reg_1341_pp0_iter1_reg <= exitcond_reg_1341;
        exitcond_reg_1341_pp0_iter2_reg <= exitcond_reg_1341_pp0_iter1_reg;
        exitcond_reg_1341_pp0_iter3_reg <= exitcond_reg_1341_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_1345 <= i_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_424_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_V_addr_2_reg_1360 <= tmp_36_cast_fu_460_p1;
        inputBuf_V_addr_reg_1354 <= tmp_8_fu_445_p1;
        sf_2_reg_1371 <= sf_2_fu_480_p2;
        tmp_10_reg_1366 <= tmp_10_fu_471_p2;
        tmp_7_reg_1350 <= tmp_7_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_reg_1350 == 1'd0) & (exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inputBuf_V_load_1_reg_1441 <= inputBuf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_reg_1350 == 1'd0) & (exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inputBuf_V_load_reg_1377 <= inputBuf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_nf_1_reg_1452 <= p_nf_1_fu_514_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_V_3_0_1_reg_1594 <= grp_fu_1230_p2;
        r_V_3_0_2_reg_1605 <= grp_fu_1237_p2;
        r_V_3_reg_1583 <= grp_fu_1223_p2;
        tmp_1227_reg_1589 <= tmp_1227_fu_800_p1;
        tmp_1229_reg_1600 <= tmp_1229_fu_803_p1;
        tmp_1231_reg_1611 <= tmp_1231_fu_806_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_1408_pp0_iter2_reg == 1'd1) & (exitcond_reg_1341_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        r_V_3_0_3_reg_1663 <= grp_fu_1244_p2;
        r_V_3_1_1_reg_1684 <= grp_fu_1257_p2;
        r_V_3_1_reg_1674 <= grp_fu_1250_p2;
        tmp_1233_reg_1669 <= tmp_1233_fu_860_p1;
        tmp_1235_reg_1679 <= tmp_1235_fu_863_p1;
        tmp_1237_reg_1689 <= tmp_1237_fu_866_p1;
        tmp_16_reg_1626 <= tmp_16_fu_815_p2;
        tmp_19_reg_1647 <= {{r_V_3_0_1_reg_1594[23:8]}};
        tmp_1_reg_1631 <= {{r_V_3_reg_1583[23:8]}};
        tmp_20_reg_1653 <= tmp_20_fu_849_p2;
        tmp_2_reg_1637 <= tmp_2_fu_829_p2;
        tmp_78_0_1_reg_1642 <= tmp_78_0_1_fu_835_p2;
        tmp_78_0_2_reg_1658 <= tmp_78_0_2_fu_855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_1408_pp0_iter2_reg == 1'd1) & (exitcond_reg_1341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_3_1_2_reg_1755 <= grp_fu_1264_p2;
        r_V_3_1_3_reg_1765 <= grp_fu_1270_p2;
        ret_V_6_1_1_reg_1738 <= ret_V_6_1_1_fu_986_p2;
        ret_V_6_1_reg_1721 <= ret_V_6_1_fu_942_p2;
        tmp_1239_reg_1760 <= tmp_1239_fu_1006_p1;
        tmp_1241_reg_1770 <= tmp_1241_fu_1009_p1;
        tmp_26_reg_1694 <= {{r_V_3_0_2_reg_1605[23:8]}};
        tmp_31_reg_1710 <= {{r_V_3_0_3_reg_1663[23:8]}};
        tmp_32_reg_1716 <= tmp_32_fu_912_p2;
        tmp_37_reg_1731 <= {{ret_V_6_1_fu_942_p2[23:8]}};
        tmp_43_reg_1748 <= {{ret_V_6_1_1_fu_986_p2[23:8]}};
        tmp_78_0_3_reg_1705 <= tmp_78_0_3_fu_898_p2;
        tmp_78_1_1_reg_1743 <= tmp_78_1_1_fu_991_p2;
        tmp_78_1_reg_1726 <= tmp_78_1_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_12_reg_1497 <= tmp_12_fu_689_p2;
        tmp_13_reg_1408_pp0_iter1_reg <= tmp_13_reg_1408;
        tmp_13_reg_1408_pp0_iter2_reg <= tmp_13_reg_1408_pp0_iter1_reg;
        tmp_13_reg_1408_pp0_iter3_reg <= tmp_13_reg_1408_pp0_iter2_reg;
        tmp_73_0_1_reg_1502 <= tmp_73_0_1_fu_699_p2;
        tmp_73_0_2_reg_1507 <= tmp_73_0_2_fu_709_p2;
        tmp_73_0_3_reg_1512 <= tmp_73_0_3_fu_719_p2;
        tmp_73_1_1_reg_1522 <= tmp_73_1_1_fu_739_p2;
        tmp_73_1_2_reg_1527 <= tmp_73_1_2_fu_749_p2;
        tmp_73_1_3_reg_1532 <= tmp_73_1_3_fu_759_p2;
        tmp_73_1_reg_1517 <= tmp_73_1_fu_729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_13_reg_1408 <= tmp_13_fu_493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_14_reg_1542 <= tmp_14_fu_773_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_1408_pp0_iter2_reg == 1'd1) & (tmp_78_0_2_reg_1658 == 1'd0) & (exitcond_reg_1341_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_27_reg_1700 <= tmp_27_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_76_1_reg_1570 <= tmp_76_1_fu_793_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op101_read_state5 == 1'b1))) begin
        tmp_V_20_reg_1446 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op76_read_state4 == 1'b1))) begin
        tmp_V_reg_1382 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        weightMem_0_V_load_reg_1417 <= weightMem_0_V_q0;
        weightMem_1_V_load_reg_1423 <= weightMem_1_V_q0;
        weightMem_2_V_load_reg_1429 <= weightMem_2_V_q0;
        weightMem_3_V_load_reg_1435 <= weightMem_3_V_q0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_0_V_address0 = 64'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        accPopCount_0_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accPopCount_0_V_address0 = tmp_s_fu_416_p1;
    end else begin
        accPopCount_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_0_V_address1 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        accPopCount_0_V_address1 = 64'd1;
    end else begin
        accPopCount_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_0_V_ce0 = 1'b1;
    end else begin
        accPopCount_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_0_V_ce1 = 1'b1;
    end else begin
        accPopCount_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        accPopCount_0_V_d0 = tmp_73_1_fu_729_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_0_V_d0 = 16'd0;
    end else begin
        accPopCount_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            accPopCount_0_V_d1 = 16'd0;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            accPopCount_0_V_d1 = tmp_12_fu_689_p2;
        end else begin
            accPopCount_0_V_d1 = 'bx;
        end
    end else begin
        accPopCount_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_0_V_we0 = 1'b1;
    end else begin
        accPopCount_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_0_V_we1 = 1'b1;
    end else begin
        accPopCount_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_1_V_address0 = 64'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        accPopCount_1_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accPopCount_1_V_address0 = tmp_s_fu_416_p1;
    end else begin
        accPopCount_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_1_V_address1 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        accPopCount_1_V_address1 = 64'd1;
    end else begin
        accPopCount_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_1_V_ce0 = 1'b1;
    end else begin
        accPopCount_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_1_V_ce1 = 1'b1;
    end else begin
        accPopCount_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        accPopCount_1_V_d0 = tmp_73_1_1_fu_739_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_1_V_d0 = 16'd0;
    end else begin
        accPopCount_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            accPopCount_1_V_d1 = 16'd0;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            accPopCount_1_V_d1 = tmp_73_0_1_fu_699_p2;
        end else begin
            accPopCount_1_V_d1 = 'bx;
        end
    end else begin
        accPopCount_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_1_V_we0 = 1'b1;
    end else begin
        accPopCount_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_1_V_we1 = 1'b1;
    end else begin
        accPopCount_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_2_V_address0 = 64'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        accPopCount_2_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accPopCount_2_V_address0 = tmp_s_fu_416_p1;
    end else begin
        accPopCount_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_2_V_address1 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        accPopCount_2_V_address1 = 64'd1;
    end else begin
        accPopCount_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_2_V_ce0 = 1'b1;
    end else begin
        accPopCount_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_2_V_ce1 = 1'b1;
    end else begin
        accPopCount_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        accPopCount_2_V_d0 = tmp_73_1_2_fu_749_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_2_V_d0 = 16'd0;
    end else begin
        accPopCount_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            accPopCount_2_V_d1 = 16'd0;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            accPopCount_2_V_d1 = tmp_73_0_2_fu_709_p2;
        end else begin
            accPopCount_2_V_d1 = 'bx;
        end
    end else begin
        accPopCount_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_2_V_we0 = 1'b1;
    end else begin
        accPopCount_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_2_V_we1 = 1'b1;
    end else begin
        accPopCount_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_3_V_address0 = 64'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        accPopCount_3_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        accPopCount_3_V_address0 = tmp_s_fu_416_p1;
    end else begin
        accPopCount_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_3_V_address1 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        accPopCount_3_V_address1 = 64'd1;
    end else begin
        accPopCount_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_3_V_ce0 = 1'b1;
    end else begin
        accPopCount_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_3_V_ce1 = 1'b1;
    end else begin
        accPopCount_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        accPopCount_3_V_d0 = tmp_73_1_3_fu_759_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        accPopCount_3_V_d0 = 16'd0;
    end else begin
        accPopCount_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            accPopCount_3_V_d1 = 16'd0;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            accPopCount_3_V_d1 = tmp_73_0_3_fu_719_p2;
        end else begin
            accPopCount_3_V_d1 = 'bx;
        end
    end else begin
        accPopCount_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_fu_404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_3_V_we0 = 1'b1;
    end else begin
        accPopCount_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_13_reg_1408_pp0_iter1_reg == 1'd1) & (exitcond_reg_1341_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        accPopCount_3_V_we1 = 1'b1;
    end else begin
        accPopCount_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_424_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_1341 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i5_phi_fu_364_p4 = i_reg_1345;
    end else begin
        ap_phi_mux_i5_phi_fu_364_p4 = i5_reg_360;
    end
end

always @ (*) begin
    if (((exitcond_reg_1341 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_nf_phi_fu_352_p4 = p_nf_1_reg_1452;
    end else begin
        ap_phi_mux_nf_phi_fu_352_p4 = nf_reg_348;
    end
end

always @ (*) begin
    if (((tmp_7_reg_1350 == 1'd0) & (exitcond_reg_1341 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_rhs_V_s_phi_fu_393_p4 = inputBuf_V_load_1_reg_1441;
    end else begin
        ap_phi_mux_rhs_V_s_phi_fu_393_p4 = ap_phi_reg_pp0_iter1_rhs_V_s_reg_390;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1223_ce = 1'b1;
    end else begin
        grp_fu_1223_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1230_ce = 1'b1;
    end else begin
        grp_fu_1230_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1237_ce = 1'b1;
    end else begin
        grp_fu_1237_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1244_ce = 1'b1;
    end else begin
        grp_fu_1244_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1250_ce = 1'b1;
    end else begin
        grp_fu_1250_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1257_ce = 1'b1;
    end else begin
        grp_fu_1257_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1264_ce = 1'b1;
    end else begin
        grp_fu_1264_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1270_ce = 1'b1;
    end else begin
        grp_fu_1270_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_1350 == 1'd1) & (exitcond_reg_1341 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((tmp_7_reg_1350 == 1'd1) & (exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op101_read_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op76_read_state4 == 1'b1)))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            inputBuf_V_address0 = inputBuf_V_addr_2_reg_1360;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            inputBuf_V_address0 = tmp_8_fu_445_p1;
        end else begin
            inputBuf_V_address0 = 'bx;
        end
    end else begin
        inputBuf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        inputBuf_V_address1 = inputBuf_V_addr_2_reg_1360;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        inputBuf_V_address1 = inputBuf_V_addr_reg_1354;
    end else begin
        inputBuf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inputBuf_V_ce0 = 1'b1;
    end else begin
        inputBuf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_V_ce1 = 1'b1;
    end else begin
        inputBuf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        inputBuf_V_d1 = tmp_V_20_reg_1446;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        inputBuf_V_d1 = tmp_V_reg_1382;
    end else begin
        inputBuf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_7_reg_1350 == 1'd1) & (exitcond_reg_1341 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_7_reg_1350 == 1'd1) & (exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        inputBuf_V_we1 = 1'b1;
    end else begin
        inputBuf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_13_reg_1408_pp0_iter3_reg == 1'd1) & (exitcond_reg_1341_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op291_write_state15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        weightMem_0_V_ce0 = 1'b1;
    end else begin
        weightMem_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        weightMem_1_V_ce0 = 1'b1;
    end else begin
        weightMem_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        weightMem_2_V_ce0 = 1'b1;
    end else begin
        weightMem_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        weightMem_3_V_ce0 = 1'b1;
    end else begin
        weightMem_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_fu_424_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((exitcond_fu_424_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accResidual_0_V_fu_1044_p3 = ((tmp_1234_fu_1026_p3[0:0] === 1'b1) ? tmp_39_fu_1038_p3 : tmp_37_reg_1731);

assign accResidual_1_V_fu_1069_p3 = ((tmp_1236_fu_1051_p3[0:0] === 1'b1) ? tmp_45_fu_1063_p3 : tmp_43_reg_1748);

assign accResidual_2_V_fu_1182_p3 = ((tmp_1238_fu_1164_p3[0:0] === 1'b1) ? tmp_51_fu_1176_p3 : tmp_49_reg_1795);

assign agg_result_V_i12_cas_fu_726_p1 = $signed(agg_result_V_i1_reg_1477);

assign agg_result_V_i15_cas_fu_736_p1 = $signed(agg_result_V_i2_reg_1482);

assign agg_result_V_i18_cas_fu_746_p1 = $signed(agg_result_V_i4_reg_1487);

assign agg_result_V_i1_fu_623_p2 = ($signed(tmp_i1_fu_615_p3) + $signed(2'd3));

assign agg_result_V_i21_cas_fu_756_p1 = $signed(agg_result_V_i5_reg_1492);

assign agg_result_V_i2_fu_642_p2 = ($signed(tmp_i3_fu_634_p3) + $signed(2'd3));

assign agg_result_V_i3_cast_fu_696_p1 = $signed(agg_result_V_i3_reg_1462);

assign agg_result_V_i3_fu_560_p2 = ($signed(tmp_i2_fu_552_p3) + $signed(2'd3));

assign agg_result_V_i4_fu_661_p2 = ($signed(tmp_i4_fu_653_p3) + $signed(2'd3));

assign agg_result_V_i5_fu_680_p2 = ($signed(tmp_i6_fu_672_p3) + $signed(2'd3));

assign agg_result_V_i6_cast_fu_706_p1 = $signed(agg_result_V_i6_reg_1467);

assign agg_result_V_i6_fu_579_p2 = ($signed(tmp_i5_fu_571_p3) + $signed(2'd3));

assign agg_result_V_i9_cast_fu_716_p1 = $signed(agg_result_V_i9_reg_1472);

assign agg_result_V_i9_fu_598_p2 = ($signed(tmp_i8_fu_590_p3) + $signed(2'd3));

assign agg_result_V_i_cast_fu_686_p1 = $signed(agg_result_V_i_reg_1457);

assign agg_result_V_i_fu_541_p2 = ($signed(tmp_i_fu_533_p3) + $signed(2'd3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op291_write_state15 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op291_write_state15 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op291_write_state15 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op76_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op76_read_state4 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op101_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op101_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter4 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op291_write_state15 == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op76_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage2_iter0 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op101_read_state5 == 1'b1));
end

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_262 = ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_993 = ((exitcond_reg_1341 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_rhs_V_reg_381 = 'bx;

assign ap_phi_reg_pp0_iter0_rhs_V_s_reg_390 = 'bx;

always @ (*) begin
    ap_predicate_op101_read_state5 = ((tmp_7_reg_1350 == 1'd1) & (exitcond_reg_1341 == 1'd0));
end

always @ (*) begin
    ap_predicate_op291_write_state15 = ((tmp_13_reg_1408_pp0_iter3_reg == 1'd1) & (exitcond_reg_1341_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_read_state4 = ((tmp_7_reg_1350 == 1'd1) & (exitcond_reg_1341 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign exitcond_fu_424_p2 = ((ap_phi_mux_i5_phi_fu_364_p4 == 14'd8192) ? 1'b1 : 1'b0);

assign grp_fu_1223_p0 = tmp_14_fu_773_p1;

assign grp_fu_1230_p0 = tmp_14_fu_773_p1;

assign grp_fu_1237_p0 = tmp_14_fu_773_p1;

assign grp_fu_1244_p0 = tmp_14_reg_1542;

assign grp_fu_1250_p0 = tmp_76_1_fu_793_p1;

assign grp_fu_1257_p0 = tmp_76_1_fu_793_p1;

assign grp_fu_1264_p0 = tmp_76_1_reg_1570;

assign grp_fu_1270_p0 = tmp_76_1_reg_1570;

assign i_fu_430_p2 = (ap_phi_mux_i5_phi_fu_364_p4 + 14'd1);

assign in_idx_1_fu_410_p2 = (in_idx_reg_337 + 2'd1);

assign lhs_V_2_1_1_cast_fu_982_p1 = $signed(lhs_V_2_1_1_fu_974_p3);

assign lhs_V_2_1_1_fu_974_p3 = {{tmp_54_fu_967_p3}, {8'd0}};

assign lhs_V_2_1_2_cast_fu_1096_p1 = $signed(lhs_V_2_1_2_fu_1088_p3);

assign lhs_V_2_1_2_fu_1088_p3 = {{tmp_62_fu_1081_p3}, {8'd0}};

assign lhs_V_2_1_3_cast_fu_1140_p1 = $signed(lhs_V_2_1_3_fu_1132_p3);

assign lhs_V_2_1_3_fu_1132_p3 = {{tmp_66_fu_1125_p3}, {8'd0}};

assign lhs_V_2_1_cast_fu_938_p1 = $signed(lhs_V_2_1_fu_930_p3);

assign lhs_V_2_1_fu_930_p3 = {{tmp_47_fu_923_p3}, {8'd0}};

assign nf_2_fu_502_p2 = (32'd1 + nf_reg_348);

assign out_V_V_din = {{{{tmp_59_reg_1824}, {accResidual_2_V_reg_1819}}, {accResidual_1_V_reg_1780}}, {accResidual_0_V_reg_1775}};

assign p_Result_1_fu_547_p2 = (weightMem_1_V_load_reg_1423 ^ tmp1_fu_522_p2);

assign p_Result_2_fu_566_p2 = (weightMem_2_V_load_reg_1429 ^ tmp1_fu_522_p2);

assign p_Result_3_fu_585_p2 = (weightMem_3_V_load_reg_1435 ^ tmp1_fu_522_p2);

assign p_Result_4_fu_610_p2 = (weightMem_0_V_load_reg_1417 ^ tmp5_fu_604_p2);

assign p_Result_5_fu_629_p2 = (weightMem_1_V_load_reg_1423 ^ tmp5_fu_604_p2);

assign p_Result_6_fu_648_p2 = (weightMem_2_V_load_reg_1429 ^ tmp5_fu_604_p2);

assign p_Result_7_fu_667_p2 = (weightMem_3_V_load_reg_1435 ^ tmp5_fu_604_p2);

assign p_Result_s_fu_528_p2 = (weightMem_0_V_load_reg_1417 ^ tmp1_fu_522_p2);

assign p_nf_1_fu_514_p3 = ((tmp_18_fu_508_p2[0:0] === 1'b1) ? 32'd0 : ap_phi_reg_pp0_iter0_nf_1_reg_371);

assign ret_V_6_1_1_fu_986_p2 = ($signed(r_V_3_1_1_reg_1684) + $signed(lhs_V_2_1_1_cast_fu_982_p1));

assign ret_V_6_1_2_fu_1100_p2 = ($signed(r_V_3_1_2_reg_1755) + $signed(lhs_V_2_1_2_cast_fu_1096_p1));

assign ret_V_6_1_3_fu_1144_p2 = ($signed(r_V_3_1_3_reg_1765) + $signed(lhs_V_2_1_3_cast_fu_1140_p1));

assign ret_V_6_1_fu_942_p2 = ($signed(r_V_3_1_reg_1674) + $signed(lhs_V_2_1_cast_fu_938_p1));

assign sf_2_fu_480_p2 = (sf_fu_118 + 32'd1);

assign start_out = real_start;

assign tmp1_fu_522_p2 = (ap_phi_reg_pp0_iter1_rhs_V_reg_381 ^ 1'd1);

assign tmp5_fu_604_p2 = (ap_phi_mux_rhs_V_s_phi_fu_393_p4 ^ 1'd1);

assign tmp_10_fu_471_p2 = (tmp_1225_fu_465_p2 + sf_fu_118);

assign tmp_11_fu_486_p1 = tmp_10_reg_1366;

assign tmp_1224_fu_450_p1 = sf_fu_118[11:0];

assign tmp_1225_fu_465_p2 = ap_phi_mux_nf_phi_fu_352_p4 << 32'd9;

assign tmp_1226_fu_869_p3 = r_V_3_reg_1583[32'd39];

assign tmp_1227_fu_800_p1 = grp_fu_1223_p2[7:0];

assign tmp_1228_fu_876_p3 = r_V_3_0_1_reg_1594[32'd39];

assign tmp_1229_fu_803_p1 = grp_fu_1230_p2[7:0];

assign tmp_1230_fu_1012_p3 = r_V_3_0_2_reg_1605[32'd39];

assign tmp_1231_fu_806_p1 = grp_fu_1237_p2[7:0];

assign tmp_1232_fu_1019_p3 = r_V_3_0_3_reg_1663[32'd39];

assign tmp_1233_fu_860_p1 = grp_fu_1244_p2[7:0];

assign tmp_1234_fu_1026_p3 = ret_V_6_1_reg_1721[32'd39];

assign tmp_1235_fu_863_p1 = grp_fu_1250_p2[7:0];

assign tmp_1236_fu_1051_p3 = ret_V_6_1_1_reg_1738[32'd39];

assign tmp_1237_fu_866_p1 = grp_fu_1257_p2[7:0];

assign tmp_1238_fu_1164_p3 = ret_V_6_1_2_reg_1785[32'd39];

assign tmp_1239_fu_1006_p1 = grp_fu_1264_p2[7:0];

assign tmp_1240_fu_1189_p3 = ret_V_6_1_3_reg_1802[32'd39];

assign tmp_1241_fu_1009_p1 = grp_fu_1270_p2[7:0];

assign tmp_12_fu_689_p2 = ($signed(agg_result_V_i_cast_fu_686_p1) + $signed(accPopCount_0_V_q0));

assign tmp_13_fu_493_p2 = ((sf_2_reg_1371 == 32'd512) ? 1'b1 : 1'b0);

assign tmp_14_fu_773_p1 = $signed(means_in8_V_0);

assign tmp_16_fu_815_p2 = ((tmp_1227_reg_1589 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_18_fu_508_p2 = ((ap_phi_reg_pp0_iter0_nf_1_reg_371 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_19_fu_840_p4 = {{r_V_3_0_1_reg_1594[23:8]}};

assign tmp_1_fu_820_p4 = {{r_V_3_reg_1583[23:8]}};

assign tmp_20_fu_849_p2 = (16'd1 + tmp_19_fu_840_p4);

assign tmp_26_fu_883_p4 = {{r_V_3_0_2_reg_1605[23:8]}};

assign tmp_27_fu_892_p2 = (16'd1 + tmp_26_fu_883_p4);

assign tmp_2_fu_829_p2 = (16'd1 + tmp_1_fu_820_p4);

assign tmp_31_fu_903_p4 = {{r_V_3_0_3_reg_1663[23:8]}};

assign tmp_32_fu_912_p2 = (16'd1 + tmp_31_fu_903_p4);

assign tmp_36_cast_fu_460_p1 = $signed(tmp_36_fu_454_p2);

assign tmp_36_fu_454_p2 = (12'd512 + tmp_1224_fu_450_p1);

assign tmp_38_fu_1033_p2 = (16'd1 + tmp_37_reg_1731);

assign tmp_39_fu_1038_p3 = ((tmp_78_1_reg_1726[0:0] === 1'b1) ? tmp_37_reg_1731 : tmp_38_fu_1033_p2);

assign tmp_42_fu_918_p3 = ((tmp_16_reg_1626[0:0] === 1'b1) ? tmp_1_reg_1631 : tmp_2_reg_1637);

assign tmp_44_fu_1058_p2 = (16'd1 + tmp_43_reg_1748);

assign tmp_45_fu_1063_p3 = ((tmp_78_1_1_reg_1743[0:0] === 1'b1) ? tmp_43_reg_1748 : tmp_44_fu_1058_p2);

assign tmp_47_fu_923_p3 = ((tmp_1226_fu_869_p3[0:0] === 1'b1) ? tmp_42_fu_918_p3 : tmp_1_reg_1631);

assign tmp_50_fu_1171_p2 = (16'd1 + tmp_49_reg_1795);

assign tmp_51_fu_1176_p3 = ((tmp_78_1_2_reg_1790[0:0] === 1'b1) ? tmp_49_reg_1795 : tmp_50_fu_1171_p2);

assign tmp_52_fu_962_p3 = ((tmp_78_0_1_reg_1642[0:0] === 1'b1) ? tmp_19_reg_1647 : tmp_20_reg_1653);

assign tmp_54_fu_967_p3 = ((tmp_1228_fu_876_p3[0:0] === 1'b1) ? tmp_52_fu_962_p3 : tmp_19_reg_1647);

assign tmp_56_fu_1196_p2 = (16'd1 + tmp_55_reg_1812);

assign tmp_57_fu_1201_p3 = ((tmp_78_1_3_reg_1807[0:0] === 1'b1) ? tmp_55_reg_1812 : tmp_56_fu_1196_p2);

assign tmp_59_fu_1207_p3 = ((tmp_1240_fu_1189_p3[0:0] === 1'b1) ? tmp_57_fu_1201_p3 : tmp_55_reg_1812);

assign tmp_60_fu_1076_p3 = ((tmp_78_0_2_reg_1658[0:0] === 1'b1) ? tmp_26_reg_1694 : tmp_27_reg_1700);

assign tmp_62_fu_1081_p3 = ((tmp_1230_fu_1012_p3[0:0] === 1'b1) ? tmp_60_fu_1076_p3 : tmp_26_reg_1694);

assign tmp_64_fu_1120_p3 = ((tmp_78_0_3_reg_1705[0:0] === 1'b1) ? tmp_31_reg_1710 : tmp_32_reg_1716);

assign tmp_66_fu_1125_p3 = ((tmp_1232_fu_1019_p3[0:0] === 1'b1) ? tmp_64_fu_1120_p3 : tmp_31_reg_1710);

assign tmp_73_0_1_fu_699_p2 = ($signed(agg_result_V_i3_cast_fu_696_p1) + $signed(accPopCount_1_V_q0));

assign tmp_73_0_2_fu_709_p2 = ($signed(agg_result_V_i6_cast_fu_706_p1) + $signed(accPopCount_2_V_q0));

assign tmp_73_0_3_fu_719_p2 = ($signed(agg_result_V_i9_cast_fu_716_p1) + $signed(accPopCount_3_V_q0));

assign tmp_73_1_1_fu_739_p2 = ($signed(agg_result_V_i15_cas_fu_736_p1) + $signed(accPopCount_1_V_q1));

assign tmp_73_1_2_fu_749_p2 = ($signed(agg_result_V_i18_cas_fu_746_p1) + $signed(accPopCount_2_V_q1));

assign tmp_73_1_3_fu_759_p2 = ($signed(agg_result_V_i21_cas_fu_756_p1) + $signed(accPopCount_3_V_q1));

assign tmp_73_1_fu_729_p2 = ($signed(agg_result_V_i12_cas_fu_726_p1) + $signed(accPopCount_0_V_q1));

assign tmp_76_1_fu_793_p1 = $signed(means_in8_V_1);

assign tmp_78_0_1_fu_835_p2 = ((tmp_1229_reg_1600 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_78_0_2_fu_855_p2 = ((tmp_1231_reg_1611 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_78_0_3_fu_898_p2 = ((tmp_1233_reg_1669 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_78_1_1_fu_991_p2 = ((tmp_1237_reg_1689 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_78_1_2_fu_1105_p2 = ((tmp_1239_reg_1760 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_78_1_3_fu_1149_p2 = ((tmp_1241_reg_1770 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_78_1_fu_947_p2 = ((tmp_1235_reg_1679 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_439_p2 = ((ap_phi_mux_nf_phi_fu_352_p4 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_445_p1 = sf_fu_118;

assign tmp_fu_404_p2 = ((in_idx_reg_337 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_i1_fu_615_p3 = {{p_Result_4_fu_610_p2}, {1'd0}};

assign tmp_i2_fu_552_p3 = {{p_Result_1_fu_547_p2}, {1'd0}};

assign tmp_i3_fu_634_p3 = {{p_Result_5_fu_629_p2}, {1'd0}};

assign tmp_i4_fu_653_p3 = {{p_Result_6_fu_648_p2}, {1'd0}};

assign tmp_i5_fu_571_p3 = {{p_Result_2_fu_566_p2}, {1'd0}};

assign tmp_i6_fu_672_p3 = {{p_Result_7_fu_667_p2}, {1'd0}};

assign tmp_i8_fu_590_p3 = {{p_Result_3_fu_585_p2}, {1'd0}};

assign tmp_i_fu_533_p3 = {{p_Result_s_fu_528_p2}, {1'd0}};

assign tmp_s_fu_416_p1 = in_idx_reg_337;

assign weightMem_0_V_address0 = tmp_11_fu_486_p1;

assign weightMem_1_V_address0 = tmp_11_fu_486_p1;

assign weightMem_2_V_address0 = tmp_11_fu_486_p1;

assign weightMem_3_V_address0 = tmp_11_fu_486_p1;

always @ (posedge ap_clk) begin
    agg_result_V_i_reg_1457[0] <= 1'b1;
    agg_result_V_i3_reg_1462[0] <= 1'b1;
    agg_result_V_i6_reg_1467[0] <= 1'b1;
    agg_result_V_i9_reg_1472[0] <= 1'b1;
    agg_result_V_i1_reg_1477[0] <= 1'b1;
    agg_result_V_i2_reg_1482[0] <= 1'b1;
    agg_result_V_i4_reg_1487[0] <= 1'b1;
    agg_result_V_i5_reg_1492[0] <= 1'b1;
end

endmodule //StreamingMatrixVecto
