/* Generated by Yosys 0.57+30 (git sha1 23e4c0e42, x86_64-w64-mingw32-g++ 13.2.1 -O3) */

module psni_violation(clk, rst, a_share0, a_share1, b_share0, b_share1, rand0, rand1, out_share0, out_share1);
  input clk;
  wire clk;
  input rst;
  wire rst;
  input [3:0] a_share0;
  wire [3:0] a_share0;
  input [3:0] a_share1;
  wire [3:0] a_share1;
  input [3:0] b_share0;
  wire [3:0] b_share0;
  input [3:0] b_share1;
  wire [3:0] b_share1;
  input [3:0] rand0;
  wire [3:0] rand0;
  input [3:0] rand1;
  wire [3:0] rand1;
  output [3:0] out_share0;
  wire [3:0] out_share0;
  output [3:0] out_share1;
  wire [3:0] out_share1;
  wire _0_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _1_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _2_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _3_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _4_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire _58_;
  wire _59_;
  wire _5_;
  wire _60_;
  wire _61_;
  wire _62_;
  wire _63_;
  wire _64_;
  wire _65_;
  wire _66_;
  wire _67_;
  wire _68_;
  wire _69_;
  wire _6_;
  wire _70_;
  wire _71_;
  wire _72_;
  wire _73_;
  wire _74_;
  wire _75_;
  wire _76_;
  wire _77_;
  wire _78_;
  wire _79_;
  wire _7_;
  wire _80_;
  wire _81_;
  wire _82_;
  wire _83_;
  wire _84_;
  wire _85_;
  wire _86_;
  wire _87_;
  wire _88_;
  wire _89_;
  wire _8_;
  wire _90_;
  wire _91_;
  wire _9_;
  wire [3:0] stage1_cross;
  wire [3:0] stage1_s0;
  wire [3:0] stage1_s1;
  NAND2_X1 _100_ (
    .A1(b_share1[0]),
    .A2(a_share1[0]),
    .ZN(_46_)
  );
  NOR2_X1 _101_ (
    .A1(_45_),
    .A2(_46_),
    .ZN(_47_)
  );
  NOR2_X1 _102_ (
    .A1(rst),
    .A2(_47_),
    .ZN(_48_)
  );
  AND2_X1 _103_ (
    .A1(_44_),
    .A2(_48_),
    .ZN(_0_)
  );
  NAND2_X1 _104_ (
    .A1(b_share0[1]),
    .A2(a_share1[1]),
    .ZN(_49_)
  );
  NAND2_X1 _105_ (
    .A1(a_share0[1]),
    .A2(b_share1[1]),
    .ZN(_50_)
  );
  NAND2_X1 _106_ (
    .A1(_49_),
    .A2(_50_),
    .ZN(_51_)
  );
  NAND2_X1 _107_ (
    .A1(b_share0[1]),
    .A2(a_share0[1]),
    .ZN(_52_)
  );
  NAND2_X1 _108_ (
    .A1(b_share1[1]),
    .A2(a_share1[1]),
    .ZN(_53_)
  );
  NOR2_X1 _109_ (
    .A1(_52_),
    .A2(_53_),
    .ZN(_54_)
  );
  NOR2_X1 _110_ (
    .A1(rst),
    .A2(_54_),
    .ZN(_55_)
  );
  AND2_X1 _111_ (
    .A1(_51_),
    .A2(_55_),
    .ZN(_1_)
  );
  NAND2_X1 _112_ (
    .A1(b_share0[2]),
    .A2(a_share1[2]),
    .ZN(_56_)
  );
  NAND2_X1 _113_ (
    .A1(a_share0[2]),
    .A2(b_share1[2]),
    .ZN(_57_)
  );
  NAND2_X1 _114_ (
    .A1(_56_),
    .A2(_57_),
    .ZN(_58_)
  );
  NAND2_X1 _115_ (
    .A1(b_share0[2]),
    .A2(a_share0[2]),
    .ZN(_59_)
  );
  NAND2_X1 _116_ (
    .A1(b_share1[2]),
    .A2(a_share1[2]),
    .ZN(_60_)
  );
  NOR2_X1 _117_ (
    .A1(_59_),
    .A2(_60_),
    .ZN(_61_)
  );
  NOR2_X1 _118_ (
    .A1(rst),
    .A2(_61_),
    .ZN(_62_)
  );
  AND2_X1 _119_ (
    .A1(_58_),
    .A2(_62_),
    .ZN(_2_)
  );
  NAND2_X1 _120_ (
    .A1(b_share0[3]),
    .A2(a_share1[3]),
    .ZN(_63_)
  );
  NAND2_X1 _121_ (
    .A1(a_share0[3]),
    .A2(b_share1[3]),
    .ZN(_64_)
  );
  NAND2_X1 _122_ (
    .A1(_63_),
    .A2(_64_),
    .ZN(_65_)
  );
  NAND2_X1 _123_ (
    .A1(b_share0[3]),
    .A2(a_share0[3]),
    .ZN(_66_)
  );
  NAND2_X1 _124_ (
    .A1(b_share1[3]),
    .A2(a_share1[3]),
    .ZN(_67_)
  );
  NOR2_X1 _125_ (
    .A1(_66_),
    .A2(_67_),
    .ZN(_68_)
  );
  NOR2_X1 _126_ (
    .A1(rst),
    .A2(_68_),
    .ZN(_69_)
  );
  AND2_X1 _127_ (
    .A1(_65_),
    .A2(_69_),
    .ZN(_3_)
  );
  NOR2_X1 _128_ (
    .A1(rst),
    .A2(_38_),
    .ZN(_4_)
  );
  NOR2_X1 _129_ (
    .A1(rst),
    .A2(_39_),
    .ZN(_5_)
  );
  NOR2_X1 _130_ (
    .A1(rst),
    .A2(_40_),
    .ZN(_6_)
  );
  NOR2_X1 _131_ (
    .A1(rst),
    .A2(_41_),
    .ZN(_7_)
  );
  XNOR2_X1 _132_ (
    .A(rand0[0]),
    .B(rand1[0]),
    .ZN(_70_)
  );
  XNOR2_X1 _133_ (
    .A(stage1_cross[0]),
    .B(stage1_s1[0]),
    .ZN(_71_)
  );
  XNOR2_X1 _134_ (
    .A(_70_),
    .B(_71_),
    .ZN(_20_)
  );
  NOR2_X1 _135_ (
    .A1(rst),
    .A2(_20_),
    .ZN(_8_)
  );
  XNOR2_X1 _136_ (
    .A(rand0[1]),
    .B(rand1[1]),
    .ZN(_21_)
  );
  XNOR2_X1 _137_ (
    .A(stage1_cross[1]),
    .B(stage1_s1[1]),
    .ZN(_22_)
  );
  XNOR2_X1 _138_ (
    .A(_21_),
    .B(_22_),
    .ZN(_23_)
  );
  NOR2_X1 _139_ (
    .A1(rst),
    .A2(_23_),
    .ZN(_9_)
  );
  XNOR2_X1 _140_ (
    .A(rand0[2]),
    .B(rand1[2]),
    .ZN(_24_)
  );
  XNOR2_X1 _141_ (
    .A(stage1_cross[2]),
    .B(stage1_s1[2]),
    .ZN(_25_)
  );
  XNOR2_X1 _142_ (
    .A(_24_),
    .B(_25_),
    .ZN(_26_)
  );
  NOR2_X1 _143_ (
    .A1(rst),
    .A2(_26_),
    .ZN(_10_)
  );
  XNOR2_X1 _144_ (
    .A(rand0[3]),
    .B(rand1[3]),
    .ZN(_27_)
  );
  XNOR2_X1 _145_ (
    .A(stage1_cross[3]),
    .B(stage1_s1[3]),
    .ZN(_28_)
  );
  XNOR2_X1 _146_ (
    .A(_27_),
    .B(_28_),
    .ZN(_29_)
  );
  NOR2_X1 _147_ (
    .A1(rst),
    .A2(_29_),
    .ZN(_11_)
  );
  XOR2_X1 _148_ (
    .A(rand0[0]),
    .B(_45_),
    .Z(_30_)
  );
  NOR2_X1 _149_ (
    .A1(rst),
    .A2(_30_),
    .ZN(_12_)
  );
  XOR2_X1 _150_ (
    .A(rand0[1]),
    .B(_52_),
    .Z(_31_)
  );
  NOR2_X1 _151_ (
    .A1(rst),
    .A2(_31_),
    .ZN(_13_)
  );
  XOR2_X1 _152_ (
    .A(rand0[2]),
    .B(_59_),
    .Z(_32_)
  );
  NOR2_X1 _153_ (
    .A1(rst),
    .A2(_32_),
    .ZN(_14_)
  );
  XOR2_X1 _154_ (
    .A(rand0[3]),
    .B(_66_),
    .Z(_33_)
  );
  NOR2_X1 _155_ (
    .A1(rst),
    .A2(_33_),
    .ZN(_15_)
  );
  XOR2_X1 _156_ (
    .A(rand1[0]),
    .B(_46_),
    .Z(_34_)
  );
  NOR2_X1 _157_ (
    .A1(rst),
    .A2(_34_),
    .ZN(_16_)
  );
  XOR2_X1 _158_ (
    .A(rand1[1]),
    .B(_53_),
    .Z(_35_)
  );
  NOR2_X1 _159_ (
    .A1(rst),
    .A2(_35_),
    .ZN(_17_)
  );
  XOR2_X1 _160_ (
    .A(rand1[2]),
    .B(_60_),
    .Z(_36_)
  );
  NOR2_X1 _161_ (
    .A1(rst),
    .A2(_36_),
    .ZN(_18_)
  );
  XOR2_X1 _162_ (
    .A(rand1[3]),
    .B(_67_),
    .Z(_37_)
  );
  NOR2_X1 _163_ (
    .A1(rst),
    .A2(_37_),
    .ZN(_19_)
  );
  DFF_X1 _164_ (
    .CK(clk),
    .D(_0_),
    .Q(stage1_cross[0]),
    .QN(_91_)
  );
  DFF_X1 _165_ (
    .CK(clk),
    .D(_1_),
    .Q(stage1_cross[1]),
    .QN(_90_)
  );
  DFF_X1 _166_ (
    .CK(clk),
    .D(_2_),
    .Q(stage1_cross[2]),
    .QN(_89_)
  );
  DFF_X1 _167_ (
    .CK(clk),
    .D(_3_),
    .Q(stage1_cross[3]),
    .QN(_88_)
  );
  DFF_X1 _168_ (
    .CK(clk),
    .D(_4_),
    .Q(out_share0[0]),
    .QN(_87_)
  );
  DFF_X1 _169_ (
    .CK(clk),
    .D(_5_),
    .Q(out_share0[1]),
    .QN(_86_)
  );
  DFF_X1 _170_ (
    .CK(clk),
    .D(_6_),
    .Q(out_share0[2]),
    .QN(_85_)
  );
  DFF_X1 _171_ (
    .CK(clk),
    .D(_7_),
    .Q(out_share0[3]),
    .QN(_84_)
  );
  DFF_X1 _172_ (
    .CK(clk),
    .D(_8_),
    .Q(out_share1[0]),
    .QN(_83_)
  );
  DFF_X1 _173_ (
    .CK(clk),
    .D(_9_),
    .Q(out_share1[1]),
    .QN(_82_)
  );
  DFF_X1 _174_ (
    .CK(clk),
    .D(_10_),
    .Q(out_share1[2]),
    .QN(_81_)
  );
  DFF_X1 _175_ (
    .CK(clk),
    .D(_11_),
    .Q(out_share1[3]),
    .QN(_80_)
  );
  DFF_X1 _176_ (
    .CK(clk),
    .D(_12_),
    .Q(stage1_s0[0]),
    .QN(_79_)
  );
  DFF_X1 _177_ (
    .CK(clk),
    .D(_13_),
    .Q(stage1_s0[1]),
    .QN(_78_)
  );
  DFF_X1 _178_ (
    .CK(clk),
    .D(_14_),
    .Q(stage1_s0[2]),
    .QN(_77_)
  );
  DFF_X1 _179_ (
    .CK(clk),
    .D(_15_),
    .Q(stage1_s0[3]),
    .QN(_76_)
  );
  DFF_X1 _180_ (
    .CK(clk),
    .D(_16_),
    .Q(stage1_s1[0]),
    .QN(_75_)
  );
  DFF_X1 _181_ (
    .CK(clk),
    .D(_17_),
    .Q(stage1_s1[1]),
    .QN(_74_)
  );
  DFF_X1 _182_ (
    .CK(clk),
    .D(_18_),
    .Q(stage1_s1[2]),
    .QN(_73_)
  );
  DFF_X1 _183_ (
    .CK(clk),
    .D(_19_),
    .Q(stage1_s1[3]),
    .QN(_72_)
  );
  INV_X1 _92_ (
    .A(stage1_s0[0]),
    .ZN(_38_)
  );
  INV_X1 _93_ (
    .A(stage1_s0[1]),
    .ZN(_39_)
  );
  INV_X1 _94_ (
    .A(stage1_s0[2]),
    .ZN(_40_)
  );
  INV_X1 _95_ (
    .A(stage1_s0[3]),
    .ZN(_41_)
  );
  NAND2_X1 _96_ (
    .A1(b_share0[0]),
    .A2(a_share1[0]),
    .ZN(_42_)
  );
  NAND2_X1 _97_ (
    .A1(a_share0[0]),
    .A2(b_share1[0]),
    .ZN(_43_)
  );
  NAND2_X1 _98_ (
    .A1(_42_),
    .A2(_43_),
    .ZN(_44_)
  );
  NAND2_X1 _99_ (
    .A1(b_share0[0]),
    .A2(a_share0[0]),
    .ZN(_45_)
  );
endmodule
