library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity Somador8bits is
    Port (
        asoma : in STD_LOGIC_VECTOR(31 downto 0);    -- Entrada A de 8 bits
        bsoma : in STD_LOGIC_VECTOR(31 downto 0);    -- Entrada B de 8 bits
        sum : out STD_LOGIC_VECTOR(31 downto 0)  -- Sa√≠da de soma de 8 bits
    );
end Somador8bits;

architecture Behavioral of Somador8bits is
begin
    sum <= std_logic_vector(unsigned(asoma) + unsigned(bsoma));

end Behavioral;
