<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/SchedulerRegistry.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SchedulerRegistry.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="MachinePassRegistry_8h_source.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
</div>
<p><a href="SchedulerRegistry_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterScheduler.html">llvm::RegisterScheduler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a145f77473f4a050a8e1bf0dd7e2a34fa" id="r_a145f77473f4a050a8e1bf0dd7e2a34fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a145f77473f4a050a8e1bf0dd7e2a34fa">llvm::createBURRListDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)</td></tr>
<tr class="memdesc:a145f77473f4a050a8e1bf0dd7e2a34fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">createBURRListDAGScheduler - This creates a bottom up register usage reduction list scheduler.  <br /></td></tr>
<tr class="separator:a145f77473f4a050a8e1bf0dd7e2a34fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa743cb95ae4e26544366fb66fa23f4dc" id="r_aa743cb95ae4e26544366fb66fa23f4dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa743cb95ae4e26544366fb66fa23f4dc">llvm::createSourceListDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)</td></tr>
<tr class="memdesc:aa743cb95ae4e26544366fb66fa23f4dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">createSourceListDAGScheduler - This creates a bottom up list scheduler that schedules nodes in source code order when possible.  <br /></td></tr>
<tr class="separator:aa743cb95ae4e26544366fb66fa23f4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fb0e850aa86095101c2cd7110aa32b" id="r_a24fb0e850aa86095101c2cd7110aa32b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a24fb0e850aa86095101c2cd7110aa32b">llvm::createHybridListDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a>)</td></tr>
<tr class="memdesc:a24fb0e850aa86095101c2cd7110aa32b"><td class="mdescLeft">&#160;</td><td class="mdescRight">createHybridListDAGScheduler - This creates a bottom up register pressure aware list scheduler that make use of latency information to avoid stalls for long latency instructions in low register pressure mode.  <br /></td></tr>
<tr class="separator:a24fb0e850aa86095101c2cd7110aa32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c88a3ebea5ca10491d30d01274c96d" id="r_ac2c88a3ebea5ca10491d30d01274c96d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ac2c88a3ebea5ca10491d30d01274c96d">llvm::createILPListDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a>)</td></tr>
<tr class="memdesc:ac2c88a3ebea5ca10491d30d01274c96d"><td class="mdescLeft">&#160;</td><td class="mdescRight">createILPListDAGScheduler - This creates a bottom up register pressure aware list scheduler that tries to increase instruction level parallelism in low register pressure mode.  <br /></td></tr>
<tr class="separator:ac2c88a3ebea5ca10491d30d01274c96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb006d4183da30e88fa2a4e160c03d3" id="r_a4fb006d4183da30e88fa2a4e160c03d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a4fb006d4183da30e88fa2a4e160c03d3">llvm::createFastDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)</td></tr>
<tr class="memdesc:a4fb006d4183da30e88fa2a4e160c03d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">createFastDAGScheduler - This creates a "fast" scheduler.  <br /></td></tr>
<tr class="separator:a4fb006d4183da30e88fa2a4e160c03d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb76b7e73f1254d986893cab940b20c3" id="r_adb76b7e73f1254d986893cab940b20c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#adb76b7e73f1254d986893cab940b20c3">llvm::createVLIWDAGScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)</td></tr>
<tr class="memdesc:adb76b7e73f1254d986893cab940b20c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">createVLIWDAGScheduler - Scheduler for VLIW targets.  <br /></td></tr>
<tr class="separator:adb76b7e73f1254d986893cab940b20c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04285b0c7dafb8cbd2842403a43c4682" id="r_a04285b0c7dafb8cbd2842403a43c4682"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a04285b0c7dafb8cbd2842403a43c4682">llvm::createDefaultScheduler</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)</td></tr>
<tr class="memdesc:a04285b0c7dafb8cbd2842403a43c4682"><td class="mdescLeft">&#160;</td><td class="mdescRight">createDefaultScheduler - This creates an instruction scheduler appropriate for the target.  <br /></td></tr>
<tr class="separator:a04285b0c7dafb8cbd2842403a43c4682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61df584d7cd50d992593adcbe1a6ffba" id="r_a61df584d7cd50d992593adcbe1a6ffba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a61df584d7cd50d992593adcbe1a6ffba">llvm::createDAGLinearizer</a> (<a class="el" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS, <a class="el" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)</td></tr>
<tr class="memdesc:a61df584d7cd50d992593adcbe1a6ffba"><td class="mdescLeft">&#160;</td><td class="mdescRight">createDAGLinearizer - This creates a "no-scheduling" scheduler which linearize the DAG using topological order.  <br /></td></tr>
<tr class="separator:a61df584d7cd50d992593adcbe1a6ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:46:47 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
