{"vcs1":{"timestamp_begin":1747211376.995507252, "rt":10.03, "ut":10.12, "st":0.64}}
{"vcselab":{"timestamp_begin":1747211387.102794033, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747211387.560953343, "rt":0.44, "ut":0.20, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747211376.382522017}
{"VCS_COMP_START_TIME": 1747211376.382522017}
{"VCS_COMP_END_TIME": 1747211388.145029734}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486160}}
{"vcselab": {"peak_mem": 183884}}
