Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.13 secs
 
--> Reading design: WashMachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "WashMachine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "WashMachine"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : WashMachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Willian/Documents/ISE/VHDL_Debouncer/debouncer.vhd" in Library work.
Architecture logica of Entity debouncer is up to date.
Compiling vhdl file "C:/Users/Willian/Documents/ISE/AP6_EX1_Maquina_Lavar/Wash_machine.vhd" in Library work.
Entity <washmachine> compiled.
Entity <washmachine> (Architecture <logic>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <WashMachine> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <logica>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <WashMachine> in library <work> (Architecture <logic>).
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/Willian/Documents/ISE/AP6_EX1_Maquina_Lavar/Wash_machine.vhd" line 9: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <WashMachine> analyzed. Unit <WashMachine> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <logica>).
Entity <debouncer> analyzed. Unit <debouncer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debouncer>.
    Related source file is "C:/Users/Willian/Documents/ISE/VHDL_Debouncer/debouncer.vhd".
    Found 1-bit register for signal <led>.
    Found 17-bit up counter for signal <count>.
    Found 17-bit adder for signal <count$add0000> created at line 30.
    Found 1-bit xor2 for signal <count$xor0000> created at line 29.
    Found 1-bit register for signal <deb_out>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <debouncer> synthesized.


Synthesizing Unit <WashMachine>.
    Related source file is "C:/Users/Willian/Documents/ISE/AP6_EX1_Maquina_Lavar/Wash_machine.vhd".
    Register <vs> equivalent to <bs> has been removed
    Using one-hot encoding for signal <estado_atual>.
    Found 2-bit register for signal <m_ctl>.
    Found 1-bit register for signal <ve>.
    Found 1-bit register for signal <als>.
    Found 1-bit register for signal <br>.
    Found 1-bit register for signal <bs>.
    Found 26-bit up counter for signal <count>.
    Found 8-bit register for signal <estado_atual>.
    Found 8-bit register for signal <estado_prox>.
    Found 1-bit register for signal <rst_temp>.
    Found 4-bit up counter for signal <tempo>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
Unit <WashMachine> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 7
 2-bit register                                        : 1
 8-bit register                                        : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <WashMachine> ...

Optimizing unit <debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block WashMachine, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : WashMachine.ngr
Top Level Output File Name         : WashMachine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 310
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 57
#      LUT2                        : 50
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT4                        : 38
#      LUT4_D                      : 5
#      LUT4_L                      : 10
#      MUXCY                       : 69
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 72
#      FDC                         : 33
#      FDCE                        : 21
#      FDE                         : 15
#      FDP                         : 2
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 4
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       95  out of    960     9%  
 Number of Slice Flip Flops:             72  out of   1920     3%  
 Number of 4 input LUTs:                177  out of   1920     9%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of     83    14%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 71    |
U1/deb_out                         | NONE(U1/led)           | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_temp(rst_temp:Q)               | NONE(count_0)          | 30    |
rst                                | IBUF                   | 26    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.569ns (Maximum Frequency: 132.122MHz)
   Minimum input arrival time before clock: 5.373ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.569ns (frequency: 132.122MHz)
  Total number of paths / destination ports: 4383 / 92
-------------------------------------------------------------------------
Delay:               7.569ns (Levels of Logic = 20)
  Source:            U1/count_1 (FF)
  Destination:       U1/deb_out (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/count_1 to U1/deb_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.532  U1/count_1 (U1/count_1)
     LUT1:I0->O            1   0.612   0.000  U1/Madd_count_add0000_cy<1>_rt (U1/Madd_count_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  U1/Madd_count_add0000_cy<1> (U1/Madd_count_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<2> (U1/Madd_count_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<3> (U1/Madd_count_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<4> (U1/Madd_count_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<5> (U1/Madd_count_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<6> (U1/Madd_count_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<7> (U1/Madd_count_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<8> (U1/Madd_count_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<9> (U1/Madd_count_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<10> (U1/Madd_count_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<11> (U1/Madd_count_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<12> (U1/Madd_count_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<13> (U1/Madd_count_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  U1/Madd_count_add0000_cy<14> (U1/Madd_count_add0000_cy<14>)
     MUXCY:CI->O           0   0.051   0.000  U1/Madd_count_add0000_cy<15> (U1/Madd_count_add0000_cy<15>)
     XORCY:CI->O           1   0.699   0.360  U1/Madd_count_add0000_xor<16> (U1/count_add0000<16>)
     LUT4:I3->O            1   0.612   0.000  U1/count_cmp_eq0000_wg_lut<4> (U1/count_cmp_eq0000_wg_lut<4>)
     MUXCY:S->O           18   0.752   0.911  U1/count_cmp_eq0000_wg_cy<4> (U1/count_cmp_eq0000)
     LUT4:I3->O            1   0.612   0.357  U1/deb_out_and00001 (U1/deb_out_and0000)
     FDE:CE                    0.483          U1/deb_out
    ----------------------------------------
    Total                      7.569ns (5.409ns logic, 2.160ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/deb_out'
  Clock period: 2.145ns (frequency: 466.298MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.145ns (Levels of Logic = 0)
  Source:            U1/led (FF)
  Destination:       U1/led (FF)
  Source Clock:      U1/deb_out rising
  Destination Clock: U1/deb_out rising

  Data Path: U1/led to U1/led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.514   0.836  U1/led (U1/led)
     FDR:R                     0.795          U1/led
    ----------------------------------------
    Total                      2.145ns (1.309ns logic, 0.836ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 60 / 42
-------------------------------------------------------------------------
Offset:              5.373ns (Levels of Logic = 5)
  Source:            sn (PAD)
  Destination:       estado_prox_5 (FF)
  Destination Clock: clk rising

  Data Path: sn to estado_prox_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.607  sn_IBUF (sn_IBUF)
     LUT3:I1->O            1   0.612   0.387  estado_prox_mux0000<0>11110 (estado_prox_mux0000<0>11110)
     LUT4_D:I2->O          3   0.612   0.454  estado_prox_mux0000<0>11139 (N10)
     LUT4_L:I3->LO         1   0.612   0.103  estado_prox_mux0000<2>23 (estado_prox_mux0000<2>23)
     LUT4:I3->O            1   0.612   0.000  estado_prox_mux0000<2>55 (estado_prox_mux0000<2>)
     FDE:D                     0.268          estado_prox_5
    ----------------------------------------
    Total                      5.373ns (3.822ns logic, 1.551ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            bs (FF)
  Destination:       bs (PAD)
  Source Clock:      clk rising

  Data Path: bs to bs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.380  bs (vs_OBUF)
     OBUF:I->O                 3.169          bs_OBUF (bs)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.04 secs
 
--> 

Total memory usage is 253752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

