{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511231381151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511231381502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 02:29:40 2017 " "Processing started: Tue Nov 21 02:29:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511231381502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511231381502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC -c CRC_Encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC -c CRC_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511231381503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511231382663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511231382663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arith_xor4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Arith_xor4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arith_xor4to1-Structure " "Found design unit 1: Arith_xor4to1-Structure" {  } { { "Arith_xor4to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/Arith_xor4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410163 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arith_xor4to1 " "Found entity 1: Arith_xor4to1" {  } { { "Arith_xor4to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/Arith_xor4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511231410163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arith_xor2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Arith_xor2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arith_xor2to1-logicFUNCTION " "Found design unit 1: Arith_xor2to1-logicFUNCTION" {  } { { "Arith_xor2to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/Arith_xor2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410164 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arith_xor2to1 " "Found entity 1: Arith_xor2to1" {  } { { "Arith_xor2to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/Arith_xor2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511231410164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arith_xor3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Arith_xor3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arith_xor3to1-Structure " "Found design unit 1: Arith_xor3to1-Structure" {  } { { "Arith_xor3to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/Arith_xor3to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arith_xor3to1 " "Found entity 1: Arith_xor3to1" {  } { { "Arith_xor3to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/Arith_xor3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511231410165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC_Encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CRC_Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_ENCODER-Structural " "Found design unit 1: CRC_ENCODER-Structural" {  } { { "CRC_Encoder.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Encoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410166 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC_ENCODER " "Found entity 1: CRC_ENCODER" {  } { { "CRC_Encoder.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Encoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511231410166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC_ENCODER_STD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CRC_ENCODER_STD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_ENCODER_STD-Structure " "Found design unit 1: CRC_ENCODER_STD-Structure" {  } { { "CRC_ENCODER_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_ENCODER_STD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410167 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC_ENCODER_STD " "Found entity 1: CRC_ENCODER_STD" {  } { { "CRC_ENCODER_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_ENCODER_STD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511231410167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511231410167 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "CRC CRC_ENCODER_STD.vhd(35) " "VHDL Interface Declaration error in CRC_ENCODER_STD.vhd(35): interface object \"CRC\" of mode out cannot be read. Change object mode to buffer." {  } { { "CRC_ENCODER_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_ENCODER_STD.vhd" 35 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1511231410169 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511231410493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 21 02:30:10 2017 " "Processing ended: Tue Nov 21 02:30:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511231410493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511231410493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511231410493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511231410493 ""}
