$date
	Tue Jun 12 15:46:50 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_cpu16_decode $end
$var wire 4 ! SRC [3:0] $end
$var wire 4 " ICNT [3:0] $end
$var wire 4 # DEST [3:0] $end
$var reg 16 $ IR [15:0] $end
$scope module cpu16_decode1 $end
$var wire 4 % ICNT [3:0] $end
$var wire 16 & IR [15:0] $end
$var wire 4 ' SRC [3:0] $end
$var wire 4 ( DEST [3:0] $end
$var reg 4 ) icnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
b10 (
b10 '
b1010100010 &
b1 %
b1010100010 $
b10 #
b1 "
b10 !
$end
#10
b10 "
b10 %
b10 )
b1000100010 $
b1000100010 &
#20
b100 "
b100 %
b100 )
b1011000010 $
b1011000010 &
#30
b1000 "
b1000 %
b1000 )
b1011100010 $
b1011100010 &
