design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/kiran/special_topic_asics/fpmul_tapeout/openlane/user_proj_example,user_proj_example,23_11_24_22_18,flow completed,0h39m5s0ms,0h8m44s0ms,226.37085137085137,4.928,101.86688311688312,0.08,-1,5103.14,316,0,0,0,0,0,0,0,7,7,0,-1,-1,67144,3296,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,62752907.0,0.0,0.68,0.26,0.0,0.0,-1,215,373,26,155,0,0,0,284,14,0,19,16,27,49,16,9,99,76,11,346495,69228,156,69538,502,485919,4846670.8416,-1,-1,-1,0.00032,0.000255,2.31e-07,-1,-1,-1,10.19,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.55,1,sky130_fd_sc_hd,AREA 0
