// Seed: 4091442962
module module_0 (
    id_1
);
  inout wire id_1;
  final id_1 <= id_1;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1
);
  wire id_3;
  wire id_5;
  reg  id_6;
  module_0(
      id_6
  );
  initial begin
    id_0 <= id_6;
  end
  wire id_7;
  task id_8;
    integer id_9;
    begin : id_10
      id_9 = 1;
    end
    input id_11;
  endtask
endmodule
module module_2 (
    input wor id_0
);
  id_2(
      .id_0(1)
  );
endmodule
module module_3 (
    input supply1 id_0,
    input wand id_1
);
  wire id_3;
  module_2(
      id_0
  );
endmodule
