#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Tue Jan 02 00:32:57 2018
# Process ID: 13288
# Current directory: C:/Users/TAN/Desktop/SM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10596 C:\Users\TAN\Desktop\SM\SM.xpr
# Log file: C:/Users/TAN/Desktop/SM/vivado.log
# Journal file: C:/Users/TAN/Desktop/SM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/TAN/Desktop/SM/SM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 735.930 ; gain = 179.379
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 02 00:33:40 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 800.508 ; gain = 0.000
add_wave {{/test/SM/InsCache/InsMem}} 
add_wave {{/test/SM/InsCache/InsPtr}} 
add_wave {{/test/SM/\SP[0]._SP /RF/regFile}} 
add_wave {{/test/SM/\SP[1]._SP /RF/regFile}} 
add_wave {{/test/SM/\SP[2]._SP /RF/regFile}} 
add_wave {{/test/SM/\SP[3]._SP /RF/regFile}} 
add_wave {{/test/SM/\SP[4]._SP /RF/i}} 
add_wave {{/test/SM/\SP[5]._SP /RF/regFile}} 
add_wave {{/test/SM/\SP[4]._SP /RF/regFile}} 
add_wave {{/test/SM/\SP[6]._SP /RF/regFile}} 
add_wave {{/test/SM/\SP[7]._SP /RF/regFile}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
save_wave_config {C:/Users/TAN/Desktop/SM/test_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/TAN/Desktop/SM/test_behav.wcfg
set_property xsim.view C:/Users/TAN/Desktop/SM/test_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 02 00:37:51 2018...
