#
# (C) Copyright 2018-2022 Xilinx, Inc.
# (C) Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
#
# This program is free software; you can redistribute it and/or
# modify it under the terms of the GNU General Public License as
# published by the Free Software Foundation; either version 2 of
# the License, or (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
    proc framebuf_rd_generate {drv_handle} {

        set node [get_node $drv_handle]
        if {$node == 0} {
                return
        }
        set dts_file [set_drv_def_dts $drv_handle]
        pldt append $node compatible "\ \, \"xlnx,axi-frmbuf-rd-v2.2\""
        set ip [hsi::get_cells -hier $drv_handle]
        set_drv_conf_prop $drv_handle C_S_AXI_CTRL_ADDR_WIDTH xlnx,s-axi-ctrl-addr-width $node
        set_drv_conf_prop $drv_handle C_S_AXI_CTRL_DATA_WIDTH xlnx,s-axi-ctrl-data-width $node
	set tile_mode [hsi get_property CONFIG.IS_TILE_FORMAT [hsi::get_cells -hier $drv_handle]]
	if {[string match -nocase $tile_mode "1"]} {
               add_prop "${node}" "xlnx,tile-formats" $tile_mode boolean $dts_file 1
        } else {
		pldt unset $node "xlnx,tile-formats"
	}
        set vid_formats ""
        set has_bgr8 [hsi get_property CONFIG.HAS_BGR8 [hsi::get_cells -hier $drv_handle]]
        set has_rgbx8 [hsi get_property CONFIG.HAS_RGBX8 [hsi::get_cells -hier $drv_handle]]
        set has_bgra8 [hsi get_property CONFIG.HAS_BGRA8 [hsi::get_cells -hier $drv_handle]]
        set has_bgrx8 [hsi get_property CONFIG.HAS_BGRX8 [hsi::get_cells -hier $drv_handle]]
        set has_rgb8 [hsi get_property CONFIG.HAS_RGB8 [hsi::get_cells -hier $drv_handle]]
        set has_rgba8 [hsi get_property CONFIG.HAS_RGBA8 [hsi::get_cells -hier $drv_handle]]
        set has_bgrx10 [hsi get_property CONFIG.HAS_RGBX10 [hsi::get_cells -hier $drv_handle]]
        set has_uyvy8 [hsi get_property CONFIG.HAS_UYVY8 [hsi::get_cells -hier $drv_handle]]
        set has_y8 [hsi get_property CONFIG.HAS_Y8 [hsi::get_cells -hier $drv_handle]]
        set has_y10 [hsi get_property CONFIG.HAS_Y10 [hsi::get_cells -hier $drv_handle]]
        set has_y12 [hsi get_property CONFIG.HAS_Y12 [hsi::get_cells -hier $drv_handle]]
        set has_yuv8 [hsi get_property CONFIG.HAS_YUV8 [hsi::get_cells -hier $drv_handle]]
        set has_yuvx8 [hsi get_property CONFIG.HAS_YUVX8 [hsi::get_cells -hier $drv_handle]]
        set has_yuvx10 [hsi get_property CONFIG.HAS_YUVX10 [hsi::get_cells -hier $drv_handle]]
        set has_yuyv8 [hsi get_property CONFIG.HAS_YUYV8 [hsi::get_cells -hier $drv_handle]]
        set has_y_uv8_420 [hsi get_property CONFIG.HAS_Y_UV8_420 [hsi::get_cells -hier $drv_handle]]
        set has_y_uv8 [hsi get_property CONFIG.HAS_Y_UV8 [hsi::get_cells -hier $drv_handle]]
        set has_y_uv10 [hsi get_property CONFIG.HAS_Y_UV10 [hsi::get_cells -hier $drv_handle]]
        set has_y_uv10_420 [hsi get_property CONFIG.HAS_Y_UV10_420 [hsi::get_cells -hier $drv_handle]]
        set has_y_u_v8 [hsi get_property CONFIG.HAS_Y_U_V8 [hsi::get_cells -hier $drv_handle]]
        set has_y_u_v10 [hsi get_property CONFIG.HAS_Y_U_V10 [hsi::get_cells -hier $drv_handle]]
        set has_y_u_v12 [hsi get_property CONFIG.HAS_Y_U_V12 [hsi::get_cells -hier $drv_handle]]
        set has_y_uv12 [hsi get_property CONFIG.HAS_Y_UV12 [hsi::get_cells -hier $drv_handle]]
        set has_y_uv12_420 [hsi get_property CONFIG.HAS_Y_UV12_420 [hsi::get_cells -hier $drv_handle]]
	if {$tile_mode == ""} {
		set tile_mode 0
	}
        if {!$tile_mode} {
		if {$has_bgr8 == 1} {
			append vid_formats " " "rgb888"
		}
		if {$has_rgbx8 == 1} {
			append vid_formats " " "xbgr8888"
		}
		if {$has_bgra8 == 1} {
			append vid_formats " " "argb8888"
		}
		if {$has_bgrx8 == 1} {
			append vid_formats " " "xrgb8888"
		}
		if {$has_rgb8 == 1} {
			append vid_formats " " "bgr888"
		}
		if {$has_rgba8 == 1} {
			append vid_formats " " "abgr8888"
		}
		if {$has_bgrx10 == 1} {
			append vid_formats " " "xbgr2101010"
		}
		if {$has_uyvy8 == 1} {
			append vid_formats " " "uyvy"
		}
		if {$has_y8 == 1} {
			append vid_formats " " "y8"
		}
		if {$has_y10 == 1} {
			append vid_formats " " "y10"
		}
		if {$has_y12 == 1} {
			append vid_formats " " "y12"
		}
		if {$has_yuv8 == 1} {
			append vid_formats " " "vuy888"
		}
		if {$has_yuvx8 == 1} {
			append vid_formats " " "xvuy8888"
		}
		if {$has_yuvx10 == 1} {
			append vid_formats " " "yuvx2101010"
		}
		if {$has_yuyv8 == 1} {
			append vid_formats " " "yuyv"
		}
		if {$has_y_uv8_420 == 1} {
			append vid_formats " " "nv12"
		}
		if {$has_y_uv8 == 1} {
			append vid_formats " " "nv16"
		}
		if {$has_y_uv10 == 1} {
			append vid_formats " " "xv20"
		}
		if {$has_y_uv10_420 == 1} {
			append vid_formats " " "xv15"
		}
		if {$has_y_u_v8 == 1} {
			append vid_formats " " "y_u_v8"
		}
		if {$has_y_u_v10 == 1} {
			append vid_formats " " "y_u_v10"
		}
		if {$has_y_u_v12 == 1} {
			append vid_formats " " "y_u_v12"
		}
		if {$has_y_uv12 == 1} {
			append vid_formats " " "x212m"
		}
		if {$has_y_uv12_420 == 1} {
			append vid_formats " " "x012m"
		}
		if {![string match $vid_formats ""]} {
			add_prop "${node}" "xlnx,vid-formats" $vid_formats stringlist $dts_file
		}
	}
        if {$tile_mode} {
		if {$has_y8 == 1} {
			append vid_formats " " "y8_32t y8_64t"
		}
		if {$has_y10} {
			append vid_formats " " "y10_32t y10_64t"
		}
		if {$has_y12} {
			append vid_formats " " "y12_32t y12_64t"
		}
		if {$has_y_uv8_420} {
			append vid_formats " " "nv12_32t nv12_64t"
		}
		if {$has_y_uv8} {
			append vid_formats " " "nv16_32t nv16_64t"
		}
		if {$has_y_u_v8} {
			append vid_formats " " "y_u_v8_32t y_u_v8_64t"
		}
		if {$has_y_u_v10} {
			append vid_formats " " "y_u_v10_32t y_u_v10_64t"
		}
		if {$has_y_uv10} {
			append vid_formats " " "y_uv10_32t y_uv10_64t"
		}
		if {$has_y_uv10_420} {
			append vid_formats " " "y_uv10_420_32t y_uv10_420_64t"
		}
		if {$has_y_uv12} {
			append vid_formats " " "y_uv12_32t y_uv12_64t"
		}
		if {$has_y_uv12_420} {
			append vid_formats " " "y_uv12_420_32t y_uv12_420_64t"
		}
		if {$has_y_u_v12} {
			append vid_formats " " "y_u_v12_32t y_u_v12_64t"
		}
		if {![string match $vid_formats ""]} {
			add_prop "${node}" "xlnx,vid-formats" $vid_formats stringlist $dts_file
		}
	}
        set samples_per_clk [hsi get_property CONFIG.SAMPLES_PER_CLOCK [hsi::get_cells -hier $drv_handle]]
        add_prop "$node" "xlnx,pixels-per-clock" $samples_per_clk int $dts_file
        set dma_align [expr $samples_per_clk * 8]
        add_prop "$node" "xlnx,dma-align" $dma_align int $dts_file
        set has_interlaced [hsi get_property CONFIG.HAS_INTERLACED [hsi::get_cells -hier $drv_handle]]
        if {$has_interlaced == 1} {
                add_prop "$node" "xlnx,fid" boolean $dts_file
        }
        set dma_addr_width [hsi get_property CONFIG.AXIMM_ADDR_WIDTH [hsi::get_cells -hier $drv_handle]]
        add_prop "$node" "xlnx,dma-addr-width" $dma_addr_width int $dts_file
        add_prop "$node" "#dma-cells" 1 int $dts_file
        set max_data_width [hsi get_property CONFIG.MAX_DATA_WIDTH [hsi::get_cells -hier $drv_handle]]
        add_prop "$node" "xlnx,video-width" $max_data_width int $dts_file
        set max_rows [hsi get_property CONFIG.MAX_ROWS [hsi::get_cells -hier $drv_handle]]
        add_prop "$node" "xlnx,max-height" $max_rows int $dts_file
        set max_cols [hsi get_property CONFIG.MAX_COLS [hsi::get_cells -hier $drv_handle]]
        add_prop "$node" "xlnx,max-width" $max_cols int $dts_file

	framebuf_rd_gen_gpio_reset $drv_handle $node $dts_file
    }

    proc framebuf_rd_gen_gpio_reset {drv_handle node dts_file} {
	set pins [get_source_pins [hsi get_pins -of_objects [hsi get_cells -hier [hsi get_cells -hier $drv_handle]] "ap_rst_n"]]
	foreach pin $pins {
		set sink_periph [hsi get_cells -of_objects $pin]
		if {[llength $sink_periph]} {
			set sink_ip [hsi get_property IP_NAME $sink_periph]
			if {$sink_ip in {"xlslice" "ilslice"}} {
				set gpio [hsi get_property CONFIG.DIN_FROM $sink_periph]
				set pins [hsi get_pins -of_objects [hsi get_nets -of_objects [hsi get_pins -of_objects $sink_periph "Din"]]]
				foreach pin $pins {
					set periph [hsi get_cells -of_objects $pin]
					if {[llength $periph]} {
						set ip [hsi get_property IP_NAME $periph]
						if { $ip in { "versal_cips" "ps_wizard" }} {
							# As versal has only bank0 for MIOs
							set gpio [expr $gpio + 26]
							add_prop "$node" "reset-gpios" "gpio0 $gpio 1" reference $dts_file
							break
						}
						if {[string match -nocase $ip "zynq_ultra_ps_e"]} {
							set gpio [expr $gpio + 78]
							add_prop "$node" "reset-gpios" "gpio $gpio 1" reference $dts_file
							break
						}
						if {[string match -nocase $ip "axi_gpio"]} {
							add_prop "$node" "reset-gpios" "$periph $gpio 1" reference $dts_file
						}
					} else {
						dtg_warning "$drv_handle peripheral is NULL for the $pin $periph"
					}
				}
			}
			# add reset-gpio pin when no slice is connected between v_tpg ip and axi_gpio ip
			set ip_name [hsi::get_property IP_NAME $sink_periph]
			if {[string match -nocase $ip_name "axi_gpio"]} {
				set gpio_number [hsi::get_property LEFT [hsi::get_pins -of_objects [hsi::get_cells -hier "$sink_periph"] "gpio_io_o" ]]
				add_prop "$node" "reset-gpios" "$sink_periph $gpio_number 1" reference $dts_file
			}
		} else {
			dtg_warning "$drv_handle peripheral is NULL for the $pin $sink_periph"
		}
	}
}

