; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_convolution_hardtanh_13(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %11 = shl i32 %10, 9, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = shl i32 %12, 2, !dbg !12
  %14 = and i32 %13, 508, !dbg !12
  %15 = or disjoint i32 %11, %14, !dbg !13
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %17 = icmp slt i32 %16, 64, !dbg !15
  %.frozen = freeze i32 %15, !dbg !16
  %18 = sdiv i32 %.frozen, 256, !dbg !16
  %19 = mul i32 %18, 256, !dbg !17
  %.decomposed = sub i32 %.frozen, %19, !dbg !17
  %20 = shl i32 %16, 8, !dbg !18
  %21 = add i32 %.decomposed, %20, !dbg !19
  %22 = shl i32 %18, 14, !dbg !20
  %23 = add i32 %21, %22, !dbg !21
  %24 = sext i32 %23 to i64, !dbg !22
  %25 = getelementptr float, ptr addrspace(1) %0, i64 %24, !dbg !22
  %26 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %25, i1 %17) #4, !dbg !23
  %27 = sext i32 %.decomposed to i64, !dbg !24
  %28 = getelementptr float, ptr addrspace(1) %1, i64 %27, !dbg !24
  %29 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %28, i1 true) #4, !dbg !25
  %30 = getelementptr float, ptr addrspace(1) %2, i64 %27, !dbg !26
  %31 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %30, i1 true) #4, !dbg !27
  %32 = extractvalue { i32, i32, i32, i32 } %31, 0, !dbg !27
  %33 = extractvalue { i32, i32, i32, i32 } %31, 1, !dbg !27
  %34 = extractvalue { i32, i32, i32, i32 } %31, 2, !dbg !27
  %35 = extractvalue { i32, i32, i32, i32 } %31, 3, !dbg !27
  %36 = bitcast i32 %32 to float, !dbg !27
  %37 = bitcast i32 %33 to float, !dbg !27
  %38 = bitcast i32 %34 to float, !dbg !27
  %39 = bitcast i32 %35 to float, !dbg !27
  %40 = getelementptr float, ptr addrspace(1) %3, i64 %27, !dbg !28
  %41 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %40, i1 true) #4, !dbg !29
  %42 = getelementptr float, ptr addrspace(1) %4, i64 %27, !dbg !30
  %43 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %42, i1 true) #4, !dbg !31
  %44 = fadd float %36, 0x3EE4F8B580000000, !dbg !32
  %45 = fadd float %37, 0x3EE4F8B580000000, !dbg !32
  %46 = fadd float %38, 0x3EE4F8B580000000, !dbg !32
  %47 = fadd float %39, 0x3EE4F8B580000000, !dbg !32
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i = icmp eq i32 %48, 0, !dbg !33
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i = icmp eq i32 %49, 0, !dbg !33
  br i1 %.not.i, label %55, label %50, !dbg !33

50:                                               ; preds = %9
  br i1 %.not1.i, label %53, label %51, !dbg !33

51:                                               ; preds = %50
  %52 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %44) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

53:                                               ; preds = %50
  %54 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %44) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

55:                                               ; preds = %9
  br i1 %.not1.i, label %58, label %56, !dbg !33

56:                                               ; preds = %55
  %57 = tail call float @llvm.nvvm.sqrt.rn.f(float %44) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

58:                                               ; preds = %55
  %59 = tail call float @llvm.nvvm.sqrt.approx.f(float %44) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

__nv_sqrtf.exit:                                  ; preds = %51, %53, %56, %58
  %.0.i = phi float [ %52, %51 ], [ %54, %53 ], [ %57, %56 ], [ %59, %58 ], !dbg !33
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i8 = icmp eq i32 %60, 0, !dbg !33
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i11 = icmp eq i32 %61, 0, !dbg !33
  br i1 %.not.i8, label %67, label %62, !dbg !33

62:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i11, label %65, label %63, !dbg !33

63:                                               ; preds = %62
  %64 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %45) #4, !dbg !33
  br label %__nv_sqrtf.exit12, !dbg !33

65:                                               ; preds = %62
  %66 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %45) #4, !dbg !33
  br label %__nv_sqrtf.exit12, !dbg !33

67:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i11, label %70, label %68, !dbg !33

68:                                               ; preds = %67
  %69 = tail call float @llvm.nvvm.sqrt.rn.f(float %45) #4, !dbg !33
  br label %__nv_sqrtf.exit12, !dbg !33

70:                                               ; preds = %67
  %71 = tail call float @llvm.nvvm.sqrt.approx.f(float %45) #4, !dbg !33
  br label %__nv_sqrtf.exit12, !dbg !33

__nv_sqrtf.exit12:                                ; preds = %63, %65, %68, %70
  %.0.i10 = phi float [ %64, %63 ], [ %66, %65 ], [ %69, %68 ], [ %71, %70 ], !dbg !33
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i13 = icmp eq i32 %72, 0, !dbg !33
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i16 = icmp eq i32 %73, 0, !dbg !33
  br i1 %.not.i13, label %79, label %74, !dbg !33

74:                                               ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %77, label %75, !dbg !33

75:                                               ; preds = %74
  %76 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %46) #4, !dbg !33
  br label %__nv_sqrtf.exit17, !dbg !33

77:                                               ; preds = %74
  %78 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %46) #4, !dbg !33
  br label %__nv_sqrtf.exit17, !dbg !33

79:                                               ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %82, label %80, !dbg !33

80:                                               ; preds = %79
  %81 = tail call float @llvm.nvvm.sqrt.rn.f(float %46) #4, !dbg !33
  br label %__nv_sqrtf.exit17, !dbg !33

82:                                               ; preds = %79
  %83 = tail call float @llvm.nvvm.sqrt.approx.f(float %46) #4, !dbg !33
  br label %__nv_sqrtf.exit17, !dbg !33

__nv_sqrtf.exit17:                                ; preds = %75, %77, %80, %82
  %.0.i15 = phi float [ %76, %75 ], [ %78, %77 ], [ %81, %80 ], [ %83, %82 ], !dbg !33
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i18 = icmp eq i32 %84, 0, !dbg !33
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i21 = icmp eq i32 %85, 0, !dbg !33
  br i1 %.not.i18, label %91, label %86, !dbg !33

86:                                               ; preds = %__nv_sqrtf.exit17
  br i1 %.not1.i21, label %89, label %87, !dbg !33

87:                                               ; preds = %86
  %88 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %47) #4, !dbg !33
  br label %__nv_sqrtf.exit22, !dbg !33

89:                                               ; preds = %86
  %90 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %47) #4, !dbg !33
  br label %__nv_sqrtf.exit22, !dbg !33

91:                                               ; preds = %__nv_sqrtf.exit17
  br i1 %.not1.i21, label %94, label %92, !dbg !33

92:                                               ; preds = %91
  %93 = tail call float @llvm.nvvm.sqrt.rn.f(float %47) #4, !dbg !33
  br label %__nv_sqrtf.exit22, !dbg !33

94:                                               ; preds = %91
  %95 = tail call float @llvm.nvvm.sqrt.approx.f(float %47) #4, !dbg !33
  br label %__nv_sqrtf.exit22, !dbg !33

__nv_sqrtf.exit22:                                ; preds = %87, %89, %92, %94
  %.0.i20 = phi float [ %88, %87 ], [ %90, %89 ], [ %93, %92 ], [ %95, %94 ], !dbg !33
  %96 = extractvalue { i32, i32, i32, i32 } %26, 3, !dbg !23
  %97 = extractvalue { i32, i32, i32, i32 } %29, 3, !dbg !25
  %98 = extractvalue { i32, i32, i32, i32 } %26, 2, !dbg !23
  %99 = extractvalue { i32, i32, i32, i32 } %29, 2, !dbg !25
  %100 = extractvalue { i32, i32, i32, i32 } %26, 1, !dbg !23
  %101 = extractvalue { i32, i32, i32, i32 } %29, 1, !dbg !25
  %102 = extractvalue { i32, i32, i32, i32 } %26, 0, !dbg !23
  %103 = extractvalue { i32, i32, i32, i32 } %29, 0, !dbg !25
  %104 = extractvalue { i32, i32, i32, i32 } %43, 3, !dbg !31
  %105 = extractvalue { i32, i32, i32, i32 } %43, 2, !dbg !31
  %106 = extractvalue { i32, i32, i32, i32 } %43, 1, !dbg !31
  %107 = extractvalue { i32, i32, i32, i32 } %43, 0, !dbg !31
  %108 = extractvalue { i32, i32, i32, i32 } %41, 3, !dbg !29
  %109 = extractvalue { i32, i32, i32, i32 } %41, 2, !dbg !29
  %110 = extractvalue { i32, i32, i32, i32 } %41, 1, !dbg !29
  %111 = extractvalue { i32, i32, i32, i32 } %41, 0, !dbg !29
  %112 = and i32 %12, 127, !dbg !12
  %113 = or disjoint i32 %112, 384, !dbg !12
  %114 = or disjoint i32 %11, %113, !dbg !13
  %115 = or disjoint i32 %112, 256, !dbg !12
  %116 = or disjoint i32 %11, %115, !dbg !13
  %117 = or disjoint i32 %112, 128, !dbg !12
  %118 = or disjoint i32 %11, %117, !dbg !13
  %119 = or disjoint i32 %11, %112, !dbg !13
  %120 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !34
  %121 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i10) #4, !dbg !34
  %122 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i15) #4, !dbg !34
  %123 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i20) #4, !dbg !34
  %124 = insertelement <4 x i32> poison, i32 %96, i64 0, !dbg !23
  %125 = insertelement <4 x i32> %124, i32 %98, i64 1, !dbg !23
  %126 = insertelement <4 x i32> %125, i32 %100, i64 2, !dbg !23
  %127 = insertelement <4 x i32> %126, i32 %102, i64 3, !dbg !23
  %128 = bitcast <4 x i32> %127 to <4 x float>, !dbg !23
  %129 = insertelement <4 x i32> poison, i32 %97, i64 0, !dbg !25
  %130 = insertelement <4 x i32> %129, i32 %99, i64 1, !dbg !25
  %131 = insertelement <4 x i32> %130, i32 %101, i64 2, !dbg !25
  %132 = insertelement <4 x i32> %131, i32 %103, i64 3, !dbg !25
  %133 = bitcast <4 x i32> %132 to <4 x float>, !dbg !25
  %134 = fsub <4 x float> %128, %133, !dbg !35
  %135 = insertelement <4 x i32> poison, i32 %104, i64 0, !dbg !31
  %136 = insertelement <4 x i32> %135, i32 %105, i64 1, !dbg !31
  %137 = insertelement <4 x i32> %136, i32 %106, i64 2, !dbg !31
  %138 = insertelement <4 x i32> %137, i32 %107, i64 3, !dbg !31
  %139 = bitcast <4 x i32> %138 to <4 x float>, !dbg !31
  %140 = insertelement <4 x i32> poison, i32 %108, i64 0, !dbg !29
  %141 = insertelement <4 x i32> %140, i32 %109, i64 1, !dbg !29
  %142 = insertelement <4 x i32> %141, i32 %110, i64 2, !dbg !29
  %143 = insertelement <4 x i32> %142, i32 %111, i64 3, !dbg !29
  %144 = bitcast <4 x i32> %143 to <4 x float>, !dbg !29
  %145 = insertelement <4 x float> poison, float %123, i64 0, !dbg !36
  %146 = insertelement <4 x float> %145, float %122, i64 1, !dbg !36
  %147 = insertelement <4 x float> %146, float %121, i64 2, !dbg !36
  %148 = insertelement <4 x float> %147, float %120, i64 3, !dbg !36
  %149 = fmul <4 x float> %134, %148, !dbg !36
  %150 = fmul <4 x float> %149, %144, !dbg !37
  %151 = fadd <4 x float> %150, %139, !dbg !38
  %152 = fcmp ole <4 x float> %151, zeroinitializer, !dbg !39
  %153 = select <4 x i1> %152, <4 x float> zeroinitializer, <4 x float> %151, !dbg !39
  %154 = fcmp olt <4 x float> %153, splat (float 6.000000e+00), !dbg !43
  %155 = extractelement <4 x float> %153, i64 3, !dbg !45
  %156 = fcmp uno float %155, 0.000000e+00, !dbg !45
  %157 = extractelement <4 x float> %153, i64 2, !dbg !45
  %158 = fcmp uno float %157, 0.000000e+00, !dbg !45
  %159 = extractelement <4 x float> %153, i64 1, !dbg !45
  %160 = fcmp uno float %159, 0.000000e+00, !dbg !45
  %161 = extractelement <4 x float> %153, i64 0, !dbg !45
  %162 = fcmp uno float %161, 0.000000e+00, !dbg !45
  %163 = extractelement <4 x i1> %154, i64 3, !dbg !46
  %164 = or i1 %163, %156, !dbg !46
  %165 = extractelement <4 x i1> %154, i64 2, !dbg !46
  %166 = or i1 %165, %158, !dbg !46
  %167 = extractelement <4 x i1> %154, i64 1, !dbg !46
  %168 = or i1 %167, %160, !dbg !46
  %169 = extractelement <4 x i1> %154, i64 0, !dbg !46
  %170 = or i1 %169, %162, !dbg !46
  %171 = select i1 %164, float %155, float 6.000000e+00, !dbg !47
  %172 = select i1 %166, float %157, float 6.000000e+00, !dbg !47
  %173 = select i1 %168, float %159, float 6.000000e+00, !dbg !47
  %174 = select i1 %170, float %161, float 6.000000e+00, !dbg !47
  %175 = shl i32 %119, 6, !dbg !48
  %176 = shl i32 %118, 6, !dbg !48
  %177 = shl i32 %116, 6, !dbg !48
  %178 = shl i32 %114, 6, !dbg !48
  %179 = add i32 %175, %16, !dbg !49
  %180 = add i32 %176, %16, !dbg !49
  %181 = add i32 %177, %16, !dbg !49
  %182 = add i32 %178, %16, !dbg !49
  %183 = sext i32 %179 to i64, !dbg !50
  %184 = getelementptr float, ptr addrspace(1) %5, i64 %183, !dbg !50
  %185 = sext i32 %180 to i64, !dbg !50
  %186 = getelementptr float, ptr addrspace(1) %5, i64 %185, !dbg !50
  %187 = sext i32 %181 to i64, !dbg !50
  %188 = getelementptr float, ptr addrspace(1) %5, i64 %187, !dbg !50
  %189 = sext i32 %182 to i64, !dbg !50
  %190 = getelementptr float, ptr addrspace(1) %5, i64 %189, !dbg !50
  %.idx = shl nuw nsw i32 %14, 3, !dbg !51
  %191 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx, !dbg !51
  %192 = bitcast float %171 to <1 x i32>, !dbg !51
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %191, <1 x i32> %192, i1 true) #4, !dbg !51
  %193 = shl nuw nsw i32 %14, 1, !dbg !51
  %194 = or disjoint i32 %193, 2, !dbg !51
  %195 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %194, !dbg !51
  %196 = bitcast float %172 to <1 x i32>, !dbg !51
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %195, <1 x i32> %196, i1 true) #4, !dbg !51
  %197 = or disjoint i32 %193, 4, !dbg !51
  %198 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %197, !dbg !51
  %199 = bitcast float %173 to <1 x i32>, !dbg !51
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %198, <1 x i32> %199, i1 true) #4, !dbg !51
  %200 = or disjoint i32 %193, 6, !dbg !51
  %201 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %200, !dbg !51
  %202 = bitcast float %174 to <1 x i32>, !dbg !51
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %201, <1 x i32> %202, i1 true) #4, !dbg !51
  tail call void @llvm.nvvm.barrier0(), !dbg !51
  %.idx4 = shl nuw nsw i32 %112, 3, !dbg !51
  %203 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx4, !dbg !51
  %204 = load i32, ptr addrspace(3) %203, align 8, !dbg !51
  %.idx5 = shl nuw nsw i32 %117, 3, !dbg !51
  %205 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx5, !dbg !51
  %206 = load i32, ptr addrspace(3) %205, align 8, !dbg !51
  %.idx6 = shl nuw nsw i32 %115, 3, !dbg !51
  %207 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx6, !dbg !51
  %208 = load i32, ptr addrspace(3) %207, align 8, !dbg !51
  %.idx7 = shl nuw nsw i32 %113, 3, !dbg !51
  %209 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx7, !dbg !51
  %210 = load i32, ptr addrspace(3) %209, align 8, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %204, ptr addrspace(1) %184, i1 %17) #4, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %206, ptr addrspace(1) %186, i1 %17) #4, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %208, ptr addrspace(1) %188, i1 %17) #4, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %210, ptr addrspace(1) %190, i1 %17) #4, !dbg !51
  %211 = getelementptr float, ptr addrspace(1) %6, i64 %24, !dbg !52
  %212 = bitcast float %171 to i32, !dbg !53
  %213 = bitcast float %172 to i32, !dbg !53
  %214 = bitcast float %173 to i32, !dbg !53
  %215 = bitcast float %174 to i32, !dbg !53
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %212, i32 %213, i32 %214, i32 %215, ptr addrspace(1) %211, i1 %17) #4, !dbg !53
  ret void, !dbg !54
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cpknmvqg7o7ryzve5e4ilo6o5kibt3mf532coh37zavfxdjwata5.py", directory: "inductor_cache/pk")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_hardtanh_13, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_hardtanh_13, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_hardtanh_13", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_hardtanh_13", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 27, column: 21, scope: !7)
!16 = !DILocation(line: 30, column: 19, scope: !7)
!17 = !DILocation(line: 29, column: 19, scope: !7)
!18 = !DILocation(line: 32, column: 39, scope: !7)
!19 = !DILocation(line: 32, column: 35, scope: !7)
!20 = !DILocation(line: 32, column: 50, scope: !7)
!21 = !DILocation(line: 32, column: 44, scope: !7)
!22 = !DILocation(line: 32, column: 30, scope: !7)
!23 = !DILocation(line: 32, column: 55, scope: !7)
!24 = !DILocation(line: 33, column: 30, scope: !7)
!25 = !DILocation(line: 33, column: 35, scope: !7)
!26 = !DILocation(line: 34, column: 30, scope: !7)
!27 = !DILocation(line: 34, column: 35, scope: !7)
!28 = !DILocation(line: 35, column: 31, scope: !7)
!29 = !DILocation(line: 35, column: 36, scope: !7)
!30 = !DILocation(line: 36, column: 31, scope: !7)
!31 = !DILocation(line: 36, column: 36, scope: !7)
!32 = !DILocation(line: 39, column: 18, scope: !7)
!33 = !DILocation(line: 40, column: 26, scope: !7)
!34 = !DILocation(line: 42, column: 18, scope: !7)
!35 = !DILocation(line: 37, column: 18, scope: !7)
!36 = !DILocation(line: 45, column: 19, scope: !7)
!37 = !DILocation(line: 46, column: 20, scope: !7)
!38 = !DILocation(line: 47, column: 20, scope: !7)
!39 = !DILocation(line: 121, column: 29, scope: !40, inlinedAt: !42)
!40 = distinct !DILexicalBlockFile(scope: !7, file: !41, discriminator: 0)
!41 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!42 = !DILocation(line: 49, column: 42, scope: !7)
!43 = !DILocation(line: 110, column: 15, scope: !40, inlinedAt: !44)
!44 = !DILocation(line: 51, column: 42, scope: !7)
!45 = !DILocation(line: 112, column: 21, scope: !40, inlinedAt: !44)
!46 = !DILocation(line: 112, column: 16, scope: !40, inlinedAt: !44)
!47 = !DILocation(line: 113, column: 29, scope: !40, inlinedAt: !44)
!48 = !DILocation(line: 52, column: 33, scope: !7)
!49 = !DILocation(line: 52, column: 30, scope: !7)
!50 = !DILocation(line: 52, column: 25, scope: !7)
!51 = !DILocation(line: 52, column: 45, scope: !7)
!52 = !DILocation(line: 53, column: 25, scope: !7)
!53 = !DILocation(line: 53, column: 57, scope: !7)
!54 = !DILocation(line: 53, column: 4, scope: !7)
