// Seed: 2665512916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  integer [-1 : {  1  ,  1  }] id_6 = id_2;
  wire id_7;
  ;
  wire id_8;
endmodule
module module_1 (
    inout  tri0 id_0,
    input  wand id_1,
    output wand id_2,
    input  tri0 id_3
);
  parameter id_5 = "";
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_6,
      id_6
  );
  output wire id_2;
  input wire id_1;
  logic id_7 = id_3;
endmodule
