Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 19:42:13 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 19:05:44 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 18:27:35 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 18:25:16 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 16:32:10 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 15:00:07 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 14:43:11 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 14:30:29 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 14:25:49 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 14:06:19 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 21:45:30 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 21:36:36 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 17:05:08 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 17:01:47 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 16:59:46 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 16:37:57 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 16:13:44 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 16:11:28 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 15:27:35 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 12:07:25 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 11:04:00 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 10:57:28 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 10:53:05 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 10:51:01 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 10:46:50 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 10:44:52 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 10:41:45 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 10:39:39 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 16 10:22:25 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_acc_polynomial_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_acc_polynomial_ip_0_0 (xilinx.com:user:polynomial_ip:1.0 (Rev. 2)) to Vivado generation flows.

