read_verilog ../top.v
proc
expose -evert-dff -shared
synth -top top
proc
flatten
opt
expose -evert-dff
