{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684406443744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684406443744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 13:40:43 2023 " "Processing started: Thu May 18 13:40:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684406443744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684406443744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FEC_hamming -c FEC_hamming " "Command: quartus_map --read_settings_files=on --write_settings_files=off FEC_hamming -c FEC_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684406443744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684406444031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684406444031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fec_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fec_tb-arc_fec_tb " "Found design unit 1: fec_tb-arc_fec_tb" {  } { { "fec_tb.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684406450464 ""} { "Info" "ISGN_ENTITY_NAME" "1 fec_tb " "Found entity 1: fec_tb" {  } { { "fec_tb.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684406450464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684406450464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hc_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HC_encoder-arc_encod " "Found design unit 1: HC_encoder-arc_encod" {  } { { "HC_encoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/HC_encoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684406450464 ""} { "Info" "ISGN_ENTITY_NAME" "1 HC_encoder " "Found entity 1: HC_encoder" {  } { { "HC_encoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/HC_encoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684406450464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684406450464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hc_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HC_decoder-arc_decod " "Found design unit 1: HC_decoder-arc_decod" {  } { { "HC_decoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/HC_decoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684406450464 ""} { "Info" "ISGN_ENTITY_NAME" "1 HC_decoder " "Found entity 1: HC_decoder" {  } { { "HC_decoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/HC_decoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684406450464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684406450464 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fec_hamming.vhd 2 1 " "Using design file fec_hamming.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC_hamming-arc_FEC_hamming " "Found design unit 1: FEC_hamming-arc_FEC_hamming" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684406450512 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC_hamming " "Found entity 1: FEC_hamming" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684406450512 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684406450512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FEC_hamming " "Elaborating entity \"FEC_hamming\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684406450512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC_encoder HC_encoder:encod " "Elaborating entity \"HC_encoder\" for hierarchy \"HC_encoder:encod\"" {  } { { "fec_hamming.vhd" "encod" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684406450527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC_decoder HC_decoder:decod " "Elaborating entity \"HC_decoder\" for hierarchy \"HC_decoder:decod\"" {  } { { "fec_hamming.vhd" "decod" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684406450545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "err HC_decoder.vhd(27) " "Verilog HDL or VHDL warning at HC_decoder.vhd(27): object \"err\" assigned a value but never read" {  } { { "HC_decoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/HC_decoder.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684406450545 "|FEC_hamming|HC_decoder:decod"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error HC_decoder.vhd(32) " "VHDL Process Statement warning at HC_decoder.vhd(32): inferring latch(es) for signal or variable \"error\", which holds its previous value in one or more paths through the process" {  } { { "HC_decoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/HC_decoder.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684406450545 "|FEC_hamming|HC_decoder:decod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error HC_decoder.vhd(32) " "Inferred latch for \"error\" at HC_decoder.vhd(32)" {  } { { "HC_decoder.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/HC_decoder.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684406450545 "|FEC_hamming|HC_decoder:decod"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "error GND " "Pin \"error\" is stuck at GND" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684406450938 "|FEC_hamming|error"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684406450938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684406451008 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684406451354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684406451466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684406451466 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[0\] " "No output dependent on input pin \"Rx\[0\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[1\] " "No output dependent on input pin \"Rx\[1\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[2\] " "No output dependent on input pin \"Rx\[2\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[3\] " "No output dependent on input pin \"Rx\[3\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[4\] " "No output dependent on input pin \"Rx\[4\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[5\] " "No output dependent on input pin \"Rx\[5\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[6\] " "No output dependent on input pin \"Rx\[6\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[7\] " "No output dependent on input pin \"Rx\[7\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[8\] " "No output dependent on input pin \"Rx\[8\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[9\] " "No output dependent on input pin \"Rx\[9\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[10\] " "No output dependent on input pin \"Rx\[10\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx\[11\] " "No output dependent on input pin \"Rx\[11\]\"" {  } { { "fec_hamming.vhd" "" { Text "C:/intelFPGA_lite/20.1/LAB_VHDL_EXP4/fec_hamming.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684406451498 "|FEC_hamming|Rx[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684406451498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684406451498 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684406451498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684406451498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684406451498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684406451516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 13:40:51 2023 " "Processing ended: Thu May 18 13:40:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684406451516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684406451516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684406451516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684406451516 ""}
