// Seed: 3612708525
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  inout tri0 id_15;
  output wire id_14;
  output wire id_13;
  inout wire _id_12;
  output wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  input wire id_8;
  output supply0 id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output reg id_3;
  inout wire id_2;
  input wire id_1;
  assign id_14 = 1;
  assign id_2 = id_12;
  assign id_2 = id_5;
  assign id_15 = -1'd0;
  assign id_10[-1] = -1;
  logic [7:0] id_16;
  id_17 :
  assert property (@(1 or negedge id_2) !-1)
  else;
  assign id_7 = "" | id_16[id_12];
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2
  );
  always begin : LABEL_0
    id_3 <= 1;
  end
endmodule
