$comment
	File created using the following command:
		vcd file LogicCircuit.msim.vcd -direction
$end
$date
	Wed Oct 16 20:36:07 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module week6_ex1_bdf_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " Din $end
$var reg 1 # reset $end
$var wire 1 $ Dout $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 , reset~input_o $end
$var wire 1 - clock~input_o $end
$var wire 1 . clock~inputCLKENA0_outclk $end
$var wire 1 / Din~input_o $end
$var wire 1 0 inst|reg_fstate.state2~0_combout $end
$var wire 1 1 inst|fstate.state2~q $end
$var wire 1 2 inst|reg_fstate.state3~0_combout $end
$var wire 1 3 inst|fstate.state3~q $end
$var wire 1 4 inst|Dout~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
02
03
04
$end
#20000
1"
1!
1#
1/
1-
1,
1.
#40000
0!
0#
0-
0,
0.
10
#60000
0"
1!
0/
1-
1.
00
11
12
#80000
0!
0-
0.
#100000
1"
1!
1/
1-
1.
02
10
13
01
14
1$
#120000
0!
0-
0.
#140000
0"
1!
0/
1-
1.
00
03
11
12
04
0$
#160000
0!
0-
0.
#180000
1!
1-
1.
13
01
02
14
1$
#200000
0!
0-
0.
#220000
1!
1-
1.
03
04
0$
#240000
0!
0-
0.
#260000
1!
1-
1.
#280000
0!
0-
0.
#300000
1"
1!
1/
1-
1.
10
#320000
0!
0-
0.
#340000
1!
1-
1.
11
#360000
0!
0-
0.
#380000
0"
1!
0/
1-
1.
12
00
#400000
0!
0-
0.
#420000
1!
1-
1.
13
01
02
14
1$
#440000
0!
0-
0.
#460000
1!
1-
1.
03
04
0$
#480000
0!
0-
0.
#500000
1!
1-
1.
#520000
0!
0-
0.
#540000
1!
1-
1.
#560000
0!
0-
0.
#580000
1!
1-
1.
#600000
0!
0-
0.
#620000
1!
1-
1.
#640000
0!
0-
0.
#660000
1!
1-
1.
#680000
0!
0-
0.
#700000
1!
1-
1.
#720000
0!
0-
0.
#740000
1!
1-
1.
#760000
0!
0-
0.
#780000
1!
1-
1.
#800000
0!
0-
0.
#820000
1!
1-
1.
#840000
0!
0-
0.
#860000
1!
1-
1.
#880000
0!
0-
0.
#900000
1!
1-
1.
#920000
0!
0-
0.
#940000
1!
1-
1.
#960000
0!
0-
0.
#980000
1!
1-
1.
#1000000
