Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'fix_to_float_K' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'fix_to_float_K'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'fix_to_float_K' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'fix_to_float_K'...
Delivering associated files for 'fix_to_float_K'...
Generating implementation netlist for 'fix_to_float_K'...
INFO:sim - Pre-processing HDL files for 'fix_to_float_K'...
Running synthesis for 'fix_to_float_K'
Running ngcbuild...
Writing VEO instantiation template for 'fix_to_float_K'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'fix_to_float_K'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/fix_to_float_K
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: fix_to_float_K.xco
XMDF file found: fix_to_float_K_xmdf.tcl
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/fix_to_float_K.asy -view all -origin_type imported
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/fix_to_float_K.ngc -view all -origin_type created
Checking file
"/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ip
core_dir/tmp/_cg/fix_to_float_K.ngc" for project device match ...
File
"/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ip
core_dir/tmp/_cg/fix_to_float_K.ngc" device information matches project device.
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/fix_to_float_K.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog
   /ipcore_dir/tmp/_cg/fix_to_float_K.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/ece.cmu.edu/usr/elliotr/Private/18545/break-the-xilence/project/verilog/ipc
ore_dir/tmp/_cg/fix_to_float_K.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fix_to_float_K"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
