

================================================================
== Vivado HLS Report for 'CvtColor'
================================================================
* Date:           Wed Jun 26 10:06:04 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sobel_hls
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  923761|    1|  923761|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  923760| 3 ~ 1283 |          -|          -|  0 ~ 720 |    no    |
        | + loop_width  |    0|    1280|         2|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     63|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|      63|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      63|    195|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_213_p2                       |     +    |      0|  0|  14|          10|           1|
    |j_fu_228_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |tmp_69_i_fu_223_p2                |   icmp   |      0|  0|  13|          12|          12|
    |tmp_i_fu_208_p2                   |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  63|          50|          31|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |i_i_reg_182                  |   9|          2|   10|         20|
    |j_i_reg_193                  |   9|          2|   11|         22|
    |p_dst_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |p_src_cols_V_blk_n           |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n    |   9|          2|    1|          2|
    |p_src_rows_V_blk_n           |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 132|         28|   31|         66|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |i_i_reg_182                |  10|   0|   10|          0|
    |i_reg_248                  |  10|   0|   10|          0|
    |j_i_reg_193                |  11|   0|   11|          0|
    |p_src_cols_V_read_reg_234  |  12|   0|   12|          0|
    |p_src_rows_V_read_reg_239  |  11|   0|   11|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |tmp_69_i_reg_253           |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  63|   0|   63|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|start_out                     | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|start_write                   | out |    1| ap_ctrl_hs |        CvtColor       | return value |
|p_src_rows_V_dout             |  in |   11|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_empty_n          |  in |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_read             | out |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_cols_V_dout             |  in |   12|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_empty_n          |  in |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_read             | out |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_data_stream_V_dout      |  in |    8|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_src_data_stream_V_empty_n   |  in |    1|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_src_data_stream_V_read      | out |    1|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_dst_data_stream_0_V_din     | out |    8|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write   | out |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din     | out |    8|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write   | out |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din     | out |    8|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write   | out |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

