
*** Running vivado
    with args -log riscv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: synth_design -top riscv_top -part xc7a35tcpg236-1 -fanout_limit 600
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 356.770 ; gain = 99.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [D:/CPU/CPU_code/riscv_top.v:4]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/CPU/CPU_code/common/ram.v:3]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [D:/CPU/CPU_code/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (1#1) [D:/CPU/CPU_code/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ram' (2#1) [D:/CPU/CPU_code/common/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/CPU/CPU_code/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/CPU/CPU_code/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [D:/CPU/CPU_code/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'stage_if' [D:/CPU/CPU_code/if.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_if' (4#1) [D:/CPU/CPU_code/if.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/CPU/CPU_code/if_id.v:2]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (5#1) [D:/CPU/CPU_code/if_id.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_id' [D:/CPU/CPU_code/id.v:1]
INFO: [Synth 8-226] default block is never used [D:/CPU/CPU_code/id.v:117]
INFO: [Synth 8-6155] done synthesizing module 'stage_id' (6#1) [D:/CPU/CPU_code/id.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/CPU/CPU_code/id_ex.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (7#1) [D:/CPU/CPU_code/id_ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'stage_ex' [D:/CPU/CPU_code/ex.v:1]
INFO: [Synth 8-226] default block is never used [D:/CPU/CPU_code/ex.v:79]
INFO: [Synth 8-6155] done synthesizing module 'stage_ex' (8#1) [D:/CPU/CPU_code/ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/CPU/CPU_code/ex_mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (9#1) [D:/CPU/CPU_code/ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'stage_mem' [D:/CPU/CPU_code/mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_mem' (10#1) [D:/CPU/CPU_code/mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/CPU/CPU_code/mem_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (11#1) [D:/CPU/CPU_code/mem_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'mcu' [D:/CPU/CPU_code/mem_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mcu' (12#1) [D:/CPU/CPU_code/mem_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/CPU/CPU_code/ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (13#1) [D:/CPU/CPU_code/ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'icache' [D:/CPU/CPU_code/inst_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'icache' (14#1) [D:/CPU/CPU_code/inst_cache.v:1]
WARNING: [Synth 8-3848] Net dbgreg_dout in module/entity cpu does not have driver. [D:/CPU/CPU_code/cpu.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (15#1) [D:/CPU/CPU_code/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'hci' [D:/CPU/CPU_code/common/hci.v:30]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_REG_RD bound to: 8'b00000001 
	Parameter OP_CPU_REG_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_IO_IN bound to: 8'b00000101 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_MEM_RD bound to: 8'b00001001 
	Parameter OP_MEM_WR bound to: 8'b00001010 
	Parameter OP_DISABLE bound to: 8'b00001011 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_IO_IN_STG_0 bound to: 5'b00100 
	Parameter S_IO_IN_STG_1 bound to: 5'b00101 
	Parameter S_CPU_REG_RD_STG0 bound to: 5'b00110 
	Parameter S_CPU_REG_RD_STG1 bound to: 5'b00111 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01000 
	Parameter S_MEM_RD_STG_0 bound to: 5'b01001 
	Parameter S_MEM_RD_STG_1 bound to: 5'b01010 
	Parameter S_MEM_WR_STG_0 bound to: 5'b01011 
	Parameter S_MEM_WR_STG_1 bound to: 5'b01100 
	Parameter S_DISABLE bound to: 5'b10000 
	Parameter IO_IN_BUF_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/CPU/CPU_code/common/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (16#1) [D:/CPU/CPU_code/common/fifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/CPU/CPU_code/common/uart.v:28]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_clk' [D:/CPU/CPU_code/common/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000000110110 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_clk' (17#1) [D:/CPU/CPU_code/common/uart_baud_clk.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/CPU/CPU_code/common/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/uart_rx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (18#1) [D:/CPU/CPU_code/common/uart_rx.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/CPU/CPU_code/common/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/uart_tx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (19#1) [D:/CPU/CPU_code/common/uart_tx.v:28]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [D:/CPU/CPU_code/common/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (19#1) [D:/CPU/CPU_code/common/fifo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (20#1) [D:/CPU/CPU_code/common/uart.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU_code/common/hci.v:270]
INFO: [Synth 8-6155] done synthesizing module 'hci' (21#1) [D:/CPU/CPU_code/common/hci.v:30]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (22#1) [D:/CPU/CPU_code/riscv_top.v:4]
WARNING: [Synth 8-3331] design icache has unconnected port rdy
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[6]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design stage_ex has unconnected port rdy
WARNING: [Synth 8-3331] design stage_ex has unconnected port stall_sign[6]
WARNING: [Synth 8-3331] design stage_ex has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design stage_ex has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design stage_ex has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design stage_ex has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design stage_ex has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design stage_ex has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[6]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design stage_id has unconnected port ex_op_i[6]
WARNING: [Synth 8-3331] design stage_id has unconnected port ex_op_i[5]
WARNING: [Synth 8-3331] design stage_id has unconnected port ex_op_i[4]
WARNING: [Synth 8-3331] design stage_id has unconnected port ex_op_i[3]
WARNING: [Synth 8-3331] design stage_id has unconnected port ex_op_i[2]
WARNING: [Synth 8-3331] design stage_id has unconnected port ex_op_i[1]
WARNING: [Synth 8-3331] design stage_id has unconnected port ex_op_i[0]
WARNING: [Synth 8-3331] design stage_id has unconnected port stall_sign[6]
WARNING: [Synth 8-3331] design stage_id has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design stage_id has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design stage_id has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design stage_id has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design stage_id has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design stage_id has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[6]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[6]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design regfile has unconnected port rdy
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[31]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[30]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[29]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[28]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[27]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[26]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[25]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[24]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[23]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[22]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[21]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[20]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[19]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[18]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[17]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[16]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[15]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[14]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[13]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[12]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[11]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[10]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[9]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[8]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[7]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[6]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[5]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[4]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[3]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[2]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[1]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 467.602 ; gain = 210.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 467.602 ; gain = 210.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 467.602 ; gain = 210.770
---------------------------------------------------------------------------------
