

================================================================
== Vivado HLS Report for 'im_load'
================================================================
* Date:           Wed Oct  4 15:07:57 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        im_load
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.885 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   922561|   922561| 9.226 ms | 9.226 ms |  922561|  922561|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   922560|   922560|      1922|          -|          -|   480|    no    |
        | + Loop 1.1  |     1920|     1920|         3|          -|          -|   640|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    407|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      96|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      96|    467|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln31_1_fu_248_p2      |     +    |      0|  0|  26|          19|          19|
    |add_ln31_fu_356_p2        |     +    |      0|  0|  26|          19|          19|
    |add_ln34_1_fu_284_p2      |     +    |      0|  0|  26|          19|          19|
    |add_ln34_fu_361_p2        |     +    |      0|  0|  26|          19|          19|
    |add_ln37_fu_290_p2        |     +    |      0|  0|  26|          19|          10|
    |add_ln40_fu_296_p2        |     +    |      0|  0|  26|          19|          10|
    |i_fu_218_p2               |     +    |      0|  0|  15|           9|           1|
    |j_fu_312_p2               |     +    |      0|  0|  14|          10|           1|
    |sub_ln34_fu_254_p2        |     -    |      0|  0|  15|           7|           9|
    |sub_ln37_fu_366_p2        |     -    |      0|  0|  26|          19|          19|
    |sub_ln40_fu_371_p2        |     -    |      0|  0|  26|          19|          19|
    |and_ln879_1_fu_200_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln879_fu_182_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_fu_212_p2       |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln19_fu_306_p2       |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln879_1_fu_164_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_2_fu_170_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln879_fu_158_p2      |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_350_p2      |   icmp   |      0|  0|  13|          10|          10|
    |tmp_user_V_fu_344_p2      |   icmp   |      0|  0|  13|          10|           1|
    |or_ln21_fu_322_p2         |    or    |      0|  0|   9|           9|           9|
    |or_ln879_1_fu_206_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln879_fu_188_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln879_1_fu_383_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln879_2_fu_390_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln879_fu_376_p3    |  select  |      0|  0|  19|           1|          19|
    |xor_ln879_1_fu_194_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_fu_176_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 407|         241|         252|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |i_0_reg_135               |   9|          2|    9|         18|
    |j_0_reg_147               |   9|          2|   10|         20|
    |m_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  60|         12|   21|         46|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln31_1_reg_425   |  12|   0|   19|          7|
    |add_ln34_1_reg_430   |  12|   0|   19|          7|
    |add_ln37_reg_435     |  12|   0|   19|          7|
    |add_ln40_reg_440     |  12|   0|   19|          7|
    |and_ln879_1_reg_407  |   1|   0|    1|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_reg_135          |   9|   0|    9|          0|
    |i_reg_420            |   9|   0|    9|          0|
    |icmp_ln879_reg_402   |   1|   0|    1|          0|
    |j_0_reg_147          |  10|   0|   10|          0|
    |j_reg_448            |  10|   0|   10|          0|
    |or_ln879_1_reg_412   |   1|   0|    1|          0|
    |tmp_last_V_reg_458   |   1|   0|    1|          0|
    |tmp_user_V_reg_453   |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  96|   0|  124|         28|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |        im_load        | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |        im_load        | return value |
|ap_start             |  in |    1| ap_ctrl_hs |        im_load        | return value |
|ap_done              | out |    1| ap_ctrl_hs |        im_load        | return value |
|ap_idle              | out |    1| ap_ctrl_hs |        im_load        | return value |
|ap_ready             | out |    1| ap_ctrl_hs |        im_load        | return value |
|mode_V               |  in |    2|   ap_none  |         mode_V        |    scalar    |
|m_axis_video_TDATA   | out |    8|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP   | out |    1|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB   | out |    1|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
|mem_V_address0       | out |   19|  ap_memory |         mem_V         |     array    |
|mem_V_ce0            | out |    1|  ap_memory |         mem_V         |     array    |
|mem_V_q0             |  in |    8|  ap_memory |         mem_V         |     array    |
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %mode_V), !map !47"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m_axis_video_V_data_V), !map !53"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_keep_V), !map !57"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_strb_V), !map !61"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !65"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !69"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !73"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !77"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([307200 x i8]* %mem_V), !map !81"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @im_load_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %mode_V)"   --->   Operation 16 'read' 'mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [im_load/im_load.cpp:12]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln879 = icmp eq i2 %mode_V_read, 0" [im_load/im_load.cpp:30]   --->   Operation 18 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.95ns)   --->   "%icmp_ln879_1 = icmp eq i2 %mode_V_read, 1" [im_load/im_load.cpp:33]   --->   Operation 19 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%icmp_ln879_2 = icmp eq i2 %mode_V_read, -2" [im_load/im_load.cpp:36]   --->   Operation 20 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_1)   --->   "%xor_ln879 = xor i1 %icmp_ln879, true" [im_load/im_load.cpp:30]   --->   Operation 21 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_1)   --->   "%and_ln879 = and i1 %icmp_ln879_1, %xor_ln879" [im_load/im_load.cpp:33]   --->   Operation 22 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%or_ln879 = or i1 %icmp_ln879, %icmp_ln879_1" [im_load/im_load.cpp:33]   --->   Operation 23 'or' 'or_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%xor_ln879_1 = xor i1 %or_ln879, true" [im_load/im_load.cpp:33]   --->   Operation 24 'xor' 'xor_ln879_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln879_1 = and i1 %icmp_ln879_2, %xor_ln879_1" [im_load/im_load.cpp:36]   --->   Operation 25 'and' 'and_ln879_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln879_1 = or i1 %and_ln879_1, %and_ln879" [im_load/im_load.cpp:36]   --->   Operation 26 'or' 'or_ln879_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.loopexit" [im_load/im_load.cpp:16]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.12>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln16 = icmp eq i9 %i_0, -32" [im_load/im_load.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [im_load/im_load.cpp:16]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %1, label %.preheader.preheader" [im_load/im_load.cpp:16]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 0)" [im_load/im_load.cpp:31]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i18 %shl_ln to i19" [im_load/im_load.cpp:31]   --->   Operation 34 'zext' 'zext_ln31' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln31_1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %i_0, i7 0)" [im_load/im_load.cpp:31]   --->   Operation 35 'bitconcatenate' 'shl_ln31_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i16 %shl_ln31_1 to i19" [im_load/im_load.cpp:31]   --->   Operation 36 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.13ns)   --->   "%add_ln31_1 = add i19 %zext_ln31_1, %zext_ln31" [im_load/im_load.cpp:31]   --->   Operation 37 'add' 'add_ln31_1' <Predicate = (!icmp_ln16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%sub_ln34 = sub i9 -32, %i_0" [im_load/im_load.cpp:34]   --->   Operation 38 'sub' 'sub_ln34' <Predicate = (!icmp_ln16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %sub_ln34, i9 0)" [im_load/im_load.cpp:34]   --->   Operation 39 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i18 %shl_ln1 to i19" [im_load/im_load.cpp:34]   --->   Operation 40 'zext' 'zext_ln34' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln34_1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %sub_ln34, i7 0)" [im_load/im_load.cpp:34]   --->   Operation 41 'bitconcatenate' 'shl_ln34_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i16 %shl_ln34_1 to i19" [im_load/im_load.cpp:34]   --->   Operation 42 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.13ns)   --->   "%add_ln34_1 = add i19 %zext_ln34_1, %zext_ln34" [im_load/im_load.cpp:34]   --->   Operation 43 'add' 'add_ln34_1' <Predicate = (!icmp_ln16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.16ns)   --->   "%add_ln37 = add i19 %add_ln31_1, 640" [im_load/im_load.cpp:37]   --->   Operation 44 'add' 'add_ln37' <Predicate = (!icmp_ln16 & and_ln879_1 & or_ln879_1)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.16ns)   --->   "%add_ln40 = add i19 %add_ln34_1, 640" [im_load/im_load.cpp:40]   --->   Operation 45 'add' 'add_ln40' <Predicate = (!icmp_ln16 & !icmp_ln879 & !or_ln879_1)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 46 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [im_load/im_load.cpp:48]   --->   Operation 47 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ %j, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 48 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i10 %j_0 to i19" [im_load/im_load.cpp:19]   --->   Operation 49 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln19 = icmp eq i10 %j_0, -384" [im_load/im_load.cpp:19]   --->   Operation 50 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 51 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%j = add i10 %j_0, 1" [im_load/im_load.cpp:19]   --->   Operation 52 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %_ifconv" [im_load/im_load.cpp:19]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%trunc_ln21 = trunc i10 %j_0 to i9" [im_load/im_load.cpp:21]   --->   Operation 54 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln21 = or i9 %trunc_ln21, %i_0" [im_load/im_load.cpp:21]   --->   Operation 55 'or' 'or_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %j_0, i32 9)" [im_load/im_load.cpp:21]   --->   Operation 56 'bitselect' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp, i9 %or_ln21)" [im_load/im_load.cpp:21]   --->   Operation 57 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.77ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %or_ln, 0" [im_load/im_load.cpp:21]   --->   Operation 58 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln19)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %j_0, -385" [im_load/im_load.cpp:26]   --->   Operation 59 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln19)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.16ns)   --->   "%add_ln31 = add i19 %add_ln31_1, %zext_ln19" [im_load/im_load.cpp:31]   --->   Operation 60 'add' 'add_ln31' <Predicate = (!icmp_ln19 & icmp_ln879 & !or_ln879_1)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.16ns)   --->   "%add_ln34 = add i19 %add_ln34_1, %zext_ln19" [im_load/im_load.cpp:34]   --->   Operation 61 'add' 'add_ln34' <Predicate = (!icmp_ln19 & !and_ln879_1 & or_ln879_1)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.16ns)   --->   "%sub_ln37 = sub i19 %add_ln37, %zext_ln19" [im_load/im_load.cpp:37]   --->   Operation 62 'sub' 'sub_ln37' <Predicate = (!icmp_ln19 & and_ln879_1 & or_ln879_1)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (2.16ns)   --->   "%sub_ln40 = sub i19 %add_ln40, %zext_ln19" [im_load/im_load.cpp:40]   --->   Operation 63 'sub' 'sub_ln40' <Predicate = (!icmp_ln19 & !icmp_ln879 & !or_ln879_1)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_2)   --->   "%select_ln879 = select i1 %and_ln879_1, i19 %sub_ln37, i19 %add_ln34" [im_load/im_load.cpp:36]   --->   Operation 64 'select' 'select_ln879' <Predicate = (!icmp_ln19 & or_ln879_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln879_1 = select i1 %icmp_ln879, i19 %add_ln31, i19 %sub_ln40" [im_load/im_load.cpp:36]   --->   Operation 65 'select' 'select_ln879_1' <Predicate = (!icmp_ln19 & !or_ln879_1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln879_2 = select i1 %or_ln879_1, i19 %select_ln879, i19 %select_ln879_1" [im_load/im_load.cpp:36]   --->   Operation 66 'select' 'select_ln879_2' <Predicate = (!icmp_ln19)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i19 %select_ln879_2 to i64" [im_load/im_load.cpp:36]   --->   Operation 67 'zext' 'zext_ln879' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%mem_V_addr = getelementptr [307200 x i8]* %mem_V, i64 0, i64 %zext_ln879" [im_load/im_load.cpp:37]   --->   Operation 68 'getelementptr' 'mem_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%video_data_V = load i8* %mem_V_addr, align 1" [im_load/im_load.cpp:36]   --->   Operation 69 'load' 'video_data_V' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 70 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%video_data_V = load i8* %mem_V_addr, align 1" [im_load/im_load.cpp:36]   --->   Operation 71 'load' 'video_data_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 72 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [im_load/im_load.cpp:44]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [im_load/im_load.cpp:44]   --->   Operation 73 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader" [im_load/im_load.cpp:19]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000]
mode_V_read        (read             ) [ 000000]
specinterface_ln12 (specinterface    ) [ 000000]
icmp_ln879         (icmp             ) [ 001111]
icmp_ln879_1       (icmp             ) [ 000000]
icmp_ln879_2       (icmp             ) [ 000000]
xor_ln879          (xor              ) [ 000000]
and_ln879          (and              ) [ 000000]
or_ln879           (or               ) [ 000000]
xor_ln879_1        (xor              ) [ 000000]
and_ln879_1        (and              ) [ 001111]
or_ln879_1         (or               ) [ 001111]
br_ln16            (br               ) [ 011111]
i_0                (phi              ) [ 001111]
icmp_ln16          (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln16            (br               ) [ 000000]
shl_ln             (bitconcatenate   ) [ 000000]
zext_ln31          (zext             ) [ 000000]
shl_ln31_1         (bitconcatenate   ) [ 000000]
zext_ln31_1        (zext             ) [ 000000]
add_ln31_1         (add              ) [ 000111]
sub_ln34           (sub              ) [ 000000]
shl_ln1            (bitconcatenate   ) [ 000000]
zext_ln34          (zext             ) [ 000000]
shl_ln34_1         (bitconcatenate   ) [ 000000]
zext_ln34_1        (zext             ) [ 000000]
add_ln34_1         (add              ) [ 000111]
add_ln37           (add              ) [ 000111]
add_ln40           (add              ) [ 000111]
br_ln0             (br               ) [ 001111]
ret_ln48           (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
zext_ln19          (zext             ) [ 000000]
icmp_ln19          (icmp             ) [ 001111]
empty_2            (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln19            (br               ) [ 000000]
trunc_ln21         (trunc            ) [ 000000]
or_ln21            (or               ) [ 000000]
tmp                (bitselect        ) [ 000000]
or_ln              (bitconcatenate   ) [ 000000]
tmp_user_V         (icmp             ) [ 000011]
tmp_last_V         (icmp             ) [ 000011]
add_ln31           (add              ) [ 000000]
add_ln34           (add              ) [ 000000]
sub_ln37           (sub              ) [ 000000]
sub_ln40           (sub              ) [ 000000]
select_ln879       (select           ) [ 000000]
select_ln879_1     (select           ) [ 000000]
select_ln879_2     (select           ) [ 000000]
zext_ln879         (zext             ) [ 000000]
mem_V_addr         (getelementptr    ) [ 000010]
br_ln0             (br               ) [ 011111]
video_data_V       (load             ) [ 000001]
write_ln44         (write            ) [ 000000]
br_ln19            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mode_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mem_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_load_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="mode_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="0"/>
<pin id="88" dir="0" index="1" bw="2" slack="0"/>
<pin id="89" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="0" index="5" bw="1" slack="0"/>
<pin id="99" dir="0" index="6" bw="1" slack="0"/>
<pin id="100" dir="0" index="7" bw="1" slack="0"/>
<pin id="101" dir="0" index="8" bw="8" slack="0"/>
<pin id="102" dir="0" index="9" bw="1" slack="0"/>
<pin id="103" dir="0" index="10" bw="1" slack="0"/>
<pin id="104" dir="0" index="11" bw="1" slack="1"/>
<pin id="105" dir="0" index="12" bw="1" slack="1"/>
<pin id="106" dir="0" index="13" bw="1" slack="0"/>
<pin id="107" dir="0" index="14" bw="1" slack="0"/>
<pin id="108" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="mem_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="19" slack="0"/>
<pin id="125" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="19" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="video_data_V/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="1"/>
<pin id="137" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="j_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="1"/>
<pin id="149" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln879_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln879_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln879_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xor_ln879_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="and_ln879_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln879_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln879_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="and_ln879_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="or_ln879_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln16_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="9" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="18" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln31_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="0"/>
<pin id="234" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shl_ln31_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln31_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln31_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln31_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="18" slack="0"/>
<pin id="251" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sub_ln34_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="9" slack="0"/>
<pin id="257" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="0"/>
<pin id="262" dir="0" index="1" bw="9" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln34_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="18" slack="0"/>
<pin id="270" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shl_ln34_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln34_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln34_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln34_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="18" slack="0"/>
<pin id="287" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln37_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="19" slack="0"/>
<pin id="292" dir="0" index="1" bw="11" slack="0"/>
<pin id="293" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln40_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="19" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="0"/>
<pin id="299" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln19_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln19_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="j_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln21_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln21_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="9" slack="1"/>
<pin id="325" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="10" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="9" slack="0"/>
<pin id="340" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_user_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_last_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln31_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="19" slack="1"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln34_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="19" slack="1"/>
<pin id="363" dir="0" index="1" bw="10" slack="0"/>
<pin id="364" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sub_ln37_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="19" slack="1"/>
<pin id="368" dir="0" index="1" bw="10" slack="0"/>
<pin id="369" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln40_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="19" slack="1"/>
<pin id="373" dir="0" index="1" bw="10" slack="0"/>
<pin id="374" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln879_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="2"/>
<pin id="378" dir="0" index="1" bw="19" slack="0"/>
<pin id="379" dir="0" index="2" bw="19" slack="0"/>
<pin id="380" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln879_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="2"/>
<pin id="385" dir="0" index="1" bw="19" slack="0"/>
<pin id="386" dir="0" index="2" bw="19" slack="0"/>
<pin id="387" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_1/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln879_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="2"/>
<pin id="392" dir="0" index="1" bw="19" slack="0"/>
<pin id="393" dir="0" index="2" bw="19" slack="0"/>
<pin id="394" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_2/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln879_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="19" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="icmp_ln879_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="407" class="1005" name="and_ln879_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln879_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="or_ln879_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln879_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="425" class="1005" name="add_ln31_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="19" slack="1"/>
<pin id="427" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="add_ln34_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="19" slack="1"/>
<pin id="432" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="add_ln37_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="19" slack="1"/>
<pin id="437" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="440" class="1005" name="add_ln40_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="19" slack="1"/>
<pin id="442" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="448" class="1005" name="j_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_user_V_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_last_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="463" class="1005" name="mem_V_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="19" slack="1"/>
<pin id="465" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="video_data_V_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="video_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="109"><net_src comp="82" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="117"><net_src comp="84" pin="0"/><net_sink comp="92" pin=9"/></net>

<net id="118"><net_src comp="84" pin="0"/><net_sink comp="92" pin=10"/></net>

<net id="119"><net_src comp="84" pin="0"/><net_sink comp="92" pin=13"/></net>

<net id="120"><net_src comp="84" pin="0"/><net_sink comp="92" pin=14"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="80" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="128" pin="3"/><net_sink comp="92" pin=8"/></net>

<net id="134"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="86" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="86" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="86" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="158" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="164" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="176" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="158" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="164" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="170" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="182" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="139" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="139" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="139" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="139" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="232" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="139" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="254" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="268" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="248" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="284" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="151" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="151" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="151" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="151" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="135" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="151" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="76" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="328" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="322" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="64" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="151" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="78" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="302" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="302" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="302" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="302" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="366" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="361" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="356" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="371" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="376" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="383" pin="3"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="405"><net_src comp="158" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="410"><net_src comp="200" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="415"><net_src comp="206" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="423"><net_src comp="218" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="428"><net_src comp="248" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="433"><net_src comp="284" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="438"><net_src comp="290" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="443"><net_src comp="296" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="451"><net_src comp="312" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="456"><net_src comp="344" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="92" pin=11"/></net>

<net id="461"><net_src comp="350" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="92" pin=12"/></net>

<net id="466"><net_src comp="121" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="471"><net_src comp="128" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="92" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {5 }
	Port: m_axis_video_V_keep_V | {5 }
	Port: m_axis_video_V_strb_V | {5 }
	Port: m_axis_video_V_user_V | {5 }
	Port: m_axis_video_V_last_V | {5 }
	Port: m_axis_video_V_id_V | {5 }
	Port: m_axis_video_V_dest_V | {5 }
 - Input state : 
	Port: im_load : mode_V | {1 }
	Port: im_load : mem_V | {3 4 }
  - Chain level:
	State 1
		xor_ln879 : 1
		and_ln879 : 1
		or_ln879 : 1
		xor_ln879_1 : 1
		and_ln879_1 : 1
		or_ln879_1 : 1
	State 2
		icmp_ln16 : 1
		i : 1
		br_ln16 : 2
		shl_ln : 1
		zext_ln31 : 2
		shl_ln31_1 : 1
		zext_ln31_1 : 2
		add_ln31_1 : 3
		sub_ln34 : 1
		shl_ln1 : 2
		zext_ln34 : 3
		shl_ln34_1 : 2
		zext_ln34_1 : 3
		add_ln34_1 : 4
		add_ln37 : 4
		add_ln40 : 5
	State 3
		zext_ln19 : 1
		icmp_ln19 : 1
		j : 1
		br_ln19 : 2
		trunc_ln21 : 1
		or_ln21 : 2
		tmp : 1
		or_ln : 2
		tmp_user_V : 3
		tmp_last_V : 1
		add_ln31 : 2
		add_ln34 : 2
		sub_ln37 : 2
		sub_ln40 : 2
		select_ln879 : 3
		select_ln879_1 : 3
		select_ln879_2 : 4
		zext_ln879 : 5
		mem_V_addr : 6
		video_data_V : 7
	State 4
		write_ln44 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |        i_fu_218        |    0    |    15   |
|          |    add_ln31_1_fu_248   |    0    |    25   |
|          |    add_ln34_1_fu_284   |    0    |    25   |
|    add   |     add_ln37_fu_290    |    0    |    26   |
|          |     add_ln40_fu_296    |    0    |    26   |
|          |        j_fu_312        |    0    |    14   |
|          |     add_ln31_fu_356    |    0    |    26   |
|          |     add_ln34_fu_361    |    0    |    26   |
|----------|------------------------|---------|---------|
|          |    icmp_ln879_fu_158   |    0    |    8    |
|          |   icmp_ln879_1_fu_164  |    0    |    8    |
|          |   icmp_ln879_2_fu_170  |    0    |    8    |
|   icmp   |    icmp_ln16_fu_212    |    0    |    13   |
|          |    icmp_ln19_fu_306    |    0    |    13   |
|          |    tmp_user_V_fu_344   |    0    |    13   |
|          |    tmp_last_V_fu_350   |    0    |    13   |
|----------|------------------------|---------|---------|
|          |     sub_ln34_fu_254    |    0    |    15   |
|    sub   |     sub_ln37_fu_366    |    0    |    26   |
|          |     sub_ln40_fu_371    |    0    |    26   |
|----------|------------------------|---------|---------|
|          |   select_ln879_fu_376  |    0    |    19   |
|  select  |  select_ln879_1_fu_383 |    0    |    19   |
|          |  select_ln879_2_fu_390 |    0    |    19   |
|----------|------------------------|---------|---------|
|          |     or_ln879_fu_188    |    0    |    2    |
|    or    |    or_ln879_1_fu_206   |    0    |    2    |
|          |     or_ln21_fu_322     |    0    |    9    |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln879_fu_176    |    0    |    2    |
|          |   xor_ln879_1_fu_194   |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |    and_ln879_fu_182    |    0    |    2    |
|          |   and_ln879_1_fu_200   |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   | mode_V_read_read_fu_86 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_92    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      shl_ln_fu_224     |    0    |    0    |
|          |    shl_ln31_1_fu_236   |    0    |    0    |
|bitconcatenate|     shl_ln1_fu_260     |    0    |    0    |
|          |    shl_ln34_1_fu_272   |    0    |    0    |
|          |      or_ln_fu_336      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln31_fu_232    |    0    |    0    |
|          |   zext_ln31_1_fu_244   |    0    |    0    |
|   zext   |    zext_ln34_fu_268    |    0    |    0    |
|          |   zext_ln34_1_fu_280   |    0    |    0    |
|          |    zext_ln19_fu_302    |    0    |    0    |
|          |    zext_ln879_fu_397   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln21_fu_318   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_328       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   404   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln31_1_reg_425 |   19   |
| add_ln34_1_reg_430 |   19   |
|  add_ln37_reg_435  |   19   |
|  add_ln40_reg_440  |   19   |
| and_ln879_1_reg_407|    1   |
|     i_0_reg_135    |    9   |
|      i_reg_420     |    9   |
| icmp_ln879_reg_402 |    1   |
|     j_0_reg_147    |   10   |
|      j_reg_448     |   10   |
| mem_V_addr_reg_463 |   19   |
| or_ln879_1_reg_412 |    1   |
| tmp_last_V_reg_458 |    1   |
| tmp_user_V_reg_453 |    1   |
|video_data_V_reg_468|    8   |
+--------------------+--------+
|        Total       |   146  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_92  |  p8  |   2  |   8  |   16   ||    9    |
| grp_access_fu_128 |  p0  |   2  |  19  |   38   ||    9    |
|    i_0_reg_135    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   404  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   146  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   146  |   431  |
+-----------+--------+--------+--------+
