// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/14/2025 14:42:33"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 100 ps/ 1 ps

module FIFO (
	clk,
	rst,
	w_en,
	r_en,
	data_in,
	data_out,
	full,
	empty);
input 	clk;
input 	rst;
input 	w_en;
input 	r_en;
input 	[31:0] data_in;
output 	[31:0] data_out;
output 	full;
output 	empty;

// Design Ports Information
// data_out[0]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[1]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[3]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[4]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[5]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[6]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[7]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[8]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[9]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[10]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[11]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[12]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[13]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[14]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[15]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[16]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[17]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[18]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[19]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[20]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[21]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[22]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[23]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[24]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[25]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[26]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[27]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[28]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[29]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[30]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out[31]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// full	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// empty	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// w_en	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// r_en	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[8]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[9]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[10]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[11]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[12]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[13]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[14]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[15]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[16]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[17]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[18]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[19]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[20]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[21]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[22]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[23]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[24]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[25]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[26]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[27]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[28]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[29]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[30]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in[31]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FIFO_v_fast.sdo");
// synopsys translate_on

wire \reg_file~0_combout ;
wire \reg_file~36_combout ;
wire \r_en~combout ;
wire \reg_file_rtl_0_bypass[17]~feeder_combout ;
wire \reg_file_rtl_0_bypass[27]~feeder_combout ;
wire \reg_file_rtl_0_bypass[32]~feeder_combout ;
wire \reg_file_rtl_0_bypass[36]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \wr_ptr[0]~6 ;
wire \wr_ptr[1]~7_combout ;
wire \rst~combout ;
wire \w_en~combout ;
wire \wr_ptr[2]~9_combout ;
wire \Equal0~0_combout ;
wire \wr_ptr[0]~15_combout ;
wire \wr_ptr[1]~8 ;
wire \wr_ptr[2]~10 ;
wire \wr_ptr[3]~11_combout ;
wire \wr_ptr[3]~12 ;
wire \wr_ptr[4]~13_combout ;
wire \Add1~0_combout ;
wire \Add1~5_combout ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \Equal1~4_combout ;
wire \always0~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~4_combout ;
wire \Add1~3 ;
wire \Add1~6_combout ;
wire \Add1~11_combout ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~12_combout ;
wire \Add1~14_combout ;
wire \reg_file~2_combout ;
wire \reg_file~1_combout ;
wire \reg_file~3_combout ;
wire \wr_ptr[0]~5_combout ;
wire \Add1~8_combout ;
wire \Add1~10_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \reg_file~4_combout ;
wire \data_out[0]~32_combout ;
wire \data_out[0]~reg0_regout ;
wire \data_out[0]~33_combout ;
wire \data_out[0]~en_regout ;
wire \reg_file_rtl_0_bypass[12]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a1 ;
wire \reg_file~5_combout ;
wire \data_out[1]~reg0_regout ;
wire \data_out[1]~34_combout ;
wire \data_out[1]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a2 ;
wire \reg_file~6_combout ;
wire \data_out[2]~reg0_regout ;
wire \data_out[2]~35_combout ;
wire \data_out[2]~en_regout ;
wire \reg_file_rtl_0_bypass[14]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a3 ;
wire \reg_file~7_combout ;
wire \data_out[3]~reg0_regout ;
wire \data_out[3]~36_combout ;
wire \data_out[3]~en_regout ;
wire \reg_file_rtl_0_bypass[15]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a4 ;
wire \reg_file~8_combout ;
wire \data_out[4]~reg0_regout ;
wire \data_out[4]~37_combout ;
wire \data_out[4]~en_regout ;
wire \reg_file_rtl_0_bypass[16]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a5 ;
wire \reg_file~9_combout ;
wire \data_out[5]~reg0_regout ;
wire \data_out[5]~38_combout ;
wire \data_out[5]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a6 ;
wire \reg_file~10_combout ;
wire \data_out[6]~reg0_regout ;
wire \data_out[6]~39_combout ;
wire \data_out[6]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a7 ;
wire \reg_file~11_combout ;
wire \data_out[7]~reg0_regout ;
wire \data_out[7]~40_combout ;
wire \data_out[7]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a8 ;
wire \reg_file~12_combout ;
wire \data_out[8]~reg0_regout ;
wire \data_out[8]~41_combout ;
wire \data_out[8]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a9 ;
wire \reg_file~13_combout ;
wire \data_out[9]~reg0_regout ;
wire \data_out[9]~42_combout ;
wire \data_out[9]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a10 ;
wire \reg_file~14_combout ;
wire \data_out[10]~reg0_regout ;
wire \data_out[10]~43_combout ;
wire \data_out[10]~en_regout ;
wire \reg_file_rtl_0_bypass[22]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a11 ;
wire \reg_file~15_combout ;
wire \data_out[11]~reg0_regout ;
wire \data_out[11]~44_combout ;
wire \data_out[11]~en_regout ;
wire \reg_file_rtl_0_bypass[23]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a12 ;
wire \reg_file~16_combout ;
wire \data_out[12]~reg0_regout ;
wire \data_out[12]~45_combout ;
wire \data_out[12]~en_regout ;
wire \reg_file_rtl_0_bypass[24]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a13 ;
wire \reg_file~17_combout ;
wire \data_out[13]~reg0_regout ;
wire \data_out[13]~46_combout ;
wire \data_out[13]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a14 ;
wire \reg_file~18_combout ;
wire \data_out[14]~reg0_regout ;
wire \data_out[14]~47_combout ;
wire \data_out[14]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a15 ;
wire \reg_file_rtl_0_bypass[26]~feeder_combout ;
wire \reg_file~19_combout ;
wire \data_out[15]~reg0_regout ;
wire \data_out[15]~48_combout ;
wire \data_out[15]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a16 ;
wire \reg_file~20_combout ;
wire \data_out[16]~reg0_regout ;
wire \data_out[16]~49_combout ;
wire \data_out[16]~en_regout ;
wire \reg_file_rtl_0_bypass[28]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a17 ;
wire \reg_file~21_combout ;
wire \data_out[17]~reg0_regout ;
wire \data_out[17]~50_combout ;
wire \data_out[17]~en_regout ;
wire \reg_file_rtl_0_bypass[29]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a18 ;
wire \reg_file~22_combout ;
wire \data_out[18]~reg0_regout ;
wire \data_out[18]~51_combout ;
wire \data_out[18]~en_regout ;
wire \reg_file_rtl_0_bypass[30]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a19 ;
wire \reg_file~23_combout ;
wire \data_out[19]~reg0_regout ;
wire \data_out[19]~52_combout ;
wire \data_out[19]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a20 ;
wire \reg_file~24_combout ;
wire \data_out[20]~reg0_regout ;
wire \data_out[20]~53_combout ;
wire \data_out[20]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a21 ;
wire \reg_file~25_combout ;
wire \data_out[21]~reg0_regout ;
wire \data_out[21]~54_combout ;
wire \data_out[21]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a22 ;
wire \reg_file~26_combout ;
wire \data_out[22]~reg0_regout ;
wire \data_out[22]~55_combout ;
wire \data_out[22]~en_regout ;
wire \reg_file_rtl_0_bypass[34]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a23 ;
wire \reg_file~27_combout ;
wire \data_out[23]~reg0_regout ;
wire \data_out[23]~56_combout ;
wire \data_out[23]~en_regout ;
wire \reg_file_rtl_0_bypass[35]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a24 ;
wire \reg_file~28_combout ;
wire \data_out[24]~reg0_regout ;
wire \data_out[24]~57_combout ;
wire \data_out[24]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a25 ;
wire \reg_file~29_combout ;
wire \data_out[25]~reg0_regout ;
wire \data_out[25]~58_combout ;
wire \data_out[25]~en_regout ;
wire \reg_file_rtl_0_bypass[37]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a26 ;
wire \reg_file~30_combout ;
wire \data_out[26]~reg0_regout ;
wire \data_out[26]~59_combout ;
wire \data_out[26]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a27 ;
wire \reg_file~31_combout ;
wire \data_out[27]~reg0_regout ;
wire \data_out[27]~60_combout ;
wire \data_out[27]~en_regout ;
wire \reg_file_rtl_0_bypass[39]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a28 ;
wire \reg_file~32_combout ;
wire \data_out[28]~reg0_regout ;
wire \data_out[28]~61_combout ;
wire \data_out[28]~en_regout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a29 ;
wire \reg_file~33_combout ;
wire \data_out[29]~reg0_regout ;
wire \data_out[29]~62_combout ;
wire \data_out[29]~en_regout ;
wire \reg_file_rtl_0_bypass[41]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a30 ;
wire \reg_file~34_combout ;
wire \data_out[30]~reg0_regout ;
wire \data_out[30]~63_combout ;
wire \data_out[30]~en_regout ;
wire \reg_file_rtl_0_bypass[42]~feeder_combout ;
wire \reg_file_rtl_0|auto_generated|ram_block1a31 ;
wire \reg_file~35_combout ;
wire \data_out[31]~reg0_regout ;
wire \data_out[31]~64_combout ;
wire \data_out[31]~en_regout ;
wire \Equal0~1_combout ;
wire \Equal1~5_combout ;
wire [4:0] wr_ptr;
wire [4:0] r_ptr;
wire [31:0] \data_in~combout ;
wire [0:42] reg_file_rtl_0_bypass;

wire [31:0] \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \reg_file_rtl_0|auto_generated|ram_block1a0~portbdataout  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \reg_file_rtl_0|auto_generated|ram_block1a1  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \reg_file_rtl_0|auto_generated|ram_block1a2  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \reg_file_rtl_0|auto_generated|ram_block1a3  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \reg_file_rtl_0|auto_generated|ram_block1a4  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \reg_file_rtl_0|auto_generated|ram_block1a5  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \reg_file_rtl_0|auto_generated|ram_block1a6  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \reg_file_rtl_0|auto_generated|ram_block1a7  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \reg_file_rtl_0|auto_generated|ram_block1a8  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \reg_file_rtl_0|auto_generated|ram_block1a9  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \reg_file_rtl_0|auto_generated|ram_block1a10  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \reg_file_rtl_0|auto_generated|ram_block1a11  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \reg_file_rtl_0|auto_generated|ram_block1a12  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \reg_file_rtl_0|auto_generated|ram_block1a13  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \reg_file_rtl_0|auto_generated|ram_block1a14  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \reg_file_rtl_0|auto_generated|ram_block1a15  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \reg_file_rtl_0|auto_generated|ram_block1a16  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \reg_file_rtl_0|auto_generated|ram_block1a17  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \reg_file_rtl_0|auto_generated|ram_block1a18  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \reg_file_rtl_0|auto_generated|ram_block1a19  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \reg_file_rtl_0|auto_generated|ram_block1a20  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \reg_file_rtl_0|auto_generated|ram_block1a21  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \reg_file_rtl_0|auto_generated|ram_block1a22  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \reg_file_rtl_0|auto_generated|ram_block1a23  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \reg_file_rtl_0|auto_generated|ram_block1a24  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \reg_file_rtl_0|auto_generated|ram_block1a25  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \reg_file_rtl_0|auto_generated|ram_block1a26  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \reg_file_rtl_0|auto_generated|ram_block1a27  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \reg_file_rtl_0|auto_generated|ram_block1a28  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \reg_file_rtl_0|auto_generated|ram_block1a29  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \reg_file_rtl_0|auto_generated|ram_block1a30  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \reg_file_rtl_0|auto_generated|ram_block1a31  = \reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: LCFF_X49_Y34_N7
cycloneii_lcell_ff \r_ptr[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add1~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(r_ptr[3]));

// Location: LCFF_X50_Y34_N13
cycloneii_lcell_ff \reg_file_rtl_0_bypass[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(wr_ptr[1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[3]));

// Location: LCFF_X50_Y34_N15
cycloneii_lcell_ff \reg_file_rtl_0_bypass[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(wr_ptr[0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[1]));

// Location: LCCOMB_X50_Y34_N12
cycloneii_lcell_comb \reg_file~0 (
// Equation(s):
// \reg_file~0_combout  = (reg_file_rtl_0_bypass[1] & (r_ptr[0] & (r_ptr[1] $ (!reg_file_rtl_0_bypass[3])))) # (!reg_file_rtl_0_bypass[1] & (!r_ptr[0] & (r_ptr[1] $ (!reg_file_rtl_0_bypass[3]))))

	.dataa(reg_file_rtl_0_bypass[1]),
	.datab(r_ptr[1]),
	.datac(reg_file_rtl_0_bypass[3]),
	.datad(r_ptr[0]),
	.cin(gnd),
	.combout(\reg_file~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~0 .lut_mask = 16'h8241;
defparam \reg_file~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N29
cycloneii_lcell_ff \reg_file_rtl_0_bypass[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\reg_file~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[0]));

// Location: LCFF_X56_Y34_N3
cycloneii_lcell_ff \reg_file_rtl_0_bypass[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[13]));

// Location: LCFF_X55_Y34_N21
cycloneii_lcell_ff \reg_file_rtl_0_bypass[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[17]));

// Location: LCFF_X56_Y34_N21
cycloneii_lcell_ff \reg_file_rtl_0_bypass[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[27]));

// Location: LCFF_X55_Y34_N15
cycloneii_lcell_ff \reg_file_rtl_0_bypass[32] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[32]));

// Location: LCFF_X56_Y34_N29
cycloneii_lcell_ff \reg_file_rtl_0_bypass[36] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[36]));

// Location: LCCOMB_X48_Y34_N30
cycloneii_lcell_comb \reg_file~36 (
// Equation(s):
// \reg_file~36_combout  = (!\rst~combout  & (\w_en~combout  & ((!\Equal0~0_combout ) # (!wr_ptr[4]))))

	.dataa(\rst~combout ),
	.datab(\w_en~combout ),
	.datac(wr_ptr[4]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\reg_file~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~36 .lut_mask = 16'h0444;
defparam \reg_file~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \r_en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\r_en~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_en));
// synopsys translate_off
defparam \r_en~I .input_async_reset = "none";
defparam \r_en~I .input_power_up = "low";
defparam \r_en~I .input_register_mode = "none";
defparam \r_en~I .input_sync_reset = "none";
defparam \r_en~I .oe_async_reset = "none";
defparam \r_en~I .oe_power_up = "low";
defparam \r_en~I .oe_register_mode = "none";
defparam \r_en~I .oe_sync_reset = "none";
defparam \r_en~I .operation_mode = "input";
defparam \r_en~I .output_async_reset = "none";
defparam \r_en~I .output_power_up = "low";
defparam \r_en~I .output_register_mode = "none";
defparam \r_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneii_lcell_comb \reg_file_rtl_0_bypass[17]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[17]~feeder_combout  = \data_in~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [6]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneii_lcell_comb \reg_file_rtl_0_bypass[27]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[27]~feeder_combout  = \data_in~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [16]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[27]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneii_lcell_comb \reg_file_rtl_0_bypass[32]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[32]~feeder_combout  = \data_in~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [21]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[32]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneii_lcell_comb \reg_file_rtl_0_bypass[36]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[36]~feeder_combout  = \data_in~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [25]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[36]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneii_lcell_comb \wr_ptr[0]~5 (
// Equation(s):
// \wr_ptr[0]~5_combout  = wr_ptr[0] $ (VCC)
// \wr_ptr[0]~6  = CARRY(wr_ptr[0])

	.dataa(wr_ptr[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\wr_ptr[0]~5_combout ),
	.cout(\wr_ptr[0]~6 ));
// synopsys translate_off
defparam \wr_ptr[0]~5 .lut_mask = 16'h55AA;
defparam \wr_ptr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneii_lcell_comb \wr_ptr[1]~7 (
// Equation(s):
// \wr_ptr[1]~7_combout  = (wr_ptr[1] & (!\wr_ptr[0]~6 )) # (!wr_ptr[1] & ((\wr_ptr[0]~6 ) # (GND)))
// \wr_ptr[1]~8  = CARRY((!\wr_ptr[0]~6 ) # (!wr_ptr[1]))

	.dataa(vcc),
	.datab(wr_ptr[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\wr_ptr[0]~6 ),
	.combout(\wr_ptr[1]~7_combout ),
	.cout(\wr_ptr[1]~8 ));
// synopsys translate_off
defparam \wr_ptr[1]~7 .lut_mask = 16'h3C3F;
defparam \wr_ptr[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \w_en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_en~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_en));
// synopsys translate_off
defparam \w_en~I .input_async_reset = "none";
defparam \w_en~I .input_power_up = "low";
defparam \w_en~I .input_register_mode = "none";
defparam \w_en~I .input_sync_reset = "none";
defparam \w_en~I .oe_async_reset = "none";
defparam \w_en~I .oe_power_up = "low";
defparam \w_en~I .oe_register_mode = "none";
defparam \w_en~I .oe_sync_reset = "none";
defparam \w_en~I .operation_mode = "input";
defparam \w_en~I .output_async_reset = "none";
defparam \w_en~I .output_power_up = "low";
defparam \w_en~I .output_register_mode = "none";
defparam \w_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneii_lcell_comb \wr_ptr[2]~9 (
// Equation(s):
// \wr_ptr[2]~9_combout  = (wr_ptr[2] & (\wr_ptr[1]~8  $ (GND))) # (!wr_ptr[2] & (!\wr_ptr[1]~8  & VCC))
// \wr_ptr[2]~10  = CARRY((wr_ptr[2] & !\wr_ptr[1]~8 ))

	.dataa(wr_ptr[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\wr_ptr[1]~8 ),
	.combout(\wr_ptr[2]~9_combout ),
	.cout(\wr_ptr[2]~10 ));
// synopsys translate_off
defparam \wr_ptr[2]~9 .lut_mask = 16'hA50A;
defparam \wr_ptr[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y34_N17
cycloneii_lcell_ff \wr_ptr[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\wr_ptr[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\wr_ptr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(wr_ptr[2]));

// Location: LCCOMB_X48_Y34_N0
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (wr_ptr[0] & (wr_ptr[1] & (wr_ptr[2] & wr_ptr[3])))

	.dataa(wr_ptr[0]),
	.datab(wr_ptr[1]),
	.datac(wr_ptr[2]),
	.datad(wr_ptr[3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneii_lcell_comb \wr_ptr[0]~15 (
// Equation(s):
// \wr_ptr[0]~15_combout  = (\rst~combout ) # ((\w_en~combout  & ((!\Equal0~0_combout ) # (!wr_ptr[4]))))

	.dataa(\rst~combout ),
	.datab(\w_en~combout ),
	.datac(wr_ptr[4]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\wr_ptr[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \wr_ptr[0]~15 .lut_mask = 16'hAEEE;
defparam \wr_ptr[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N15
cycloneii_lcell_ff \wr_ptr[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\wr_ptr[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\wr_ptr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(wr_ptr[1]));

// Location: LCCOMB_X48_Y34_N18
cycloneii_lcell_comb \wr_ptr[3]~11 (
// Equation(s):
// \wr_ptr[3]~11_combout  = (wr_ptr[3] & (!\wr_ptr[2]~10 )) # (!wr_ptr[3] & ((\wr_ptr[2]~10 ) # (GND)))
// \wr_ptr[3]~12  = CARRY((!\wr_ptr[2]~10 ) # (!wr_ptr[3]))

	.dataa(vcc),
	.datab(wr_ptr[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\wr_ptr[2]~10 ),
	.combout(\wr_ptr[3]~11_combout ),
	.cout(\wr_ptr[3]~12 ));
// synopsys translate_off
defparam \wr_ptr[3]~11 .lut_mask = 16'h3C3F;
defparam \wr_ptr[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y34_N19
cycloneii_lcell_ff \wr_ptr[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\wr_ptr[3]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\wr_ptr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(wr_ptr[3]));

// Location: LCCOMB_X48_Y34_N20
cycloneii_lcell_comb \wr_ptr[4]~13 (
// Equation(s):
// \wr_ptr[4]~13_combout  = wr_ptr[4] $ (!\wr_ptr[3]~12 )

	.dataa(wr_ptr[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\wr_ptr[3]~12 ),
	.combout(\wr_ptr[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \wr_ptr[4]~13 .lut_mask = 16'hA5A5;
defparam \wr_ptr[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y34_N21
cycloneii_lcell_ff \wr_ptr[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\wr_ptr[4]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\wr_ptr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(wr_ptr[4]));

// Location: LCFF_X49_Y34_N27
cycloneii_lcell_ff \reg_file_rtl_0_bypass[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(wr_ptr[4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[9]));

// Location: LCCOMB_X49_Y34_N10
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (r_ptr[0] & (\always0~0_combout  $ (VCC))) # (!r_ptr[0] & (\always0~0_combout  & VCC))
// \Add1~1  = CARRY((r_ptr[0] & \always0~0_combout ))

	.dataa(r_ptr[0]),
	.datab(\always0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneii_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_combout  = (!\rst~combout  & \Add1~0_combout )

	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~5 .lut_mask = 16'h5500;
defparam \Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N23
cycloneii_lcell_ff \r_ptr[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Add1~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(r_ptr[0]));

// Location: LCCOMB_X49_Y34_N0
cycloneii_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (wr_ptr[0] & (r_ptr[0] & (r_ptr[1] $ (!wr_ptr[1])))) # (!wr_ptr[0] & (!r_ptr[0] & (r_ptr[1] $ (!wr_ptr[1]))))

	.dataa(wr_ptr[0]),
	.datab(r_ptr[0]),
	.datac(r_ptr[1]),
	.datad(wr_ptr[1]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h9009;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneii_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (r_ptr[3] & (wr_ptr[3] & (r_ptr[2] $ (!wr_ptr[2])))) # (!r_ptr[3] & (!wr_ptr[3] & (r_ptr[2] $ (!wr_ptr[2]))))

	.dataa(r_ptr[3]),
	.datab(r_ptr[2]),
	.datac(wr_ptr[3]),
	.datad(wr_ptr[2]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h8421;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneii_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = r_ptr[4] $ (wr_ptr[4])

	.dataa(vcc),
	.datab(r_ptr[4]),
	.datac(vcc),
	.datad(wr_ptr[4]),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h33CC;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\r_en~combout  & (((\Equal1~4_combout ) # (!\Equal1~3_combout )) # (!\Equal1~2_combout )))

	.dataa(\r_en~combout ),
	.datab(\Equal1~2_combout ),
	.datac(\Equal1~3_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hAA2A;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (r_ptr[1] & (!\Add1~1 )) # (!r_ptr[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!r_ptr[1]))

	.dataa(vcc),
	.datab(r_ptr[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (!\rst~combout  & \Add1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h0F00;
defparam \Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N5
cycloneii_lcell_ff \r_ptr[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(r_ptr[1]));

// Location: LCCOMB_X49_Y34_N14
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (r_ptr[2] & (\Add1~3  $ (GND))) # (!r_ptr[2] & (!\Add1~3  & VCC))
// \Add1~7  = CARRY((r_ptr[2] & !\Add1~3 ))

	.dataa(vcc),
	.datab(r_ptr[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hC30C;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneii_lcell_comb \Add1~11 (
// Equation(s):
// \Add1~11_combout  = (!\rst~combout  & \Add1~6_combout )

	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\Add1~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~11 .lut_mask = 16'h5050;
defparam \Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N9
cycloneii_lcell_ff \r_ptr[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add1~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(r_ptr[2]));

// Location: LCCOMB_X49_Y34_N16
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (r_ptr[3] & (!\Add1~7 )) # (!r_ptr[3] & ((\Add1~7 ) # (GND)))
// \Add1~9  = CARRY((!\Add1~7 ) # (!r_ptr[3]))

	.dataa(r_ptr[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h5A5F;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = \Add1~9  $ (!r_ptr[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(r_ptr[4]),
	.cin(\Add1~9 ),
	.combout(\Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hF00F;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (!\rst~combout  & \Add1~12_combout )

	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h5500;
defparam \Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N3
cycloneii_lcell_ff \r_ptr[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Add1~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(r_ptr[4]));

// Location: LCCOMB_X49_Y34_N26
cycloneii_lcell_comb \reg_file~2 (
// Equation(s):
// \reg_file~2_combout  = (reg_file_rtl_0_bypass[0] & (reg_file_rtl_0_bypass[9] $ (!r_ptr[4])))

	.dataa(reg_file_rtl_0_bypass[0]),
	.datab(vcc),
	.datac(reg_file_rtl_0_bypass[9]),
	.datad(r_ptr[4]),
	.cin(gnd),
	.combout(\reg_file~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~2 .lut_mask = 16'hA00A;
defparam \reg_file~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y34_N21
cycloneii_lcell_ff \reg_file_rtl_0_bypass[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(wr_ptr[2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[5]));

// Location: LCFF_X49_Y34_N25
cycloneii_lcell_ff \reg_file_rtl_0_bypass[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(wr_ptr[3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[7]));

// Location: LCCOMB_X49_Y34_N20
cycloneii_lcell_comb \reg_file~1 (
// Equation(s):
// \reg_file~1_combout  = (r_ptr[3] & (reg_file_rtl_0_bypass[7] & (r_ptr[2] $ (!reg_file_rtl_0_bypass[5])))) # (!r_ptr[3] & (!reg_file_rtl_0_bypass[7] & (r_ptr[2] $ (!reg_file_rtl_0_bypass[5]))))

	.dataa(r_ptr[3]),
	.datab(r_ptr[2]),
	.datac(reg_file_rtl_0_bypass[5]),
	.datad(reg_file_rtl_0_bypass[7]),
	.cin(gnd),
	.combout(\reg_file~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~1 .lut_mask = 16'h8241;
defparam \reg_file~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneii_lcell_comb \reg_file~3 (
// Equation(s):
// \reg_file~3_combout  = (\reg_file~0_combout  & (\reg_file~2_combout  & \reg_file~1_combout ))

	.dataa(\reg_file~0_combout ),
	.datab(\reg_file~2_combout ),
	.datac(vcc),
	.datad(\reg_file~1_combout ),
	.cin(gnd),
	.combout(\reg_file~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~3 .lut_mask = 16'h8800;
defparam \reg_file~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[0]));
// synopsys translate_off
defparam \data_in[0]~I .input_async_reset = "none";
defparam \data_in[0]~I .input_power_up = "low";
defparam \data_in[0]~I .input_register_mode = "none";
defparam \data_in[0]~I .input_sync_reset = "none";
defparam \data_in[0]~I .oe_async_reset = "none";
defparam \data_in[0]~I .oe_power_up = "low";
defparam \data_in[0]~I .oe_register_mode = "none";
defparam \data_in[0]~I .oe_sync_reset = "none";
defparam \data_in[0]~I .operation_mode = "input";
defparam \data_in[0]~I .output_async_reset = "none";
defparam \data_in[0]~I .output_power_up = "low";
defparam \data_in[0]~I .output_register_mode = "none";
defparam \data_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X55_Y34_N7
cycloneii_lcell_ff \reg_file_rtl_0_bypass[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[11]));

// Location: LCFF_X48_Y34_N13
cycloneii_lcell_ff \wr_ptr[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\wr_ptr[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(\wr_ptr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(wr_ptr[0]));

// Location: LCCOMB_X49_Y34_N6
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (!\rst~combout  & \Add1~8_combout )

	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\Add1~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5050;
defparam \Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[1]));
// synopsys translate_off
defparam \data_in[1]~I .input_async_reset = "none";
defparam \data_in[1]~I .input_power_up = "low";
defparam \data_in[1]~I .input_register_mode = "none";
defparam \data_in[1]~I .input_sync_reset = "none";
defparam \data_in[1]~I .oe_async_reset = "none";
defparam \data_in[1]~I .oe_power_up = "low";
defparam \data_in[1]~I .oe_register_mode = "none";
defparam \data_in[1]~I .oe_sync_reset = "none";
defparam \data_in[1]~I .operation_mode = "input";
defparam \data_in[1]~I .output_async_reset = "none";
defparam \data_in[1]~I .output_power_up = "low";
defparam \data_in[1]~I .output_register_mode = "none";
defparam \data_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[2]));
// synopsys translate_off
defparam \data_in[2]~I .input_async_reset = "none";
defparam \data_in[2]~I .input_power_up = "low";
defparam \data_in[2]~I .input_register_mode = "none";
defparam \data_in[2]~I .input_sync_reset = "none";
defparam \data_in[2]~I .oe_async_reset = "none";
defparam \data_in[2]~I .oe_power_up = "low";
defparam \data_in[2]~I .oe_register_mode = "none";
defparam \data_in[2]~I .oe_sync_reset = "none";
defparam \data_in[2]~I .operation_mode = "input";
defparam \data_in[2]~I .output_async_reset = "none";
defparam \data_in[2]~I .output_power_up = "low";
defparam \data_in[2]~I .output_register_mode = "none";
defparam \data_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[3]));
// synopsys translate_off
defparam \data_in[3]~I .input_async_reset = "none";
defparam \data_in[3]~I .input_power_up = "low";
defparam \data_in[3]~I .input_register_mode = "none";
defparam \data_in[3]~I .input_sync_reset = "none";
defparam \data_in[3]~I .oe_async_reset = "none";
defparam \data_in[3]~I .oe_power_up = "low";
defparam \data_in[3]~I .oe_register_mode = "none";
defparam \data_in[3]~I .oe_sync_reset = "none";
defparam \data_in[3]~I .operation_mode = "input";
defparam \data_in[3]~I .output_async_reset = "none";
defparam \data_in[3]~I .output_power_up = "low";
defparam \data_in[3]~I .output_register_mode = "none";
defparam \data_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[4]));
// synopsys translate_off
defparam \data_in[4]~I .input_async_reset = "none";
defparam \data_in[4]~I .input_power_up = "low";
defparam \data_in[4]~I .input_register_mode = "none";
defparam \data_in[4]~I .input_sync_reset = "none";
defparam \data_in[4]~I .oe_async_reset = "none";
defparam \data_in[4]~I .oe_power_up = "low";
defparam \data_in[4]~I .oe_register_mode = "none";
defparam \data_in[4]~I .oe_sync_reset = "none";
defparam \data_in[4]~I .operation_mode = "input";
defparam \data_in[4]~I .output_async_reset = "none";
defparam \data_in[4]~I .output_power_up = "low";
defparam \data_in[4]~I .output_register_mode = "none";
defparam \data_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[5]));
// synopsys translate_off
defparam \data_in[5]~I .input_async_reset = "none";
defparam \data_in[5]~I .input_power_up = "low";
defparam \data_in[5]~I .input_register_mode = "none";
defparam \data_in[5]~I .input_sync_reset = "none";
defparam \data_in[5]~I .oe_async_reset = "none";
defparam \data_in[5]~I .oe_power_up = "low";
defparam \data_in[5]~I .oe_register_mode = "none";
defparam \data_in[5]~I .oe_sync_reset = "none";
defparam \data_in[5]~I .operation_mode = "input";
defparam \data_in[5]~I .output_async_reset = "none";
defparam \data_in[5]~I .output_power_up = "low";
defparam \data_in[5]~I .output_register_mode = "none";
defparam \data_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[6]));
// synopsys translate_off
defparam \data_in[6]~I .input_async_reset = "none";
defparam \data_in[6]~I .input_power_up = "low";
defparam \data_in[6]~I .input_register_mode = "none";
defparam \data_in[6]~I .input_sync_reset = "none";
defparam \data_in[6]~I .oe_async_reset = "none";
defparam \data_in[6]~I .oe_power_up = "low";
defparam \data_in[6]~I .oe_register_mode = "none";
defparam \data_in[6]~I .oe_sync_reset = "none";
defparam \data_in[6]~I .operation_mode = "input";
defparam \data_in[6]~I .output_async_reset = "none";
defparam \data_in[6]~I .output_power_up = "low";
defparam \data_in[6]~I .output_register_mode = "none";
defparam \data_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[7]));
// synopsys translate_off
defparam \data_in[7]~I .input_async_reset = "none";
defparam \data_in[7]~I .input_power_up = "low";
defparam \data_in[7]~I .input_register_mode = "none";
defparam \data_in[7]~I .input_sync_reset = "none";
defparam \data_in[7]~I .oe_async_reset = "none";
defparam \data_in[7]~I .oe_power_up = "low";
defparam \data_in[7]~I .oe_register_mode = "none";
defparam \data_in[7]~I .oe_sync_reset = "none";
defparam \data_in[7]~I .operation_mode = "input";
defparam \data_in[7]~I .output_async_reset = "none";
defparam \data_in[7]~I .output_power_up = "low";
defparam \data_in[7]~I .output_register_mode = "none";
defparam \data_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[8]));
// synopsys translate_off
defparam \data_in[8]~I .input_async_reset = "none";
defparam \data_in[8]~I .input_power_up = "low";
defparam \data_in[8]~I .input_register_mode = "none";
defparam \data_in[8]~I .input_sync_reset = "none";
defparam \data_in[8]~I .oe_async_reset = "none";
defparam \data_in[8]~I .oe_power_up = "low";
defparam \data_in[8]~I .oe_register_mode = "none";
defparam \data_in[8]~I .oe_sync_reset = "none";
defparam \data_in[8]~I .operation_mode = "input";
defparam \data_in[8]~I .output_async_reset = "none";
defparam \data_in[8]~I .output_power_up = "low";
defparam \data_in[8]~I .output_register_mode = "none";
defparam \data_in[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[9]));
// synopsys translate_off
defparam \data_in[9]~I .input_async_reset = "none";
defparam \data_in[9]~I .input_power_up = "low";
defparam \data_in[9]~I .input_register_mode = "none";
defparam \data_in[9]~I .input_sync_reset = "none";
defparam \data_in[9]~I .oe_async_reset = "none";
defparam \data_in[9]~I .oe_power_up = "low";
defparam \data_in[9]~I .oe_register_mode = "none";
defparam \data_in[9]~I .oe_sync_reset = "none";
defparam \data_in[9]~I .operation_mode = "input";
defparam \data_in[9]~I .output_async_reset = "none";
defparam \data_in[9]~I .output_power_up = "low";
defparam \data_in[9]~I .output_register_mode = "none";
defparam \data_in[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[10]));
// synopsys translate_off
defparam \data_in[10]~I .input_async_reset = "none";
defparam \data_in[10]~I .input_power_up = "low";
defparam \data_in[10]~I .input_register_mode = "none";
defparam \data_in[10]~I .input_sync_reset = "none";
defparam \data_in[10]~I .oe_async_reset = "none";
defparam \data_in[10]~I .oe_power_up = "low";
defparam \data_in[10]~I .oe_register_mode = "none";
defparam \data_in[10]~I .oe_sync_reset = "none";
defparam \data_in[10]~I .operation_mode = "input";
defparam \data_in[10]~I .output_async_reset = "none";
defparam \data_in[10]~I .output_power_up = "low";
defparam \data_in[10]~I .output_register_mode = "none";
defparam \data_in[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[11]));
// synopsys translate_off
defparam \data_in[11]~I .input_async_reset = "none";
defparam \data_in[11]~I .input_power_up = "low";
defparam \data_in[11]~I .input_register_mode = "none";
defparam \data_in[11]~I .input_sync_reset = "none";
defparam \data_in[11]~I .oe_async_reset = "none";
defparam \data_in[11]~I .oe_power_up = "low";
defparam \data_in[11]~I .oe_register_mode = "none";
defparam \data_in[11]~I .oe_sync_reset = "none";
defparam \data_in[11]~I .operation_mode = "input";
defparam \data_in[11]~I .output_async_reset = "none";
defparam \data_in[11]~I .output_power_up = "low";
defparam \data_in[11]~I .output_register_mode = "none";
defparam \data_in[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[12]));
// synopsys translate_off
defparam \data_in[12]~I .input_async_reset = "none";
defparam \data_in[12]~I .input_power_up = "low";
defparam \data_in[12]~I .input_register_mode = "none";
defparam \data_in[12]~I .input_sync_reset = "none";
defparam \data_in[12]~I .oe_async_reset = "none";
defparam \data_in[12]~I .oe_power_up = "low";
defparam \data_in[12]~I .oe_register_mode = "none";
defparam \data_in[12]~I .oe_sync_reset = "none";
defparam \data_in[12]~I .operation_mode = "input";
defparam \data_in[12]~I .output_async_reset = "none";
defparam \data_in[12]~I .output_power_up = "low";
defparam \data_in[12]~I .output_register_mode = "none";
defparam \data_in[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[13]));
// synopsys translate_off
defparam \data_in[13]~I .input_async_reset = "none";
defparam \data_in[13]~I .input_power_up = "low";
defparam \data_in[13]~I .input_register_mode = "none";
defparam \data_in[13]~I .input_sync_reset = "none";
defparam \data_in[13]~I .oe_async_reset = "none";
defparam \data_in[13]~I .oe_power_up = "low";
defparam \data_in[13]~I .oe_register_mode = "none";
defparam \data_in[13]~I .oe_sync_reset = "none";
defparam \data_in[13]~I .operation_mode = "input";
defparam \data_in[13]~I .output_async_reset = "none";
defparam \data_in[13]~I .output_power_up = "low";
defparam \data_in[13]~I .output_register_mode = "none";
defparam \data_in[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[14]));
// synopsys translate_off
defparam \data_in[14]~I .input_async_reset = "none";
defparam \data_in[14]~I .input_power_up = "low";
defparam \data_in[14]~I .input_register_mode = "none";
defparam \data_in[14]~I .input_sync_reset = "none";
defparam \data_in[14]~I .oe_async_reset = "none";
defparam \data_in[14]~I .oe_power_up = "low";
defparam \data_in[14]~I .oe_register_mode = "none";
defparam \data_in[14]~I .oe_sync_reset = "none";
defparam \data_in[14]~I .operation_mode = "input";
defparam \data_in[14]~I .output_async_reset = "none";
defparam \data_in[14]~I .output_power_up = "low";
defparam \data_in[14]~I .output_register_mode = "none";
defparam \data_in[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[15]));
// synopsys translate_off
defparam \data_in[15]~I .input_async_reset = "none";
defparam \data_in[15]~I .input_power_up = "low";
defparam \data_in[15]~I .input_register_mode = "none";
defparam \data_in[15]~I .input_sync_reset = "none";
defparam \data_in[15]~I .oe_async_reset = "none";
defparam \data_in[15]~I .oe_power_up = "low";
defparam \data_in[15]~I .oe_register_mode = "none";
defparam \data_in[15]~I .oe_sync_reset = "none";
defparam \data_in[15]~I .operation_mode = "input";
defparam \data_in[15]~I .output_async_reset = "none";
defparam \data_in[15]~I .output_power_up = "low";
defparam \data_in[15]~I .output_register_mode = "none";
defparam \data_in[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[16]));
// synopsys translate_off
defparam \data_in[16]~I .input_async_reset = "none";
defparam \data_in[16]~I .input_power_up = "low";
defparam \data_in[16]~I .input_register_mode = "none";
defparam \data_in[16]~I .input_sync_reset = "none";
defparam \data_in[16]~I .oe_async_reset = "none";
defparam \data_in[16]~I .oe_power_up = "low";
defparam \data_in[16]~I .oe_register_mode = "none";
defparam \data_in[16]~I .oe_sync_reset = "none";
defparam \data_in[16]~I .operation_mode = "input";
defparam \data_in[16]~I .output_async_reset = "none";
defparam \data_in[16]~I .output_power_up = "low";
defparam \data_in[16]~I .output_register_mode = "none";
defparam \data_in[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[17]));
// synopsys translate_off
defparam \data_in[17]~I .input_async_reset = "none";
defparam \data_in[17]~I .input_power_up = "low";
defparam \data_in[17]~I .input_register_mode = "none";
defparam \data_in[17]~I .input_sync_reset = "none";
defparam \data_in[17]~I .oe_async_reset = "none";
defparam \data_in[17]~I .oe_power_up = "low";
defparam \data_in[17]~I .oe_register_mode = "none";
defparam \data_in[17]~I .oe_sync_reset = "none";
defparam \data_in[17]~I .operation_mode = "input";
defparam \data_in[17]~I .output_async_reset = "none";
defparam \data_in[17]~I .output_power_up = "low";
defparam \data_in[17]~I .output_register_mode = "none";
defparam \data_in[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[18]));
// synopsys translate_off
defparam \data_in[18]~I .input_async_reset = "none";
defparam \data_in[18]~I .input_power_up = "low";
defparam \data_in[18]~I .input_register_mode = "none";
defparam \data_in[18]~I .input_sync_reset = "none";
defparam \data_in[18]~I .oe_async_reset = "none";
defparam \data_in[18]~I .oe_power_up = "low";
defparam \data_in[18]~I .oe_register_mode = "none";
defparam \data_in[18]~I .oe_sync_reset = "none";
defparam \data_in[18]~I .operation_mode = "input";
defparam \data_in[18]~I .output_async_reset = "none";
defparam \data_in[18]~I .output_power_up = "low";
defparam \data_in[18]~I .output_register_mode = "none";
defparam \data_in[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[19]));
// synopsys translate_off
defparam \data_in[19]~I .input_async_reset = "none";
defparam \data_in[19]~I .input_power_up = "low";
defparam \data_in[19]~I .input_register_mode = "none";
defparam \data_in[19]~I .input_sync_reset = "none";
defparam \data_in[19]~I .oe_async_reset = "none";
defparam \data_in[19]~I .oe_power_up = "low";
defparam \data_in[19]~I .oe_register_mode = "none";
defparam \data_in[19]~I .oe_sync_reset = "none";
defparam \data_in[19]~I .operation_mode = "input";
defparam \data_in[19]~I .output_async_reset = "none";
defparam \data_in[19]~I .output_power_up = "low";
defparam \data_in[19]~I .output_register_mode = "none";
defparam \data_in[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[20]));
// synopsys translate_off
defparam \data_in[20]~I .input_async_reset = "none";
defparam \data_in[20]~I .input_power_up = "low";
defparam \data_in[20]~I .input_register_mode = "none";
defparam \data_in[20]~I .input_sync_reset = "none";
defparam \data_in[20]~I .oe_async_reset = "none";
defparam \data_in[20]~I .oe_power_up = "low";
defparam \data_in[20]~I .oe_register_mode = "none";
defparam \data_in[20]~I .oe_sync_reset = "none";
defparam \data_in[20]~I .operation_mode = "input";
defparam \data_in[20]~I .output_async_reset = "none";
defparam \data_in[20]~I .output_power_up = "low";
defparam \data_in[20]~I .output_register_mode = "none";
defparam \data_in[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[21]));
// synopsys translate_off
defparam \data_in[21]~I .input_async_reset = "none";
defparam \data_in[21]~I .input_power_up = "low";
defparam \data_in[21]~I .input_register_mode = "none";
defparam \data_in[21]~I .input_sync_reset = "none";
defparam \data_in[21]~I .oe_async_reset = "none";
defparam \data_in[21]~I .oe_power_up = "low";
defparam \data_in[21]~I .oe_register_mode = "none";
defparam \data_in[21]~I .oe_sync_reset = "none";
defparam \data_in[21]~I .operation_mode = "input";
defparam \data_in[21]~I .output_async_reset = "none";
defparam \data_in[21]~I .output_power_up = "low";
defparam \data_in[21]~I .output_register_mode = "none";
defparam \data_in[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[22]));
// synopsys translate_off
defparam \data_in[22]~I .input_async_reset = "none";
defparam \data_in[22]~I .input_power_up = "low";
defparam \data_in[22]~I .input_register_mode = "none";
defparam \data_in[22]~I .input_sync_reset = "none";
defparam \data_in[22]~I .oe_async_reset = "none";
defparam \data_in[22]~I .oe_power_up = "low";
defparam \data_in[22]~I .oe_register_mode = "none";
defparam \data_in[22]~I .oe_sync_reset = "none";
defparam \data_in[22]~I .operation_mode = "input";
defparam \data_in[22]~I .output_async_reset = "none";
defparam \data_in[22]~I .output_power_up = "low";
defparam \data_in[22]~I .output_register_mode = "none";
defparam \data_in[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[23]));
// synopsys translate_off
defparam \data_in[23]~I .input_async_reset = "none";
defparam \data_in[23]~I .input_power_up = "low";
defparam \data_in[23]~I .input_register_mode = "none";
defparam \data_in[23]~I .input_sync_reset = "none";
defparam \data_in[23]~I .oe_async_reset = "none";
defparam \data_in[23]~I .oe_power_up = "low";
defparam \data_in[23]~I .oe_register_mode = "none";
defparam \data_in[23]~I .oe_sync_reset = "none";
defparam \data_in[23]~I .operation_mode = "input";
defparam \data_in[23]~I .output_async_reset = "none";
defparam \data_in[23]~I .output_power_up = "low";
defparam \data_in[23]~I .output_register_mode = "none";
defparam \data_in[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[24]));
// synopsys translate_off
defparam \data_in[24]~I .input_async_reset = "none";
defparam \data_in[24]~I .input_power_up = "low";
defparam \data_in[24]~I .input_register_mode = "none";
defparam \data_in[24]~I .input_sync_reset = "none";
defparam \data_in[24]~I .oe_async_reset = "none";
defparam \data_in[24]~I .oe_power_up = "low";
defparam \data_in[24]~I .oe_register_mode = "none";
defparam \data_in[24]~I .oe_sync_reset = "none";
defparam \data_in[24]~I .operation_mode = "input";
defparam \data_in[24]~I .output_async_reset = "none";
defparam \data_in[24]~I .output_power_up = "low";
defparam \data_in[24]~I .output_register_mode = "none";
defparam \data_in[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[25]));
// synopsys translate_off
defparam \data_in[25]~I .input_async_reset = "none";
defparam \data_in[25]~I .input_power_up = "low";
defparam \data_in[25]~I .input_register_mode = "none";
defparam \data_in[25]~I .input_sync_reset = "none";
defparam \data_in[25]~I .oe_async_reset = "none";
defparam \data_in[25]~I .oe_power_up = "low";
defparam \data_in[25]~I .oe_register_mode = "none";
defparam \data_in[25]~I .oe_sync_reset = "none";
defparam \data_in[25]~I .operation_mode = "input";
defparam \data_in[25]~I .output_async_reset = "none";
defparam \data_in[25]~I .output_power_up = "low";
defparam \data_in[25]~I .output_register_mode = "none";
defparam \data_in[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[26]));
// synopsys translate_off
defparam \data_in[26]~I .input_async_reset = "none";
defparam \data_in[26]~I .input_power_up = "low";
defparam \data_in[26]~I .input_register_mode = "none";
defparam \data_in[26]~I .input_sync_reset = "none";
defparam \data_in[26]~I .oe_async_reset = "none";
defparam \data_in[26]~I .oe_power_up = "low";
defparam \data_in[26]~I .oe_register_mode = "none";
defparam \data_in[26]~I .oe_sync_reset = "none";
defparam \data_in[26]~I .operation_mode = "input";
defparam \data_in[26]~I .output_async_reset = "none";
defparam \data_in[26]~I .output_power_up = "low";
defparam \data_in[26]~I .output_register_mode = "none";
defparam \data_in[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[27]));
// synopsys translate_off
defparam \data_in[27]~I .input_async_reset = "none";
defparam \data_in[27]~I .input_power_up = "low";
defparam \data_in[27]~I .input_register_mode = "none";
defparam \data_in[27]~I .input_sync_reset = "none";
defparam \data_in[27]~I .oe_async_reset = "none";
defparam \data_in[27]~I .oe_power_up = "low";
defparam \data_in[27]~I .oe_register_mode = "none";
defparam \data_in[27]~I .oe_sync_reset = "none";
defparam \data_in[27]~I .operation_mode = "input";
defparam \data_in[27]~I .output_async_reset = "none";
defparam \data_in[27]~I .output_power_up = "low";
defparam \data_in[27]~I .output_register_mode = "none";
defparam \data_in[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[28]));
// synopsys translate_off
defparam \data_in[28]~I .input_async_reset = "none";
defparam \data_in[28]~I .input_power_up = "low";
defparam \data_in[28]~I .input_register_mode = "none";
defparam \data_in[28]~I .input_sync_reset = "none";
defparam \data_in[28]~I .oe_async_reset = "none";
defparam \data_in[28]~I .oe_power_up = "low";
defparam \data_in[28]~I .oe_register_mode = "none";
defparam \data_in[28]~I .oe_sync_reset = "none";
defparam \data_in[28]~I .operation_mode = "input";
defparam \data_in[28]~I .output_async_reset = "none";
defparam \data_in[28]~I .output_power_up = "low";
defparam \data_in[28]~I .output_register_mode = "none";
defparam \data_in[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[29]));
// synopsys translate_off
defparam \data_in[29]~I .input_async_reset = "none";
defparam \data_in[29]~I .input_power_up = "low";
defparam \data_in[29]~I .input_register_mode = "none";
defparam \data_in[29]~I .input_sync_reset = "none";
defparam \data_in[29]~I .oe_async_reset = "none";
defparam \data_in[29]~I .oe_power_up = "low";
defparam \data_in[29]~I .oe_register_mode = "none";
defparam \data_in[29]~I .oe_sync_reset = "none";
defparam \data_in[29]~I .operation_mode = "input";
defparam \data_in[29]~I .output_async_reset = "none";
defparam \data_in[29]~I .output_power_up = "low";
defparam \data_in[29]~I .output_register_mode = "none";
defparam \data_in[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[30]));
// synopsys translate_off
defparam \data_in[30]~I .input_async_reset = "none";
defparam \data_in[30]~I .input_power_up = "low";
defparam \data_in[30]~I .input_register_mode = "none";
defparam \data_in[30]~I .input_sync_reset = "none";
defparam \data_in[30]~I .oe_async_reset = "none";
defparam \data_in[30]~I .oe_power_up = "low";
defparam \data_in[30]~I .oe_register_mode = "none";
defparam \data_in[30]~I .oe_sync_reset = "none";
defparam \data_in[30]~I .operation_mode = "input";
defparam \data_in[30]~I .output_async_reset = "none";
defparam \data_in[30]~I .output_power_up = "low";
defparam \data_in[30]~I .output_register_mode = "none";
defparam \data_in[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in[31]));
// synopsys translate_off
defparam \data_in[31]~I .input_async_reset = "none";
defparam \data_in[31]~I .input_power_up = "low";
defparam \data_in[31]~I .input_register_mode = "none";
defparam \data_in[31]~I .input_sync_reset = "none";
defparam \data_in[31]~I .oe_async_reset = "none";
defparam \data_in[31]~I .oe_power_up = "low";
defparam \data_in[31]~I .oe_register_mode = "none";
defparam \data_in[31]~I .oe_sync_reset = "none";
defparam \data_in[31]~I .operation_mode = "input";
defparam \data_in[31]~I .output_async_reset = "none";
defparam \data_in[31]~I .output_power_up = "low";
defparam \data_in[31]~I .output_register_mode = "none";
defparam \data_in[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y34
cycloneii_ram_block \reg_file_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\reg_file~36_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in~combout [31],\data_in~combout [30],\data_in~combout [29],\data_in~combout [28],\data_in~combout [27],\data_in~combout [26],\data_in~combout [25],\data_in~combout [24],\data_in~combout [23],\data_in~combout [22],\data_in~combout [21],\data_in~combout [20],\data_in~combout [19],\data_in~combout [18],\data_in~combout [17],
\data_in~combout [16],\data_in~combout [15],\data_in~combout [14],\data_in~combout [13],\data_in~combout [12],\data_in~combout [11],\data_in~combout [10],\data_in~combout [9],\data_in~combout [8],\data_in~combout [7],\data_in~combout [6],\data_in~combout [5],\data_in~combout [4],\data_in~combout [3],\data_in~combout [2],
\data_in~combout [1],\data_in~combout [0]}),
	.portaaddr({wr_ptr[4],wr_ptr[3],wr_ptr[2],wr_ptr[1],wr_ptr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\Add1~14_combout ,\Add1~10_combout ,\Add1~11_combout ,\Add1~4_combout ,\Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:reg_file_rtl_0|altsyncram_sng1:auto_generated|ALTSYNCRAM";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \reg_file_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N12
cycloneii_lcell_comb \reg_file~4 (
// Equation(s):
// \reg_file~4_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[11])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[11]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\reg_file~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~4 .lut_mask = 16'hF3C0;
defparam \reg_file~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneii_lcell_comb \data_out[0]~32 (
// Equation(s):
// \data_out[0]~32_combout  = (\always0~0_combout ) # (\rst~combout )

	.dataa(\always0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[0]~32 .lut_mask = 16'hFFAA;
defparam \data_out[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N13
cycloneii_lcell_ff \data_out[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[0]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N14
cycloneii_lcell_comb \data_out[0]~33 (
// Equation(s):
// \data_out[0]~33_combout  = !\rst~combout 

	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[0]~33 .lut_mask = 16'h5555;
defparam \data_out[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N17
cycloneii_lcell_ff \data_out[0]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_out[0]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[0]~en_regout ));

// Location: LCCOMB_X56_Y34_N0
cycloneii_lcell_comb \reg_file_rtl_0_bypass[12]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[12]~feeder_combout  = \data_in~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [1]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y34_N1
cycloneii_lcell_ff \reg_file_rtl_0_bypass[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[12]));

// Location: LCCOMB_X53_Y34_N16
cycloneii_lcell_comb \reg_file~5 (
// Equation(s):
// \reg_file~5_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[12])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[12]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\reg_file~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~5 .lut_mask = 16'hF3C0;
defparam \reg_file~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N17
cycloneii_lcell_ff \data_out[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[1]~reg0_regout ));

// Location: LCCOMB_X57_Y34_N0
cycloneii_lcell_comb \data_out[1]~34 (
// Equation(s):
// \data_out[1]~34_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[1]~34 .lut_mask = 16'h00FF;
defparam \data_out[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y34_N1
cycloneii_lcell_ff \data_out[1]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[1]~en_regout ));

// Location: LCCOMB_X53_Y34_N30
cycloneii_lcell_comb \reg_file~6 (
// Equation(s):
// \reg_file~6_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[13])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(reg_file_rtl_0_bypass[13]),
	.datab(\reg_file~3_combout ),
	.datac(vcc),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\reg_file~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~6 .lut_mask = 16'hBB88;
defparam \reg_file~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N31
cycloneii_lcell_ff \data_out[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[2]~reg0_regout ));

// Location: LCCOMB_X54_Y34_N8
cycloneii_lcell_comb \data_out[2]~35 (
// Equation(s):
// \data_out[2]~35_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[2]~35 .lut_mask = 16'h0F0F;
defparam \data_out[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N9
cycloneii_lcell_ff \data_out[2]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[2]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[2]~en_regout ));

// Location: LCCOMB_X56_Y34_N4
cycloneii_lcell_comb \reg_file_rtl_0_bypass[14]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[14]~feeder_combout  = \data_in~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [3]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y34_N5
cycloneii_lcell_ff \reg_file_rtl_0_bypass[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[14]));

// Location: LCCOMB_X53_Y34_N20
cycloneii_lcell_comb \reg_file~7 (
// Equation(s):
// \reg_file~7_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[14])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[14]),
	.datac(\reg_file_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\reg_file~3_combout ),
	.cin(gnd),
	.combout(\reg_file~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~7 .lut_mask = 16'hCCF0;
defparam \reg_file~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N21
cycloneii_lcell_ff \data_out[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[3]~reg0_regout ));

// Location: LCCOMB_X55_Y34_N28
cycloneii_lcell_comb \data_out[3]~36 (
// Equation(s):
// \data_out[3]~36_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[3]~36 .lut_mask = 16'h00FF;
defparam \data_out[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N29
cycloneii_lcell_ff \data_out[3]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[3]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[3]~en_regout ));

// Location: LCCOMB_X53_Y34_N8
cycloneii_lcell_comb \reg_file_rtl_0_bypass[15]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[15]~feeder_combout  = \data_in~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [4]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N9
cycloneii_lcell_ff \reg_file_rtl_0_bypass[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[15]));

// Location: LCCOMB_X53_Y34_N6
cycloneii_lcell_comb \reg_file~8 (
// Equation(s):
// \reg_file~8_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[15])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[15]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\reg_file~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~8 .lut_mask = 16'hF3C0;
defparam \reg_file~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N7
cycloneii_lcell_ff \data_out[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[4]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N10
cycloneii_lcell_comb \data_out[4]~37 (
// Equation(s):
// \data_out[4]~37_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[4]~37 .lut_mask = 16'h0F0F;
defparam \data_out[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N11
cycloneii_lcell_ff \data_out[4]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[4]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[4]~en_regout ));

// Location: LCCOMB_X54_Y34_N30
cycloneii_lcell_comb \reg_file_rtl_0_bypass[16]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[16]~feeder_combout  = \data_in~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [5]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N31
cycloneii_lcell_ff \reg_file_rtl_0_bypass[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[16]));

// Location: LCCOMB_X53_Y34_N0
cycloneii_lcell_comb \reg_file~9 (
// Equation(s):
// \reg_file~9_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[16])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[16]),
	.datac(\reg_file_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\reg_file~3_combout ),
	.cin(gnd),
	.combout(\reg_file~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~9 .lut_mask = 16'hCCF0;
defparam \reg_file~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N1
cycloneii_lcell_ff \data_out[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[5]~reg0_regout ));

// Location: LCCOMB_X55_Y34_N2
cycloneii_lcell_comb \data_out[5]~38 (
// Equation(s):
// \data_out[5]~38_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[5]~38 .lut_mask = 16'h00FF;
defparam \data_out[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N3
cycloneii_lcell_ff \data_out[5]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[5]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[5]~en_regout ));

// Location: LCCOMB_X51_Y34_N26
cycloneii_lcell_comb \reg_file~10 (
// Equation(s):
// \reg_file~10_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[17])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(reg_file_rtl_0_bypass[17]),
	.datab(\reg_file~3_combout ),
	.datac(vcc),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\reg_file~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~10 .lut_mask = 16'hBB88;
defparam \reg_file~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N27
cycloneii_lcell_ff \data_out[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[6]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N0
cycloneii_lcell_comb \data_out[6]~39 (
// Equation(s):
// \data_out[6]~39_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[6]~39 .lut_mask = 16'h0F0F;
defparam \data_out[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N1
cycloneii_lcell_ff \data_out[6]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[6]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[6]~en_regout ));

// Location: LCFF_X55_Y34_N23
cycloneii_lcell_ff \reg_file_rtl_0_bypass[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[18]));

// Location: LCCOMB_X51_Y34_N20
cycloneii_lcell_comb \reg_file~11 (
// Equation(s):
// \reg_file~11_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[18])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[18]),
	.datac(\reg_file_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\reg_file~3_combout ),
	.cin(gnd),
	.combout(\reg_file~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~11 .lut_mask = 16'hCCF0;
defparam \reg_file~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N21
cycloneii_lcell_ff \data_out[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[7]~reg0_regout ));

// Location: LCCOMB_X55_Y34_N16
cycloneii_lcell_comb \data_out[7]~40 (
// Equation(s):
// \data_out[7]~40_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[7]~40 .lut_mask = 16'h00FF;
defparam \data_out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N17
cycloneii_lcell_ff \data_out[7]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[7]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[7]~en_regout ));

// Location: LCFF_X51_Y34_N5
cycloneii_lcell_ff \reg_file_rtl_0_bypass[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[19]));

// Location: LCCOMB_X51_Y34_N6
cycloneii_lcell_comb \reg_file~12 (
// Equation(s):
// \reg_file~12_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[19])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[19]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\reg_file~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~12 .lut_mask = 16'hF3C0;
defparam \reg_file~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N7
cycloneii_lcell_ff \data_out[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[8]~reg0_regout ));

// Location: LCCOMB_X55_Y34_N10
cycloneii_lcell_comb \data_out[8]~41 (
// Equation(s):
// \data_out[8]~41_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[8]~41 .lut_mask = 16'h00FF;
defparam \data_out[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N11
cycloneii_lcell_ff \data_out[8]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[8]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[8]~en_regout ));

// Location: LCFF_X51_Y34_N15
cycloneii_lcell_ff \reg_file_rtl_0_bypass[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[20]));

// Location: LCCOMB_X51_Y34_N16
cycloneii_lcell_comb \reg_file~13 (
// Equation(s):
// \reg_file~13_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[20])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[20]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\reg_file~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~13 .lut_mask = 16'hF3C0;
defparam \reg_file~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N17
cycloneii_lcell_ff \data_out[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[9]~reg0_regout ));

// Location: LCCOMB_X47_Y34_N28
cycloneii_lcell_comb \data_out[9]~42 (
// Equation(s):
// \data_out[9]~42_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[9]~42 .lut_mask = 16'h00FF;
defparam \data_out[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N29
cycloneii_lcell_ff \data_out[9]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[9]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[9]~en_regout ));

// Location: LCFF_X50_Y34_N21
cycloneii_lcell_ff \reg_file_rtl_0_bypass[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[21]));

// Location: LCCOMB_X51_Y34_N10
cycloneii_lcell_comb \reg_file~14 (
// Equation(s):
// \reg_file~14_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[21])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[21]),
	.datac(\reg_file_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\reg_file~3_combout ),
	.cin(gnd),
	.combout(\reg_file~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~14 .lut_mask = 16'hCCF0;
defparam \reg_file~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N11
cycloneii_lcell_ff \data_out[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[10]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N2
cycloneii_lcell_comb \data_out[10]~43 (
// Equation(s):
// \data_out[10]~43_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[10]~43 .lut_mask = 16'h0F0F;
defparam \data_out[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N3
cycloneii_lcell_ff \data_out[10]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[10]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[10]~en_regout ));

// Location: LCCOMB_X50_Y34_N30
cycloneii_lcell_comb \reg_file_rtl_0_bypass[22]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[22]~feeder_combout  = \data_in~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [11]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[22]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N31
cycloneii_lcell_ff \reg_file_rtl_0_bypass[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[22]));

// Location: LCCOMB_X51_Y34_N28
cycloneii_lcell_comb \reg_file~15 (
// Equation(s):
// \reg_file~15_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[22])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[22]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\reg_file~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~15 .lut_mask = 16'hF3C0;
defparam \reg_file~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N29
cycloneii_lcell_ff \data_out[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[11]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N28
cycloneii_lcell_comb \data_out[11]~44 (
// Equation(s):
// \data_out[11]~44_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[11]~44 .lut_mask = 16'h0F0F;
defparam \data_out[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N29
cycloneii_lcell_ff \data_out[11]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[11]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[11]~en_regout ));

// Location: LCCOMB_X56_Y34_N22
cycloneii_lcell_comb \reg_file_rtl_0_bypass[23]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[23]~feeder_combout  = \data_in~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [12]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y34_N23
cycloneii_lcell_ff \reg_file_rtl_0_bypass[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[23]));

// Location: LCCOMB_X53_Y34_N22
cycloneii_lcell_comb \reg_file~16 (
// Equation(s):
// \reg_file~16_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[23])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[23]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\reg_file~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~16 .lut_mask = 16'hF3C0;
defparam \reg_file~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N23
cycloneii_lcell_ff \data_out[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[12]~reg0_regout ));

// Location: LCCOMB_X54_Y34_N6
cycloneii_lcell_comb \data_out[12]~45 (
// Equation(s):
// \data_out[12]~45_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[12]~45 .lut_mask = 16'h0F0F;
defparam \data_out[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N7
cycloneii_lcell_ff \data_out[12]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[12]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[12]~en_regout ));

// Location: LCCOMB_X55_Y34_N0
cycloneii_lcell_comb \reg_file_rtl_0_bypass[24]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[24]~feeder_combout  = \data_in~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [13]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[24]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N1
cycloneii_lcell_ff \reg_file_rtl_0_bypass[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[24]));

// Location: LCCOMB_X51_Y34_N30
cycloneii_lcell_comb \reg_file~17 (
// Equation(s):
// \reg_file~17_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[24])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[24]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\reg_file~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~17 .lut_mask = 16'hF3C0;
defparam \reg_file~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N31
cycloneii_lcell_ff \data_out[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[13]~reg0_regout ));

// Location: LCCOMB_X55_Y34_N8
cycloneii_lcell_comb \data_out[13]~46 (
// Equation(s):
// \data_out[13]~46_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[13]~46 .lut_mask = 16'h00FF;
defparam \data_out[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N9
cycloneii_lcell_ff \data_out[13]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[13]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[13]~en_regout ));

// Location: LCFF_X54_Y34_N29
cycloneii_lcell_ff \reg_file_rtl_0_bypass[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[25]));

// Location: LCCOMB_X54_Y34_N24
cycloneii_lcell_comb \reg_file~18 (
// Equation(s):
// \reg_file~18_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[25])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[25]),
	.datac(\reg_file~3_combout ),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\reg_file~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~18 .lut_mask = 16'hCFC0;
defparam \reg_file~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N25
cycloneii_lcell_ff \data_out[14]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[14]~reg0_regout ));

// Location: LCCOMB_X55_Y34_N18
cycloneii_lcell_comb \data_out[14]~47 (
// Equation(s):
// \data_out[14]~47_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[14]~47 .lut_mask = 16'h00FF;
defparam \data_out[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N19
cycloneii_lcell_ff \data_out[14]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[14]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[14]~en_regout ));

// Location: LCCOMB_X55_Y34_N30
cycloneii_lcell_comb \reg_file_rtl_0_bypass[26]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[26]~feeder_combout  = \data_in~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [15]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[26]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N31
cycloneii_lcell_ff \reg_file_rtl_0_bypass[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[26]));

// Location: LCCOMB_X51_Y34_N24
cycloneii_lcell_comb \reg_file~19 (
// Equation(s):
// \reg_file~19_combout  = (\reg_file~3_combout  & ((reg_file_rtl_0_bypass[26]))) # (!\reg_file~3_combout  & (\reg_file_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(\reg_file_rtl_0|auto_generated|ram_block1a15 ),
	.datad(reg_file_rtl_0_bypass[26]),
	.cin(gnd),
	.combout(\reg_file~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~19 .lut_mask = 16'hFC30;
defparam \reg_file~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N25
cycloneii_lcell_ff \data_out[15]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[15]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N6
cycloneii_lcell_comb \data_out[15]~48 (
// Equation(s):
// \data_out[15]~48_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[15]~48 .lut_mask = 16'h0F0F;
defparam \data_out[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N7
cycloneii_lcell_ff \data_out[15]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[15]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[15]~en_regout ));

// Location: LCCOMB_X53_Y34_N4
cycloneii_lcell_comb \reg_file~20 (
// Equation(s):
// \reg_file~20_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[27])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(reg_file_rtl_0_bypass[27]),
	.datab(\reg_file~3_combout ),
	.datac(\reg_file_rtl_0|auto_generated|ram_block1a16 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\reg_file~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~20 .lut_mask = 16'hB8B8;
defparam \reg_file~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N5
cycloneii_lcell_ff \data_out[16]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[16]~reg0_regout ));

// Location: LCCOMB_X54_Y34_N18
cycloneii_lcell_comb \data_out[16]~49 (
// Equation(s):
// \data_out[16]~49_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[16]~49 .lut_mask = 16'h0F0F;
defparam \data_out[16]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N19
cycloneii_lcell_ff \data_out[16]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[16]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[16]~en_regout ));

// Location: LCCOMB_X56_Y34_N18
cycloneii_lcell_comb \reg_file_rtl_0_bypass[28]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[28]~feeder_combout  = \data_in~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [17]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[28]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y34_N19
cycloneii_lcell_ff \reg_file_rtl_0_bypass[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[28]));

// Location: LCCOMB_X53_Y34_N2
cycloneii_lcell_comb \reg_file~21 (
// Equation(s):
// \reg_file~21_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[28])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[28]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\reg_file~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~21 .lut_mask = 16'hF3C0;
defparam \reg_file~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N3
cycloneii_lcell_ff \data_out[17]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[17]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N8
cycloneii_lcell_comb \data_out[17]~50 (
// Equation(s):
// \data_out[17]~50_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[17]~50 .lut_mask = 16'h0F0F;
defparam \data_out[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N9
cycloneii_lcell_ff \data_out[17]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[17]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[17]~en_regout ));

// Location: LCCOMB_X55_Y34_N12
cycloneii_lcell_comb \reg_file_rtl_0_bypass[29]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[29]~feeder_combout  = \data_in~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [18]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N13
cycloneii_lcell_ff \reg_file_rtl_0_bypass[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[29]));

// Location: LCCOMB_X51_Y34_N2
cycloneii_lcell_comb \reg_file~22 (
// Equation(s):
// \reg_file~22_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[29])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[29]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\reg_file~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~22 .lut_mask = 16'hF3C0;
defparam \reg_file~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N3
cycloneii_lcell_ff \data_out[18]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[18]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N26
cycloneii_lcell_comb \data_out[18]~51 (
// Equation(s):
// \data_out[18]~51_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[18]~51 .lut_mask = 16'h0F0F;
defparam \data_out[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N27
cycloneii_lcell_ff \data_out[18]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[18]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[18]~en_regout ));

// Location: LCCOMB_X56_Y34_N8
cycloneii_lcell_comb \reg_file_rtl_0_bypass[30]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[30]~feeder_combout  = \data_in~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [19]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[30]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y34_N9
cycloneii_lcell_ff \reg_file_rtl_0_bypass[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[30]));

// Location: LCCOMB_X53_Y34_N12
cycloneii_lcell_comb \reg_file~23 (
// Equation(s):
// \reg_file~23_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[30])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[30]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\reg_file~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~23 .lut_mask = 16'hF3C0;
defparam \reg_file~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N13
cycloneii_lcell_ff \data_out[19]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[19]~reg0_regout ));

// Location: LCCOMB_X54_Y34_N0
cycloneii_lcell_comb \data_out[19]~52 (
// Equation(s):
// \data_out[19]~52_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[19]~52 .lut_mask = 16'h0F0F;
defparam \data_out[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N1
cycloneii_lcell_ff \data_out[19]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[19]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[19]~en_regout ));

// Location: LCFF_X56_Y34_N27
cycloneii_lcell_ff \reg_file_rtl_0_bypass[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[31]));

// Location: LCCOMB_X53_Y34_N14
cycloneii_lcell_comb \reg_file~24 (
// Equation(s):
// \reg_file~24_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[31])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[31]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\reg_file~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~24 .lut_mask = 16'hF3C0;
defparam \reg_file~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N15
cycloneii_lcell_ff \data_out[20]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[20]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N4
cycloneii_lcell_comb \data_out[20]~53 (
// Equation(s):
// \data_out[20]~53_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[20]~53 .lut_mask = 16'h0F0F;
defparam \data_out[20]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N5
cycloneii_lcell_ff \data_out[20]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[20]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[20]~en_regout ));

// Location: LCCOMB_X51_Y34_N8
cycloneii_lcell_comb \reg_file~25 (
// Equation(s):
// \reg_file~25_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[32])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(reg_file_rtl_0_bypass[32]),
	.datab(\reg_file~3_combout ),
	.datac(vcc),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\reg_file~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~25 .lut_mask = 16'hBB88;
defparam \reg_file~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N9
cycloneii_lcell_ff \data_out[21]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[21]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N22
cycloneii_lcell_comb \data_out[21]~54 (
// Equation(s):
// \data_out[21]~54_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[21]~54 .lut_mask = 16'h0F0F;
defparam \data_out[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N23
cycloneii_lcell_ff \data_out[21]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[21]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[21]~en_regout ));

// Location: LCFF_X56_Y34_N25
cycloneii_lcell_ff \reg_file_rtl_0_bypass[33] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[33]));

// Location: LCCOMB_X53_Y34_N24
cycloneii_lcell_comb \reg_file~26 (
// Equation(s):
// \reg_file~26_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[33])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[33]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\reg_file~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~26 .lut_mask = 16'hF3C0;
defparam \reg_file~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N25
cycloneii_lcell_ff \data_out[22]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[22]~reg0_regout ));

// Location: LCCOMB_X54_Y34_N10
cycloneii_lcell_comb \data_out[22]~55 (
// Equation(s):
// \data_out[22]~55_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[22]~55 .lut_mask = 16'h0F0F;
defparam \data_out[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N11
cycloneii_lcell_ff \data_out[22]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[22]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[22]~en_regout ));

// Location: LCCOMB_X55_Y34_N24
cycloneii_lcell_comb \reg_file_rtl_0_bypass[34]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[34]~feeder_combout  = \data_in~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [23]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[34]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N25
cycloneii_lcell_ff \reg_file_rtl_0_bypass[34] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[34]));

// Location: LCCOMB_X51_Y34_N22
cycloneii_lcell_comb \reg_file~27 (
// Equation(s):
// \reg_file~27_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[34])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[34]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\reg_file~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~27 .lut_mask = 16'hF3C0;
defparam \reg_file~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N23
cycloneii_lcell_ff \data_out[23]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[23]~reg0_regout ));

// Location: LCCOMB_X47_Y34_N6
cycloneii_lcell_comb \data_out[23]~56 (
// Equation(s):
// \data_out[23]~56_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[23]~56 .lut_mask = 16'h00FF;
defparam \data_out[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N7
cycloneii_lcell_ff \data_out[23]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[23]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[23]~en_regout ));

// Location: LCCOMB_X56_Y34_N10
cycloneii_lcell_comb \reg_file_rtl_0_bypass[35]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[35]~feeder_combout  = \data_in~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [24]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[35]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y34_N11
cycloneii_lcell_ff \reg_file_rtl_0_bypass[35] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[35]));

// Location: LCCOMB_X53_Y34_N10
cycloneii_lcell_comb \reg_file~28 (
// Equation(s):
// \reg_file~28_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[35])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[35]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\reg_file~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~28 .lut_mask = 16'hF3C0;
defparam \reg_file~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N11
cycloneii_lcell_ff \data_out[24]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[24]~reg0_regout ));

// Location: LCCOMB_X57_Y34_N18
cycloneii_lcell_comb \data_out[24]~57 (
// Equation(s):
// \data_out[24]~57_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[24]~57 .lut_mask = 16'h00FF;
defparam \data_out[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y34_N19
cycloneii_lcell_ff \data_out[24]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[24]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[24]~en_regout ));

// Location: LCCOMB_X53_Y34_N28
cycloneii_lcell_comb \reg_file~29 (
// Equation(s):
// \reg_file~29_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[36])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(reg_file_rtl_0_bypass[36]),
	.datab(\reg_file~3_combout ),
	.datac(vcc),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\reg_file~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~29 .lut_mask = 16'hBB88;
defparam \reg_file~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N29
cycloneii_lcell_ff \data_out[25]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[25]~reg0_regout ));

// Location: LCCOMB_X54_Y34_N20
cycloneii_lcell_comb \data_out[25]~58 (
// Equation(s):
// \data_out[25]~58_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[25]~58 .lut_mask = 16'h0F0F;
defparam \data_out[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N21
cycloneii_lcell_ff \data_out[25]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[25]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[25]~en_regout ));

// Location: LCCOMB_X54_Y34_N2
cycloneii_lcell_comb \reg_file_rtl_0_bypass[37]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[37]~feeder_combout  = \data_in~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [26]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[37]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N3
cycloneii_lcell_ff \reg_file_rtl_0_bypass[37] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[37]));

// Location: LCCOMB_X54_Y34_N14
cycloneii_lcell_comb \reg_file~30 (
// Equation(s):
// \reg_file~30_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[37])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[37]),
	.datac(\reg_file~3_combout ),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\reg_file~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~30 .lut_mask = 16'hCFC0;
defparam \reg_file~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N15
cycloneii_lcell_ff \data_out[26]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[26]~reg0_regout ));

// Location: LCCOMB_X57_Y34_N20
cycloneii_lcell_comb \data_out[26]~59 (
// Equation(s):
// \data_out[26]~59_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[26]~59 .lut_mask = 16'h00FF;
defparam \data_out[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y34_N21
cycloneii_lcell_ff \data_out[26]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[26]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[26]~en_regout ));

// Location: LCFF_X53_Y34_N27
cycloneii_lcell_ff \reg_file_rtl_0_bypass[38] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[38]));

// Location: LCCOMB_X53_Y34_N18
cycloneii_lcell_comb \reg_file~31 (
// Equation(s):
// \reg_file~31_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[38])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a27 )))

	.dataa(vcc),
	.datab(\reg_file~3_combout ),
	.datac(reg_file_rtl_0_bypass[38]),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\reg_file~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~31 .lut_mask = 16'hF3C0;
defparam \reg_file~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y34_N19
cycloneii_lcell_ff \data_out[27]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[27]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N24
cycloneii_lcell_comb \data_out[27]~60 (
// Equation(s):
// \data_out[27]~60_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[27]~60 .lut_mask = 16'h0F0F;
defparam \data_out[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N25
cycloneii_lcell_ff \data_out[27]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[27]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[27]~en_regout ));

// Location: LCCOMB_X56_Y34_N6
cycloneii_lcell_comb \reg_file_rtl_0_bypass[39]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[39]~feeder_combout  = \data_in~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [28]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[39]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y34_N7
cycloneii_lcell_ff \reg_file_rtl_0_bypass[39] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[39]));

// Location: LCCOMB_X51_Y34_N0
cycloneii_lcell_comb \reg_file~32 (
// Equation(s):
// \reg_file~32_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[39])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[39]),
	.datac(\reg_file_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\reg_file~3_combout ),
	.cin(gnd),
	.combout(\reg_file~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~32 .lut_mask = 16'hCCF0;
defparam \reg_file~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N1
cycloneii_lcell_ff \data_out[28]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[28]~reg0_regout ));

// Location: LCCOMB_X47_Y34_N4
cycloneii_lcell_comb \data_out[28]~61 (
// Equation(s):
// \data_out[28]~61_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[28]~61 .lut_mask = 16'h00FF;
defparam \data_out[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N5
cycloneii_lcell_ff \data_out[28]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[28]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[28]~en_regout ));

// Location: LCFF_X54_Y34_N5
cycloneii_lcell_ff \reg_file_rtl_0_bypass[40] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[40]));

// Location: LCCOMB_X54_Y34_N12
cycloneii_lcell_comb \reg_file~33 (
// Equation(s):
// \reg_file~33_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[40])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a29 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[40]),
	.datac(\reg_file~3_combout ),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\reg_file~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~33 .lut_mask = 16'hCFC0;
defparam \reg_file~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N13
cycloneii_lcell_ff \data_out[29]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[29]~reg0_regout ));

// Location: LCCOMB_X54_Y34_N22
cycloneii_lcell_comb \data_out[29]~62 (
// Equation(s):
// \data_out[29]~62_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[29]~62 .lut_mask = 16'h0F0F;
defparam \data_out[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N23
cycloneii_lcell_ff \data_out[29]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[29]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[29]~en_regout ));

// Location: LCCOMB_X54_Y34_N26
cycloneii_lcell_comb \reg_file_rtl_0_bypass[41]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[41]~feeder_combout  = \data_in~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [30]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[41]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N27
cycloneii_lcell_ff \reg_file_rtl_0_bypass[41] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[41]));

// Location: LCCOMB_X54_Y34_N16
cycloneii_lcell_comb \reg_file~34 (
// Equation(s):
// \reg_file~34_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[41])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[41]),
	.datac(\reg_file~3_combout ),
	.datad(\reg_file_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\reg_file~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~34 .lut_mask = 16'hCFC0;
defparam \reg_file~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y34_N17
cycloneii_lcell_ff \data_out[30]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[30]~reg0_regout ));

// Location: LCCOMB_X55_Y34_N4
cycloneii_lcell_comb \data_out[30]~63 (
// Equation(s):
// \data_out[30]~63_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.cin(gnd),
	.combout(\data_out[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[30]~63 .lut_mask = 16'h00FF;
defparam \data_out[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N5
cycloneii_lcell_ff \data_out[30]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[30]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[30]~en_regout ));

// Location: LCCOMB_X55_Y34_N26
cycloneii_lcell_comb \reg_file_rtl_0_bypass[42]~feeder (
// Equation(s):
// \reg_file_rtl_0_bypass[42]~feeder_combout  = \data_in~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~combout [31]),
	.cin(gnd),
	.combout(\reg_file_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file_rtl_0_bypass[42]~feeder .lut_mask = 16'hFF00;
defparam \reg_file_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y34_N27
cycloneii_lcell_ff \reg_file_rtl_0_bypass[42] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file_rtl_0_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(reg_file_rtl_0_bypass[42]));

// Location: LCCOMB_X51_Y34_N18
cycloneii_lcell_comb \reg_file~35 (
// Equation(s):
// \reg_file~35_combout  = (\reg_file~3_combout  & (reg_file_rtl_0_bypass[42])) # (!\reg_file~3_combout  & ((\reg_file_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(vcc),
	.datab(reg_file_rtl_0_bypass[42]),
	.datac(\reg_file_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\reg_file~3_combout ),
	.cin(gnd),
	.combout(\reg_file~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file~35 .lut_mask = 16'hCCF0;
defparam \reg_file~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N19
cycloneii_lcell_ff \data_out[31]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\reg_file~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[31]~reg0_regout ));

// Location: LCCOMB_X50_Y34_N18
cycloneii_lcell_comb \data_out[31]~64 (
// Equation(s):
// \data_out[31]~64_combout  = !\rst~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \data_out[31]~64 .lut_mask = 16'h0F0F;
defparam \data_out[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y34_N19
cycloneii_lcell_ff \data_out[31]~en (
	.clk(\clk~clkctrl_outclk ),
	.datain(\data_out[31]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out[31]~en_regout ));

// Location: LCCOMB_X48_Y34_N22
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (wr_ptr[4] & \Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(wr_ptr[4]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'hF000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneii_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (\Equal1~3_combout  & (\Equal1~2_combout  & (r_ptr[4] $ (!wr_ptr[4]))))

	.dataa(r_ptr[4]),
	.datab(\Equal1~3_combout ),
	.datac(wr_ptr[4]),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h8400;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[0]~I (
	.datain(\data_out[0]~reg0_regout ),
	.oe(\data_out[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[0]));
// synopsys translate_off
defparam \data_out[0]~I .input_async_reset = "none";
defparam \data_out[0]~I .input_power_up = "low";
defparam \data_out[0]~I .input_register_mode = "none";
defparam \data_out[0]~I .input_sync_reset = "none";
defparam \data_out[0]~I .oe_async_reset = "none";
defparam \data_out[0]~I .oe_power_up = "low";
defparam \data_out[0]~I .oe_register_mode = "none";
defparam \data_out[0]~I .oe_sync_reset = "none";
defparam \data_out[0]~I .operation_mode = "output";
defparam \data_out[0]~I .output_async_reset = "none";
defparam \data_out[0]~I .output_power_up = "low";
defparam \data_out[0]~I .output_register_mode = "none";
defparam \data_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[1]~I (
	.datain(\data_out[1]~reg0_regout ),
	.oe(\data_out[1]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[1]));
// synopsys translate_off
defparam \data_out[1]~I .input_async_reset = "none";
defparam \data_out[1]~I .input_power_up = "low";
defparam \data_out[1]~I .input_register_mode = "none";
defparam \data_out[1]~I .input_sync_reset = "none";
defparam \data_out[1]~I .oe_async_reset = "none";
defparam \data_out[1]~I .oe_power_up = "low";
defparam \data_out[1]~I .oe_register_mode = "none";
defparam \data_out[1]~I .oe_sync_reset = "none";
defparam \data_out[1]~I .operation_mode = "output";
defparam \data_out[1]~I .output_async_reset = "none";
defparam \data_out[1]~I .output_power_up = "low";
defparam \data_out[1]~I .output_register_mode = "none";
defparam \data_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[2]~I (
	.datain(\data_out[2]~reg0_regout ),
	.oe(\data_out[2]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[2]));
// synopsys translate_off
defparam \data_out[2]~I .input_async_reset = "none";
defparam \data_out[2]~I .input_power_up = "low";
defparam \data_out[2]~I .input_register_mode = "none";
defparam \data_out[2]~I .input_sync_reset = "none";
defparam \data_out[2]~I .oe_async_reset = "none";
defparam \data_out[2]~I .oe_power_up = "low";
defparam \data_out[2]~I .oe_register_mode = "none";
defparam \data_out[2]~I .oe_sync_reset = "none";
defparam \data_out[2]~I .operation_mode = "output";
defparam \data_out[2]~I .output_async_reset = "none";
defparam \data_out[2]~I .output_power_up = "low";
defparam \data_out[2]~I .output_register_mode = "none";
defparam \data_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[3]~I (
	.datain(\data_out[3]~reg0_regout ),
	.oe(\data_out[3]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[3]));
// synopsys translate_off
defparam \data_out[3]~I .input_async_reset = "none";
defparam \data_out[3]~I .input_power_up = "low";
defparam \data_out[3]~I .input_register_mode = "none";
defparam \data_out[3]~I .input_sync_reset = "none";
defparam \data_out[3]~I .oe_async_reset = "none";
defparam \data_out[3]~I .oe_power_up = "low";
defparam \data_out[3]~I .oe_register_mode = "none";
defparam \data_out[3]~I .oe_sync_reset = "none";
defparam \data_out[3]~I .operation_mode = "output";
defparam \data_out[3]~I .output_async_reset = "none";
defparam \data_out[3]~I .output_power_up = "low";
defparam \data_out[3]~I .output_register_mode = "none";
defparam \data_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[4]~I (
	.datain(\data_out[4]~reg0_regout ),
	.oe(\data_out[4]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[4]));
// synopsys translate_off
defparam \data_out[4]~I .input_async_reset = "none";
defparam \data_out[4]~I .input_power_up = "low";
defparam \data_out[4]~I .input_register_mode = "none";
defparam \data_out[4]~I .input_sync_reset = "none";
defparam \data_out[4]~I .oe_async_reset = "none";
defparam \data_out[4]~I .oe_power_up = "low";
defparam \data_out[4]~I .oe_register_mode = "none";
defparam \data_out[4]~I .oe_sync_reset = "none";
defparam \data_out[4]~I .operation_mode = "output";
defparam \data_out[4]~I .output_async_reset = "none";
defparam \data_out[4]~I .output_power_up = "low";
defparam \data_out[4]~I .output_register_mode = "none";
defparam \data_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[5]~I (
	.datain(\data_out[5]~reg0_regout ),
	.oe(\data_out[5]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[5]));
// synopsys translate_off
defparam \data_out[5]~I .input_async_reset = "none";
defparam \data_out[5]~I .input_power_up = "low";
defparam \data_out[5]~I .input_register_mode = "none";
defparam \data_out[5]~I .input_sync_reset = "none";
defparam \data_out[5]~I .oe_async_reset = "none";
defparam \data_out[5]~I .oe_power_up = "low";
defparam \data_out[5]~I .oe_register_mode = "none";
defparam \data_out[5]~I .oe_sync_reset = "none";
defparam \data_out[5]~I .operation_mode = "output";
defparam \data_out[5]~I .output_async_reset = "none";
defparam \data_out[5]~I .output_power_up = "low";
defparam \data_out[5]~I .output_register_mode = "none";
defparam \data_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[6]~I (
	.datain(\data_out[6]~reg0_regout ),
	.oe(\data_out[6]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[6]));
// synopsys translate_off
defparam \data_out[6]~I .input_async_reset = "none";
defparam \data_out[6]~I .input_power_up = "low";
defparam \data_out[6]~I .input_register_mode = "none";
defparam \data_out[6]~I .input_sync_reset = "none";
defparam \data_out[6]~I .oe_async_reset = "none";
defparam \data_out[6]~I .oe_power_up = "low";
defparam \data_out[6]~I .oe_register_mode = "none";
defparam \data_out[6]~I .oe_sync_reset = "none";
defparam \data_out[6]~I .operation_mode = "output";
defparam \data_out[6]~I .output_async_reset = "none";
defparam \data_out[6]~I .output_power_up = "low";
defparam \data_out[6]~I .output_register_mode = "none";
defparam \data_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[7]~I (
	.datain(\data_out[7]~reg0_regout ),
	.oe(\data_out[7]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[7]));
// synopsys translate_off
defparam \data_out[7]~I .input_async_reset = "none";
defparam \data_out[7]~I .input_power_up = "low";
defparam \data_out[7]~I .input_register_mode = "none";
defparam \data_out[7]~I .input_sync_reset = "none";
defparam \data_out[7]~I .oe_async_reset = "none";
defparam \data_out[7]~I .oe_power_up = "low";
defparam \data_out[7]~I .oe_register_mode = "none";
defparam \data_out[7]~I .oe_sync_reset = "none";
defparam \data_out[7]~I .operation_mode = "output";
defparam \data_out[7]~I .output_async_reset = "none";
defparam \data_out[7]~I .output_power_up = "low";
defparam \data_out[7]~I .output_register_mode = "none";
defparam \data_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[8]~I (
	.datain(\data_out[8]~reg0_regout ),
	.oe(\data_out[8]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[8]));
// synopsys translate_off
defparam \data_out[8]~I .input_async_reset = "none";
defparam \data_out[8]~I .input_power_up = "low";
defparam \data_out[8]~I .input_register_mode = "none";
defparam \data_out[8]~I .input_sync_reset = "none";
defparam \data_out[8]~I .oe_async_reset = "none";
defparam \data_out[8]~I .oe_power_up = "low";
defparam \data_out[8]~I .oe_register_mode = "none";
defparam \data_out[8]~I .oe_sync_reset = "none";
defparam \data_out[8]~I .operation_mode = "output";
defparam \data_out[8]~I .output_async_reset = "none";
defparam \data_out[8]~I .output_power_up = "low";
defparam \data_out[8]~I .output_register_mode = "none";
defparam \data_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[9]~I (
	.datain(\data_out[9]~reg0_regout ),
	.oe(\data_out[9]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[9]));
// synopsys translate_off
defparam \data_out[9]~I .input_async_reset = "none";
defparam \data_out[9]~I .input_power_up = "low";
defparam \data_out[9]~I .input_register_mode = "none";
defparam \data_out[9]~I .input_sync_reset = "none";
defparam \data_out[9]~I .oe_async_reset = "none";
defparam \data_out[9]~I .oe_power_up = "low";
defparam \data_out[9]~I .oe_register_mode = "none";
defparam \data_out[9]~I .oe_sync_reset = "none";
defparam \data_out[9]~I .operation_mode = "output";
defparam \data_out[9]~I .output_async_reset = "none";
defparam \data_out[9]~I .output_power_up = "low";
defparam \data_out[9]~I .output_register_mode = "none";
defparam \data_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[10]~I (
	.datain(\data_out[10]~reg0_regout ),
	.oe(\data_out[10]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[10]));
// synopsys translate_off
defparam \data_out[10]~I .input_async_reset = "none";
defparam \data_out[10]~I .input_power_up = "low";
defparam \data_out[10]~I .input_register_mode = "none";
defparam \data_out[10]~I .input_sync_reset = "none";
defparam \data_out[10]~I .oe_async_reset = "none";
defparam \data_out[10]~I .oe_power_up = "low";
defparam \data_out[10]~I .oe_register_mode = "none";
defparam \data_out[10]~I .oe_sync_reset = "none";
defparam \data_out[10]~I .operation_mode = "output";
defparam \data_out[10]~I .output_async_reset = "none";
defparam \data_out[10]~I .output_power_up = "low";
defparam \data_out[10]~I .output_register_mode = "none";
defparam \data_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[11]~I (
	.datain(\data_out[11]~reg0_regout ),
	.oe(\data_out[11]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[11]));
// synopsys translate_off
defparam \data_out[11]~I .input_async_reset = "none";
defparam \data_out[11]~I .input_power_up = "low";
defparam \data_out[11]~I .input_register_mode = "none";
defparam \data_out[11]~I .input_sync_reset = "none";
defparam \data_out[11]~I .oe_async_reset = "none";
defparam \data_out[11]~I .oe_power_up = "low";
defparam \data_out[11]~I .oe_register_mode = "none";
defparam \data_out[11]~I .oe_sync_reset = "none";
defparam \data_out[11]~I .operation_mode = "output";
defparam \data_out[11]~I .output_async_reset = "none";
defparam \data_out[11]~I .output_power_up = "low";
defparam \data_out[11]~I .output_register_mode = "none";
defparam \data_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[12]~I (
	.datain(\data_out[12]~reg0_regout ),
	.oe(\data_out[12]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[12]));
// synopsys translate_off
defparam \data_out[12]~I .input_async_reset = "none";
defparam \data_out[12]~I .input_power_up = "low";
defparam \data_out[12]~I .input_register_mode = "none";
defparam \data_out[12]~I .input_sync_reset = "none";
defparam \data_out[12]~I .oe_async_reset = "none";
defparam \data_out[12]~I .oe_power_up = "low";
defparam \data_out[12]~I .oe_register_mode = "none";
defparam \data_out[12]~I .oe_sync_reset = "none";
defparam \data_out[12]~I .operation_mode = "output";
defparam \data_out[12]~I .output_async_reset = "none";
defparam \data_out[12]~I .output_power_up = "low";
defparam \data_out[12]~I .output_register_mode = "none";
defparam \data_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[13]~I (
	.datain(\data_out[13]~reg0_regout ),
	.oe(\data_out[13]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[13]));
// synopsys translate_off
defparam \data_out[13]~I .input_async_reset = "none";
defparam \data_out[13]~I .input_power_up = "low";
defparam \data_out[13]~I .input_register_mode = "none";
defparam \data_out[13]~I .input_sync_reset = "none";
defparam \data_out[13]~I .oe_async_reset = "none";
defparam \data_out[13]~I .oe_power_up = "low";
defparam \data_out[13]~I .oe_register_mode = "none";
defparam \data_out[13]~I .oe_sync_reset = "none";
defparam \data_out[13]~I .operation_mode = "output";
defparam \data_out[13]~I .output_async_reset = "none";
defparam \data_out[13]~I .output_power_up = "low";
defparam \data_out[13]~I .output_register_mode = "none";
defparam \data_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[14]~I (
	.datain(\data_out[14]~reg0_regout ),
	.oe(\data_out[14]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[14]));
// synopsys translate_off
defparam \data_out[14]~I .input_async_reset = "none";
defparam \data_out[14]~I .input_power_up = "low";
defparam \data_out[14]~I .input_register_mode = "none";
defparam \data_out[14]~I .input_sync_reset = "none";
defparam \data_out[14]~I .oe_async_reset = "none";
defparam \data_out[14]~I .oe_power_up = "low";
defparam \data_out[14]~I .oe_register_mode = "none";
defparam \data_out[14]~I .oe_sync_reset = "none";
defparam \data_out[14]~I .operation_mode = "output";
defparam \data_out[14]~I .output_async_reset = "none";
defparam \data_out[14]~I .output_power_up = "low";
defparam \data_out[14]~I .output_register_mode = "none";
defparam \data_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[15]~I (
	.datain(\data_out[15]~reg0_regout ),
	.oe(\data_out[15]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[15]));
// synopsys translate_off
defparam \data_out[15]~I .input_async_reset = "none";
defparam \data_out[15]~I .input_power_up = "low";
defparam \data_out[15]~I .input_register_mode = "none";
defparam \data_out[15]~I .input_sync_reset = "none";
defparam \data_out[15]~I .oe_async_reset = "none";
defparam \data_out[15]~I .oe_power_up = "low";
defparam \data_out[15]~I .oe_register_mode = "none";
defparam \data_out[15]~I .oe_sync_reset = "none";
defparam \data_out[15]~I .operation_mode = "output";
defparam \data_out[15]~I .output_async_reset = "none";
defparam \data_out[15]~I .output_power_up = "low";
defparam \data_out[15]~I .output_register_mode = "none";
defparam \data_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[16]~I (
	.datain(\data_out[16]~reg0_regout ),
	.oe(\data_out[16]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[16]));
// synopsys translate_off
defparam \data_out[16]~I .input_async_reset = "none";
defparam \data_out[16]~I .input_power_up = "low";
defparam \data_out[16]~I .input_register_mode = "none";
defparam \data_out[16]~I .input_sync_reset = "none";
defparam \data_out[16]~I .oe_async_reset = "none";
defparam \data_out[16]~I .oe_power_up = "low";
defparam \data_out[16]~I .oe_register_mode = "none";
defparam \data_out[16]~I .oe_sync_reset = "none";
defparam \data_out[16]~I .operation_mode = "output";
defparam \data_out[16]~I .output_async_reset = "none";
defparam \data_out[16]~I .output_power_up = "low";
defparam \data_out[16]~I .output_register_mode = "none";
defparam \data_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[17]~I (
	.datain(\data_out[17]~reg0_regout ),
	.oe(\data_out[17]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[17]));
// synopsys translate_off
defparam \data_out[17]~I .input_async_reset = "none";
defparam \data_out[17]~I .input_power_up = "low";
defparam \data_out[17]~I .input_register_mode = "none";
defparam \data_out[17]~I .input_sync_reset = "none";
defparam \data_out[17]~I .oe_async_reset = "none";
defparam \data_out[17]~I .oe_power_up = "low";
defparam \data_out[17]~I .oe_register_mode = "none";
defparam \data_out[17]~I .oe_sync_reset = "none";
defparam \data_out[17]~I .operation_mode = "output";
defparam \data_out[17]~I .output_async_reset = "none";
defparam \data_out[17]~I .output_power_up = "low";
defparam \data_out[17]~I .output_register_mode = "none";
defparam \data_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[18]~I (
	.datain(\data_out[18]~reg0_regout ),
	.oe(\data_out[18]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[18]));
// synopsys translate_off
defparam \data_out[18]~I .input_async_reset = "none";
defparam \data_out[18]~I .input_power_up = "low";
defparam \data_out[18]~I .input_register_mode = "none";
defparam \data_out[18]~I .input_sync_reset = "none";
defparam \data_out[18]~I .oe_async_reset = "none";
defparam \data_out[18]~I .oe_power_up = "low";
defparam \data_out[18]~I .oe_register_mode = "none";
defparam \data_out[18]~I .oe_sync_reset = "none";
defparam \data_out[18]~I .operation_mode = "output";
defparam \data_out[18]~I .output_async_reset = "none";
defparam \data_out[18]~I .output_power_up = "low";
defparam \data_out[18]~I .output_register_mode = "none";
defparam \data_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[19]~I (
	.datain(\data_out[19]~reg0_regout ),
	.oe(\data_out[19]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[19]));
// synopsys translate_off
defparam \data_out[19]~I .input_async_reset = "none";
defparam \data_out[19]~I .input_power_up = "low";
defparam \data_out[19]~I .input_register_mode = "none";
defparam \data_out[19]~I .input_sync_reset = "none";
defparam \data_out[19]~I .oe_async_reset = "none";
defparam \data_out[19]~I .oe_power_up = "low";
defparam \data_out[19]~I .oe_register_mode = "none";
defparam \data_out[19]~I .oe_sync_reset = "none";
defparam \data_out[19]~I .operation_mode = "output";
defparam \data_out[19]~I .output_async_reset = "none";
defparam \data_out[19]~I .output_power_up = "low";
defparam \data_out[19]~I .output_register_mode = "none";
defparam \data_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[20]~I (
	.datain(\data_out[20]~reg0_regout ),
	.oe(\data_out[20]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[20]));
// synopsys translate_off
defparam \data_out[20]~I .input_async_reset = "none";
defparam \data_out[20]~I .input_power_up = "low";
defparam \data_out[20]~I .input_register_mode = "none";
defparam \data_out[20]~I .input_sync_reset = "none";
defparam \data_out[20]~I .oe_async_reset = "none";
defparam \data_out[20]~I .oe_power_up = "low";
defparam \data_out[20]~I .oe_register_mode = "none";
defparam \data_out[20]~I .oe_sync_reset = "none";
defparam \data_out[20]~I .operation_mode = "output";
defparam \data_out[20]~I .output_async_reset = "none";
defparam \data_out[20]~I .output_power_up = "low";
defparam \data_out[20]~I .output_register_mode = "none";
defparam \data_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[21]~I (
	.datain(\data_out[21]~reg0_regout ),
	.oe(\data_out[21]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[21]));
// synopsys translate_off
defparam \data_out[21]~I .input_async_reset = "none";
defparam \data_out[21]~I .input_power_up = "low";
defparam \data_out[21]~I .input_register_mode = "none";
defparam \data_out[21]~I .input_sync_reset = "none";
defparam \data_out[21]~I .oe_async_reset = "none";
defparam \data_out[21]~I .oe_power_up = "low";
defparam \data_out[21]~I .oe_register_mode = "none";
defparam \data_out[21]~I .oe_sync_reset = "none";
defparam \data_out[21]~I .operation_mode = "output";
defparam \data_out[21]~I .output_async_reset = "none";
defparam \data_out[21]~I .output_power_up = "low";
defparam \data_out[21]~I .output_register_mode = "none";
defparam \data_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[22]~I (
	.datain(\data_out[22]~reg0_regout ),
	.oe(\data_out[22]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[22]));
// synopsys translate_off
defparam \data_out[22]~I .input_async_reset = "none";
defparam \data_out[22]~I .input_power_up = "low";
defparam \data_out[22]~I .input_register_mode = "none";
defparam \data_out[22]~I .input_sync_reset = "none";
defparam \data_out[22]~I .oe_async_reset = "none";
defparam \data_out[22]~I .oe_power_up = "low";
defparam \data_out[22]~I .oe_register_mode = "none";
defparam \data_out[22]~I .oe_sync_reset = "none";
defparam \data_out[22]~I .operation_mode = "output";
defparam \data_out[22]~I .output_async_reset = "none";
defparam \data_out[22]~I .output_power_up = "low";
defparam \data_out[22]~I .output_register_mode = "none";
defparam \data_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[23]~I (
	.datain(\data_out[23]~reg0_regout ),
	.oe(\data_out[23]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[23]));
// synopsys translate_off
defparam \data_out[23]~I .input_async_reset = "none";
defparam \data_out[23]~I .input_power_up = "low";
defparam \data_out[23]~I .input_register_mode = "none";
defparam \data_out[23]~I .input_sync_reset = "none";
defparam \data_out[23]~I .oe_async_reset = "none";
defparam \data_out[23]~I .oe_power_up = "low";
defparam \data_out[23]~I .oe_register_mode = "none";
defparam \data_out[23]~I .oe_sync_reset = "none";
defparam \data_out[23]~I .operation_mode = "output";
defparam \data_out[23]~I .output_async_reset = "none";
defparam \data_out[23]~I .output_power_up = "low";
defparam \data_out[23]~I .output_register_mode = "none";
defparam \data_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[24]~I (
	.datain(\data_out[24]~reg0_regout ),
	.oe(\data_out[24]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[24]));
// synopsys translate_off
defparam \data_out[24]~I .input_async_reset = "none";
defparam \data_out[24]~I .input_power_up = "low";
defparam \data_out[24]~I .input_register_mode = "none";
defparam \data_out[24]~I .input_sync_reset = "none";
defparam \data_out[24]~I .oe_async_reset = "none";
defparam \data_out[24]~I .oe_power_up = "low";
defparam \data_out[24]~I .oe_register_mode = "none";
defparam \data_out[24]~I .oe_sync_reset = "none";
defparam \data_out[24]~I .operation_mode = "output";
defparam \data_out[24]~I .output_async_reset = "none";
defparam \data_out[24]~I .output_power_up = "low";
defparam \data_out[24]~I .output_register_mode = "none";
defparam \data_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[25]~I (
	.datain(\data_out[25]~reg0_regout ),
	.oe(\data_out[25]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[25]));
// synopsys translate_off
defparam \data_out[25]~I .input_async_reset = "none";
defparam \data_out[25]~I .input_power_up = "low";
defparam \data_out[25]~I .input_register_mode = "none";
defparam \data_out[25]~I .input_sync_reset = "none";
defparam \data_out[25]~I .oe_async_reset = "none";
defparam \data_out[25]~I .oe_power_up = "low";
defparam \data_out[25]~I .oe_register_mode = "none";
defparam \data_out[25]~I .oe_sync_reset = "none";
defparam \data_out[25]~I .operation_mode = "output";
defparam \data_out[25]~I .output_async_reset = "none";
defparam \data_out[25]~I .output_power_up = "low";
defparam \data_out[25]~I .output_register_mode = "none";
defparam \data_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[26]~I (
	.datain(\data_out[26]~reg0_regout ),
	.oe(\data_out[26]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[26]));
// synopsys translate_off
defparam \data_out[26]~I .input_async_reset = "none";
defparam \data_out[26]~I .input_power_up = "low";
defparam \data_out[26]~I .input_register_mode = "none";
defparam \data_out[26]~I .input_sync_reset = "none";
defparam \data_out[26]~I .oe_async_reset = "none";
defparam \data_out[26]~I .oe_power_up = "low";
defparam \data_out[26]~I .oe_register_mode = "none";
defparam \data_out[26]~I .oe_sync_reset = "none";
defparam \data_out[26]~I .operation_mode = "output";
defparam \data_out[26]~I .output_async_reset = "none";
defparam \data_out[26]~I .output_power_up = "low";
defparam \data_out[26]~I .output_register_mode = "none";
defparam \data_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[27]~I (
	.datain(\data_out[27]~reg0_regout ),
	.oe(\data_out[27]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[27]));
// synopsys translate_off
defparam \data_out[27]~I .input_async_reset = "none";
defparam \data_out[27]~I .input_power_up = "low";
defparam \data_out[27]~I .input_register_mode = "none";
defparam \data_out[27]~I .input_sync_reset = "none";
defparam \data_out[27]~I .oe_async_reset = "none";
defparam \data_out[27]~I .oe_power_up = "low";
defparam \data_out[27]~I .oe_register_mode = "none";
defparam \data_out[27]~I .oe_sync_reset = "none";
defparam \data_out[27]~I .operation_mode = "output";
defparam \data_out[27]~I .output_async_reset = "none";
defparam \data_out[27]~I .output_power_up = "low";
defparam \data_out[27]~I .output_register_mode = "none";
defparam \data_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[28]~I (
	.datain(\data_out[28]~reg0_regout ),
	.oe(\data_out[28]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[28]));
// synopsys translate_off
defparam \data_out[28]~I .input_async_reset = "none";
defparam \data_out[28]~I .input_power_up = "low";
defparam \data_out[28]~I .input_register_mode = "none";
defparam \data_out[28]~I .input_sync_reset = "none";
defparam \data_out[28]~I .oe_async_reset = "none";
defparam \data_out[28]~I .oe_power_up = "low";
defparam \data_out[28]~I .oe_register_mode = "none";
defparam \data_out[28]~I .oe_sync_reset = "none";
defparam \data_out[28]~I .operation_mode = "output";
defparam \data_out[28]~I .output_async_reset = "none";
defparam \data_out[28]~I .output_power_up = "low";
defparam \data_out[28]~I .output_register_mode = "none";
defparam \data_out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[29]~I (
	.datain(\data_out[29]~reg0_regout ),
	.oe(\data_out[29]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[29]));
// synopsys translate_off
defparam \data_out[29]~I .input_async_reset = "none";
defparam \data_out[29]~I .input_power_up = "low";
defparam \data_out[29]~I .input_register_mode = "none";
defparam \data_out[29]~I .input_sync_reset = "none";
defparam \data_out[29]~I .oe_async_reset = "none";
defparam \data_out[29]~I .oe_power_up = "low";
defparam \data_out[29]~I .oe_register_mode = "none";
defparam \data_out[29]~I .oe_sync_reset = "none";
defparam \data_out[29]~I .operation_mode = "output";
defparam \data_out[29]~I .output_async_reset = "none";
defparam \data_out[29]~I .output_power_up = "low";
defparam \data_out[29]~I .output_register_mode = "none";
defparam \data_out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[30]~I (
	.datain(\data_out[30]~reg0_regout ),
	.oe(\data_out[30]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[30]));
// synopsys translate_off
defparam \data_out[30]~I .input_async_reset = "none";
defparam \data_out[30]~I .input_power_up = "low";
defparam \data_out[30]~I .input_register_mode = "none";
defparam \data_out[30]~I .input_sync_reset = "none";
defparam \data_out[30]~I .oe_async_reset = "none";
defparam \data_out[30]~I .oe_power_up = "low";
defparam \data_out[30]~I .oe_register_mode = "none";
defparam \data_out[30]~I .oe_sync_reset = "none";
defparam \data_out[30]~I .operation_mode = "output";
defparam \data_out[30]~I .output_async_reset = "none";
defparam \data_out[30]~I .output_power_up = "low";
defparam \data_out[30]~I .output_register_mode = "none";
defparam \data_out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out[31]~I (
	.datain(\data_out[31]~reg0_regout ),
	.oe(\data_out[31]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out[31]));
// synopsys translate_off
defparam \data_out[31]~I .input_async_reset = "none";
defparam \data_out[31]~I .input_power_up = "low";
defparam \data_out[31]~I .input_register_mode = "none";
defparam \data_out[31]~I .input_sync_reset = "none";
defparam \data_out[31]~I .oe_async_reset = "none";
defparam \data_out[31]~I .oe_power_up = "low";
defparam \data_out[31]~I .oe_register_mode = "none";
defparam \data_out[31]~I .oe_sync_reset = "none";
defparam \data_out[31]~I .operation_mode = "output";
defparam \data_out[31]~I .output_async_reset = "none";
defparam \data_out[31]~I .output_power_up = "low";
defparam \data_out[31]~I .output_register_mode = "none";
defparam \data_out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \full~I (
	.datain(\Equal0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(full));
// synopsys translate_off
defparam \full~I .input_async_reset = "none";
defparam \full~I .input_power_up = "low";
defparam \full~I .input_register_mode = "none";
defparam \full~I .input_sync_reset = "none";
defparam \full~I .oe_async_reset = "none";
defparam \full~I .oe_power_up = "low";
defparam \full~I .oe_register_mode = "none";
defparam \full~I .oe_sync_reset = "none";
defparam \full~I .operation_mode = "output";
defparam \full~I .output_async_reset = "none";
defparam \full~I .output_power_up = "low";
defparam \full~I .output_register_mode = "none";
defparam \full~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \empty~I (
	.datain(\Equal1~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(empty));
// synopsys translate_off
defparam \empty~I .input_async_reset = "none";
defparam \empty~I .input_power_up = "low";
defparam \empty~I .input_register_mode = "none";
defparam \empty~I .input_sync_reset = "none";
defparam \empty~I .oe_async_reset = "none";
defparam \empty~I .oe_power_up = "low";
defparam \empty~I .oe_register_mode = "none";
defparam \empty~I .oe_sync_reset = "none";
defparam \empty~I .operation_mode = "output";
defparam \empty~I .output_async_reset = "none";
defparam \empty~I .output_power_up = "low";
defparam \empty~I .output_register_mode = "none";
defparam \empty~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
