Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/saad/trashcan/risac/qsys_systems/soc_simple.qsys --block-symbol-file --output-directory=/home/saad/trashcan/risac/qsys_systems/soc_simple --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading qsys_systems/soc_simple.qsys
Progress: Reading input file
Progress: Adding PLL_50_150 [altera_pll 16.0]
Progress: Parameterizing module PLL_50_150
Progress: Adding clock [clock_source 16.0]
Progress: Parameterizing module clock
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding jtag_uart_pipeline_bridge [altera_avalon_mm_bridge 16.0]
Progress: Parameterizing module jtag_uart_pipeline_bridge
Progress: Adding leds [altera_avalon_pio 16.0]
Progress: Parameterizing module leds
Progress: Adding on_chip_memory [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module on_chip_memory
Progress: Adding pio_pipeline_bridge [altera_avalon_mm_bridge 16.0]
Progress: Parameterizing module pio_pipeline_bridge
Progress: Adding rv32i_core [risac 1.0]
Progress: Parameterizing module rv32i_core
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_simple.PLL_50_150: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_simple.PLL_50_150: Able to implement PLL with user settings
Info: soc_simple.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: soc_simple.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/saad/trashcan/risac/qsys_systems/soc_simple.qsys --synthesis=VERILOG --output-directory=/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading qsys_systems/soc_simple.qsys
Progress: Reading input file
Progress: Adding PLL_50_150 [altera_pll 16.0]
Progress: Parameterizing module PLL_50_150
Progress: Adding clock [clock_source 16.0]
Progress: Parameterizing module clock
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding jtag_uart_pipeline_bridge [altera_avalon_mm_bridge 16.0]
Progress: Parameterizing module jtag_uart_pipeline_bridge
Progress: Adding leds [altera_avalon_pio 16.0]
Progress: Parameterizing module leds
Progress: Adding on_chip_memory [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module on_chip_memory
Progress: Adding pio_pipeline_bridge [altera_avalon_mm_bridge 16.0]
Progress: Parameterizing module pio_pipeline_bridge
Progress: Adding rv32i_core [risac 1.0]
Progress: Parameterizing module rv32i_core
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_simple.PLL_50_150: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_simple.PLL_50_150: Able to implement PLL with user settings
Info: soc_simple.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: soc_simple.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: soc_simple: Generating soc_simple "soc_simple" for QUARTUS_SYNTH
Info: Interconnect is inserted between master jtag_uart_pipeline_bridge.m0 and slave jtag_uart.avalon_jtag_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master jtag_uart_pipeline_bridge.m0 and slave jtag_uart.avalon_jtag_slave because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master jtag_uart_pipeline_bridge.m0 and slave jtag_uart.avalon_jtag_slave because the master has address signal 3 bit wide, but the slave is 1 bit wide.
Info: Interconnect is inserted between master jtag_uart_pipeline_bridge.m0 and slave jtag_uart.avalon_jtag_slave because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master jtag_uart_pipeline_bridge.m0 and slave jtag_uart.avalon_jtag_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio_pipeline_bridge.m0 and slave leds.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio_pipeline_bridge.m0 and slave leds.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio_pipeline_bridge.m0 and slave leds.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio_pipeline_bridge.m0 and slave leds.s1 because the master has address signal 4 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master pio_pipeline_bridge.m0 and slave leds.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio_pipeline_bridge.m0 and slave leds.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio_pipeline_bridge.m0 and slave leds.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: PLL_50_150: "soc_simple" instantiated altera_pll "PLL_50_150"
Info: jtag_uart: Starting RTL generation for module 'soc_simple_jtag_uart'
Info: jtag_uart:   Generation command is [exec /media/saad/Softs/laltera/16.0/quartus/linux64/perl/bin/perl -I /media/saad/Softs/laltera/16.0/quartus/linux64/perl/lib -I /media/saad/Softs/laltera/16.0/quartus/sopc_builder/bin/europa -I /media/saad/Softs/laltera/16.0/quartus/sopc_builder/bin/perl_lib -I /media/saad/Softs/laltera/16.0/quartus/sopc_builder/bin -I /media/saad/Softs/laltera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /media/saad/Softs/laltera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /media/saad/Softs/laltera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_simple_jtag_uart --dir=/tmp/alt8227_164201741760447315.dir/0026_jtag_uart_gen/ --quartus_dir=/media/saad/Softs/laltera/16.0/quartus --verilog --config=/tmp/alt8227_164201741760447315.dir/0026_jtag_uart_gen//soc_simple_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_simple_jtag_uart'
Info: jtag_uart: "soc_simple" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: jtag_uart_pipeline_bridge: "soc_simple" instantiated altera_avalon_mm_bridge "jtag_uart_pipeline_bridge"
Info: leds: Starting RTL generation for module 'soc_simple_leds'
Info: leds:   Generation command is [exec /media/saad/Softs/laltera/16.0/quartus/linux64/perl/bin/perl -I /media/saad/Softs/laltera/16.0/quartus/linux64/perl/lib -I /media/saad/Softs/laltera/16.0/quartus/sopc_builder/bin/europa -I /media/saad/Softs/laltera/16.0/quartus/sopc_builder/bin/perl_lib -I /media/saad/Softs/laltera/16.0/quartus/sopc_builder/bin -I /media/saad/Softs/laltera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /media/saad/Softs/laltera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /media/saad/Softs/laltera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_simple_leds --dir=/tmp/alt8227_164201741760447315.dir/0028_leds_gen/ --quartus_dir=/media/saad/Softs/laltera/16.0/quartus --verilog --config=/tmp/alt8227_164201741760447315.dir/0028_leds_gen//soc_simple_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'soc_simple_leds'
Info: leds: "soc_simple" instantiated altera_avalon_pio "leds"
Info: on_chip_memory: Starting RTL generation for module 'soc_simple_on_chip_memory'
Info: on_chip_memory:   Generation command is [exec /media/saad/Softs/laltera/16.0/quartus/linux64/perl/bin/perl -I /media/saad/Softs/laltera/16.0/quartus/linux64/perl/lib -I /media/saad/Softs/laltera/16.0/quartus/sopc_builder/bin/europa -I /media/saad/Softs/laltera/16.0/quartus/sopc_builder/bin/perl_lib -I /media/saad/Softs/laltera/16.0/quartus/sopc_builder/bin -I /media/saad/Softs/laltera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /media/saad/Softs/laltera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /media/saad/Softs/laltera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_simple_on_chip_memory --dir=/tmp/alt8227_164201741760447315.dir/0029_on_chip_memory_gen/ --quartus_dir=/media/saad/Softs/laltera/16.0/quartus --verilog --config=/tmp/alt8227_164201741760447315.dir/0029_on_chip_memory_gen//soc_simple_on_chip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: on_chip_memory: Done RTL generation for module 'soc_simple_on_chip_memory'
Info: on_chip_memory: "soc_simple" instantiated altera_avalon_onchip_memory2 "on_chip_memory"
Info: rv32i_core: "soc_simple" instantiated risac "rv32i_core"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_simple" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "soc_simple" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "soc_simple" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: rst_controller: "soc_simple" instantiated altera_reset_controller "rst_controller"
Info: rv32i_core_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "rv32i_core_data_master_translator"
Info: jtag_uart_pipeline_bridge_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_pipeline_bridge_s0_translator"
Info: rv32i_core_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "rv32i_core_data_master_agent"
Info: jtag_uart_pipeline_bridge_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_pipeline_bridge_s0_agent"
Info: jtag_uart_pipeline_bridge_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_pipeline_bridge_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_simple: Done "soc_simple" with 29 modules, 35 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
