var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[11.8908, 4.15665, 7.62807, 19.64, 18.0035], "total":[62813, 284716, 2302, 1037, 738], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[4121, 5284, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"matrixMult", "compute_units":1, "type":"function", "total_percent":[10.3641, 3.23206, 6.94795, 18.6673, 18.0035], "total_kernel_resources":[45558.3, 259331, 2188, 1036.5, 738], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Achieved kernel vectorization: 16"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nAchieved kernel vectorization: 16\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[2484.35, 2138.1, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"matrix_mult.cl:112 (A_local)", "type":"resource", "data":[0, 0, 52, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":112}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"64 words", "Total replication":"3", "Additional information":[{"type":"text", "text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n16384B requested,\\n49152B implemented."}]}, {"name":"matrix_mult.cl:113 (B_local)", "type":"resource", "data":[0, 0, 832, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":113}]], "details":[{"type":"table", "Local memory":"Stall-Free", "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"16 (banked on bits 8, 9, 10, 11)", "Bank width":"2048 bits", "Bank depth":"4 words", "Total replication":"3", "Additional information":[{"type":"text", "text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 16 reads and 16 writes. "}, {"type":"text", "text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage."}, {"type":"text", "text":"Banked on bits 8, 9, 10, 11 into 16 separate banks."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n16384B requested,\\n49152B implemented."}]}, {"name":"matrixMult.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[90, 6011, 0, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[90, 6011, 0, 0, 12]}]}, {"name":"Cluster logic", "type":"resource", "data":[1195, 2377, 0, 0, 119], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"matrix_mult.cl:124", "type":"resource", "data":[49, 46, 0, 1.5, 0], "debug":[[{"filename":"matrix_mult.cl", "line":124}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[49, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:125", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":125}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:132", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":132}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:140", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"matrix_mult.cl", "line":140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:141", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[155, 1878, 0, 0, 31], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[155, 1878, 0, 0, 31]}]}, {"name":"Cluster logic", "type":"resource", "data":[306, 590, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"matrix_mult.cl:156", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:165", "type":"resource", "data":[845, 3374, 17, 8, 0], "debug":[[{"filename":"matrix_mult.cl", "line":165}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[60, 0, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[440, 586, 0, 8, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2788, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[9181, 94834, 1060, 0, 472], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9181, 94834, 1060, 0, 472]}]}, {"name":"Feedback", "type":"resource", "data":[41, 34, 76, 0, 2], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"matrix_mult.cl:132", "type":"resource", "data":[41, 34, 76, 0, 2], "debug":[[{"filename":"matrix_mult.cl", "line":132}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[945, 1831, 13, 0, 66], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"matrix_mult.cl:132", "type":"resource", "data":[99, 1, 0, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":132}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:140", "type":"resource", "data":[5546, 55109, 69, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[5480, 55085, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"matrix_mult.cl", "line":"112"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"matrix_mult.cl:141", "type":"resource", "data":[6056, 55469, 69, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[5480, 55085, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"matrix_mult.cl", "line":"113"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"matrix_mult.cl:144", "type":"resource", "data":[25, 12, 0, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":144}]], "children":[{"name":"1-bit Or", "type":"resource", "count":16, "data":[16, 3, 0, 0, 0]}, {"name":"llvm.fpga.simple.barrier", "type":"resource", "count":1, "data":[9, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:156", "type":"resource", "data":[17867, 35530, 0, 1024, 0], "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "children":[{"name":"Hardened Dot Product of Size 2", "type":"resource", "count":512, "data":[0, 0, 0, 1024, 0]}, {"name":"Load", "type":"resource", "count":17, "data":[17578, 34969, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"matrix_mult.cl", "line":"112"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":17, "data":[289, 561, 0, 0, 0]}], "replace_name":"true"}, {"name":"matrix_mult.cl:161", "type":"resource", "data":[16, 4, 0, 0, 0], "debug":[[{"filename":"matrix_mult.cl", "line":161}]], "children":[{"name":"1-bit Or", "type":"resource", "count":16, "data":[16, 4, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[2487,4832,89,0,217],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[2484.35,2138.1,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,52,0,0],"details":[{"Additional information":[{"text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"}],"Bank depth":"64 words","Bank width":"2048 bits","Implemented size":"49152 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"16384 bytes","Total replication":3,"type":"table"},{"text":"Stall-Free,\\n16384B requested,\\n49152B implemented.","type":"brief"}],"name":"matrix_mult.cl:112 (A_local)","type":"resource"},{"data":[0,0,832,0,0],"details":[{"Additional information":[{"text":"Requested size 16384 bytes, implemented size 49152 bytes, replicated 3 times total, stall-free, 16 reads and 16 writes. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"},{"text":"Banked on bits 8, 9, 10, 11 into 16 separate banks.","type":"text"}],"Bank depth":"4 words","Bank width":"2048 bits","Implemented size":"49152 bytes","Local memory":"Stall-Free","Number of banks":"16 (banked on bits 8, 9, 10, 11)","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"16384 bytes","Total replication":3,"type":"table"},{"text":"Stall-Free,\\n16384B requested,\\n49152B implemented.","type":"brief"}],"name":"matrix_mult.cl:113 (B_local)","type":"resource"},{"children":[{"count":3,"data":[9426,102723,1060,0,515],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[9427,102723,1060,0,515],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[49,46,0,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":124}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[49,46,0,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":124}]],"name":"matrix_mult.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":125}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":125}]],"name":"matrix_mult.cl:125","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":132}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":132}]],"name":"32-bit Integer Add","type":"resource"}],"data":[134,2,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":132}]],"name":"matrix_mult.cl:132","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[5480,55085,69,0,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"Store","type":"resource"}],"data":[5633,55155,69,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":140}]],"name":"matrix_mult.cl:140","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[5480,55085,69,0,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"Load","type":"resource"},{"count":16,"data":[544,384,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"Store","type":"resource"}],"data":[6143,55515,69,1.5,0],"debug":[[{"filename":"matrix_mult.cl","line":141}]],"name":"matrix_mult.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"32-bit Select","type":"resource"},{"count":512,"data":[0,0,0,1024,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"Hardened Dot Product of Size 2","type":"resource"},{"count":17,"data":[17578,34969,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"Load","type":"resource"},{"count":17,"data":[289,561,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[18283,35530,0,1024,0],"debug":[[{"filename":"matrix_mult.cl","line":156}]],"name":"matrix_mult.cl:156","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[60,0,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":165}]],"name":"64-bit Integer Add","type":"resource"},{"count":1,"data":[440,586,0,8,0],"debug":[[{"filename":"matrix_mult.cl","line":165}]],"name":"64-bit Integer Multiply","type":"resource"},{"count":1,"data":[345,2788,17,0,0],"debug":[[{"filename":"matrix_mult.cl","line":165}]],"name":"Store","type":"resource"}],"data":[845,3374,17,8,0],"debug":[[{"filename":"matrix_mult.cl","line":165}]],"name":"matrix_mult.cl:165","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,3,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":144}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,9,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":144}]],"name":"llvm.fpga.simple.barrier","type":"resource"}],"data":[25,12,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":144}]],"name":"matrix_mult.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,4,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":161}]],"name":"1-bit Or","type":"resource"}],"data":[16,4,0,0,0],"debug":[[{"filename":"matrix_mult.cl","line":161}]],"name":"matrix_mult.cl:161","replace_name":"true","type":"resource"}],"compute_units":1,"data":[45558.35,259331.1,2188,1036.5,738],"debug":[[{"filename":"matrix_mult.cl","line":112}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Achieved kernel vectorization: 16","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nAchieved kernel vectorization: 16\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"matrixMult","total_kernel_resources":[45558.3,259331,2188,1036.5,738],"total_percent":[10.3641,3.23206,6.94795,18.6673,18.0035],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[49681.35,264686.1,2190,1036.5,738],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[62813,284716,2302,1037,738],"total_percent":[11.8908,4.15665,7.62807,19.64,18.0035],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"matrixMult", "children":[{"type":"bb", "id":3, "name":"matrixMult.B0", "details":[{"type":"table", "Latency":"14"}]}, {"type":"bb", "id":4, "name":"matrixMult.B1", "children":[{"type":"inst", "id":6, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":165}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":44, "name":"End", "details":[{"type":"table", "Start Cycle":"24", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"24"}]}, {"type":"bb", "id":5, "name":"matrixMult.B2", "children":[{"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":140}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"9", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"9", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":140}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"A_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"matrix_mult.cl", "line":141}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"B_local", "Start Cycle":"228", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"A_local", "Start Cycle":"493", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"matrix_mult.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"B_local", "Start Cycle":"494", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Loop Input", "debug":[[{"filename":"matrix_mult.cl", "line":132}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"46"}]}, {"type":"inst", "id":46, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"953", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"953", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"memtype", "id":47, "name":"Local Memory", "children":[{"type":"memsys", "id":48, "name":"A_local", "debug":[[{"filename":"matrix_mult.cl", "line":112}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"16384B requested\\n49152B implemented"}], "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"64 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":52, "name":"B_local", "debug":[[{"filename":"matrix_mult.cl", "line":113}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"16384B requested\\n49152B implemented"}], "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Number of banks":"16", "Bank width":"2048 bits", "Bank depth":"4 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":101, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":48, "to":26}, {"from":9, "to":48}, {"from":52, "to":27}, {"from":52, "to":28}, {"from":52, "to":29}, {"from":52, "to":30}, {"from":52, "to":31}, {"from":52, "to":32}, {"from":52, "to":33}, {"from":52, "to":34}, {"from":52, "to":35}, {"from":52, "to":36}, {"from":52, "to":37}, {"from":52, "to":38}, {"from":52, "to":39}, {"from":52, "to":40}, {"from":52, "to":41}, {"from":52, "to":42}, {"from":10, "to":52}, {"from":11, "to":52}, {"from":12, "to":52}, {"from":13, "to":52}, {"from":14, "to":52}, {"from":15, "to":52}, {"from":16, "to":52}, {"from":17, "to":52}, {"from":18, "to":52}, {"from":19, "to":52}, {"from":20, "to":52}, {"from":21, "to":52}, {"from":22, "to":52}, {"from":23, "to":52}, {"from":24, "to":52}, {"from":25, "to":52}, {"from":46, "to":43}, {"from":6, "to":44}, {"from":46, "to":45}, {"from":3, "to":45}, {"from":7, "to":46}, {"from":8, "to":46}, {"from":9, "to":46}, {"from":10, "to":46}, {"from":11, "to":46}, {"from":12, "to":46}, {"from":13, "to":46}, {"from":14, "to":46}, {"from":15, "to":46}, {"from":16, "to":46}, {"from":17, "to":46}, {"from":18, "to":46}, {"from":19, "to":46}, {"from":20, "to":46}, {"from":21, "to":46}, {"from":22, "to":46}, {"from":23, "to":46}, {"from":24, "to":46}, {"from":25, "to":46}, {"from":26, "to":46}, {"from":27, "to":46}, {"from":28, "to":46}, {"from":29, "to":46}, {"from":30, "to":46}, {"from":31, "to":46}, {"from":32, "to":46}, {"from":33, "to":46}, {"from":34, "to":46}, {"from":35, "to":46}, {"from":36, "to":46}, {"from":37, "to":46}, {"from":38, "to":46}, {"from":39, "to":46}, {"from":40, "to":46}, {"from":41, "to":46}, {"from":42, "to":46}, {"from":43, "to":6}, {"from":45, "to":7}, {"from":45, "to":8}, {"from":7, "to":9}, {"from":8, "to":9}, {"from":7, "to":10}, {"from":8, "to":10}, {"from":7, "to":11}, {"from":8, "to":11}, {"from":7, "to":12}, {"from":8, "to":12}, {"from":7, "to":13}, {"from":8, "to":13}, {"from":7, "to":14}, {"from":8, "to":14}, {"from":7, "to":15}, {"from":8, "to":15}, {"from":7, "to":16}, {"from":8, "to":16}, {"from":7, "to":17}, {"from":8, "to":17}, {"from":7, "to":18}, {"from":8, "to":18}, {"from":7, "to":19}, {"from":8, "to":19}, {"from":7, "to":20}, {"from":8, "to":20}, {"from":7, "to":21}, {"from":8, "to":21}, {"from":7, "to":22}, {"from":8, "to":22}, {"from":7, "to":23}, {"from":8, "to":23}, {"from":7, "to":24}, {"from":8, "to":24}, {"from":7, "to":25}, {"from":8, "to":25}, {"from":9, "to":26}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":15, "to":26}, {"from":16, "to":26}, {"from":17, "to":26}, {"from":18, "to":26}, {"from":19, "to":26}, {"from":20, "to":26}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":23, "to":26}, {"from":24, "to":26}, {"from":25, "to":26}, {"from":9, "to":27}, {"from":10, "to":27}, {"from":11, "to":27}, {"from":12, "to":27}, {"from":13, "to":27}, {"from":14, "to":27}, {"from":15, "to":27}, {"from":16, "to":27}, {"from":17, "to":27}, {"from":18, "to":27}, {"from":19, "to":27}, {"from":20, "to":27}, {"from":21, "to":27}, {"from":22, "to":27}, {"from":23, "to":27}, {"from":24, "to":27}, {"from":25, "to":27}, {"from":9, "to":28}, {"from":10, "to":28}, {"from":11, "to":28}, {"from":12, "to":28}, {"from":13, "to":28}, {"from":14, "to":28}, {"from":15, "to":28}, {"from":16, "to":28}, {"from":17, "to":28}, {"from":18, "to":28}, {"from":19, "to":28}, {"from":20, "to":28}, {"from":21, "to":28}, {"from":22, "to":28}, {"from":23, "to":28}, {"from":24, "to":28}, {"from":25, "to":28}, {"from":9, "to":29}, {"from":10, "to":29}, {"from":11, "to":29}, {"from":12, "to":29}, {"from":13, "to":29}, {"from":14, "to":29}, {"from":15, "to":29}, {"from":16, "to":29}, {"from":17, "to":29}, {"from":18, "to":29}, {"from":19, "to":29}, {"from":20, "to":29}, {"from":21, "to":29}, {"from":22, "to":29}, {"from":23, "to":29}, {"from":24, "to":29}, {"from":25, "to":29}, {"from":9, "to":30}, {"from":10, "to":30}, {"from":11, "to":30}, {"from":12, "to":30}, {"from":13, "to":30}, {"from":14, "to":30}, {"from":15, "to":30}, {"from":16, "to":30}, {"from":17, "to":30}, {"from":18, "to":30}, {"from":19, "to":30}, {"from":20, "to":30}, {"from":21, "to":30}, {"from":22, "to":30}, {"from":23, "to":30}, {"from":24, "to":30}, {"from":25, "to":30}, {"from":9, "to":31}, {"from":10, "to":31}, {"from":11, "to":31}, {"from":12, "to":31}, {"from":13, "to":31}, {"from":14, "to":31}, {"from":15, "to":31}, {"from":16, "to":31}, {"from":17, "to":31}, {"from":18, "to":31}, {"from":19, "to":31}, {"from":20, "to":31}, {"from":21, "to":31}, {"from":22, "to":31}, {"from":23, "to":31}, {"from":24, "to":31}, {"from":25, "to":31}, {"from":9, "to":32}, {"from":10, "to":32}, {"from":11, "to":32}, {"from":12, "to":32}, {"from":13, "to":32}, {"from":14, "to":32}, {"from":15, "to":32}, {"from":16, "to":32}, {"from":17, "to":32}, {"from":18, "to":32}, {"from":19, "to":32}, {"from":20, "to":32}, {"from":21, "to":32}, {"from":22, "to":32}, {"from":23, "to":32}, {"from":24, "to":32}, {"from":25, "to":32}, {"from":9, "to":33}, {"from":10, "to":33}, {"from":11, "to":33}, {"from":12, "to":33}, {"from":13, "to":33}, {"from":14, "to":33}, {"from":15, "to":33}, {"from":16, "to":33}, {"from":17, "to":33}, {"from":18, "to":33}, {"from":19, "to":33}, {"from":20, "to":33}, {"from":21, "to":33}, {"from":22, "to":33}, {"from":23, "to":33}, {"from":24, "to":33}, {"from":25, "to":33}, {"from":9, "to":34}, {"from":10, "to":34}, {"from":11, "to":34}, {"from":12, "to":34}, {"from":13, "to":34}, {"from":14, "to":34}, {"from":15, "to":34}, {"from":16, "to":34}, {"from":17, "to":34}, {"from":18, "to":34}, {"from":19, "to":34}, {"from":20, "to":34}, {"from":21, "to":34}, {"from":22, "to":34}, {"from":23, "to":34}, {"from":24, "to":34}, {"from":25, "to":34}, {"from":9, "to":35}, {"from":10, "to":35}, {"from":11, "to":35}, {"from":12, "to":35}, {"from":13, "to":35}, {"from":14, "to":35}, {"from":15, "to":35}, {"from":16, "to":35}, {"from":17, "to":35}, {"from":18, "to":35}, {"from":19, "to":35}, {"from":20, "to":35}, {"from":21, "to":35}, {"from":22, "to":35}, {"from":23, "to":35}, {"from":24, "to":35}, {"from":25, "to":35}, {"from":9, "to":36}, {"from":10, "to":36}, {"from":11, "to":36}, {"from":12, "to":36}, {"from":13, "to":36}, {"from":14, "to":36}, {"from":15, "to":36}, {"from":16, "to":36}, {"from":17, "to":36}, {"from":18, "to":36}, {"from":19, "to":36}, {"from":20, "to":36}, {"from":21, "to":36}, {"from":22, "to":36}, {"from":23, "to":36}, {"from":24, "to":36}, {"from":25, "to":36}, {"from":9, "to":37}, {"from":10, "to":37}, {"from":11, "to":37}, {"from":12, "to":37}, {"from":13, "to":37}, {"from":14, "to":37}, {"from":15, "to":37}, {"from":16, "to":37}, {"from":17, "to":37}, {"from":18, "to":37}, {"from":19, "to":37}, {"from":20, "to":37}, {"from":21, "to":37}, {"from":22, "to":37}, {"from":23, "to":37}, {"from":24, "to":37}, {"from":25, "to":37}, {"from":9, "to":38}, {"from":10, "to":38}, {"from":11, "to":38}, {"from":12, "to":38}, {"from":13, "to":38}, {"from":14, "to":38}, {"from":15, "to":38}, {"from":16, "to":38}, {"from":17, "to":38}, {"from":18, "to":38}, {"from":19, "to":38}, {"from":20, "to":38}, {"from":21, "to":38}, {"from":22, "to":38}, {"from":23, "to":38}, {"from":24, "to":38}, {"from":25, "to":38}, {"from":9, "to":39}, {"from":10, "to":39}, {"from":11, "to":39}, {"from":12, "to":39}, {"from":13, "to":39}, {"from":14, "to":39}, {"from":15, "to":39}, {"from":16, "to":39}, {"from":17, "to":39}, {"from":18, "to":39}, {"from":19, "to":39}, {"from":20, "to":39}, {"from":21, "to":39}, {"from":22, "to":39}, {"from":23, "to":39}, {"from":24, "to":39}, {"from":25, "to":39}, {"from":9, "to":40}, {"from":10, "to":40}, {"from":11, "to":40}, {"from":12, "to":40}, {"from":13, "to":40}, {"from":14, "to":40}, {"from":15, "to":40}, {"from":16, "to":40}, {"from":17, "to":40}, {"from":18, "to":40}, {"from":19, "to":40}, {"from":20, "to":40}, {"from":21, "to":40}, {"from":22, "to":40}, {"from":23, "to":40}, {"from":24, "to":40}, {"from":25, "to":40}, {"from":9, "to":41}, {"from":10, "to":41}, {"from":11, "to":41}, {"from":12, "to":41}, {"from":13, "to":41}, {"from":14, "to":41}, {"from":15, "to":41}, {"from":16, "to":41}, {"from":17, "to":41}, {"from":18, "to":41}, {"from":19, "to":41}, {"from":20, "to":41}, {"from":21, "to":41}, {"from":22, "to":41}, {"from":23, "to":41}, {"from":24, "to":41}, {"from":25, "to":41}, {"from":9, "to":42}, {"from":10, "to":42}, {"from":11, "to":42}, {"from":12, "to":42}, {"from":13, "to":42}, {"from":14, "to":42}, {"from":15, "to":42}, {"from":16, "to":42}, {"from":17, "to":42}, {"from":18, "to":42}, {"from":19, "to":42}, {"from":20, "to":42}, {"from":21, "to":42}, {"from":22, "to":42}, {"from":23, "to":42}, {"from":24, "to":42}, {"from":25, "to":42}, {"from":101, "to":7}, {"from":6, "to":101}, {"from":101, "to":8}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: matrixMult", "data":["", "", ""], "debug":[[{"filename":"matrix_mult.cl", "line":104}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"matrixMult.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"matrix_mult.cl", "line":132}]], "details":[{"type":"brief", "text":"Thread capacity = 1024"}, {"type":"text", "text":"Thread capacity = 1024"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"matrix_mult.cl", "line":154}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"matrixMult.B0":{"name":"matrixMult.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":14, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "matrixMult.B1":{"name":"matrixMult.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":24, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "matrixMult.B2":{"name":"matrixMult.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":953, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"matrix_mult.cl", "line":"132"}]}]}}}, "functions":{"matrixMult":{"debug":[{"filename":"matrix_mult.cl", "line":104}], "loop_hierachy":{"matrixMult__no_loop":["matrixMult.B0", "matrixMult.B1"], "matrixMult.B2":["matrixMult.B2"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"matrixMult", "data":["NDRange", "No", [4, 64, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (4, 64, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop matrixMult.B2."}], "debug":[[{"filename":"matrix_mult.cl", "line":104}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"matrixMult", "data":[45558.3, 259331, 2188, 1036.5, 738], "debug":[[{"filename":"matrix_mult.cl", "line":104}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[4121, 5284, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[62813, 284716, 2302, 1036, 738], "data_percent":[3.36575, 7.62807, 19.64, 18.0035]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"matrix_mult.cl", "line":140}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"matrix_mult.cl", "line":141}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["Matrix_Mult64_GX"],"name":"Project Name"},{"data":["Stratix 10, 1SG280LU3F50E1VGS1, s10_ref:s10gx"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.4.0 Build 64 Pro"],"name":"Quartus Version"},{"data":["aoc -profile=all -board-package=/home/angelica/intelFPGA_pro/19.4/hld/board/s10_ref matrix_mult.cl -o Matrix_Mult64_GX.aocx"],"name":"Command"},{"data":["Thu Oct 15 10:39:08 2020"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"matrix_mult.cl","line":104}]],"details":["Compiler Warning: matrix_mult.cl:104: declaring global arguments \'A\' and \'B\' with no \'restrict\' may lead to low performance for kernel \'matrixMult\'"],"name":"matrix_mult.cl:104: declaring global arguments \'A\' and \'B\' with no \'restrict\' may lead to low performance for kernel \'matrixMult\'"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[295.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"matrixMult","data":[81164.1 ,259817 ,2190 ,1032 ,606]  }]}}';
var fileJSON=[{"path":"/home/angelica/exm_MX/GX_bench/MatrixMult64/host/inc/matrixMult.h", "name":"matrixMult.h", "has_active_debug_locs":false, "absName":"/home/angelica/exm_MX/GX_bench/MatrixMult64/host/inc/matrixMult.h", "content":"// Copyright (C) 2013-2018 Altera Corporation, San Jose, California, USA. All rights reserved.\012// Permission is hereby granted, free of charge, to any person obtaining a copy of this\012// software and associated documentation files (the \"Software\"), to deal in the Software\012// without restriction, including without limitation the rights to use, copy, modify, merge,\012// publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to\012// whom the Software is furnished to do so, subject to the following conditions:\012// The above copyright notice and this permission notice shall be included in all copies or\012// substantial portions of the Software.\012// \012// THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND,\012// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES\012// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND\012// NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT\012// HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,\012// WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING\012// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\012// OTHER DEALINGS IN THE SOFTWARE.\012// \012// This agreement shall be governed in all respects by the laws of the State of California and\012// by the laws of the United States of America.\012\012#ifndef MATRIXMULT_H\012#define MATRIXMULT_H\012\012// Block size. Affects the kernel, so if this value changes, the kernel\012// needs to be recompiled.\012#ifndef BLOCK_SIZE\012#define BLOCK_SIZE 64 // default value\012//#define BLOCK_SIZE 128 // default value\012#endif\012\012#endif\012\012"}, {"path":"/home/angelica/exm_MX/GX_bench/MatrixMult64/device/matrix_mult.cl", "name":"matrix_mult.cl", "has_active_debug_locs":false, "absName":"/home/angelica/exm_MX/GX_bench/MatrixMult64/device/matrix_mult.cl", "content":"// Copyright (C) 2013-2018 Altera Corporation, San Jose, California, USA. All rights reserved.\012// Permission is hereby granted, free of charge, to any person obtaining a copy of this\012// software and associated documentation files (the \"Software\"), to deal in the Software\012// without restriction, including without limitation the rights to use, copy, modify, merge,\012// publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to\012// whom the Software is furnished to do so, subject to the following conditions:\012// The above copyright notice and this permission notice shall be included in all copies or\012// substantial portions of the Software.\012// \012// THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND,\012// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES\012// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND\012// NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT\012// HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,\012// WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING\012// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\012// OTHER DEALINGS IN THE SOFTWARE.\012// \012// This agreement shall be governed in all respects by the laws of the State of California and\012// by the laws of the United States of America.\012\012// This kernel computes C = A * B, where\012//  A is a N x K matrix\012//  B is a K x M matrix\012//  C is a N x M matrix\012// All dimensions must be a multiple of BLOCK_SIZE (defined below).\012//\012// The ND-range is two-dimensional and corresponds to the dimensions of matrix\012// C. Each work-item computes one element of the output matrix.\012//\012// The implemented algorithm uses blocking to take advantage of data reuse\012// across multiple elements in matrix C. This is just like the standard loop\012// tiling optimization often used in matrix multiplication implementations.\012//\012// This kernel is intended to be compiled with the following compiler flags:\012//  --no-interleaving default\012//    This flag indicates that the global memory is divided into two logical\012//    banks and allows the host program to assign buffers to specific buffers.\012//    This allows the host to manage the load on each memory bank, usually\012//    to maximize the memory bandwidth usage.\012//\012//    This flag is used for matrix multiplication because there are\012//    two primary memory accesses: reads from matrix A and reads from\012//    matrix B. To maximize memory bandwidth, the two input matrices\012//    are placed in different memory banks, which ensures that there is no\012//    contention when trying to read elements from both matrices\012//    simultaneously.\012// \012//  -fp-relaxed=true\012//    This flag enables the order of additions in the dot product \012//    computation within a block to be rearranged. This enables the additions\012//    to be computed more efficiently in hardware, using a tree structure\012//    instead of a vine. \012//\012//    As a simple example, take the addition of four values: a0 + a1 + a2 + a3.\012//    The default implementation (without -fp-relaxed=true) is:\012//      (((a0 + a1) + a2) + a3)\012//    which matches the standard ordering of operations. In hardware, this\012//    looks like:\012//         a0   a1\012//          |-+-|\012//            |   a2\012//            |-+-|\012//              |   a3\012//              |-+-|\012//                |\012//\012//    With -fp-relaxed=true, the implementation is a balanced tree:\012//      ((a0 + a1) + (a2 + a3))\012//    In hardware, this looks like:\012//          a0   a1   a2   a3\012//           |-+-|     |-+-|\012//             |         |\012//             |----+----|\012//                  |\012//\012// There are two values that need to be defined in the preprocessor.\012//  BLOCK_SIZE\012//    The dimension of the block used in the core computation\012//    is BLOCK_SIZE x BLOCK_SIZE. This is defined in the host\012//    include file because the host needs to know too (just to\012//    ensure that the matrix sizes are a multiple of the block\012//    size.\012//  SIMD_WORK_ITEMS\012//    This value tells the compiler how many work-items in the work-group\012//    in a SIMD fashion. In the context of matrix multiplication, this\012//    value indicates how many output elements will be computed\012//    in a SIMD manner. BLOCK_SIZE must be a multiple of SIMD_WORK_ITEMS.\012//    See the Optimization Guide for details about this attribute.\012//\012//  The combination of these values determines the number of floating-point\012//  operations per cycle.\012\012#include \"../host/inc/matrixMult.h\"\012\012#ifndef SIMD_WORK_ITEMS\012#define SIMD_WORK_ITEMS 16 // default value\012#endif\012\012\012__kernel \012__attribute((reqd_work_group_size(BLOCK_SIZE,BLOCK_SIZE,1)))\012__attribute((num_simd_work_items(SIMD_WORK_ITEMS)))\012void matrixMult( // Input and output matrices\012                 __global float *restrict C,\012                 __global float *A,\012                 __global float *B, \012                 // Widths of matrices.\012                 int A_width, int B_width)\012{\012    // Local storage for a block of input matrices A and B\012    __local float A_local[BLOCK_SIZE][BLOCK_SIZE];\012    __local float B_local[BLOCK_SIZE][BLOCK_SIZE];\012\012    // Block index\012    int block_x = get_group_id(0);\012    int block_y = get_group_id(1);\012\012    // Local ID index (offset within a block)\012    int local_x = get_local_id(0);\012    int local_y = get_local_id(1);\012\012    // Compute loop bounds\012    int a_start = A_width * BLOCK_SIZE * block_y;\012    int a_end   = a_start + A_width - 1;\012    int b_start = BLOCK_SIZE * block_x;\012\012    float running_sum = 0.0f;\012\012    // Compute the matrix multiplication result for this output element. Each\012    // loop iteration processes one block of the matrix.\012    for (int a = a_start, b = b_start; a <= a_end; a += BLOCK_SIZE, b += (BLOCK_SIZE * B_width))\012    {\012        // Load the matrices to local memory. Note that the (x, y) indices\012        // are swapped for A_local and B_local. This affects the reads from\012        // A_local and B_local below and result in more efficient hardware.\012        //\012        // This is actually an optimization that the compiler can perform,\012        // but is shown here for illustration purposes.\012        A_local[local_y][local_x] = A[a + A_width * local_y + local_x];\012        B_local[local_x][local_y] = B[b + B_width * local_y + local_x];\012	\012        // Wait for the entire block to be loaded.\012        barrier(CLK_LOCAL_MEM_FENCE);\012\012        // Do the dot product accumulation within this block. Fully unroll the loop.\012        // As a result of the swap of indices above, memory accesses to\012        // A_local and B_local are very efficient because each loop iteration\012        // accesses consecutive elements. This can be seen by unrolling the\012        // loop and analyzing the regions that are loaded:\012        //  A_local[local_y][0..BLOCK_SIZE-1] and\012        //  B_local[local_x][0..BLOCK_SIZE-1]\012        #pragma unroll\012        for (int k = 0; k < BLOCK_SIZE; ++k)\012        {\012            running_sum += A_local[local_y][k] * B_local[local_x][k];\012        }\012\012        // Wait for the block to be fully consumed before loading the next\012        // block.\012        barrier(CLK_LOCAL_MEM_FENCE);\012    }\012\012    // Store result in matrix C\012    C[get_global_id(1) * get_global_size(0) + get_global_id(0)] = running_sum;\012}\012"}];
