v 4
file . "lab1_tb.vhdl" "a8f59ab7a5991b9d9b14edc13ecf6945dd97b31b" "20250328033714.943":
  entity lab1_tb at 1( 0) + 0 on 115;
  architecture test of lab1_tb at 7( 76) + 0 on 116;
file . "lab1.vhdl" "a87d07c26f683ca1a613fdd8a42f3f04d39cd53f" "20250328033714.927":
  entity reg_file at 1( 0) + 0 on 113;
  architecture behavior of reg_file at 15( 362) + 0 on 114;
