
*** Running vivado
    with args -log AHBliteTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AHBliteTop.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source AHBliteTop.tcl -notrace
Command: synth_design -top AHBliteTop -part xc7a100tcsg324-1 -fsm_extraction off
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'blk_mem_4Kword' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'blk_mem_4Kword' (customized with software release 2015.2) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'blk_mem_8Kword' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'blk_mem_8Kword' (customized with software release 2015.2) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 320.551 ; gain = 74.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AHBliteTop' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBliteTop.v:16]
	Parameter BAD_DATA bound to: -559038737 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_gen' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/clock_gen.v:62]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/Xilinx/vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (2#1) [D:/Xilinx/vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized0' [D:/Xilinx/vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 14 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 13 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized0' (3#1) [D:/Xilinx/vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (4#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/clock_gen.v:62]
INFO: [Synth 8-638] synthesizing module 'reset_gen' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/reset_gen.v:20]
INFO: [Synth 8-256] done synthesizing module 'reset_gen' (5#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/reset_gen.v:20]
INFO: [Synth 8-638] synthesizing module 'status_ind' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/status_ind.v:21]
	Parameter BRIGHTNESS bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'status_ind' (6#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/status_ind.v:21]
INFO: [Synth 8-638] synthesizing module 'CORTEXM0DS' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.runs/synth_1/.Xil/Vivado-11052-Asus-PC/realtime/CORTEXM0DS_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'CORTEXM0DS' (7#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.runs/synth_1/.Xil/Vivado-11052-Asus-PC/realtime/CORTEXM0DS_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'AHBDCD' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBDCD.v:39]
INFO: [Synth 8-256] done synthesizing module 'AHBDCD' (8#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBDCD.v:39]
INFO: [Synth 8-638] synthesizing module 'AHBMUX' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBMUX.v:39]
INFO: [Synth 8-256] done synthesizing module 'AHBMUX' (9#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBMUX.v:39]
INFO: [Synth 8-638] synthesizing module 'AHBprom' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBprom.v:17]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_RXonly' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/uart_RXonly.v:19]
	Parameter INCR bound to: 20'b00000000110010010101 
	Parameter INIT bound to: 2'b00 
	Parameter IDLE bound to: 2'b01 
	Parameter RECV bound to: 2'b10 
	Parameter FINI bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_RXonly' (10#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/uart_RXonly.v:19]
INFO: [Synth 8-638] synthesizing module 'ram_loader' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/ram_loader.v:19]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter IDLE bound to: 2'b01 
	Parameter ACTIVE bound to: 2'b10 
	Parameter ERROR bound to: 2'b11 
	Parameter ENDL bound to: 2'b00 
	Parameter HEX bound to: 2'b01 
	Parameter QUIT bound to: 2'b10 
	Parameter OTHER bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/ram_loader.v:76]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/ram_loader.v:105]
INFO: [Synth 8-256] done synthesizing module 'ram_loader' (11#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/ram_loader.v:19]
INFO: [Synth 8-638] synthesizing module 'blk_mem_8Kword' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.runs/synth_1/.Xil/Vivado-11052-Asus-PC/realtime/blk_mem_8Kword_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_8Kword' (12#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.runs/synth_1/.Xil/Vivado-11052-Asus-PC/realtime/blk_mem_8Kword_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'AHBprom' (13#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBprom.v:17]
INFO: [Synth 8-638] synthesizing module 'AHBbram' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBbram.v:17]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_4Kword' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.runs/synth_1/.Xil/Vivado-11052-Asus-PC/realtime/blk_mem_4Kword_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_4Kword' (14#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.runs/synth_1/.Xil/Vivado-11052-Asus-PC/realtime/blk_mem_4Kword_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'AHBbram' (15#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBbram.v:17]
INFO: [Synth 8-638] synthesizing module 'AHBgpio' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBgpio.v:20]
INFO: [Synth 8-256] done synthesizing module 'AHBgpio' (16#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBgpio.v:20]
INFO: [Synth 8-638] synthesizing module 'AHBuart2' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBuart2.v:27]
INFO: [Synth 8-638] synthesizing module 'FIFO' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:43]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:75]
WARNING: [Synth 8-6014] Unused sequential element w_ptr_succ_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:109]
WARNING: [Synth 8-6014] Unused sequential element r_ptr_succ_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (17#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:43]
INFO: [Synth 8-638] synthesizing module 'uart' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/uart2.v:18]
	Parameter INCR bound to: 20'b00000000110010010101 
	Parameter INIT bound to: 2'b00 
	Parameter IDLE bound to: 2'b01 
	Parameter RECV bound to: 2'b10 
	Parameter FINI bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart' (18#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/uart2.v:18]
INFO: [Synth 8-256] done synthesizing module 'AHBuart2' (19#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBuart2.v:27]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/vga_sync.v:15]
	Parameter HSYNC bound to: 1688 - type: integer 
	Parameter HPULSE bound to: 112 - type: integer 
	Parameter HFRONT bound to: 48 - type: integer 
	Parameter HBACK bound to: 248 - type: integer 
	Parameter VSYNC bound to: 1066 - type: integer 
	Parameter VPULSE bound to: 3 - type: integer 
	Parameter VBACK bound to: 38 - type: integer 
	Parameter VFRONT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (20#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/vga_sync.v:15]
INFO: [Synth 8-638] synthesizing module 'vga_pixels' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/vga_pixels.v:15]
	Parameter WIDTH bound to: 1280 - type: integer 
	Parameter HEIGHT bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_pixels' (21#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/vga_pixels.v:15]
INFO: [Synth 8-638] synthesizing module 'AHBpixpos' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBpixpos.v:16]
INFO: [Synth 8-256] done synthesizing module 'AHBpixpos' (22#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBpixpos.v:16]
INFO: [Synth 8-638] synthesizing module 'AHBSpi' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBspi.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBspi.v:62]
WARNING: [Synth 8-6014] Unused sequential element rRead_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBspi.v:44]
INFO: [Synth 8-256] done synthesizing module 'AHBSpi' (23#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBspi.v:2]
INFO: [Synth 8-638] synthesizing module 'AHBLed2' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/imports/Source/AHBLed2.v:3]
INFO: [Synth 8-638] synthesizing module 'hex2seg' [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/hex2seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex2seg' (24#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/hex2seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'AHBLed2' (25#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/imports/Source/AHBLed2.v:3]
INFO: [Synth 8-256] done synthesizing module 'AHBliteTop' (26#1) [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBliteTop.v:16]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design AHBLed2 has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[23]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[22]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[21]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[20]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[19]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[18]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[17]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[16]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[15]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[14]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[13]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[12]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[11]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[10]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[9]
WARNING: [Synth 8-3331] design AHBSpi has unconnected port HWDATA[8]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design AHBpixpos has unconnected port HADDR[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 360.563 ; gain = 114.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 360.563 ; gain = 114.664
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/Nexys4_Master.xdc]
INFO: [Timing 38-2] Deriving generated clocks [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/Nexys4_Master.xdc:726]
Finished Parsing XDC File [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/AHBliteTop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AHBliteTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AHBliteTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 679.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 679.297 ; gain = 433.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 679.297 ; gain = 433.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RAM/bram0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM/bram1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 679.297 ; gain = 433.398
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/status_ind.v:34]
INFO: [Synth 8-5546] ROM "dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUX_SEL" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rxcount_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/uart_RXonly.v:77]
INFO: [Synth 8-5544] ROM "nibbleReg_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibbleReg_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibbleReg_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibbleReg_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibbleReg_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibbleReg_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibbleReg_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nibbleReg_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextType" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element nibbleCount_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/ram_loader.v:110]
WARNING: [Synth 8-6014] Unused sequential element wordCount_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/ram_loader.v:60]
INFO: [Synth 8-5587] ROM size for "byteWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "byteWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element w_ptr_reg_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:91]
WARNING: [Synth 8-6014] Unused sequential element r_ptr_reg_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:82]
WARNING: [Synth 8-6014] Unused sequential element rxcount_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/uart2.v:131]
INFO: [Synth 8-5546] ROM "vcount0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "SCLK_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nMOSI" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clock_count_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBspi.v:93]
WARNING: [Synth 8-6014] Unused sequential element currdig_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/imports/Source/AHBLed2.v:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 679.297 ; gain = 433.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 11    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 68    
	   4 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AHBliteTop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module reset_gen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module AHBDCD 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
Module AHBMUX 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module uart_RXonly 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_loader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
Module AHBbram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AHBgpio 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AHBuart2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module vga_pixels 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 9     
Module AHBpixpos 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module AHBSpi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module AHBLed2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart1/rxcount_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/uart_RXonly.v:77]
WARNING: [Synth 8-6014] Unused sequential element loader/nibbleCount_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/ram_loader.v:110]
WARNING: [Synth 8-6014] Unused sequential element loader/wordCount_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/ram_loader.v:60]
WARNING: [Synth 8-6014] Unused sequential element uFIFO_TX/r_ptr_reg_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:82]
WARNING: [Synth 8-6014] Unused sequential element uFIFO_TX/w_ptr_reg_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:91]
WARNING: [Synth 8-6014] Unused sequential element uFIFO_RX/r_ptr_reg_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:82]
WARNING: [Synth 8-6014] Unused sequential element uFIFO_RX/w_ptr_reg_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/fifo.v:91]
WARNING: [Synth 8-6014] Unused sequential element uart2/rxcount_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/uart2.v:131]
INFO: [Synth 8-5546] ROM "vcount0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nMOSI" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clock_count_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/AHBspi.v:93]
WARNING: [Synth 8-6014] Unused sequential element currdig_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.srcs/sources_1/imports/Source/AHBLed2.v:81]
INFO: [Synth 8-5546] ROM "decode/dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode/MUX_SEL" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element statusInd/counter_reg was removed.  [E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/Source/status_ind.v:34]
WARNING: [Synth 8-3917] design AHBliteTop has port rgbLED[4] driven by constant 0
WARNING: [Synth 8-3917] design AHBliteTop has port rgbLED[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'pixpos/rHADDR_reg[0]' (FDRE) to 'RAM/rHADDR_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixpos/rHADDR_reg[1]' (FDRE) to 'RAM/rHADDR_reg[3]'
INFO: [Synth 8-3886] merging instance 'pixpos/rHADDR_reg[2]' (FDRE) to 'RAM/rHADDR_reg[4]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[5]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[6]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[7]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[8]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[9]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[10]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[11]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[12]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[13]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1A_reg[14]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GPIO/in1A_reg[15] )
INFO: [Synth 8-3886] merging instance 'RAM/rHADDR_reg[2]' (FDRE) to 'LEDSEG/rHADDR_reg'
INFO: [Synth 8-3886] merging instance 'RAM/rHADDR_reg[3]' (FDRE) to 'UART/rHADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'RAM/rHSIZE_reg[0]' (FDRE) to 'GPIO/rHSIZE_reg[0]'
INFO: [Synth 8-3886] merging instance 'RAM/rHSIZE_reg[1]' (FDRE) to 'GPIO/rHSIZE_reg[1]'
INFO: [Synth 8-3886] merging instance 'RAM/rHADDR_reg[1]' (FDRE) to 'GPIO/rHADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'RAM/rHADDR_reg[0]' (FDRE) to 'GPIO/rHADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[5]' (FDR) to 'GPIO/in1B_reg[6]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[6]' (FDR) to 'GPIO/in1B_reg[7]'
INFO: [Synth 8-3886] merging instance 'spi/rHADDR_reg[1]' (FDRE) to 'UART/rHADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'spi/rHADDR_reg[0]' (FDRE) to 'LEDSEG/rHADDR_reg'
INFO: [Synth 8-3886] merging instance 'UART/rHADDR_reg[1]' (FDRE) to 'GPIO/rHADDR_reg[3]'
INFO: [Synth 8-3886] merging instance 'UART/rHADDR_reg[0]' (FDRE) to 'LEDSEG/rHADDR_reg'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[7]' (FDR) to 'GPIO/in1B_reg[8]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[8]' (FDR) to 'GPIO/in1B_reg[9]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[9]' (FDR) to 'GPIO/in1B_reg[10]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[10]' (FDR) to 'GPIO/in1B_reg[11]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[11]' (FDR) to 'GPIO/in1B_reg[12]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[12]' (FDR) to 'GPIO/in1B_reg[13]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[13]' (FDR) to 'GPIO/in1B_reg[14]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[14]' (FDR) to 'GPIO/in1B_reg[15]'
INFO: [Synth 8-3886] merging instance 'GPIO/in1B_reg[15]' (FDR) to 'GPIO/in1A_reg[15]'
INFO: [Synth 8-3886] merging instance 'LEDSEG/rHADDR_reg' (FDRE) to 'GPIO/rHADDR_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GPIO/in1A_reg[15] )
WARNING: [Synth 8-3332] Sequential element (GPIO/in1A_reg[15]) is unused and will be removed from module AHBliteTop.
WARNING: [Synth 8-3332] Sequential element (vga_pixels/zpos_in_reg[0]) is unused and will be removed from module AHBliteTop.
WARNING: [Synth 8-3332] Sequential element (vga_pixels/zpos_r_reg[0]) is unused and will be removed from module AHBliteTop.
WARNING: [Synth 8-3332] Sequential element (pixpos/posz_out_reg[0]) is unused and will be removed from module AHBliteTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 679.297 ; gain = 433.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 679.297 ; gain = 433.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 679.297 ; gain = 433.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 684.734 ; gain = 438.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 684.734 ; gain = 438.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 684.734 ; gain = 438.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 684.734 ; gain = 438.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 684.734 ; gain = 438.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 684.734 ; gain = 438.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 684.734 ; gain = 438.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |CORTEXM0DS     |         1|
|2     |blk_mem_4Kword |         1|
|3     |blk_mem_8Kword |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |CORTEXM0DS     |     1|
|2     |blk_mem_4Kword |     1|
|3     |blk_mem_8Kword |     1|
|4     |BUFG           |     5|
|5     |CARRY4         |    53|
|6     |LUT1           |   106|
|7     |LUT2           |    41|
|8     |LUT3           |   116|
|9     |LUT4           |    99|
|10    |LUT5           |   181|
|11    |LUT6           |   263|
|12    |MUXF7          |    42|
|13    |MUXF8          |    16|
|14    |PLLE2_ADV      |     1|
|15    |PLLE2_ADV_1    |     1|
|16    |FDCE           |     5|
|17    |FDRE           |   881|
|18    |FDSE           |    23|
|19    |IBUF           |    25|
|20    |OBUF           |    64|
+------+---------------+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            |  2068|
|2     |  GPIO       |AHBgpio     |   163|
|3     |  LEDSEG     |AHBLed2     |   111|
|4     |  RAM        |AHBbram     |   124|
|5     |  ROM        |AHBprom     |   246|
|6     |    loader   |ram_loader  |   112|
|7     |    uart1    |uart_RXonly |   102|
|8     |  UART       |AHBuart2    |   584|
|9     |    uFIFO_RX |FIFO        |   229|
|10    |    uFIFO_TX |FIFO_0      |   227|
|11    |    uart2    |uart        |   120|
|12    |  clockGen   |clock_gen   |    10|
|13    |  mux        |AHBMUX      |    81|
|14    |  pixpos     |AHBpixpos   |    59|
|15    |  resetGen   |reset_gen   |     9|
|16    |  spi        |AHBSpi      |    64|
|17    |  statusInd  |status_ind  |    36|
|18    |  vga_pixels |vga_pixels  |   288|
|19    |  vga_sync   |vga_sync    |   122|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 684.734 ; gain = 438.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 307 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 684.734 ; gain = 120.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 684.734 ; gain = 438.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

146 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 684.734 ; gain = 446.125
INFO: [Common 17-1381] The checkpoint 'E:/Univ/ucd/EEEN40280 DigitalEmbeddedSystems/LAB 3/DES_SoC/DES_SoC/Hardware/DES_M0_SoC.runs/synth_1/AHBliteTop.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 684.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 15:27:01 2019...
