Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar 22 12:20:13 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_design_wrapper_timing_summary_routed.rpt -pb zynq_design_wrapper_timing_summary_routed.pb -rpx zynq_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_design_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  1           
TIMING-16  Warning   Large setup violation         169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.423     -460.446                    645                52006        0.020        0.000                      0                52006        3.750        0.000                       0                  7443  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.423     -460.446                    645                50612        0.020        0.000                      0                50612        3.750        0.000                       0                  7443  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.861        0.000                      0                 1394        0.732        0.000                      0                 1394  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          645  Failing Endpoints,  Worst Slack       -3.423ns,  Total Violation     -460.446ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.423ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.247ns  (logic 8.212ns (61.991%)  route 5.035ns (38.009%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 13.185 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.019 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[2]
                         net (fo=1, routed)           0.574    15.592    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[8]
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.301    15.893 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[26]_i_8/O
                         net (fo=1, routed)           0.000    15.893    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[26]_i_8_n_0
    SLICE_X14Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    16.110 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[26]_i_3/O
                         net (fo=1, routed)           0.456    16.566    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[26]_i_3_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I2_O)        0.299    16.865 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    16.865    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[26]
    SLICE_X15Y26         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.489    13.185    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X15Y26         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[26]/C
                         clock pessimism              0.380    13.565    
                         clock uncertainty           -0.154    13.411    
    SLICE_X15Y26         FDCE (Setup_fdce_C_D)        0.031    13.442    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -16.865    
  -------------------------------------------------------------------
                         slack                                 -3.423    

Slack (VIOLATED) :        -3.391ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 8.204ns (62.062%)  route 5.015ns (37.938%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 13.189 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.978 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/O[3]
                         net (fo=1, routed)           0.558    15.535    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[5]
    SLICE_X9Y25          LUT5 (Prop_lut5_I4_O)        0.307    15.842 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    15.842    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_8_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.245    16.087 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[23]_i_3/O
                         net (fo=1, routed)           0.451    16.539    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[23]_i_3_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.298    16.837 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    16.837    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[23]
    SLICE_X13Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.493    13.189    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X13Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[23]/C
                         clock pessimism              0.380    13.569    
                         clock uncertainty           -0.154    13.415    
    SLICE_X13Y25         FDCE (Setup_fdce_C_D)        0.031    13.446    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         13.446    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                 -3.391    

Slack (VIOLATED) :        -3.366ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.188ns  (logic 8.211ns (62.259%)  route 4.977ns (37.741%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 13.183 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/O[1]
                         net (fo=1, routed)           0.565    15.551    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[3]
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.306    15.857 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[21]_i_8/O
                         net (fo=1, routed)           0.000    15.857    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[21]_i_8_n_0
    SLICE_X14Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    16.102 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[21]_i_3/O
                         net (fo=1, routed)           0.407    16.508    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[21]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.298    16.806 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    16.806    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[21]
    SLICE_X15Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.487    13.183    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X15Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[21]/C
                         clock pessimism              0.380    13.563    
                         clock uncertainty           -0.154    13.409    
    SLICE_X15Y25         FDCE (Setup_fdce_C_D)        0.032    13.441    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         13.441    
                         arrival time                         -16.806    
  -------------------------------------------------------------------
                         slack                                 -3.366    

Slack (VIOLATED) :        -3.363ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.190ns  (logic 8.303ns (62.951%)  route 4.887ns (37.049%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 13.188 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.897 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.897    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.116 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[0]
                         net (fo=1, routed)           0.575    15.691    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[10]
    SLICE_X15Y26         LUT5 (Prop_lut5_I4_O)        0.295    15.986 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_8/O
                         net (fo=1, routed)           0.000    15.986    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_8_n_0
    SLICE_X15Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    16.203 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[28]_i_3/O
                         net (fo=1, routed)           0.305    16.508    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[28]_i_3_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I2_O)        0.299    16.807 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    16.807    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[28]
    SLICE_X14Y28         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.492    13.188    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X14Y28         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[28]/C
                         clock pessimism              0.380    13.568    
                         clock uncertainty           -0.154    13.414    
    SLICE_X14Y28         FDCE (Setup_fdce_C_D)        0.031    13.445    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         13.445    
                         arrival time                         -16.807    
  -------------------------------------------------------------------
                         slack                                 -3.363    

Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 8.095ns (61.545%)  route 5.058ns (38.455%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 13.185 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.902 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/O[2]
                         net (fo=1, routed)           0.717    15.619    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[4]
    SLICE_X15Y24         LUT5 (Prop_lut5_I4_O)        0.301    15.920 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_8/O
                         net (fo=1, routed)           0.000    15.920    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_8_n_0
    SLICE_X15Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    16.137 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[22]_i_3/O
                         net (fo=1, routed)           0.335    16.472    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[22]_i_3_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.299    16.771 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    16.771    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[22]
    SLICE_X14Y26         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.489    13.185    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X14Y26         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[22]/C
                         clock pessimism              0.380    13.565    
                         clock uncertainty           -0.154    13.411    
    SLICE_X14Y26         FDCE (Setup_fdce_C_D)        0.031    13.442    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -16.771    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.323ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 8.321ns (63.264%)  route 4.832ns (36.736%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 13.191 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.095 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[3]
                         net (fo=1, routed)           0.558    15.652    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[9]
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.307    15.959 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_8/O
                         net (fo=1, routed)           0.000    15.959    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_8_n_0
    SLICE_X9Y26          MUXF7 (Prop_muxf7_I1_O)      0.245    16.204 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[27]_i_3/O
                         net (fo=1, routed)           0.268    16.473    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[27]_i_3_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.298    16.771 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    16.771    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[27]
    SLICE_X9Y26          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.495    13.191    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X9Y26          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[27]/C
                         clock pessimism              0.380    13.571    
                         clock uncertainty           -0.154    13.417    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)        0.031    13.448    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                         -16.771    
  -------------------------------------------------------------------
                         slack                                 -3.323    

Slack (VIOLATED) :        -3.280ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.102ns  (logic 8.096ns (61.791%)  route 5.006ns (38.209%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 13.183 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.882 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/O[0]
                         net (fo=1, routed)           0.427    15.309    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__3[1]
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.295    15.604 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg[20]_i_8/O
                         net (fo=1, routed)           0.000    15.604    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[20]_0
    SLICE_X13Y26         MUXF7 (Prop_muxf7_I1_O)      0.245    15.849 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[20]_i_3/O
                         net (fo=1, routed)           0.573    16.422    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[20]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.298    16.720 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    16.720    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[20]
    SLICE_X15Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.487    13.183    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X15Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[20]/C
                         clock pessimism              0.380    13.563    
                         clock uncertainty           -0.154    13.409    
    SLICE_X15Y25         FDCE (Setup_fdce_C_D)        0.031    13.440    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                 -3.280    

Slack (VIOLATED) :        -3.235ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 7.937ns (60.616%)  route 5.157ns (39.384%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 13.188 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.897 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.897    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.136 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[2]
                         net (fo=1, routed)           0.714    15.849    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[12]
    SLICE_X19Y29         LUT6 (Prop_lut6_I5_O)        0.301    16.150 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_6/O
                         net (fo=1, routed)           0.437    16.587    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I4_O)        0.124    16.711 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.711    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[30]
    SLICE_X19Y30         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.492    13.188    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X19Y30         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[30]/C
                         clock pessimism              0.414    13.602    
                         clock uncertainty           -0.154    13.448    
    SLICE_X19Y30         FDCE (Setup_fdce_C_D)        0.029    13.477    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                         -16.711    
  -------------------------------------------------------------------
                         slack                                 -3.235    

Slack (VIOLATED) :        -3.111ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 8.186ns (63.294%)  route 4.747ns (36.707%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 13.186 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.999 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[0]
                         net (fo=1, routed)           0.307    15.305    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[6]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.295    15.600 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_8/O
                         net (fo=1, routed)           0.000    15.600    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_8_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217    15.817 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[24]_i_3/O
                         net (fo=1, routed)           0.435    16.252    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[24]_i_3_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.299    16.551 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    16.551    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[24]
    SLICE_X14Y27         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.490    13.186    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X14Y27         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[24]/C
                         clock pessimism              0.380    13.566    
                         clock uncertainty           -0.154    13.412    
    SLICE_X14Y27         FDCE (Setup_fdce_C_D)        0.029    13.441    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         13.441    
                         arrival time                         -16.551    
  -------------------------------------------------------------------
                         slack                                 -3.111    

Slack (VIOLATED) :        -3.066ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.894ns  (logic 8.301ns (64.379%)  route 4.593ns (35.621%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 13.189 - 10.000 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.657     3.618    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X19Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDCE (Prop_fdce_C_Q)         0.456     4.074 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[1]/Q
                         net (fo=768, routed)         0.840     4.913    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/Q[1]
    SLICE_X18Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.037 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[4]_i_4/O
                         net (fo=2, routed)           0.585     5.622    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/FORWARDING_UNIT_INST/p_5_in
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_34/O
                         net (fo=32, routed)          0.961     6.708    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/forwardAmuxcntrl0__0
    SLICE_X15Y22         LUT5 (Prop_lut5_I3_O)        0.124     6.832 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/mul_result__0_i_11/O
                         net (fo=24, routed)          0.864     7.695    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/forwardingmuxA_rs1_to_ALU[6]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    11.731 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.056    11.787    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.305 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           0.692    13.997    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    14.121    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.654 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.009    14.663    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.103 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[1]
                         net (fo=1, routed)           0.291    15.394    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[7]
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.306    15.700 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_8/O
                         net (fo=1, routed)           0.000    15.700    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_8_n_0
    SLICE_X13Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    15.917 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[25]_i_3/O
                         net (fo=1, routed)           0.296    16.213    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg_reg[25]_i_3_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.299    16.512 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    16.512    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[25]
    SLICE_X13Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.493    13.189    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X13Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/C
                         clock pessimism              0.380    13.569    
                         clock uncertainty           -0.154    13.415    
    SLICE_X13Y25         FDCE (Setup_fdce_C_D)        0.031    13.446    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.446    
                         arrival time                         -16.512    
  -------------------------------------------------------------------
                         slack                                 -3.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.891%)  route 0.212ns (60.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.588     1.387    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.528 r  <hidden>
                         net (fo=2, routed)           0.212     1.741    <hidden>
    SLICE_X2Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.851     1.759    <hidden>
    SLICE_X2Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.651    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.070     1.721    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.687%)  route 0.243ns (63.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.587     1.386    <hidden>
    SLICE_X3Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.527 r  <hidden>
                         net (fo=1, routed)           0.243     1.771    <hidden>
    SLICE_X5Y52          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.851     1.759    <hidden>
    SLICE_X5Y52          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.651    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.072     1.723    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.226ns (53.880%)  route 0.193ns (46.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.569     1.368    <hidden>
    SLICE_X11Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     1.496 r  <hidden>
                         net (fo=1, routed)           0.193     1.690    <hidden>
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.788 r  <hidden>
                         net (fo=1, routed)           0.000     1.788    <hidden>
    SLICE_X11Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.832     1.740    <hidden>
    SLICE_X11Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.632    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.723    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.482%)  route 0.280ns (66.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.586     1.385    <hidden>
    SLICE_X3Y40          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  <hidden>
                         net (fo=1, routed)           0.280     1.806    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.851     1.759    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.651    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.070     1.721    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/ram_mem_reg_2432_2559_21_21/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.911%)  route 0.125ns (47.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.559     1.358    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X19Y17         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDCE (Prop_fdce_C_Q)         0.141     1.499 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[21]/Q
                         net (fo=128, routed)         0.125     1.625    zynq_design_i/datamemIP_0/U0/ram_mem_reg_2432_2559_21_21/D
    SLICE_X20Y16         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_2432_2559_21_21/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.825     1.733    zynq_design_i/datamemIP_0/U0/ram_mem_reg_2432_2559_21_21/WCLK
    SLICE_X20Y16         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_2432_2559_21_21/SP.LOW/CLK
                         clock pessimism             -0.341     1.391    
    SLICE_X20Y16         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.535    zynq_design_i/datamemIP_0/U0/ram_mem_reg_2432_2559_21_21/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.907%)  route 0.188ns (57.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.557     1.356    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X14Y19         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/Q
                         net (fo=757, routed)         0.188     1.685    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/A4
    SLICE_X16Y19         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.823     1.731    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/WCLK
    SLICE_X16Y19         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/DP.HIGH/CLK
                         clock pessimism             -0.341     1.389    
    SLICE_X16Y19         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.589    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.907%)  route 0.188ns (57.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.557     1.356    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X14Y19         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/Q
                         net (fo=757, routed)         0.188     1.685    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/A4
    SLICE_X16Y19         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.823     1.731    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/WCLK
    SLICE_X16Y19         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/DP.LOW/CLK
                         clock pessimism             -0.341     1.389    
    SLICE_X16Y19         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.589    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.907%)  route 0.188ns (57.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.557     1.356    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X14Y19         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/Q
                         net (fo=757, routed)         0.188     1.685    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/A4
    SLICE_X16Y19         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.823     1.731    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/WCLK
    SLICE_X16Y19         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/SP.HIGH/CLK
                         clock pessimism             -0.341     1.389    
    SLICE_X16Y19         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.589    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.907%)  route 0.188ns (57.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.557     1.356    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X14Y19         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[6]_replica_1/Q
                         net (fo=757, routed)         0.188     1.685    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/A4
    SLICE_X16Y19         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.823     1.731    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/WCLK
    SLICE_X16Y19         RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/SP.LOW/CLK
                         clock pessimism             -0.341     1.389    
    SLICE_X16Y19         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.589    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_16_16/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_256_383_31_31/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.778%)  route 0.367ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.566     1.365    <hidden>
    SLICE_X15Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.506 r  <hidden>
                         net (fo=65, routed)          0.367     1.873    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_256_383_31_31/D
    SLICE_X10Y60         RAMD64E                                      r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_256_383_31_31/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.829     1.737    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_256_383_31_31/WCLK
    SLICE_X10Y60         RAMD64E                                      r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_256_383_31_31/SP.LOW/CLK
                         clock pessimism             -0.108     1.629    
    SLICE_X10Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.773    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_256_383_31_31/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X19Y23    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemRead_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X18Y25    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemWrite_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X18Y25    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y20    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X17Y23    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X14Y21    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X21Y23    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X21Y22    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X21Y24    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[14]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y17    zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y17    zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y51     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y17    zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y17    zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_10_10/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[7][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 0.580ns (6.913%)  route 7.810ns (93.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 13.182 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.221    12.027    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X35Y55         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[7][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.487    13.182    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X35Y55         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[7][30]/C
                         clock pessimism              0.265    13.447    
                         clock uncertainty           -0.154    13.293    
    SLICE_X35Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.888    zynq_design_i/registerIP_0/U0/registers_reg[7][30]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[7][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 0.580ns (6.913%)  route 7.810ns (93.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 13.182 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.221    12.027    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X35Y55         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[7][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.487    13.182    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X35Y55         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[7][6]/C
                         clock pessimism              0.265    13.447    
                         clock uncertainty           -0.154    13.293    
    SLICE_X35Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.888    zynq_design_i/registerIP_0/U0/registers_reg[7][6]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[11][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.580ns (6.944%)  route 7.773ns (93.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 13.255 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.185    11.990    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X36Y59         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[11][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.560    13.255    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X36Y59         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[11][30]/C
                         clock pessimism              0.265    13.520    
                         clock uncertainty           -0.154    13.366    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.961    zynq_design_i/registerIP_0/U0/registers_reg[11][30]
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[20][23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.580ns (7.020%)  route 7.682ns (92.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 13.164 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.093    11.899    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X31Y75         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[20][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.469    13.164    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X31Y75         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[20][23]/C
                         clock pessimism              0.265    13.429    
                         clock uncertainty           -0.154    13.275    
    SLICE_X31Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.870    zynq_design_i/registerIP_0/U0/registers_reg[20][23]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[20][28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.580ns (7.020%)  route 7.682ns (92.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 13.164 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.093    11.899    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X31Y75         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[20][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.469    13.164    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X31Y75         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[20][28]/C
                         clock pessimism              0.265    13.429    
                         clock uncertainty           -0.154    13.275    
    SLICE_X31Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.870    zynq_design_i/registerIP_0/U0/registers_reg[20][28]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[12][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.580ns (7.017%)  route 7.685ns (92.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 13.182 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.097    11.903    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X35Y53         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.487    13.182    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X35Y53         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[12][30]/C
                         clock pessimism              0.265    13.447    
                         clock uncertainty           -0.154    13.293    
    SLICE_X35Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.888    zynq_design_i/registerIP_0/U0/registers_reg[12][30]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[30][28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.240ns  (logic 0.580ns (7.039%)  route 7.660ns (92.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 13.168 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.072    11.878    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X33Y72         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[30][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.473    13.168    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X33Y72         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[30][28]/C
                         clock pessimism              0.265    13.433    
                         clock uncertainty           -0.154    13.279    
    SLICE_X33Y72         FDCE (Recov_fdce_C_CLR)     -0.405    12.874    zynq_design_i/registerIP_0/U0/registers_reg[30][28]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[27][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 0.580ns (7.053%)  route 7.643ns (92.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 13.181 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.055    11.861    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X35Y57         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[27][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.486    13.181    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X35Y57         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[27][30]/C
                         clock pessimism              0.265    13.446    
                         clock uncertainty           -0.154    13.292    
    SLICE_X35Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.887    zynq_design_i/registerIP_0/U0/registers_reg[27][30]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[26][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 0.580ns (7.082%)  route 7.610ns (92.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.022    11.828    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X26Y72         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[26][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.472    13.167    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X26Y72         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[26][21]/C
                         clock pessimism              0.265    13.432    
                         clock uncertainty           -0.154    13.278    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.405    12.873    zynq_design_i/registerIP_0/U0/registers_reg[26][21]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[26][23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 0.580ns (7.082%)  route 7.610ns (92.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.588     7.682    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     7.806 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         4.022    11.828    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X26Y72         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[26][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.472    13.167    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X26Y72         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[26][23]/C
                         clock pessimism              0.265    13.432    
                         clock uncertainty           -0.154    13.278    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.405    12.873    zynq_design_i/registerIP_0/U0/registers_reg[26][23]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[5][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.445%)  route 0.468ns (71.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.233     2.032    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X3Y62          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[5][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.846     1.754    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X3Y62          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[5][15]/C
                         clock pessimism             -0.361     1.392    
    SLICE_X3Y62          FDCE (Remov_fdce_C_CLR)     -0.092     1.300    zynq_design_i/registerIP_0/U0/registers_reg[5][15]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[5][22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.445%)  route 0.468ns (71.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.233     2.032    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X3Y62          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.846     1.754    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X3Y62          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[5][22]/C
                         clock pessimism             -0.361     1.392    
    SLICE_X3Y62          FDCE (Remov_fdce_C_CLR)     -0.092     1.300    zynq_design_i/registerIP_0/U0/registers_reg[5][22]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[4][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.257%)  route 0.472ns (71.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.237     2.037    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X2Y62          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[4][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.846     1.754    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X2Y62          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[4][15]/C
                         clock pessimism             -0.361     1.392    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.092     1.300    zynq_design_i/registerIP_0/U0/registers_reg[4][15]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[15][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.218%)  route 0.473ns (71.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.238     2.038    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X5Y62          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[15][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.846     1.754    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X5Y62          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[15][15]/C
                         clock pessimism             -0.361     1.392    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092     1.300    zynq_design_i/registerIP_0/U0/registers_reg[15][15]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[15][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.218%)  route 0.473ns (71.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.238     2.038    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X5Y62          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.846     1.754    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X5Y62          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[15][4]/C
                         clock pessimism             -0.361     1.392    
    SLICE_X5Y62          FDCE (Remov_fdce_C_CLR)     -0.092     1.300    zynq_design_i/registerIP_0/U0/registers_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[9][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.107%)  route 0.476ns (71.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.241     2.040    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X3Y60          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[9][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.848     1.756    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X3Y60          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[9][15]/C
                         clock pessimism             -0.361     1.394    
    SLICE_X3Y60          FDCE (Remov_fdce_C_CLR)     -0.092     1.302    zynq_design_i/registerIP_0/U0/registers_reg[9][15]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[1][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.923%)  route 0.480ns (72.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.245     2.044    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X2Y60          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.848     1.756    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X2Y60          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[1][15]/C
                         clock pessimism             -0.361     1.394    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.092     1.302    zynq_design_i/registerIP_0/U0/registers_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[1][18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.375%)  route 0.519ns (73.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.284     2.084    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X3Y59          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.849     1.757    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X3Y59          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[1][18]/C
                         clock pessimism             -0.361     1.395    
    SLICE_X3Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.303    zynq_design_i/registerIP_0/U0/registers_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[1][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.375%)  route 0.519ns (73.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.284     2.084    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X3Y59          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.849     1.757    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X3Y59          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[1][4]/C
                         clock pessimism             -0.361     1.395    
    SLICE_X3Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.303    zynq_design_i/registerIP_0/U0/registers_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[11][18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.580%)  route 0.571ns (75.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.579     1.378    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X3Y61          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.519 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.235     1.755    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.800 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.335     2.135    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X3Y54          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[11][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.850     1.758    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X3Y54          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[11][18]/C
                         clock pessimism             -0.361     1.396    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.304    zynq_design_i/registerIP_0/U0/registers_reg[11][18]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.831    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.363ns  (logic 0.124ns (5.247%)  route 2.239ns (94.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.239     2.239    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y4           LUT1 (Prop_lut1_I0_O)        0.124     2.363 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.363    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y4           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.554     3.250    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y4           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.045ns (4.895%)  route 0.874ns (95.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.874     0.874    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.919    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y4           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.855     1.763    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y4           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.725ns  (logic 0.609ns (10.637%)  route 5.116ns (89.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.677     3.638    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y5          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.456     4.094 f  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.326     8.420    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y84          LUT1 (Prop_lut1_I0_O)        0.153     8.573 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.790     9.363    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X19Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.480     3.175    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X19Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.810ns  (logic 0.580ns (12.057%)  route 4.230ns (87.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.652     3.613    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.456     4.069 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.537     7.605    <hidden>
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.124     7.729 f  <hidden>
                         net (fo=3, routed)           0.694     8.423    <hidden>
    SLICE_X2Y57          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.537     3.232    <hidden>
    SLICE_X2Y57          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.810ns  (logic 0.580ns (12.057%)  route 4.230ns (87.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.652     3.613    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.456     4.069 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.537     7.605    <hidden>
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.124     7.729 f  <hidden>
                         net (fo=3, routed)           0.694     8.423    <hidden>
    SLICE_X2Y57          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.537     3.232    <hidden>
    SLICE_X2Y57          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.810ns  (logic 0.580ns (12.057%)  route 4.230ns (87.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.652     3.613    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.456     4.069 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.537     7.605    <hidden>
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.124     7.729 f  <hidden>
                         net (fo=3, routed)           0.694     8.423    <hidden>
    SLICE_X2Y57          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.537     3.232    <hidden>
    SLICE_X2Y57          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 0.605ns (13.464%)  route 3.889ns (86.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.652     3.613    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.456     4.069 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.537     7.605    <hidden>
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.149     7.754 f  <hidden>
                         net (fo=3, routed)           0.352     8.106    <hidden>
    SLICE_X1Y56          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.534     3.229    <hidden>
    SLICE_X1Y56          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 0.605ns (13.464%)  route 3.889ns (86.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.652     3.613    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.456     4.069 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.537     7.605    <hidden>
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.149     7.754 f  <hidden>
                         net (fo=3, routed)           0.352     8.106    <hidden>
    SLICE_X1Y56          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.534     3.229    <hidden>
    SLICE_X1Y56          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 0.605ns (13.464%)  route 3.889ns (86.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.652     3.613    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.456     4.069 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.537     7.605    <hidden>
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.149     7.754 f  <hidden>
                         net (fo=3, routed)           0.352     8.106    <hidden>
    SLICE_X1Y56          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.534     3.229    <hidden>
    SLICE_X1Y56          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 0.580ns (13.061%)  route 3.861ns (86.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.652     3.613    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.456     4.069 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.244     7.313    <hidden>
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124     7.437 f  <hidden>
                         net (fo=3, routed)           0.616     8.053    <hidden>
    SLICE_X1Y60          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.532     3.227    <hidden>
    SLICE_X1Y60          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 0.580ns (13.061%)  route 3.861ns (86.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.652     3.613    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.456     4.069 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.244     7.313    <hidden>
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124     7.437 f  <hidden>
                         net (fo=3, routed)           0.616     8.053    <hidden>
    SLICE_X1Y60          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.532     3.227    <hidden>
    SLICE_X1Y60          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 0.580ns (13.061%)  route 3.861ns (86.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.652     3.613    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.456     4.069 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.244     7.313    <hidden>
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124     7.437 f  <hidden>
                         net (fo=3, routed)           0.616     8.053    <hidden>
    SLICE_X1Y60          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        1.532     3.227    <hidden>
    SLICE_X1Y60          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.184ns (23.408%)  route 0.602ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.425     1.920    <hidden>
    SLICE_X6Y86          LUT1 (Prop_lut1_I0_O)        0.043     1.963 f  <hidden>
                         net (fo=3, routed)           0.177     2.139    <hidden>
    SLICE_X6Y86          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.826     1.734    <hidden>
    SLICE_X6Y86          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.184ns (23.408%)  route 0.602ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.425     1.920    <hidden>
    SLICE_X6Y86          LUT1 (Prop_lut1_I0_O)        0.043     1.963 f  <hidden>
                         net (fo=3, routed)           0.177     2.139    <hidden>
    SLICE_X6Y86          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.826     1.734    <hidden>
    SLICE_X6Y86          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.184ns (23.408%)  route 0.602ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.425     1.920    <hidden>
    SLICE_X6Y86          LUT1 (Prop_lut1_I0_O)        0.043     1.963 f  <hidden>
                         net (fo=3, routed)           0.177     2.139    <hidden>
    SLICE_X6Y86          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.826     1.734    <hidden>
    SLICE_X6Y86          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.189%)  route 0.652ns (77.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.425     1.920    <hidden>
    SLICE_X6Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.965 f  <hidden>
                         net (fo=3, routed)           0.227     2.192    <hidden>
    SLICE_X6Y89          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.829     1.737    <hidden>
    SLICE_X6Y89          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.189%)  route 0.652ns (77.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.425     1.920    <hidden>
    SLICE_X6Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.965 f  <hidden>
                         net (fo=3, routed)           0.227     2.192    <hidden>
    SLICE_X6Y89          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.829     1.737    <hidden>
    SLICE_X6Y89          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.189%)  route 0.652ns (77.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.425     1.920    <hidden>
    SLICE_X6Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.965 f  <hidden>
                         net (fo=3, routed)           0.227     2.192    <hidden>
    SLICE_X6Y89          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.829     1.737    <hidden>
    SLICE_X6Y89          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.185ns (20.671%)  route 0.710ns (79.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.478     1.973    <hidden>
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.044     2.017 f  <hidden>
                         net (fo=3, routed)           0.232     2.248    <hidden>
    SLICE_X8Y89          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.829     1.737    <hidden>
    SLICE_X8Y89          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.185ns (20.671%)  route 0.710ns (79.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.478     1.973    <hidden>
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.044     2.017 f  <hidden>
                         net (fo=3, routed)           0.232     2.248    <hidden>
    SLICE_X8Y89          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.829     1.737    <hidden>
    SLICE_X8Y89          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.185ns (20.671%)  route 0.710ns (79.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.478     1.973    <hidden>
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.044     2.017 f  <hidden>
                         net (fo=3, routed)           0.232     2.248    <hidden>
    SLICE_X8Y89          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.829     1.737    <hidden>
    SLICE_X8Y89          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.212%)  route 0.734ns (79.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.554     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y83         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.478     1.973    <hidden>
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.018 f  <hidden>
                         net (fo=3, routed)           0.256     2.274    <hidden>
    SLICE_X5Y89          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7443, routed)        0.848     1.756    <hidden>
    SLICE_X5Y89          FDCE                                         r  <hidden>





