{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.1632",
   "Default View_TopLeft":"-1464,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port C0_SYS_CLK -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port C0_DDR4 -pg 1 -lvl 4 -x 1670 -y 60 -defaultsOSRD
preplace port GMII -pg 1 -lvl 4 -x 1670 -y 920 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 4 -x 1670 -y 940 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 4 -x 1670 -y 120 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 4 -x 1670 -y 160 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 4 -x 1670 -y 180 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 4 -x 1670 -y 200 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 4 -x 1670 -y 140 -defaultsOSRD
preplace port Clk100 -pg 1 -lvl 4 -x 1670 -y 760 -defaultsOSRD
preplace port Clk50 -pg 1 -lvl 4 -x 1670 -y 790 -defaultsOSRD
preplace port Rst_N -pg 1 -lvl 4 -x 1670 -y 810 -defaultsOSRD
preplace portBus LED_N -pg 1 -lvl 4 -x 1670 -y 270 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 500 -y 970 -defaultsOSRD
preplace inst system_management_wiz -pg 1 -lvl 1 -x 500 -y 660 -defaultsOSRD
preplace inst led -pg 1 -lvl 1 -x 500 -y 280 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 1 -x 500 -y 110 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 1 -x 500 -y 420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 1130 -y 160 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 1500 -y 680 -defaultsOSRD
preplace inst ps_sys_rst -pg 1 -lvl 2 -x 1130 -y 680 -defaultsOSRD
preplace inst ddr4_sys_rst -pg 1 -lvl 2 -x 1130 -y 370 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 50 1170 950 780 1360 760 NJ
preplace netloc ps_sys_rst_peripheral_aresetn 1 0 3 40 1210 NJ 1210 1330
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 910 810 NJ 810 NJ
preplace netloc ps_sys_rst_interconnect_aresetn 1 2 1 N 700
preplace netloc ddr4_c0_ddr4_ui_clk 1 0 2 90 1160 920
preplace netloc ddr4_sys_rst_peripheral_aresetn 1 0 3 20 1190 NJ 1190 1310
preplace netloc ddr4_sys_rst_peripheral_reset 1 0 3 30 1200 NJ 1200 1340
preplace netloc ddr4_sys_rst_interconnect_aresetn 1 0 3 80 1180 NJ 1180 1320
preplace netloc ETH_CLK125 1 2 2 NJ 120 NJ
preplace netloc CLK_ETH125_90 1 2 2 NJ 160 NJ
preplace netloc CLK_ETH25 1 2 2 NJ 180 NJ
preplace netloc CLK_ETH10 1 2 2 NJ 200 NJ
preplace netloc clk_wiz_0_locked 1 2 2 NJ 140 NJ
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 940 790 NJ 790 NJ
preplace netloc led_gpio_io_o 1 1 3 930J 270 NJ 270 NJ
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 2 NJ 900 1350
preplace netloc smartconnect_0_M00_AXI 1 0 4 110 1140 NJ 1140 NJ 1140 1650
preplace netloc smartconnect_0_M01_AXI 1 0 4 70 1150 NJ 1150 NJ 1150 1640
preplace netloc C0_SYS_CLK_1 1 0 1 N 80
preplace netloc ddr4_C0_DDR4 1 1 3 NJ 60 NJ 60 NJ
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_FPD 1 0 2 100 1130 890
preplace netloc smartconnect_1_M00_AXI 1 0 2 60 1120 900
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 3 NJ 920 NJ 920 NJ
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 3 NJ 940 NJ 940 NJ
levelinfo -pg 1 0 500 1130 1500 1670
pagesize -pg 1 -db -bbox -sgen -140 0 1840 1220
"
}

