<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3731" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3731{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3731{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3731{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3731{left:70px;bottom:1084px;}
#t5_3731{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3731{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3731{left:96px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_3731{left:96px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t9_3731{left:70px;bottom:1011px;}
#ta_3731{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3731{left:96px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_3731{left:96px;bottom:981px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#td_3731{left:96px;bottom:964px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#te_3731{left:70px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tf_3731{left:70px;bottom:923px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3731{left:70px;bottom:906px;letter-spacing:-0.21px;word-spacing:-0.43px;}
#th_3731{left:70px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_3731{left:70px;bottom:865px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tj_3731{left:70px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_3731{left:70px;bottom:831px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tl_3731{left:70px;bottom:814px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#tm_3731{left:70px;bottom:797px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tn_3731{left:70px;bottom:773px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#to_3731{left:70px;bottom:747px;}
#tp_3731{left:96px;bottom:750px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tq_3731{left:251px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3731{left:70px;bottom:724px;}
#ts_3731{left:96px;bottom:727px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tt_3731{left:204px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_3731{left:96px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_3731{left:70px;bottom:684px;}
#tw_3731{left:96px;bottom:687px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_3731{left:199px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_3731{left:96px;bottom:671px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tz_3731{left:96px;bottom:654px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t10_3731{left:96px;bottom:637px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t11_3731{left:256px;bottom:593px;letter-spacing:0.11px;word-spacing:0.03px;}
#t12_3731{left:342px;bottom:593px;letter-spacing:0.13px;word-spacing:0.01px;}
#t13_3731{left:76px;bottom:570px;letter-spacing:-0.11px;}
#t14_3731{left:170px;bottom:570px;letter-spacing:-0.13px;}
#t15_3731{left:76px;bottom:545px;letter-spacing:-0.15px;}
#t16_3731{left:170px;bottom:545px;letter-spacing:-0.12px;}
#t17_3731{left:76px;bottom:521px;letter-spacing:-0.16px;}
#t18_3731{left:170px;bottom:521px;letter-spacing:-0.11px;}
#t19_3731{left:76px;bottom:496px;letter-spacing:-0.16px;}
#t1a_3731{left:170px;bottom:496px;letter-spacing:-0.12px;}
#t1b_3731{left:76px;bottom:472px;letter-spacing:-0.16px;}
#t1c_3731{left:170px;bottom:472px;letter-spacing:-0.11px;}
#t1d_3731{left:76px;bottom:448px;letter-spacing:-0.13px;}
#t1e_3731{left:170px;bottom:448px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t1f_3731{left:76px;bottom:423px;letter-spacing:-0.15px;}
#t1g_3731{left:170px;bottom:423px;letter-spacing:-0.12px;}
#t1h_3731{left:170px;bottom:406px;letter-spacing:-0.12px;}
#t1i_3731{left:76px;bottom:382px;letter-spacing:-0.15px;}
#t1j_3731{left:170px;bottom:382px;letter-spacing:-0.12px;}
#t1k_3731{left:170px;bottom:365px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_3731{left:76px;bottom:341px;letter-spacing:-0.13px;}
#t1m_3731{left:101px;bottom:347px;}
#t1n_3731{left:170px;bottom:341px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#t1o_3731{left:170px;bottom:324px;letter-spacing:-0.11px;}
#t1p_3731{left:76px;bottom:299px;letter-spacing:-0.18px;}
#t1q_3731{left:169px;bottom:299px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t1r_3731{left:170px;bottom:283px;letter-spacing:-0.12px;}
#t1s_3731{left:76px;bottom:258px;letter-spacing:-0.13px;}
#t1t_3731{left:170px;bottom:258px;letter-spacing:-0.12px;}
#t1u_3731{left:76px;bottom:234px;letter-spacing:-0.16px;}
#t1v_3731{left:170px;bottom:234px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1w_3731{left:76px;bottom:209px;letter-spacing:-0.14px;}
#t1x_3731{left:170px;bottom:209px;letter-spacing:-0.12px;}
#t1y_3731{left:76px;bottom:185px;letter-spacing:-0.12px;}
#t1z_3731{left:170px;bottom:185px;letter-spacing:-0.11px;}
#t20_3731{left:76px;bottom:160px;letter-spacing:-0.16px;}
#t21_3731{left:170px;bottom:160px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t22_3731{left:76px;bottom:136px;letter-spacing:-0.13px;}
#t23_3731{left:170px;bottom:136px;letter-spacing:-0.11px;}
#t24_3731{left:76px;bottom:111px;letter-spacing:-0.15px;}
#t25_3731{left:170px;bottom:111px;letter-spacing:-0.12px;}

.s1_3731{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3731{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3731{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3731{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3731{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3731{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3731{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3731{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3731{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3731" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3731Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3731" style="-webkit-user-select: none;"><object width="935" height="1210" data="3731/3731.svg" type="image/svg+xml" id="pdf3731" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3731" class="t s1_3731">Vol. 3B </span><span id="t2_3731" class="t s1_3731">20-23 </span>
<span id="t3_3731" class="t s2_3731">PERFORMANCE MONITORING </span>
<span id="t4_3731" class="t s3_3731">• </span><span id="t5_3731" class="t s4_3731">The MSR_PEBS_LD_LAT_THRESHOLD MSR is programmed with the desired latency threshold in core clock </span>
<span id="t6_3731" class="t s4_3731">cycles. Loads with latencies greater than this value are eligible for counting and latency data reporting. The </span>
<span id="t7_3731" class="t s4_3731">minimum value that may be programmed in this register is 3 (the minimum detectable load latency is 4 core </span>
<span id="t8_3731" class="t s4_3731">clock cycles). </span>
<span id="t9_3731" class="t s3_3731">• </span><span id="ta_3731" class="t s4_3731">The PEBS enable bit in the IA32_PEBS_ENABLE register is set for the corresponding IA32_PMCx counter </span>
<span id="tb_3731" class="t s4_3731">register. This means that both the PEBS_EN_CTRX and LL_EN_CTRX bits must be set for the counter(s) of </span>
<span id="tc_3731" class="t s4_3731">interest. For example, to enable load latency on counter IA32_PMC0, the IA32_PEBS_ENABLE register must be </span>
<span id="td_3731" class="t s4_3731">programmed with the 64-bit value 00000001_00000001H. </span>
<span id="te_3731" class="t s4_3731">When the load-latency facility is enabled, load operations are randomly selected by hardware and tagged to carry </span>
<span id="tf_3731" class="t s4_3731">information related to data source locality and latency. Latency and data source information of tagged loads are </span>
<span id="tg_3731" class="t s4_3731">updated internally. </span>
<span id="th_3731" class="t s4_3731">When a PEBS assist occurs, the last update of latency and data source information are captured by the assist and </span>
<span id="ti_3731" class="t s4_3731">written as part of the PEBS record. The PEBS sample after value (SAV), specified in PEBS CounterX Reset, operates </span>
<span id="tj_3731" class="t s4_3731">orthogonally to the tagging mechanism. Loads are randomly tagged to collect latency data. The SAV controls the </span>
<span id="tk_3731" class="t s4_3731">number of tagged loads with latency information that will be written into the PEBS record field by the PEBS assists. </span>
<span id="tl_3731" class="t s4_3731">The load latency data written to the PEBS record will be for the last tagged load operation which retired just before </span>
<span id="tm_3731" class="t s4_3731">the PEBS assist was invoked. </span>
<span id="tn_3731" class="t s4_3731">The load-latency information written into a PEBS record (see Table 20-3, bytes AFH:98H) consists of: </span>
<span id="to_3731" class="t s3_3731">• </span><span id="tp_3731" class="t s5_3731">Data Linear Address</span><span id="tq_3731" class="t s4_3731">: This is the linear address of the target of the load operation. </span>
<span id="tr_3731" class="t s3_3731">• </span><span id="ts_3731" class="t s5_3731">Latency Value</span><span id="tt_3731" class="t s4_3731">: This is the elapsed cycles of the tagged load operation between dispatch to GO, measured in </span>
<span id="tu_3731" class="t s4_3731">processor core clock domain. </span>
<span id="tv_3731" class="t s3_3731">• </span><span id="tw_3731" class="t s5_3731">Data Source: </span><span id="tx_3731" class="t s4_3731">The encoded value indicates the origin of the data obtained by the load instruction. The </span>
<span id="ty_3731" class="t s4_3731">encoding is shown in Table 20-4. In the descriptions, local memory refers to system memory physically </span>
<span id="tz_3731" class="t s4_3731">attached to a processor package, and remote memory refers to system memory physically attached to another </span>
<span id="t10_3731" class="t s4_3731">processor package. </span>
<span id="t11_3731" class="t s6_3731">Table 20-4. </span><span id="t12_3731" class="t s6_3731">Data Source Encoding for Load Latency Record </span>
<span id="t13_3731" class="t s7_3731">Encoding </span><span id="t14_3731" class="t s7_3731">Description </span>
<span id="t15_3731" class="t s8_3731">00H </span><span id="t16_3731" class="t s8_3731">Unknown L3 cache miss. </span>
<span id="t17_3731" class="t s8_3731">01H </span><span id="t18_3731" class="t s8_3731">Minimal latency core cache hit. This request was satisfied by the L1 data cache. </span>
<span id="t19_3731" class="t s8_3731">02H </span><span id="t1a_3731" class="t s8_3731">Pending core cache HIT. Outstanding core cache miss to same cache-line address was already underway. </span>
<span id="t1b_3731" class="t s8_3731">03H </span><span id="t1c_3731" class="t s8_3731">This data request was satisfied by the L2. </span>
<span id="t1d_3731" class="t s8_3731">04H </span><span id="t1e_3731" class="t s8_3731">L3 HIT. Local or Remote home requests that hit L3 cache in the uncore with no coherency actions required (snooping). </span>
<span id="t1f_3731" class="t s8_3731">05H </span><span id="t1g_3731" class="t s8_3731">L3 HIT. Local or Remote home requests that hit the L3 cache and were serviced by another processor core with a </span>
<span id="t1h_3731" class="t s8_3731">cross core snoop where no modified copies were found. (clean). </span>
<span id="t1i_3731" class="t s8_3731">06H </span><span id="t1j_3731" class="t s8_3731">L3 HIT. Local or Remote home requests that hit the L3 cache and were serviced by another processor core with a </span>
<span id="t1k_3731" class="t s8_3731">cross core snoop where no modified copies were found. </span>
<span id="t1l_3731" class="t s8_3731">07H </span>
<span id="t1m_3731" class="t s9_3731">1 </span>
<span id="t1n_3731" class="t s8_3731">Reserved/LLC Snoop HitM. Local or Remote home requests that hit the last level cache and were serviced by another </span>
<span id="t1o_3731" class="t s8_3731">core with a cross core snoop where modified copies were found. </span>
<span id="t1p_3731" class="t s8_3731">08H </span><span id="t1q_3731" class="t s8_3731">Reserved/L3 MISS. Local homed requests that missed the L3 cache and were serviced by forwarded data following a </span>
<span id="t1r_3731" class="t s8_3731">cross package snoop where no modified copies were found. (Remote home requests are not counted). </span>
<span id="t1s_3731" class="t s8_3731">09H </span><span id="t1t_3731" class="t s8_3731">Reserved </span>
<span id="t1u_3731" class="t s8_3731">0AH </span><span id="t1v_3731" class="t s8_3731">L3 MISS. Local home requests that missed the L3 cache and were serviced by local DRAM (go to shared state). </span>
<span id="t1w_3731" class="t s8_3731">0BH </span><span id="t1x_3731" class="t s8_3731">L3 MISS. Remote home requests that missed the L3 cache and were serviced by remote DRAM (go to shared state). </span>
<span id="t1y_3731" class="t s8_3731">0CH </span><span id="t1z_3731" class="t s8_3731">L3 MISS. Local home requests that missed the L3 cache and were serviced by local DRAM (go to exclusive state). </span>
<span id="t20_3731" class="t s8_3731">0DH </span><span id="t21_3731" class="t s8_3731">L3 MISS. Remote home requests that missed the L3 cache and were serviced by remote DRAM (go to exclusive state). </span>
<span id="t22_3731" class="t s8_3731">0EH </span><span id="t23_3731" class="t s8_3731">I/O, Request of input/output operation. </span>
<span id="t24_3731" class="t s8_3731">0FH </span><span id="t25_3731" class="t s8_3731">The request was to un-cacheable memory. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
