xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_VCOMP.vhd,
Chinese_music_sim_netlist.vhdl,vhdl,xil_defaultlib,//thayerfs/f00372q/Desktop/Final Project/528 afternoon/lab6/lab6.srcs/sources_1/ip/Chinese_music/Chinese_music_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
