#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul 16 17:02:05 2020
# Process ID: 10604
# Current directory: C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6212 C:\Users\antai\Desktop\2020 SUMMER\EE4301 LAB\LAb 4\LAb 4.xpr
# Log file: C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/vivado.log
# Journal file: C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 18:22:59 2020...
RNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Jul 16 17:07:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Jul 16 18:16:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab4_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1053.867 ; gain = 110.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab4_top' [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/lab4_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/clock_divider.v:23]
	Parameter timeconst bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'lsfr' [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/lsfr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lsfr' (2#1) [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/lsfr.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED' [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/LED.v:24]
INFO: [Synth 8-6157] synthesizing module 'Anode_control' [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/Anode_control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Anode_control' (3#1) [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/Anode_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'BCD_control' [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/BCD_control.v:22]
INFO: [Synth 8-6155] done synthesizing module 'BCD_control' (4#1) [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/BCD_control.v:22]
INFO: [Synth 8-6157] synthesizing module 'BCD_cathodes' [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/BCD_cathodes.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/BCD_cathodes.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BCD_cathodes' (5#1) [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/BCD_cathodes.v:4]
INFO: [Synth 8-6155] done synthesizing module 'LED' (6#1) [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/LED.v:24]
INFO: [Synth 8-6155] done synthesizing module 'lab4_top' (7#1) [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/sources_1/new/lab4_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1096.273 ; gain = 152.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1096.273 ; gain = 152.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1096.273 ; gain = 152.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/constrs_1/new/lab4_top.xdc]
Finished Parsing XDC File [C:/Users/antai/Desktop/2020 SUMMER/EE4301 LAB/LAb 4/LAb 4.srcs/constrs_1/new/lab4_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1434.211 ; gain = 490.809
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1434.211 ; gain = 490.809
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 19:03:59 2020...
