Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/agustin/Desktop/Arquitectura/TP3/code/tb_datapath_isim_beh.exe -prj /home/agustin/Desktop/Arquitectura/TP3/code/tb_datapath_beh.prj work.tb_datapath work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/agustin/Desktop/Arquitectura/TP3/code/signal_extension.v" into library work
Analyzing Verilog file "/home/agustin/Desktop/Arquitectura/TP3/code/mux_sel_b.v" into library work
Analyzing Verilog file "/home/agustin/Desktop/Arquitectura/TP3/code/mux_sel_a.v" into library work
Analyzing Verilog file "/home/agustin/Desktop/Arquitectura/TP3/code/alu.v" into library work
Analyzing Verilog file "/home/agustin/Desktop/Arquitectura/TP3/code/accumulator.v" into library work
Analyzing Verilog file "/home/agustin/Desktop/Arquitectura/TP3/code/datapath.v" into library work
Analyzing Verilog file "/home/agustin/Desktop/Arquitectura/TP3/code/tb_datapath.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94672 KB
Fuse CPU Usage: 1260 ms
Compiling module signal_extension
Compiling module mux_a
Compiling module mux_b
Compiling module accumulator
Compiling module alu
Compiling module datapath
Compiling module tb_datapath
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable /home/agustin/Desktop/Arquitectura/TP3/code/tb_datapath_isim_beh.exe
Fuse Memory Usage: 654900 KB
Fuse CPU Usage: 1290 ms
GCC CPU Usage: 650 ms
