#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul  9 16:10:28 2025
# Process ID         : 49528
# Current directory  : D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1
# Command line       : vivado.exe -log design_pipeline_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_pipeline_wrapper.tcl -notrace
# Log file           : D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1/design_pipeline_wrapper.vdi
# Journal file       : D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1\vivado.jou
# Running On         : GiridharKING
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16850 MB
# Swap memory        : 4160 MB
# Total Virtual      : 21010 MB
# Available Virtual  : 6276 MB
#-----------------------------------------------------------
source design_pipeline_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado+Vitis/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.cache/ip 
Command: link_design -top design_pipeline_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_blk_mem_gen_0_0/design_singletoneFFT_inst_1_blk_mem_gen_0_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_blk_mem_gen_1_0/design_singletoneFFT_inst_1_blk_mem_gen_1_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_c_addsub_0_1/design_singletoneFFT_inst_1_c_addsub_0_1.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_c_counter_binary_0_0/design_singletoneFFT_inst_1_c_counter_binary_0_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_latch_0_0/design_singletoneFFT_inst_1_latch_0_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/latch_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_mux_acc_0_0/design_singletoneFFT_inst_1_mux_acc_0_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/mux_acc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_signal_delay_0_0/design_singletoneFFT_inst_1_signal_delay_0_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/signal_delay_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_signal_delay_1_0/design_singletoneFFT_inst_1_signal_delay_1_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/signal_delay_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_xfft_0_0/design_singletoneFFT_inst_1_xfft_0_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/xfft_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_c_addsub_0_0/design_singletoneFFT_inst_1_c_addsub_0_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/mag_fft/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_mult_gen_0_0/design_singletoneFFT_inst_1_mult_gen_0_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/design_singletoneFFT_inst_1/ip/design_singletoneFFT_inst_1_mult_gen_1_0/design_singletoneFFT_inst_1_mult_gen_1_0.dcp' for cell 'design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_axi_bram_ctrl_0_0/system_inst_0_axi_bram_ctrl_0_0.dcp' for cell 'design_pipeline_i/system_0/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_axi_gpio_0_0/system_inst_0_axi_gpio_0_0.dcp' for cell 'design_pipeline_i/system_0/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_util_ds_buf_1_0/system_inst_0_util_ds_buf_1_0.dcp' for cell 'design_pipeline_i/system_0/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_util_ds_buf_2_0/system_inst_0_util_ds_buf_2_0.dcp' for cell 'design_pipeline_i/system_0/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_Counter_control_0_0/system_inst_0_Counter_control_0_0.dcp' for cell 'design_pipeline_i/system_0/BRAM_Control/Counter_control_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_blk_mem_gen_0_0/system_inst_0_blk_mem_gen_0_0.dcp' for cell 'design_pipeline_i/system_0/BRAM_Control/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_c_counter_binary_0_0/system_inst_0_c_counter_binary_0_0.dcp' for cell 'design_pipeline_i/system_0/BRAM_Control/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_axis_red_pitaya_adc_0_0/system_inst_0_axis_red_pitaya_adc_0_0.dcp' for cell 'design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_sign_extension_0_0/system_inst_0_sign_extension_0_0.dcp' for cell 'design_pipeline_i/system_0/DataAcquisition/sign_extension_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.dcp' for cell 'design_pipeline_i/system_0/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M_0/system_inst_0_rst_ps7_0_125M_0.dcp' for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M1_0/system_inst_0_rst_ps7_0_125M1_0.dcp' for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_xbar_0/system_inst_0_xbar_0.dcp' for cell 'design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0.dcp' for cell 'design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_pc_0/system_inst_0_auto_pc_0.dcp' for cell 'design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_pc_1/system_inst_0_auto_pc_1.dcp' for cell 'design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0.dcp' for cell 'design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 715.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1083 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: design_pipeline_i/system_0/util_ds_buf_2/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: design_pipeline_i/system_0/util_ds_buf_1/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_pipeline_i/system_0/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_pipeline_i/system_0/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_pipeline_i/system_0/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_pipeline_i/system_0/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_pipeline_i/system_0/util_ds_buf_2/OBUF_DS_N[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_pipeline_i/system_0/util_ds_buf_2/OBUF_DS_N[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_pipeline_i/system_0/util_ds_buf_2/OBUF_DS_P[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_pipeline_i/system_0/util_ds_buf_2/OBUF_DS_P[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_pipeline_i/system_0/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_pipeline_i/system_0/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_util_ds_buf_1_0/system_inst_0_util_ds_buf_1_0_board.xdc] for cell 'design_pipeline_i/system_0/util_ds_buf_1/U0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_util_ds_buf_1_0/system_inst_0_util_ds_buf_1_0_board.xdc] for cell 'design_pipeline_i/system_0/util_ds_buf_1/U0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_util_ds_buf_2_0/system_inst_0_util_ds_buf_2_0_board.xdc] for cell 'design_pipeline_i/system_0/util_ds_buf_2/U0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_util_ds_buf_2_0/system_inst_0_util_ds_buf_2_0_board.xdc] for cell 'design_pipeline_i/system_0/util_ds_buf_2/U0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc] for cell 'design_pipeline_i/system_0/PS7/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:131]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:137]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:143]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc:145]
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_processing_system7_0_0/system_inst_0_processing_system7_0_0.xdc] for cell 'design_pipeline_i/system_0/PS7/processing_system7_0/inst'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M_0/system_inst_0_rst_ps7_0_125M_0_board.xdc] for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M_0/system_inst_0_rst_ps7_0_125M_0_board.xdc] for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M_0/system_inst_0_rst_ps7_0_125M_0.xdc] for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M_0/system_inst_0_rst_ps7_0_125M_0.xdc] for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M1_0/system_inst_0_rst_ps7_0_125M1_0_board.xdc] for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M1_0/system_inst_0_rst_ps7_0_125M1_0_board.xdc] for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M1_0/system_inst_0_rst_ps7_0_125M1_0.xdc] for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_rst_ps7_0_125M1_0/system_inst_0_rst_ps7_0_125M1_0.xdc] for cell 'design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_axi_gpio_0_0/system_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_pipeline_i/system_0/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_axi_gpio_0_0/system_inst_0_axi_gpio_0_0_board.xdc] for cell 'design_pipeline_i/system_0/axi_gpio_0/U0'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_axi_gpio_0_0/system_inst_0_axi_gpio_0_0.xdc] for cell 'design_pipeline_i/system_0/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_axi_gpio_0_0/system_inst_0_axi_gpio_0_0.xdc] for cell 'design_pipeline_i/system_0/axi_gpio_0/U0'
Parsing XDC File [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_p_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_enc_n_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_csn_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[0]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[1]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[2]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[3]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[4]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[5]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[6]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[7]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[8]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[9]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[10]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[11]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[12]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_dat_o[13]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_*_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_wrt_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_sel_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_clk_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_rst_o'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[0]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[1]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[2]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_pwm_o[3]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[0]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[0]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[1]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[1]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[2]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[2]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[3]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[3]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[4]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[4]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[5]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[5]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[6]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[6]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_tri_io[7]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_tri_io[7]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[*]'. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:191]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:191]
Finished Parsing XDC File [D:/nagam/Documents/adc_characterization_fin/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc] for cell 'design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_us_0/system_inst_0_auto_us_0_clocks.xdc] for cell 'design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc] for cell 'design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [d:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.gen/sources_1/bd/design_pipeline/bd/system_inst_0/ip/system_inst_0_auto_ds_0/system_inst_0_auto_ds_0_clocks.xdc] for cell 'design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 31 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 885.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

44 Infos, 144 Warnings, 200 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 885.938 ; gain = 473.363
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 924.438 ; gain = 38.500

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21ffd2e18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.137 ; gain = 547.699

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 21ffd2e18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1874.527 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 21ffd2e18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1874.527 ; gain = 0.000
Phase 1 Initialization | Checksum: 21ffd2e18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1874.527 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 21ffd2e18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.422 . Memory (MB): peak = 1874.527 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 21ffd2e18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1874.527 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 21ffd2e18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1874.527 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 36 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17d7e2aff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1874.527 ; gain = 0.000
Retarget | Checksum: 17d7e2aff
INFO: [Opt 31-389] Phase Retarget created 555 cells and removed 663 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 11 load pin(s).
Phase 4 Constant propagation | Checksum: 17a4983a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1874.527 ; gain = 0.000
Constant propagation | Checksum: 17a4983a7
INFO: [Opt 31-389] Phase Constant propagation created 263 cells and removed 762 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1874.527 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1874.527 ; gain = 0.000
Phase 5 Sweep | Checksum: 1f5d6301d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.527 ; gain = 0.000
Sweep | Checksum: 1f5d6301d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 639 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1f5d6301d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.527 ; gain = 0.000
BUFG optimization | Checksum: 1f5d6301d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23451ac2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.527 ; gain = 0.000
Shift Register Optimization | Checksum: 23451ac2a
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 4 pins
Phase 8 Post Processing Netlist | Checksum: 236fcb38a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.527 ; gain = 0.000
Post Processing Netlist | Checksum: 236fcb38a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ac8199df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.527 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1874.527 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ac8199df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.527 ; gain = 0.000
Phase 9 Finalization | Checksum: 1ac8199df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.527 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             555  |             663  |                                             27  |
|  Constant propagation         |             263  |             762  |                                             27  |
|  Sweep                        |               0  |             639  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               6  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ac8199df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.527 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 6 Total Ports: 24
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 2a68f482d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1993.395 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2a68f482d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1993.395 ; gain = 118.867

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 22ee788dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1993.395 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 22ee788dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1993.395 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1993.395 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22ee788dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 144 Warnings, 200 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1993.395 ; gain = 1107.457
INFO: [Vivado 12-24828] Executing command : report_drc -file design_pipeline_wrapper_drc_opted.rpt -pb design_pipeline_wrapper_drc_opted.pb -rpx design_pipeline_wrapper_drc_opted.rpx
Command: report_drc -file design_pipeline_wrapper_drc_opted.rpt -pb design_pipeline_wrapper_drc_opted.pb -rpx design_pipeline_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1/design_pipeline_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.395 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1993.395 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1993.395 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1/design_pipeline_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 14 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2063fa3d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1993.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aa0deeb0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2651e3e1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2651e3e1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2651e3e1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2385d7afe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16c83a0ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a585373e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2159fa711

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2745379b4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 231 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 5, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 94 nets or LUTs. Breaked 8 LUTs, combined 86 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 54 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1993.395 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |             86  |                    94  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |             86  |                    94  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 20b26267a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2f006cb09

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2f006cb09

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28d9e6a8b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b8be4333

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20ef9de19

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 277a59d7f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24c8b117c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21ce43c34

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2381d69b9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24aad7291

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 23058e975

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23058e975

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25b5829f6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.645 | TNS=-243.085 |
Phase 1 Physical Synthesis Initialization | Checksum: 177d6e4c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.731 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Place 46-33] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 213594ad3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 25b5829f6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.645. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2954ba84d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.395 ; gain = 0.000

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2954ba84d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2954ba84d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2954ba84d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2954ba84d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1993.395 ; gain = 0.000

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22557ab01

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.395 ; gain = 0.000
Ending Placer Task | Checksum: 17abd6884

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 1993.395 ; gain = 0.000
120 Infos, 144 Warnings, 200 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_pipeline_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_pipeline_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_pipeline_wrapper_utilization_placed.rpt -pb design_pipeline_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.395 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1993.395 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1/design_pipeline_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 1.72s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1993.395 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.645 | TNS=-243.085 |
Phase 1 Physical Synthesis Initialization | Checksum: 137bfb9f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.645 | TNS=-243.085 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 137bfb9f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.645 | TNS=-243.085 |
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/P[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.638 | TNS=-243.057 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.627 | TNS=-242.837 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.609 | TNS=-242.477 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.567 | TNS=-233.169 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.538 | TNS=-233.053 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.488 | TNS=-230.999 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.469 | TNS=-230.923 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.466 | TNS=-230.299 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.446 | TNS=-229.485 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[52] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[52].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[52]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.392 | TNS=-229.269 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.388 | TNS=-228.597 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[53] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[53].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[53]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[53]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.351 | TNS=-228.449 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.313 | TNS=-227.689 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29] was not replicated.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__13/i__carry__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__13/i__carry__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__13/i__carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__13/i__carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__6_i_3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp23__0[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.310 | TNS=-226.269 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__9_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.288 | TNS=-226.181 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30] was not replicated.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.282 | TNS=-226.089 |
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30] was not replicated.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__6_i_3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__6_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__0/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.278 | TNS=-226.008 |
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp27[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i.  Re-placed instance design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
INFO: [Physopt 32-735] Processed net design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.278 | TNS=-225.925 |
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/P[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.270 | TNS=-225.277 |
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__9_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp25[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__6_i_3__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.264 | TNS=-225.253 |
INFO: [Physopt 32-663] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Re-placed instance design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.255 | TNS=-224.597 |
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__6_i_3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp23__0[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__6_i_3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__6_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[10].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.247 | TNS=-224.437 |
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp27[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.247 | TNS=-224.437 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 16f206055

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1993.395 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.247 | TNS=-224.437 |
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/P[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29] was not replicated.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__13/i__carry__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__13/i__carry__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__13/i__carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__13/i__carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__6_i_3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp23__0[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp27[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/P[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__6_i_3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp23__0[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/design_singletoneFFT_0/mag_fft/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp27[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.247 | TNS=-224.437 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1993.395 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 16f206055

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1993.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.247 | TNS=-224.437 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.398  |         18.647  |            0  |              0  |                    22  |           0  |           2  |  00:00:04  |
|  Total          |          0.398  |         18.647  |            0  |              0  |                    22  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1993.395 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1f3356ffa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
334 Infos, 144 Warnings, 200 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1993.395 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1993.395 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1993.395 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1993.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1/design_pipeline_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bc4e9824 ConstDB: 0 ShapeSum: a4a69ba8 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: ccdabd31 | NumContArr: 94318a90 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e65e3cfb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2004.480 ; gain = 11.086

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e65e3cfb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2004.480 ; gain = 11.086

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e65e3cfb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2004.480 ; gain = 11.086
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2177e77c8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2053.332 ; gain = 59.938
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.202 | TNS=-218.159| WHS=-0.829 | THS=-274.955|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12698
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12697
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 212236371

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2101.316 ; gain = 107.922

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 212236371

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2101.316 ; gain = 107.922

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1f6688c18

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2101.316 ; gain = 107.922
Phase 4 Initial Routing | Checksum: 1f6688c18

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2101.316 ; gain = 107.922

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1782
 Number of Nodes with overlaps = 402
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.517 | TNS=-252.040| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2166b07c9

Time (s): cpu = 00:01:18 ; elapsed = 00:01:04 . Memory (MB): peak = 2134.176 ; gain = 140.781

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.607 | TNS=-249.813| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 30359e398

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 2134.176 ; gain = 140.781
Phase 5 Rip-up And Reroute | Checksum: 30359e398

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 2134.176 ; gain = 140.781

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29955c1d7

Time (s): cpu = 00:01:42 ; elapsed = 00:01:20 . Memory (MB): peak = 2134.176 ; gain = 140.781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.503 | TNS=-245.839| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1293b7e79

Time (s): cpu = 00:01:42 ; elapsed = 00:01:20 . Memory (MB): peak = 2134.176 ; gain = 140.781

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1293b7e79

Time (s): cpu = 00:01:42 ; elapsed = 00:01:20 . Memory (MB): peak = 2134.176 ; gain = 140.781
Phase 6 Delay and Skew Optimization | Checksum: 1293b7e79

Time (s): cpu = 00:01:42 ; elapsed = 00:01:20 . Memory (MB): peak = 2134.176 ; gain = 140.781

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.465 | TNS=-240.402| WHS=0.016  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 19f41b176

Time (s): cpu = 00:01:43 ; elapsed = 00:01:21 . Memory (MB): peak = 2134.176 ; gain = 140.781
Phase 7 Post Hold Fix | Checksum: 19f41b176

Time (s): cpu = 00:01:43 ; elapsed = 00:01:21 . Memory (MB): peak = 2134.176 ; gain = 140.781

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.0007 %
  Global Horizontal Routing Utilization  = 8.81939 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 19f41b176

Time (s): cpu = 00:01:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2134.176 ; gain = 140.781

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19f41b176

Time (s): cpu = 00:01:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2134.176 ; gain = 140.781

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 230b316fa

Time (s): cpu = 00:01:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2134.176 ; gain = 140.781

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 230b316fa

Time (s): cpu = 00:01:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2134.176 ; gain = 140.781

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.465 | TNS=-240.402| WHS=0.016  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 230b316fa

Time (s): cpu = 00:01:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2134.176 ; gain = 140.781
Total Elapsed time in route_design: 82.159 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 143e07d0f

Time (s): cpu = 00:01:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2134.176 ; gain = 140.781
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 143e07d0f

Time (s): cpu = 00:01:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2134.176 ; gain = 140.781

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
346 Infos, 145 Warnings, 200 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:23 . Memory (MB): peak = 2134.176 ; gain = 140.781
INFO: [Vivado 12-24828] Executing command : report_drc -file design_pipeline_wrapper_drc_routed.rpt -pb design_pipeline_wrapper_drc_routed.pb -rpx design_pipeline_wrapper_drc_routed.rpx
Command: report_drc -file design_pipeline_wrapper_drc_routed.rpt -pb design_pipeline_wrapper_drc_routed.pb -rpx design_pipeline_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1/design_pipeline_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2134.176 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_pipeline_wrapper_methodology_drc_routed.rpt -pb design_pipeline_wrapper_methodology_drc_routed.pb -rpx design_pipeline_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_pipeline_wrapper_methodology_drc_routed.rpt -pb design_pipeline_wrapper_methodology_drc_routed.pb -rpx design_pipeline_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1/design_pipeline_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.582 ; gain = 24.406
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_pipeline_wrapper_timing_summary_routed.rpt -pb design_pipeline_wrapper_timing_summary_routed.pb -rpx design_pipeline_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2158.582 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_pipeline_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_pipeline_wrapper_route_status.rpt -pb design_pipeline_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_pipeline_wrapper_power_routed.rpt -pb design_pipeline_wrapper_power_summary_routed.pb -rpx design_pipeline_wrapper_power_routed.rpx
Command: report_power -file design_pipeline_wrapper_power_routed.rpt -pb design_pipeline_wrapper_power_summary_routed.pb -rpx design_pipeline_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
363 Infos, 145 Warnings, 201 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2179.109 ; gain = 20.527
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_pipeline_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_pipeline_wrapper_bus_skew_routed.rpt -pb design_pipeline_wrapper_bus_skew_routed.pb -rpx design_pipeline_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2180.121 ; gain = 45.945
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2209.820 ; gain = 11.805
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2218.352 ; gain = 20.336
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.352 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.434 . Memory (MB): peak = 2218.352 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2218.352 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2218.352 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2218.352 ; gain = 20.336
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Digital-HWSW-RRI/DigitalReceiverPipeline/DigitalReceiverPipeline.runs/impl_1/design_pipeline_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2218.352 ; gain = 38.230
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 16:14:29 2025...
