Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed May 22 14:35:37 2024


Cell Usage:
GTP_DFF_CE                   80 uses
GTP_GRS                       1 use
GTP_INV                       1 use

I/O ports: 83
GTP_INBUF                  35 uses
GTP_OUTBUF                 48 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 80 of 64200 (0.12%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 83 of 296 (28.04%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 80
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                80
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file LMS_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                    | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LMS                                 | 0       | 80     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 83     | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + Data_reg_1                        | 0       | 16     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + Data_reg_2                        | 0       | 16     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + Data_reg_3                        | 0       | 16     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + LMSX_selfdefine_inst              | 0       | 32     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + class1[0].genblk1.LMS_tap_1     | 0       | 16     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Delay_reg                     | 0       | 16     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + class1[1].genblk1.LMS_tap_2     | 0       | 16     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Delay_reg                     | 0       | 16     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 LMS|Clk                  1000.000     {0 500}        Declared                80           0  {Clk}   
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               LMS|Clk                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 LMS|Clk                      1.000 MHz    1236.094 MHz       1000.000          0.809        999.191
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LMS|Clk                LMS|Clk                    999.191       0.000              0             48
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LMS|Clk                LMS|Clk                      0.740       0.000              0             48
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LMS|Clk                                           499.380       0.000              0             80
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : Data_reg_2/Delay_out[0]/CLK (GTP_DFF_CE)
Endpoint    : Data_reg_3/Delay_out[0]/D (GTP_DFF_CE)
Path Group  : LMS|Clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       Data_reg_2/Delay_out[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       Data_reg_2/Delay_out[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.208         Desired_in_reg[0]
                                                                           r       Data_reg_3/Delay_out[0]/D (GTP_DFF_CE)

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                          1000.000    1000.000 r                        
 Clk                                                     0.000    1000.000 r       Clk (port)       
                                   net (fanout=1)        0.000    1000.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204    1004.415         nt_Clk           
                                                                           r       Data_reg_3/Delay_out[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.191                          
====================================================================================================

====================================================================================================

Startpoint  : Data_reg_2/Delay_out[1]/CLK (GTP_DFF_CE)
Endpoint    : Data_reg_3/Delay_out[1]/D (GTP_DFF_CE)
Path Group  : LMS|Clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       Data_reg_2/Delay_out[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       Data_reg_2/Delay_out[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.208         Desired_in_reg[1]
                                                                           r       Data_reg_3/Delay_out[1]/D (GTP_DFF_CE)

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                          1000.000    1000.000 r                        
 Clk                                                     0.000    1000.000 r       Clk (port)       
                                   net (fanout=1)        0.000    1000.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204    1004.415         nt_Clk           
                                                                           r       Data_reg_3/Delay_out[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.191                          
====================================================================================================

====================================================================================================

Startpoint  : Data_reg_2/Delay_out[2]/CLK (GTP_DFF_CE)
Endpoint    : Data_reg_3/Delay_out[2]/D (GTP_DFF_CE)
Path Group  : LMS|Clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       Data_reg_2/Delay_out[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       Data_reg_2/Delay_out[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.208         Desired_in_reg[2]
                                                                           r       Data_reg_3/Delay_out[2]/D (GTP_DFF_CE)

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                          1000.000    1000.000 r                        
 Clk                                                     0.000    1000.000 r       Clk (port)       
                                   net (fanout=1)        0.000    1000.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204    1004.415         nt_Clk           
                                                                           r       Data_reg_3/Delay_out[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.191                          
====================================================================================================

====================================================================================================

Startpoint  : Data_reg_2/Delay_out[0]/CLK (GTP_DFF_CE)
Endpoint    : Data_reg_3/Delay_out[0]/D (GTP_DFF_CE)
Path Group  : LMS|Clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       Data_reg_2/Delay_out[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       Data_reg_2/Delay_out[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         Desired_in_reg[0]
                                                                           f       Data_reg_3/Delay_out[0]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       Data_reg_3/Delay_out[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : Data_reg_2/Delay_out[1]/CLK (GTP_DFF_CE)
Endpoint    : Data_reg_3/Delay_out[1]/D (GTP_DFF_CE)
Path Group  : LMS|Clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       Data_reg_2/Delay_out[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       Data_reg_2/Delay_out[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         Desired_in_reg[1]
                                                                           f       Data_reg_3/Delay_out[1]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       Data_reg_3/Delay_out[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : Data_reg_2/Delay_out[2]/CLK (GTP_DFF_CE)
Endpoint    : Data_reg_3/Delay_out[2]/D (GTP_DFF_CE)
Path Group  : LMS|Clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       Data_reg_2/Delay_out[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       Data_reg_2/Delay_out[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         Desired_in_reg[2]
                                                                           f       Data_reg_3/Delay_out[2]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       Data_reg_3/Delay_out[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Delay_reg/Delay_out[0]/CLK (GTP_DFF_CE)
Endpoint    : Delay_out_x[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Delay_reg/Delay_out[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Delay_reg/Delay_out[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        1.091       5.829         nt_Delay_out_x[0]
                                                                                   Delay_out_x_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       Delay_out_x_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         Delay_out_x[0]   
 Delay_out_x[0]                                                            f       Delay_out_x[0] (port)

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Delay_reg/Delay_out[1]/CLK (GTP_DFF_CE)
Endpoint    : Delay_out_x[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Delay_reg/Delay_out[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Delay_reg/Delay_out[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        1.091       5.829         nt_Delay_out_x[1]
                                                                                   Delay_out_x_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       Delay_out_x_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         Delay_out_x[1]   
 Delay_out_x[1]                                                            f       Delay_out_x[1] (port)

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Delay_reg/Delay_out[2]/CLK (GTP_DFF_CE)
Endpoint    : Delay_out_x[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LMS|Clk (rising edge)                             0.000       0.000 r                        
 Clk                                                     0.000       0.000 r       Clk (port)       
                                   net (fanout=1)        0.000       0.000         Clk              
                                                                                   Clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Clk_ibuf/O (GTP_INBUF)
                                   net (fanout=80)       3.204       4.415         nt_Clk           
                                                                           r       LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Delay_reg/Delay_out[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       LMSX_selfdefine_inst/class1[1].genblk1.LMS_tap_2/Delay_reg/Delay_out[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        1.091       5.829         nt_Delay_out_x[2]
                                                                                   Delay_out_x_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       Delay_out_x_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         Delay_out_x[2]   
 Delay_out_x[2]                                                            f       Delay_out_x[2] (port)

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : Data_in[0] (port)
Endpoint    : Data_reg_1/Delay_out[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Data_in[0]                                              0.000       0.000 r       Data_in[0] (port)
                                   net (fanout=1)        0.000       0.000         Data_in[0]       
                                                                                   Data_in_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Data_in_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_Data_in[0]    
                                                                           r       Data_reg_1/Delay_out[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : Data_in[1] (port)
Endpoint    : Data_reg_1/Delay_out[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Data_in[1]                                              0.000       0.000 r       Data_in[1] (port)
                                   net (fanout=1)        0.000       0.000         Data_in[1]       
                                                                                   Data_in_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Data_in_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_Data_in[1]    
                                                                           r       Data_reg_1/Delay_out[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : Data_in[2] (port)
Endpoint    : Data_reg_1/Delay_out[2]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Data_in[2]                                              0.000       0.000 r       Data_in[2] (port)
                                   net (fanout=1)        0.000       0.000         Data_in[2]       
                                                                                   Data_in_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       Data_in_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_Data_in[2]    
                                                                           r       Data_reg_1/Delay_out[2]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{LMS|Clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          Data_reg_1/Delay_out[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           Data_reg_1/Delay_out[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          Data_reg_1/Delay_out[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                   
+-------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS/compile/LMS_comp.adf               
| Output     | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS/synthesize/LMS_syn.adf             
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS/synthesize/LMS_syn.vm              
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS/synthesize/LMS_controlsets.txt     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS/synthesize/snr.db                  
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_LMS/synthesize/LMS.snr                 
+-------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 153 MB
Total CPU  time to synthesize completion : 0h:0m:1s
Process Total CPU  time to synthesize completion : 0h:0m:1s
Total real time to synthesize completion : 0h:0m:3s
