{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704722930276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704722930276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 11:08:50 2024 " "Processing started: Mon Jan 08 11:08:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704722930276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704722930276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONTROLE -c CONTROLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off CONTROLE -c CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704722930276 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704722930851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLE " "Found entity 1: CONTROLE" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704722931092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704722931092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROLE " "Elaborating entity \"CONTROLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704722931207 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CK " "Pin \"CK\" not connected" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 168 96 264 184 "CK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1704722931306 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Rst " "Pin \"Rst\" not connected" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 184 96 264 200 "Rst" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1704722931306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704722932497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704722933054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933054 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e\[15\] " "No output dependent on input pin \"e\[15\]\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|e[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e\[14\] " "No output dependent on input pin \"e\[14\]\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|e[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e\[13\] " "No output dependent on input pin \"e\[13\]\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|e[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e\[12\] " "No output dependent on input pin \"e\[12\]\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|e[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e\[11\] " "No output dependent on input pin \"e\[11\]\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|e[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e\[7\] " "No output dependent on input pin \"e\[7\]\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|e[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e\[1\] " "No output dependent on input pin \"e\[1\]\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|e[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e\[0\] " "No output dependent on input pin \"e\[0\]\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|e[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CK " "No output dependent on input pin \"CK\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 168 96 264 184 "CK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|CK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rst " "No output dependent on input pin \"Rst\"" {  } { { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 184 96 264 200 "Rst" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704722933648 "|CONTROLE|Rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1704722933648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704722933658 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704722933658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704722933658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704722933658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704722933671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 11:08:53 2024 " "Processing ended: Mon Jan 08 11:08:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704722933671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704722933671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704722933671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704722933671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704722934712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704722934712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 11:08:54 2024 " "Processing started: Mon Jan 08 11:08:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704722934712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704722934712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CONTROLE -c CONTROLE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CONTROLE -c CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704722934712 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704722934833 ""}
{ "Info" "0" "" "Project  = CONTROLE" {  } {  } 0 0 "Project  = CONTROLE" 0 0 "Fitter" 0 0 1704722934835 ""}
{ "Info" "0" "" "Revision = CONTROLE" {  } {  } 0 0 "Revision = CONTROLE" 0 0 "Fitter" 0 0 1704722934835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1704722934995 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CONTROLE EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design CONTROLE" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1704722935156 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1704722935225 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1704722935225 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704722936178 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704722936415 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704722936848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704722936848 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704722936848 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704722936930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704722936930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704722936930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704722936930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704722936930 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704722936930 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704722936932 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cg_REM " "Pin Cg_REM not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { Cg_REM } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 224 96 272 240 "Cg_REM" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cg_REM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[15\] " "Pin e\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[15] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[14\] " "Pin e\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[14] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[13\] " "Pin e\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[13] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[12\] " "Pin e\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[12] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[11\] " "Pin e\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[11] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[7\] " "Pin e\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[7] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[1\] " "Pin e\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[1] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[0\] " "Pin e\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[0] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cg_RDM " "Pin Cg_RDM not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { Cg_RDM } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 240 96 272 256 "Cg_RDM" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cg_RDM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cg_RI " "Pin Cg_RI not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { Cg_RI } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 256 96 272 272 "Cg_RI" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cg_RI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cg_AC " "Pin Cg_AC not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { Cg_AC } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 272 96 272 288 "Cg_AC" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cg_AC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cg_PC " "Pin Cg_PC not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { Cg_PC } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 288 96 272 304 "Cg_PC" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cg_PC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Inc_PC " "Pin Inc_PC not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { Inc_PC } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 304 96 272 320 "Inc_PC" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Inc_PC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mux_REM " "Pin Mux_REM not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { Mux_REM } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 320 96 272 336 "Mux_REM" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux_REM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CK " "Pin CK not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { CK } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 168 96 264 184 "CK" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rst " "Pin Rst not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { Rst } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 184 96 264 200 "Rst" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[5\] " "Pin e\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[5] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[4\] " "Pin e\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[4] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[3\] " "Pin e\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[3] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[2\] " "Pin e\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[2] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[4\] " "Pin T\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { T[4] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 152 96 264 168 "T" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[2\] " "Pin T\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { T[2] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 152 96 264 168 "T" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[8\] " "Pin e\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[8] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[9\] " "Pin e\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[9] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[10\] " "Pin e\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[10] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { Z } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 120 96 264 136 "Z" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { N } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 104 96 264 120 "N" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[7\] " "Pin T\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { T[7] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 152 96 264 168 "T" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[0\] " "Pin T\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { T[0] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 152 96 264 168 "T" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[3\] " "Pin T\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { T[3] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 152 96 264 168 "T" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[5\] " "Pin T\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { T[5] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 152 96 264 168 "T" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[1\] " "Pin T\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { T[1] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 152 96 264 168 "T" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T\[6\] " "Pin T\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { T[6] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 152 96 264 168 "T" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e\[6\] " "Pin e\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin64/pin_planner.ppl" { e[6] } } } { "CONTROLE.bdf" "" { Schematic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/CONTROLE.bdf" { { 136 96 264 152 "e" "" } } } } { "d:/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704722937370 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1704722937370 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CONTROLE.sdc " "Synopsys Design Constraints File file not found: 'CONTROLE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704722938077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704722938098 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1704722938098 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1704722938098 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704722938099 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1704722938099 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704722938099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704722938112 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704722938113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704722938113 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704722938113 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704722938113 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704722938119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704722938119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1704722938119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704722938119 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 28 7 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 28 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1704722938137 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1704722938137 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1704722938137 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704722938138 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1704722938138 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1704722938138 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704722938157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704722939190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704722939249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704722939300 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704722939400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704722939400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704722940114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X33_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9" {  } { { "loc" "" { Generic "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9"} 22 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1704722940475 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704722940475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704722940505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1704722940506 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1704722940506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704722940506 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1704722940542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704722940614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704722940784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704722940841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704722940997 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704722941249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/output_files/CONTROLE.fit.smsg " "Generated suppressed messages file C:/Users/marce/OneDrive/햞ea de Trabalho/Git/inf01058-projetos/Circuitos/LAB07/output_files/CONTROLE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704722941585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704722941860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 11:09:01 2024 " "Processing ended: Mon Jan 08 11:09:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704722941860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704722941860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704722941860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704722941860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704722943497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704722943497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 11:09:03 2024 " "Processing started: Mon Jan 08 11:09:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704722943497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704722943497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CONTROLE -c CONTROLE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CONTROLE -c CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704722943497 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704722944192 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704722944207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704722944600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 11:09:04 2024 " "Processing ended: Mon Jan 08 11:09:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704722944600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704722944600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704722944600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704722944600 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704722945183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704722945667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704722945668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 11:09:05 2024 " "Processing started: Mon Jan 08 11:09:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704722945668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704722945668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CONTROLE -c CONTROLE " "Command: quartus_sta CONTROLE -c CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704722945668 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1704722945743 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704722945813 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1704722945841 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1704722945841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CONTROLE.sdc " "Synopsys Design Constraints File file not found: 'CONTROLE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1704722946036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1704722946037 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1704722946037 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1704722946037 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1704722946037 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1704722946037 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1704722946038 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1704722946041 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1704722946043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946097 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1704722946142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1704722946179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1704722946683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1704722946702 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1704722946702 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1704722946702 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1704722946702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946784 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1704722946792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1704722946912 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1704722946913 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1704722946913 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1704722946913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704722946926 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1704722947242 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1704722947243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704722947275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 11:09:07 2024 " "Processing ended: Mon Jan 08 11:09:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704722947275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704722947275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704722947275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704722947275 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704722947833 ""}
