<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html" target="file-frame">third_party/tools/yosys/tests/simple/always03.v</a>
defines: 
time_elapsed: 0.652s
ram usage: 34228 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpeeowb1f7/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html" target="file-frame">third_party/tools/yosys/tests/simple/always03.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>: No timescale set for &#34;uut_always03&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>: Compile module &#34;work@uut_always03&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>: Top level module &#34;work@uut_always03&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpeeowb1f7/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_uut_always03
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpeeowb1f7/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpeeowb1f7/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@uut_always03)
 |vpiName:work@uut_always03
 |uhdmallPackages:
 \_package: builtin, parent:work@uut_always03
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@uut_always03, file:<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html" target="file-frame">third_party/tools/yosys/tests/simple/always03.v</a>, line:1, parent:work@uut_always03
   |vpiDefName:work@uut_always03
   |vpiFullName:work@uut_always03
   |vpiProcess:
   \_always: , line:7
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:7
       |vpiCondition:
       \_operation: , line:7
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock), line:7
           |vpiName:clock
           |vpiFullName:work@uut_always03.clock
       |vpiStmt:
       \_begin: , line:7
         |vpiFullName:work@uut_always03
         |vpiStmt:
         \_assignment: , line:8
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (out1), line:8
             |vpiName:out1
             |vpiFullName:work@uut_always03.out1
           |vpiRhs:
           \_ref_obj: (in1), line:8
             |vpiName:in1
             |vpiFullName:work@uut_always03.in1
         |vpiStmt:
         \_if_stmt: , line:9
           |vpiCondition:
           \_ref_obj: (in2), line:9
             |vpiName:in2
             |vpiFullName:work@uut_always03.in2
           |vpiStmt:
           \_assignment: , line:10
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (out1), line:10
               |vpiName:out1
               |vpiFullName:work@uut_always03.out1
             |vpiRhs:
             \_operation: , line:10
               |vpiOpType:3
               |vpiOperand:
               \_ref_obj: (out1), line:10
                 |vpiName:out1
                 |vpiFullName:work@uut_always03.out1
         |vpiStmt:
         \_assignment: , line:11
           |vpiLhs:
           \_ref_obj: (out2), line:11
             |vpiName:out2
             |vpiFullName:work@uut_always03.out2
           |vpiRhs:
           \_ref_obj: (out1), line:11
             |vpiName:out1
             |vpiFullName:work@uut_always03.out1
         |vpiStmt:
         \_if_stmt: , line:12
           |vpiCondition:
           \_ref_obj: (in3), line:12
             |vpiName:in3
             |vpiFullName:work@uut_always03.in3
           |vpiStmt:
           \_assignment: , line:13
             |vpiLhs:
             \_ref_obj: (out2), line:13
               |vpiName:out2
               |vpiFullName:work@uut_always03.out2
             |vpiRhs:
             \_ref_obj: (out2), line:13
               |vpiName:out2
               |vpiFullName:work@uut_always03.out2
         |vpiStmt:
         \_if_stmt: , line:14
           |vpiCondition:
           \_ref_obj: (in4), line:14
             |vpiName:in4
             |vpiFullName:work@uut_always03.in4
           |vpiStmt:
           \_if_else: , line:15
             |vpiCondition:
             \_ref_obj: (in5), line:15
               |vpiName:in5
               |vpiFullName:work@uut_always03.in5
             |vpiStmt:
             \_assignment: , line:16
               |vpiLhs:
               \_ref_obj: (out3), line:16
                 |vpiName:out3
                 |vpiFullName:work@uut_always03.out3
               |vpiRhs:
               \_ref_obj: (in6), line:16
                 |vpiName:in6
                 |vpiFullName:work@uut_always03.in6
             |vpiElseStmt:
             \_assignment: , line:18
               |vpiLhs:
               \_ref_obj: (out3), line:18
                 |vpiName:out3
                 |vpiFullName:work@uut_always03.out3
               |vpiRhs:
               \_ref_obj: (in7), line:18
                 |vpiName:in7
                 |vpiFullName:work@uut_always03.in7
         |vpiStmt:
         \_assignment: , line:19
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (out1), line:19
             |vpiName:out1
             |vpiFullName:work@uut_always03.out1
           |vpiRhs:
           \_operation: , line:19
             |vpiOpType:30
             |vpiOperand:
             \_ref_obj: (out1), line:19
               |vpiName:out1
               |vpiFullName:work@uut_always03.out1
             |vpiOperand:
             \_ref_obj: (out2), line:19
               |vpiName:out2
               |vpiFullName:work@uut_always03.out2
   |vpiPort:
   \_port: (clock), line:1
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:1
         |vpiName:clock
         |vpiFullName:work@uut_always03.clock
   |vpiPort:
   \_port: (in1), line:1
     |vpiName:in1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in1), line:1
         |vpiName:in1
         |vpiFullName:work@uut_always03.in1
   |vpiPort:
   \_port: (in2), line:1
     |vpiName:in2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in2), line:1
         |vpiName:in2
         |vpiFullName:work@uut_always03.in2
   |vpiPort:
   \_port: (in3), line:1
     |vpiName:in3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in3), line:1
         |vpiName:in3
         |vpiFullName:work@uut_always03.in3
   |vpiPort:
   \_port: (in4), line:1
     |vpiName:in4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in4), line:1
         |vpiName:in4
         |vpiFullName:work@uut_always03.in4
   |vpiPort:
   \_port: (in5), line:1
     |vpiName:in5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in5), line:1
         |vpiName:in5
         |vpiFullName:work@uut_always03.in5
   |vpiPort:
   \_port: (in6), line:1
     |vpiName:in6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in6), line:1
         |vpiName:in6
         |vpiFullName:work@uut_always03.in6
   |vpiPort:
   \_port: (in7), line:1
     |vpiName:in7
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in7), line:1
         |vpiName:in7
         |vpiFullName:work@uut_always03.in7
   |vpiPort:
   \_port: (out1), line:1
     |vpiName:out1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out1), line:5
         |vpiName:out1
         |vpiFullName:work@uut_always03.out1
         |vpiNetType:48
   |vpiPort:
   \_port: (out2), line:1
     |vpiName:out2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out2), line:5
         |vpiName:out2
         |vpiFullName:work@uut_always03.out2
         |vpiNetType:48
   |vpiPort:
   \_port: (out3), line:1
     |vpiName:out3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out3), line:5
         |vpiName:out3
         |vpiFullName:work@uut_always03.out3
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (out1), line:5
   |vpiNet:
   \_logic_net: (out2), line:5
   |vpiNet:
   \_logic_net: (out3), line:5
   |vpiNet:
   \_logic_net: (clock), line:1
   |vpiNet:
   \_logic_net: (in1), line:1
   |vpiNet:
   \_logic_net: (in2), line:1
   |vpiNet:
   \_logic_net: (in3), line:1
   |vpiNet:
   \_logic_net: (in4), line:1
   |vpiNet:
   \_logic_net: (in5), line:1
   |vpiNet:
   \_logic_net: (in6), line:1
   |vpiNet:
   \_logic_net: (in7), line:1
 |uhdmtopModules:
 \_module: work@uut_always03 (work@uut_always03), file:<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html" target="file-frame">third_party/tools/yosys/tests/simple/always03.v</a>, line:1
   |vpiDefName:work@uut_always03
   |vpiName:work@uut_always03
   |vpiPort:
   \_port: (clock), line:1, parent:work@uut_always03
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:1, parent:work@uut_always03
         |vpiName:clock
         |vpiFullName:work@uut_always03.clock
   |vpiPort:
   \_port: (in1), line:1, parent:work@uut_always03
     |vpiName:in1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in1), line:1, parent:work@uut_always03
         |vpiName:in1
         |vpiFullName:work@uut_always03.in1
   |vpiPort:
   \_port: (in2), line:1, parent:work@uut_always03
     |vpiName:in2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in2), line:1, parent:work@uut_always03
         |vpiName:in2
         |vpiFullName:work@uut_always03.in2
   |vpiPort:
   \_port: (in3), line:1, parent:work@uut_always03
     |vpiName:in3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in3), line:1, parent:work@uut_always03
         |vpiName:in3
         |vpiFullName:work@uut_always03.in3
   |vpiPort:
   \_port: (in4), line:1, parent:work@uut_always03
     |vpiName:in4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in4), line:1, parent:work@uut_always03
         |vpiName:in4
         |vpiFullName:work@uut_always03.in4
   |vpiPort:
   \_port: (in5), line:1, parent:work@uut_always03
     |vpiName:in5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in5), line:1, parent:work@uut_always03
         |vpiName:in5
         |vpiFullName:work@uut_always03.in5
   |vpiPort:
   \_port: (in6), line:1, parent:work@uut_always03
     |vpiName:in6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in6), line:1, parent:work@uut_always03
         |vpiName:in6
         |vpiFullName:work@uut_always03.in6
   |vpiPort:
   \_port: (in7), line:1, parent:work@uut_always03
     |vpiName:in7
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in7), line:1, parent:work@uut_always03
         |vpiName:in7
         |vpiFullName:work@uut_always03.in7
   |vpiPort:
   \_port: (out1), line:1, parent:work@uut_always03
     |vpiName:out1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out1), line:5, parent:work@uut_always03
         |vpiName:out1
         |vpiFullName:work@uut_always03.out1
         |vpiNetType:48
   |vpiPort:
   \_port: (out2), line:1, parent:work@uut_always03
     |vpiName:out2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out2), line:5, parent:work@uut_always03
         |vpiName:out2
         |vpiFullName:work@uut_always03.out2
         |vpiNetType:48
   |vpiPort:
   \_port: (out3), line:1, parent:work@uut_always03
     |vpiName:out3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out3), line:5, parent:work@uut_always03
         |vpiName:out3
         |vpiFullName:work@uut_always03.out3
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (out1), line:5, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (out2), line:5, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (out3), line:5, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (clock), line:1, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (in1), line:1, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (in2), line:1, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (in3), line:1, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (in4), line:1, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (in5), line:1, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (in6), line:1, parent:work@uut_always03
   |vpiNet:
   \_logic_net: (in7), line:1, parent:work@uut_always03
Object: \work_uut_always03 of type 3000
Object: \work_uut_always03 of type 32
Object: \clock of type 44
Object: \in1 of type 44
Object: \in2 of type 44
Object: \in3 of type 44
Object: \in4 of type 44
Object: \in5 of type 44
Object: \in6 of type 44
Object: \in7 of type 44
Object: \out1 of type 44
Object: \out2 of type 44
Object: \out3 of type 44
Object: \out1 of type 36
Object: \out2 of type 36
Object: \out3 of type 36
Object: \clock of type 36
Object: \in1 of type 36
Object: \in2 of type 36
Object: \in3 of type 36
Object: \in4 of type 36
Object: \in5 of type 36
Object: \in6 of type 36
Object: \in7 of type 36
Object: \work_uut_always03 of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clock of type 608
Object:  of type 4
Object:  of type 3
Object: \out1 of type 608
Object: \in1 of type 608
Object:  of type 22
Object: \in2 of type 608
Object:  of type 3
Object: \out1 of type 608
Object:  of type 39
Object: \out1 of type 608
Object:  of type 3
Object: \out2 of type 608
Object: \out1 of type 608
Object:  of type 22
Object: \in3 of type 608
Object:  of type 3
Object: \out2 of type 608
Object: \out2 of type 608
Object:  of type 22
Object: \in4 of type 608
Object:  of type 23
Object: \in5 of type 608
Object:  of type 3
Object: \out3 of type 608
Object: \in6 of type 608
Object:  of type 3
Object: \out3 of type 608
Object: \in7 of type 608
Object:  of type 3
Object: \out1 of type 608
Object:  of type 39
Object: \out1 of type 608
Object: \out2 of type 608
Object: \out1 of type 36
Object: \out2 of type 36
Object: \out3 of type 36
Object: \clock of type 36
Object: \in1 of type 36
Object: \in2 of type 36
Object: \in3 of type 36
Object: \in4 of type 36
Object: \in5 of type 36
Object: \in6 of type 36
Object: \in7 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_uut_always03&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a921b0] str=&#39;\work_uut_always03&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92470] str=&#39;\clock&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92880] str=&#39;\in1&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92a60] str=&#39;\in2&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92c20] str=&#39;\in3&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92dc0] str=&#39;\in4&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92f80] str=&#39;\in5&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a93140] str=&#39;\in6&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a93300] str=&#39;\in7&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a934c0] str=&#39;\out1&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a93710] str=&#39;\out2&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a938d0] str=&#39;\out3&#39; output reg port=11
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a93c50]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a93fa0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a94180] str=&#39;\clock&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a93de0]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a94380]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:8</a>.0-8.0&gt; [0x2a944c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:8</a>.0-8.0&gt; [0x2a94700] str=&#39;\out1&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:8</a>.0-8.0&gt; [0x2a94a50] str=&#39;\in1&#39;
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:9</a>.0-9.0&gt; [0x2a94bf0]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a94d10]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:9</a>.0-9.0&gt; [0x2a94e30] str=&#39;\in2&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a95030]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a95150] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a960d0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:10</a>.0-10.0&gt; [0x2a952b0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:10</a>.0-10.0&gt; [0x2a95560] str=&#39;\out1&#39;
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:10</a>.0-10.0&gt; [0x2a958e0]
                        AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a95f90]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:10</a>.0-10.0&gt; [0x2a95be0] str=&#39;\out1&#39;
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:11</a>.0-11.0&gt; [0x2a961f0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:11</a>.0-11.0&gt; [0x2a96310] str=&#39;\out2&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:11</a>.0-11.0&gt; [0x2a96eb0] str=&#39;\out1&#39;
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:12</a>.0-12.0&gt; [0x2a97030]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97150]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:12</a>.0-12.0&gt; [0x2a97270] str=&#39;\in3&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97450]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97570] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97b90]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:13</a>.0-13.0&gt; [0x2a97690]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:13</a>.0-13.0&gt; [0x2a977f0] str=&#39;\out2&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:13</a>.0-13.0&gt; [0x2a979f0] str=&#39;\out2&#39;
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:14</a>.0-14.0&gt; [0x2a97cb0]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97dd0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:14</a>.0-14.0&gt; [0x2a97ef0] str=&#39;\in4&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a980d0]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a981f0] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a998b0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:15</a>.0-15.0&gt; [0x2a98350]
                      AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a98470]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:15</a>.0-15.0&gt; [0x2a985d0] str=&#39;\in5&#39;
                        AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a987d0]
                          AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a988f0] bits=&#39;1&#39;(1) range=[0:0] int=1
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a98f50]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:16</a>.0-16.0&gt; [0x2a98a50]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:16</a>.0-16.0&gt; [0x2a98bb0] str=&#39;\out3&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:16</a>.0-16.0&gt; [0x2a98db0] str=&#39;\in6&#39;
                        AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a99070]
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a99190]
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a99790]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:18</a>.0-18.0&gt; [0x2a992b0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:18</a>.0-18.0&gt; [0x2a993f0] str=&#39;\out3&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:18</a>.0-18.0&gt; [0x2a995f0] str=&#39;\in7&#39;
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a99a20]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a99b40] str=&#39;\out1&#39;
              AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a99d20]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a99e80] str=&#39;\out1&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a9a080] str=&#39;\out2&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a921b0] str=&#39;\work_uut_always03&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92470] str=&#39;\clock&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92880] str=&#39;\in1&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92a60] str=&#39;\in2&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92c20] str=&#39;\in3&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92dc0] str=&#39;\in4&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a92f80] str=&#39;\in5&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a93140] str=&#39;\in6&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a93300] str=&#39;\in7&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a934c0] str=&#39;\out1&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a93710] str=&#39;\out2&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&gt; [0x2a938d0] str=&#39;\out3&#39; output reg basic_prep port=11 range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a93c50] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a93fa0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a94180 -&gt; 0x2a92470] str=&#39;\clock&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a93de0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&gt; [0x2a94380] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:8</a>.0-8.0&gt; [0x2a944c0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:8</a>.0-8.0&gt; [0x2a94700 -&gt; 0x2a934c0] str=&#39;\out1&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:8</a>.0-8.0&gt; [0x2a94a50 -&gt; 0x2a92880] str=&#39;\in1&#39; basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:9</a>.0-9.0&gt; [0x2a94bf0] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a94d10] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:9</a>.0-9.0&gt; [0x2a94e30 -&gt; 0x2a92a60] str=&#39;\in2&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a95030] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a95150] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a960d0] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:10</a>.0-10.0&gt; [0x2a952b0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:10</a>.0-10.0&gt; [0x2a95560 -&gt; 0x2a934c0] str=&#39;\out1&#39; basic_prep
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:10</a>.0-10.0&gt; [0x2a958e0] basic_prep
                        AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a95f90] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:10</a>.0-10.0&gt; [0x2a95be0 -&gt; 0x2a934c0] str=&#39;\out1&#39; basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:11</a>.0-11.0&gt; [0x2a961f0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:11</a>.0-11.0&gt; [0x2a96310 -&gt; 0x2a93710] str=&#39;\out2&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:11</a>.0-11.0&gt; [0x2a96eb0 -&gt; 0x2a934c0] str=&#39;\out1&#39; basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:12</a>.0-12.0&gt; [0x2a97030] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97150] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:12</a>.0-12.0&gt; [0x2a97270 -&gt; 0x2a92c20] str=&#39;\in3&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97450] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97570] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97b90] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:13</a>.0-13.0&gt; [0x2a97690] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:13</a>.0-13.0&gt; [0x2a977f0 -&gt; 0x2a93710] str=&#39;\out2&#39; basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:13</a>.0-13.0&gt; [0x2a979f0 -&gt; 0x2a93710] str=&#39;\out2&#39; basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:14</a>.0-14.0&gt; [0x2a97cb0] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a97dd0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:14</a>.0-14.0&gt; [0x2a97ef0 -&gt; 0x2a92dc0] str=&#39;\in4&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a980d0] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a981f0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a998b0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:15</a>.0-15.0&gt; [0x2a98350] basic_prep
                      AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a98470] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:15</a>.0-15.0&gt; [0x2a985d0 -&gt; 0x2a92f80] str=&#39;\in5&#39; basic_prep
                        AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a987d0] basic_prep
                          AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a988f0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a98f50] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:16</a>.0-16.0&gt; [0x2a98a50] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:16</a>.0-16.0&gt; [0x2a98bb0 -&gt; 0x2a938d0] str=&#39;\out3&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:16</a>.0-16.0&gt; [0x2a98db0 -&gt; 0x2a93140] str=&#39;\in6&#39; basic_prep
                        AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a99070] basic_prep
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a99190] basic_prep
                          AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a99790] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:18</a>.0-18.0&gt; [0x2a992b0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:18</a>.0-18.0&gt; [0x2a993f0 -&gt; 0x2a938d0] str=&#39;\out3&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:18</a>.0-18.0&gt; [0x2a995f0 -&gt; 0x2a93300] str=&#39;\in7&#39; basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a99a20] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a99b40 -&gt; 0x2a934c0] str=&#39;\out1&#39; basic_prep
              AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a99d20] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a99e80 -&gt; 0x2a934c0] str=&#39;\out1&#39; basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&gt; [0x2a9a080 -&gt; 0x2a93710] str=&#39;\out2&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_uut_always03

2.2. Analyzing design hierarchy..
Top module:  \work_uut_always03
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>$1 in module work_uut_always03.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_uut_always03.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>$1&#39;.
     1/4: $2\out3[0:0]
     2/4: $1\out3[0:0]
     3/4: $1\out2[0:0]
     4/4: $1\out1[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_uut_always03.\out1&#39; using process `\work_uut_always03.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>$1&#39;.
  created $dff cell `$procdff$18&#39; with positive edge clock.
Creating register for signal `\work_uut_always03.\out2&#39; using process `\work_uut_always03.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>$1&#39;.
  created $dff cell `$procdff$19&#39; with positive edge clock.
Creating register for signal `\work_uut_always03.\out3&#39; using process `\work_uut_always03.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>$1&#39;.
  created $dff cell `$procdff$20&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\work_uut_always03.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>$1&#39;.
Removing empty process `work_uut_always03.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>$1&#39;.
Cleaned up 4 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_uut_always03..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_uut_always03 ===

   Number of wires:                 28
   Number of wire bits:             28
   Number of public wires:          11
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dff                            3
     $logic_not                      1
     $mux                            4
     $xor                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_uut_always03..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_uut_always03&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clock&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;in1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;in2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;in3&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;in4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;in5&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;in6&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;in7&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;out1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;out2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;out3&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 12 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$procdff$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 14 ],
            &#34;Q&#34;: [ 10 ]
          }
        },
        &#34;$procdff$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 15 ],
            &#34;Q&#34;: [ 11 ]
          }
        },
        &#34;$procdff$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 16 ],
            &#34;Q&#34;: [ 12 ]
          }
        },
        &#34;$procmux$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ 17 ],
            &#34;S&#34;: [ 6 ],
            &#34;Y&#34;: [ 16 ]
          }
        },
        &#34;$procmux$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;B&#34;: [ 13 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$procmux$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 9 ],
            &#34;B&#34;: [ 8 ],
            &#34;S&#34;: [ 7 ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$procmux$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34; ],
            &#34;B&#34;: [ 18 ],
            &#34;S&#34;: [ 6 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 15 ],
            &#34;B&#34;: [ 15 ],
            &#34;Y&#34;: [ 14 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\out1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          }
        },
        &#34;$0\\out2[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          }
        },
        &#34;$0\\out3[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          }
        },
        &#34;$1\\out1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          }
        },
        &#34;$1\\out2[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          }
        },
        &#34;$1\\out3[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          }
        },
        &#34;$2\\out3[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$procmux$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$12_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$17_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$9_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$xor$<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&#34;
          }
        },
        &#34;clock&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;in1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;in2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;in3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;in4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;in5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;in6&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;in7&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;out1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;out2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        },
        &#34;out3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_uut_always03&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_uut_always03(clock, in1, in2, in3, in4, in5, in6, in7, out1, out2, out3);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:7</a>.0-7.0&#34; *)
  wire _06_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&#34; *)
  wire _16_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  input clock;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  input in1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  input in2;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  input in3;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  input in4;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  input in5;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  input in6;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  input in7;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  output out1;
  reg out1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  output out2;
  reg out2;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:1</a>.0-1.0&#34; *)
  output out3;
  reg out3;
  assign _07_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) in1;
  always @(posedge clock)
      out1 &lt;= _16_;
  always @(posedge clock)
      out2 &lt;= _10_;
  always @(posedge clock)
      out3 &lt;= _08_;
  assign _08_ = _09_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _06_ : out3;
  assign _10_ = _11_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _07_ : in1;
  assign _12_ = _13_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) in6 : in7;
  assign _14_ = _15_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _12_ : 1&#39;hx;
  assign _16_ = _03_ ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/always03.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/always03.v:19</a>.0-19.0&#34; *) _04_;
  assign _00_ = _16_;
  assign _02_ = _05_;
  assign _01_ = _04_;
  assign _13_ = in5;
  assign _15_ = in4;
  assign _06_ = _14_;
  assign _09_ = in4;
  assign _05_ = _08_;
  assign _04_ = _03_;
  assign _11_ = in2;
  assign _03_ = _10_;
endmodule

End of script. Logfile hash: 3ee011ef3b, CPU: user 0.02s system 0.00s, MEM: 13.30 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 33% 2x write_verilog (0 sec), ...

</pre>
</body>