$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module gcd $end
$var wire 8 n0 _GEN_0 $end
$var wire 8 n1 _GEN_1 $end
$var wire 1 n2 _GEN_16 $end
$var wire 8 n3 _GEN_2 $end
$var wire 8 n4 _GEN_3 $end
$var wire 8 n5 _GEN_4 $end
$var wire 8 n6 _GEN_5 $end
$var wire 1 n7 _T_15 $end
$var wire 1 n8 _T_18 $end
$var wire 2 n9 _T_6 $end
$var wire 1 n10 _diff_T $end
$var wire 8 n11 _diff_T_2 $end
$var wire 8 n12 _diff_T_4 $end
$var wire 1 n13 _io_done_T $end
$var wire 1 n14 _io_done_T_1 $end
$var wire 1 n15 _io_done_T_3 $end
$var wire 3 n16 _lsb_T_1 $end
$scope module _witness_ $end
$var wire 1 n17 anyinit_procdff_122 $end
$var wire 1 n18 anyinit_procdff_124 $end
$var wire 1 n19 anyseq_auto_setundef_cc_533_execute_163 $end
$var wire 1 n20 anyseq_auto_setundef_cc_533_execute_165 $end
$upscope $end
$var wire 7 n21 _x_T $end
$var wire 8 n22 _x_lsb_T $end
$var wire 7 n23 _y_T $end
$var wire 7 n24 _y_T_1 $end
$var wire 8 n25 _y_lsb_T $end
$var wire 1 n26 clock $end
$var wire 8 n27 diff $end
$var wire 8 n28 io_a $end
$var wire 8 n29 io_b $end
$var wire 1 n30 io_done $end
$var wire 8 n31 io_o $end
$var wire 3 n32 lsb $end
$var wire 1 n33 reset $end
$scope module resetCounter $end
$var wire 1 n34 clk $end
$var wire 32 n35 count $end
$var wire 1 n36 flag $end
$var wire 1 n37 notChaos $end
$var wire 1 n38 reset $end
$var wire 32 n39 timeSinceReset $end
$upscope $end
$var wire 1 n40 resetCounter_clk $end
$var wire 1 n41 resetCounter_notChaos $end
$var wire 1 n42 resetCounter_reset $end
$var wire 32 n43 resetCounter_timeSinceReset $end
$var wire 1 n44 start $end
$var wire 8 n45 x $end
$var wire 1 n46 x_lsb $end
$var wire 8 n47 y $end
$var wire 1 n48 y_lsb $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n26
b1 n34
b1 n40
b00011001 n0
b00011001 n1
b0 n2
b00011001 n3
b00011001 n4
b00011001 n5
b00011001 n6
b0 n7
b0 n8
b11 n9
b0 n10
b11001101 n11
b00110011 n12
b0 n13
b0 n14
b0 n15
b100 n16
b0 n17
b0 n18
b0 n19
b0 n20
b0100110 n21
b00000001 n22
b0001100 n23
b0011001 n24
b00000001 n25
b00110011 n27
b11111110 n28
b00011001 n29
b0 n30
b00011001 n31
b011 n32
b1 n33
b00000000000000000000000000000000 n35
b0 n36
b0 n37
b1 n38
b00000000000000000000000000000000 n39
b0 n41
b1 n42
b00000000000000000000000000000000 n43
b0 n44
b01001100 n45
b1 n46
b00011001 n47
b1 n48
#5
b0 n26
b0 n34
b0 n40
#10
1!
b00000000000000000000000000000001 t
b1 n26
b1 n34
b1 n40
b00011001 n0
b00000000 n1
b0 n2
b00011001 n3
b00000000 n4
b00011001 n5
b00000000 n6
b1 n7
b1 n8
b11 n9
b0 n10
b00000000 n11
b00000000 n12
b1 n13
b0 n14
b0 n15
b001 n16
b0 n17
b0 n18
b1 n19
b0 n20
b0001100 n21
b00000001 n22
b0001100 n23
b0000000 n24
b00000001 n25
b00000000 n27
b00000110 n28
b00000100 n29
b1 n30
b00011001 n31
b000 n32
b0 n33
b00000000000000000000000000000000 n35
b1 n36
b1 n37
b0 n38
b00000000000000000000000000000000 n39
b1 n41
b0 n42
b00000000000000000000000000000000 n43
b1 n44
b00011001 n45
b1 n46
b00011001 n47
b1 n48
#15
b0 n26
b0 n34
b0 n40
#20
1!
b00000000000000000000000000000010 t
b1 n26
b1 n34
b1 n40
b00000100 n0
b00000001 n1
b0 n2
b00000100 n3
b00000110 n4
b00000100 n5
b00000110 n6
b0 n7
b1 n8
b00 n9
b0 n10
b11111110 n11
b00000010 n12
b0 n13
b0 n14
b0 n15
b001 n16
b0 n17
b1 n18
b0 n19
b0 n20
b0000011 n21
b00000000 n22
b0000010 n23
b0000001 n24
b00000000 n25
b00000010 n27
b00000000 n28
b00000000 n29
b0 n30
b00000100 n31
b000 n32
b0 n33
b00000000000000000000000000000001 n35
b1 n36
b1 n37
b0 n38
b00000000000000000000000000000001 n39
b1 n41
b0 n42
b00000000000000000000000000000001 n43
b0 n44
b00000110 n45
b0 n46
b00000100 n47
b0 n48
#25
b0 n26
b0 n34
b0 n40
#30
1!
b00000000000000000000000000000011 t
b1 n26
b1 n34
b1 n40
