// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        trunc_ln2,
        hw_S_3_i,
        hw_S_3_o,
        hw_S_3_o_ap_vld,
        hw_S_5_i,
        hw_S_5_o,
        hw_S_5_o_ap_vld,
        hw_S_0_i,
        hw_S_0_o,
        hw_S_0_o_ap_vld,
        hw_M_0_address0,
        hw_M_0_ce0,
        hw_M_0_q0,
        hw_C_0_address0,
        hw_C_0_ce0,
        hw_C_0_we0,
        hw_C_0_d0,
        hw_S_4_i,
        hw_S_4_o,
        hw_S_4_o_ap_vld,
        hw_S_6_i,
        hw_S_6_o,
        hw_S_6_o_ap_vld,
        hw_S_2_i,
        hw_S_2_o,
        hw_S_2_o_ap_vld,
        hw_M_1_address0,
        hw_M_1_ce0,
        hw_M_1_q0,
        hw_C_1_address0,
        hw_C_1_ce0,
        hw_C_1_we0,
        hw_C_1_d0,
        hw_S_1_i,
        hw_S_1_o,
        hw_S_1_o_ap_vld,
        Snew_1_hw_AES_fu_961_p_din1,
        Snew_1_hw_AES_fu_961_p_din2,
        Snew_1_hw_AES_fu_961_p_dout0,
        Snew_1_hw_AES_fu_961_p_ready,
        Snew_2_hw_AES_fu_966_p_din1,
        Snew_2_hw_AES_fu_966_p_din2,
        Snew_2_hw_AES_fu_966_p_dout0,
        Snew_2_hw_AES_fu_966_p_ready,
        Snew_3_hw_AES_fu_971_p_din1,
        Snew_3_hw_AES_fu_971_p_din2,
        Snew_3_hw_AES_fu_971_p_dout0,
        Snew_3_hw_AES_fu_971_p_ready,
        Snew_4_hw_AES_fu_976_p_din1,
        Snew_4_hw_AES_fu_976_p_din2,
        Snew_4_hw_AES_fu_976_p_dout0,
        Snew_4_hw_AES_fu_976_p_ready,
        Snew_5_hw_AES_fu_981_p_din1,
        Snew_5_hw_AES_fu_981_p_din2,
        Snew_5_hw_AES_fu_981_p_dout0,
        Snew_5_hw_AES_fu_981_p_ready,
        Snew_6_hw_AES_fu_986_p_din1,
        Snew_6_hw_AES_fu_986_p_din2,
        Snew_6_hw_AES_fu_986_p_dout0,
        Snew_6_hw_AES_fu_986_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [120:0] trunc_ln2;
input  [127:0] hw_S_3_i;
output  [127:0] hw_S_3_o;
output   hw_S_3_o_ap_vld;
input  [127:0] hw_S_5_i;
output  [127:0] hw_S_5_o;
output   hw_S_5_o_ap_vld;
input  [127:0] hw_S_0_i;
output  [127:0] hw_S_0_o;
output   hw_S_0_o_ap_vld;
output  [8:0] hw_M_0_address0;
output   hw_M_0_ce0;
input  [127:0] hw_M_0_q0;
output  [8:0] hw_C_0_address0;
output   hw_C_0_ce0;
output   hw_C_0_we0;
output  [127:0] hw_C_0_d0;
input  [127:0] hw_S_4_i;
output  [127:0] hw_S_4_o;
output   hw_S_4_o_ap_vld;
input  [127:0] hw_S_6_i;
output  [127:0] hw_S_6_o;
output   hw_S_6_o_ap_vld;
input  [127:0] hw_S_2_i;
output  [127:0] hw_S_2_o;
output   hw_S_2_o_ap_vld;
output  [8:0] hw_M_1_address0;
output   hw_M_1_ce0;
input  [127:0] hw_M_1_q0;
output  [8:0] hw_C_1_address0;
output   hw_C_1_ce0;
output   hw_C_1_we0;
output  [127:0] hw_C_1_d0;
input  [127:0] hw_S_1_i;
output  [127:0] hw_S_1_o;
output   hw_S_1_o_ap_vld;
output  [127:0] Snew_1_hw_AES_fu_961_p_din1;
output  [127:0] Snew_1_hw_AES_fu_961_p_din2;
input  [127:0] Snew_1_hw_AES_fu_961_p_dout0;
input   Snew_1_hw_AES_fu_961_p_ready;
output  [127:0] Snew_2_hw_AES_fu_966_p_din1;
output  [127:0] Snew_2_hw_AES_fu_966_p_din2;
input  [127:0] Snew_2_hw_AES_fu_966_p_dout0;
input   Snew_2_hw_AES_fu_966_p_ready;
output  [127:0] Snew_3_hw_AES_fu_971_p_din1;
output  [127:0] Snew_3_hw_AES_fu_971_p_din2;
input  [127:0] Snew_3_hw_AES_fu_971_p_dout0;
input   Snew_3_hw_AES_fu_971_p_ready;
output  [127:0] Snew_4_hw_AES_fu_976_p_din1;
output  [127:0] Snew_4_hw_AES_fu_976_p_din2;
input  [127:0] Snew_4_hw_AES_fu_976_p_dout0;
input   Snew_4_hw_AES_fu_976_p_ready;
output  [127:0] Snew_5_hw_AES_fu_981_p_din1;
output  [127:0] Snew_5_hw_AES_fu_981_p_din2;
input  [127:0] Snew_5_hw_AES_fu_981_p_dout0;
input   Snew_5_hw_AES_fu_981_p_ready;
output  [127:0] Snew_6_hw_AES_fu_986_p_din1;
output  [127:0] Snew_6_hw_AES_fu_986_p_din2;
input  [127:0] Snew_6_hw_AES_fu_986_p_dout0;
input   Snew_6_hw_AES_fu_986_p_ready;

reg ap_idle;
reg[127:0] hw_S_3_o;
reg hw_S_3_o_ap_vld;
reg[127:0] hw_S_5_o;
reg hw_S_5_o_ap_vld;
reg[127:0] hw_S_0_o;
reg hw_S_0_o_ap_vld;
reg hw_M_0_ce0;
reg hw_C_0_ce0;
reg hw_C_0_we0;
reg[127:0] hw_S_4_o;
reg hw_S_4_o_ap_vld;
reg[127:0] hw_S_6_o;
reg hw_S_6_o_ap_vld;
reg[127:0] hw_S_2_o;
reg hw_S_2_o_ap_vld;
reg hw_M_1_ce0;
reg hw_C_1_ce0;
reg hw_C_1_we0;
reg[127:0] hw_S_1_o;
reg hw_S_1_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln283_fu_637_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln288_fu_652_p1;
reg   [63:0] zext_ln288_reg_800;
wire    tmp_11_hw_AES_fu_132_ap_ready;
wire   [127:0] tmp_11_hw_AES_fu_132_state;
wire   [127:0] tmp_11_hw_AES_fu_132_ap_return;
wire    tmp_s_hw_AES_fu_136_ap_ready;
wire   [127:0] tmp_s_hw_AES_fu_136_state;
wire   [127:0] tmp_s_hw_AES_fu_136_ap_return;
wire    ap_block_pp0_stage0;
wire   [127:0] Snew_fu_737_p2;
reg   [63:0] i_7_fu_66;
wire   [63:0] add_ln283_fu_658_p2;
wire    ap_loop_init;
wire   [120:0] zext_ln283_fu_633_p1;
wire   [8:0] lshr_ln2_fu_642_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Rocca_S_hw_v2_hw_AES tmp_11_hw_AES_fu_132(
    .ap_ready(tmp_11_hw_AES_fu_132_ap_ready),
    .state(tmp_11_hw_AES_fu_132_state),
    .key(hw_S_2_i),
    .ap_return(tmp_11_hw_AES_fu_132_ap_return)
);

Rocca_S_hw_v2_hw_AES tmp_s_hw_AES_fu_136(
    .ap_ready(tmp_s_hw_AES_fu_136_ap_ready),
    .state(tmp_s_hw_AES_fu_136_state),
    .key(hw_S_0_i),
    .ap_return(tmp_s_hw_AES_fu_136_ap_return)
);

Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_7_fu_66 <= 64'd0;
        end else if (((icmp_ln283_fu_637_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_7_fu_66 <= add_ln283_fu_658_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln283_fu_637_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln288_reg_800[8 : 0] <= zext_ln288_fu_652_p1[8 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln283_fu_637_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_C_0_ce0 = 1'b1;
    end else begin
        hw_C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_C_0_we0 = 1'b1;
    end else begin
        hw_C_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_C_1_ce0 = 1'b1;
    end else begin
        hw_C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_C_1_we0 = 1'b1;
    end else begin
        hw_C_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_M_0_ce0 = 1'b1;
    end else begin
        hw_M_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_M_1_ce0 = 1'b1;
    end else begin
        hw_M_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_0_o = Snew_fu_737_p2;
    end else begin
        hw_S_0_o = hw_S_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_0_o_ap_vld = 1'b1;
    end else begin
        hw_S_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_1_o = Snew_1_hw_AES_fu_961_p_dout0;
    end else begin
        hw_S_1_o = hw_S_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_1_o_ap_vld = 1'b1;
    end else begin
        hw_S_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_2_o = Snew_2_hw_AES_fu_966_p_dout0;
    end else begin
        hw_S_2_o = hw_S_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_2_o_ap_vld = 1'b1;
    end else begin
        hw_S_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_3_o = Snew_3_hw_AES_fu_971_p_dout0;
    end else begin
        hw_S_3_o = hw_S_3_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_3_o_ap_vld = 1'b1;
    end else begin
        hw_S_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_4_o = Snew_4_hw_AES_fu_976_p_dout0;
    end else begin
        hw_S_4_o = hw_S_4_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_4_o_ap_vld = 1'b1;
    end else begin
        hw_S_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_5_o = Snew_5_hw_AES_fu_981_p_dout0;
    end else begin
        hw_S_5_o = hw_S_5_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_5_o_ap_vld = 1'b1;
    end else begin
        hw_S_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_6_o = Snew_6_hw_AES_fu_986_p_dout0;
    end else begin
        hw_S_6_o = hw_S_6_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        hw_S_6_o_ap_vld = 1'b1;
    end else begin
        hw_S_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Snew_1_hw_AES_fu_961_p_din1 = hw_S_0_i;

assign Snew_1_hw_AES_fu_961_p_din2 = hw_M_0_q0;

assign Snew_2_hw_AES_fu_966_p_din1 = hw_S_1_i;

assign Snew_2_hw_AES_fu_966_p_din2 = hw_S_0_i;

assign Snew_3_hw_AES_fu_971_p_din1 = hw_S_2_i;

assign Snew_3_hw_AES_fu_971_p_din2 = hw_S_6_i;

assign Snew_4_hw_AES_fu_976_p_din1 = hw_S_3_i;

assign Snew_4_hw_AES_fu_976_p_din2 = hw_M_1_q0;

assign Snew_5_hw_AES_fu_981_p_din1 = hw_S_4_i;

assign Snew_5_hw_AES_fu_981_p_din2 = hw_S_3_i;

assign Snew_6_hw_AES_fu_986_p_din1 = hw_S_5_i;

assign Snew_6_hw_AES_fu_986_p_din2 = hw_S_4_i;

assign Snew_fu_737_p2 = (hw_S_6_i ^ hw_S_1_i);

assign add_ln283_fu_658_p2 = (i_7_fu_66 + 64'd2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign hw_C_0_address0 = zext_ln288_reg_800;

assign hw_C_0_d0 = (tmp_s_hw_AES_fu_136_ap_return ^ hw_M_0_q0);

assign hw_C_1_address0 = zext_ln288_reg_800;

assign hw_C_1_d0 = (tmp_11_hw_AES_fu_132_ap_return ^ hw_M_1_q0);

assign hw_M_0_address0 = zext_ln288_fu_652_p1;

assign hw_M_1_address0 = zext_ln288_fu_652_p1;

assign icmp_ln283_fu_637_p2 = ((trunc_ln2 > zext_ln283_fu_633_p1) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_642_p4 = {{i_7_fu_66[9:1]}};

assign tmp_11_hw_AES_fu_132_state = (hw_S_6_i ^ hw_S_4_i);

assign tmp_s_hw_AES_fu_136_state = (hw_S_5_i ^ hw_S_3_i);

assign zext_ln283_fu_633_p1 = i_7_fu_66;

assign zext_ln288_fu_652_p1 = lshr_ln2_fu_642_p4;

always @ (posedge ap_clk) begin
    zext_ln288_reg_800[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_283_1
