#ifndef  __IOMUX_H
#define __IOMUX_H

#include "imx6ull.h"
typedef struct{
    _IO GPRO;
    _IO GPR1;
    _IO GPR2;
    _IO GPR3;
    _IO GPR4;
    _IO GPR5;
        uint8_t RESERVED_0[12];
    _IO GPR9;
    _IO GPR10;
        uint8_t RESERVED_1[12];
    _IO GPR14;
}IOMUXC_GPR_Type;

typedef struct{
    _IO MUX_CTL_PAD_BOOT_MODEO;
    _IO MUX_CTL_PAD_BOOT_MODE1;
    _IO MUX_CTL_PAD_SNVS_TAMPERO;
    _IO MUX_CTL_PAD_SNVS_TAMPER1;
    _IO MUX_CTL_PAD_SNVS_TAMPER2;
    _IO MUX_CTL_PAD_SNVS_TAMPER3;
    _IO MUX_CTL_PAD_SNVS_TAMPER4;
    _IO MUX_CTL_PAD_SNVS_TAMPER5;
    _IO MUX_CTL_PAD_SNVS_TAMPER6;
    _IO MUX_CTL_PAD_SNVS_TAMPER7;
    _IO MUX_CTL_PAD_SNVS_TAMPER8;
    _IO MUX_CTL_PAD_SNVS_TAMPER9;
    _IO PAD_CTL_PAD_TEST_MODE;
    _IO PAD_CTL_PAD_POR_B;
    _IO PAD_CTL_PAD_ONOFF;
    _IO PAD_CTL_PAD_SNVS_PMIC_ON_REQ;
    _IO PAD_CTL_PAD_CCM_PMIC_STBY_REQ;
    _IO PAD_CTL_PAD_BOOT_MODEO;
    _IO PAD_CTL_PAD_BOOT_MODE1;
    _IO PAD_CTL_PAD_SNVS_TAMPERO;
    _IO PAD_CTL_PAD_SNVS_TAMPER1;
    _IO PAD_CTL_PAD_SNVS_TAMPER2;
    _IO PAD_CTL_PAD_SNVS_TAMPER3;
    _IO PAD_CTL_PAD_SNVS_TAMPER4;
    _IO PAD_CTL_PAD_SNVS_TAMPER5;
    _IO PAD_CTL_PAD_SNVS_TAMPER6;
    _IO PAD_CTL_PAD_SNVS_TAMPER7;
    _IO PAD_CTL_PAD_SNVS_TAMPER8;
    _IO PAD_CTL_PAD_SNVS_TAMPER9;
}IOMUXC_SNVS_Type;

typedef struct 
{
    _IO JTAG_MOD;
    _IO UTAG_TMS;
    _IO UTAG_TDO;
    _IO UTAG_TDI;
    _IO UTAG_TCK;
    _IO UTAG_TRST_B;
    _IO GPIO1_IO00;
    _IO GPIO1_IO01;
    _IO GPIO1_IO02;
    _IO GPIO1_IO03;
    _IO GPIO1_IO04;
    _IO GPIO1_IO05;
    _IO GPIO1_IO06;
    _IO GPIO1_IO07;
    _IO GPIO1_IO08;
    _IO GPIO1_IO09;
    _IO UART1_TX_DATA;
    _IO UART1_RX_DATA;
    _IO UART1_CTS_B;
    _IO UART1_RTS_B;
    _IO UART2_RX_DATA;
    _IO UART2_CTS_B;
    _IO UART2_RTS_B;
    _IO UART3_TX_DATA;
    _IO UART3_RX_DATA;
    _IO UART3_CTS_B;
    _IO UART3_RTS_B;
    _IO UART4_TX_DATA;
    _IO UART4_RX_DATA;
    _IO UART5_TX_DATA;
    _IO UART5_RX_DATA;
    _IO ENET1_RX_DATA0;
    _IO ENET1_RX_DATA1;
    _IO ENET1_RX_EN;
    _IO ENET1_TX_DATA0;
    _IO ENET1_TX_DATA1;
    _IO ENET1_TX_EN;
    _IO ENET1_TX_CLK;
    _IO ENET1_RX_ER;
    _IO ENET2_RX_DATA0;
    _IO ENET2_RX_DATA1;
    _IO ENET2_RX_EN;
    _IO ENET2_TX_DATA0;
    _IO ENET2_TX_DATA1;
    _IO ENET2_TX_EN;
    _IO ENET2_TX_CLK;
    _IO ENET2_RX_ER;
    _IO LCD_CLK;
    _IO LCD_ENABLE;
    _IO LCD_HSYNC;
    _IO LCD_VSYN;
    _IO LCD_RESET;
    _IO LCD_DATAOO;
    _IO LCD_DATA01;
    _IO LCD_DATA02;
    _IO LCD_DATA03;
    _IO LCD_DATA04;
    _IO LCD_DATA05;
    _IO LCD_DATA06;
    _IO LCD_DATA07;
    _IO LCD_DATA08;
    _IO LCD_DATA09;
    _IO LCD_DATA10;
    _IO LCD_DATA11;
    _IO LCD_DATA12;
    _IO LCD_DATA13;
    _IO LCD_DATA14;
    _IO LCD_DATA15;
    _IO LCD_DATA16;
    _IO LCD_DATA17;
    _IO LCD_DATA18;
    _IO LCD_DATA19;
    _IO LCD_DATA20;
    _IO LCD_DATA21;
    _IO LCD_DATA22;
    _IO LCD_DATA23;
    _IO NAND_RE_B;
    _IO NAND_WE_B;
    _IO NAND_DATA00;
    _IO NAND_DATA01;
    _IO NAND_DATA02;
    _IO NAND_DATA03;
    _IO NAND_DATA04;
    _IO NAND_DATA05;
    _IO NAND_DATA06;
    _IO NAND_DATA07;
    _IO NAND_ALE;
    _IO NAND_WP_B;
    _IO NAND_READY_B;
    _IO NAND_CEO_B;
    _IO NAND_CE1_B;
    _IO NAND_CLE;
    _IO NAND_DQS;
    _IO SD1_CMD;
    _IO SD1_CLK;
    _IO SD1_DATA0;
    _IO SD1_DATA1;
    _IO SD1_DATA2;
    _IO SD1_DATA3;
    _IO CSI_MCLK;
    _IO CSI_PIXCLK;
    _IO CSI_VSYNC;
    _IO CSI_HSYNC;
    _IO CSI_DATA00;
    _IO CSI_DATA01;
    _IO CSI_DATA02;
    _IO CSI_DATA03;
    _IO CSI_DATA04;
    _IO CSI_DATA05;
    _IO CSI_DATA06;
    _IO CSI_DATA07;
}IOMUXC_SW_MUX_Type;

typedef struct 
{ 
    _IO DRAM_ADDR00;
    _IO DRAM_ADDR01;
    _IO DRAM_ADDR02;
    _IO DRAM_ADDR03;
    _IO DRAM_ADDR04;
    _IO DRAM_ADDR05;
    _IO DRAM_ADDR06;
    _IO DRAM_ADDR07;
    _IO DRAM_ADDR08;
    _IO DRAM_ADDR09;
    _IO DRAM_ADDR10;
    _IO DRAM_ADDR11;
    _IO DRAM_ADDR12;
    _IO DRAM_ADDR13;
    _IO DRAM_ADDR14;
    _IO DRAM_ADDR15;
    _IO DRAM_DQMO;
    _IO DRAM_DQM1;
    _IO DRAM_RAS_B;
    _IO DRAM_CAS_B;
    _IO DRAM_CSO_B;
    _IO DRAM_CS1_B;
    _IO DRAM_SDWE_B;
    _IO DRAM_ODTO;
    _IO DRAM_ODT1;
    _IO DRAM_SDBAO;
    _IO DRAM_SDBA1;
    _IO DRAM_SDBA2;
    _IO DRAM_SDCKEO;
    _IO DRAM_SDCKE1;
    _IO DRAM_SDCLKO_P;
    _IO DRAM_SDQSO_P;
    _IO DRAM_SDQS1_P;
    _IO DRAM_RESET;
    _IO UTAG_MOD;
    _IO UTAG_TMS;
    _IO UTAG_TDO;
    _IO UTAG_TDI;
    _IO UTAG_TCK;
    _IO UTAG_TRST_B;
    _IO GPIO1_IO00;
    _IO GPIO1_IO01;
    _IO GPIO1_IO02;
    _IO GPIO1_IO03;
    _IO GPIO1_IO04;
    _IO GPIO1_IO05;
    _IO GPIO1_IO06;
    _IO GPIO1_IO07;
    _IO GPIO1_IO08;
    _IO GPIO1_IO09;
    _IO UART1_TX_DATA;
    _IO UART1_RX_DATA;
    _IO UART1_CTS_B;
    _IO UART1_RTS_B;
    _IO UART2_TX_DATA;
    _IO UART2_RX_DATA;
    _IO UART2_CTS_B;
    _IO UART2_RTS_B;
    _IO UART3_TX_DATA;
    _IO UART3_RX_DATA;
    _IO UART3_CTS_B;
    _IO UART3_RTS_B;
    _IO UART4_TX_DATA;
    _IO UART4_RX_DATA;
    _IO UART5_TX_DATA;
    _IO UART5_RX_DATA;
    _IO ENET1_RX_DATAO;
    _IO ENET1_RX_DATA1;
    _IO ENET1_RX_EN;
    _IO ENET1_TX_DATAO;
    _IO ENET1_TX_DATA1;
    _IO ENET1_TX_EN;
    _IO ENET1_TX_CLK;
    _IO ENET1_RX_ER;
    _IO ENET2_RX_DATAO;
    _IO ENET2_RX_DATA1;
    _IO ENET2_RX_EN;
    _IO ENET2_TX_DATAO;
    _IO ENET2_TX_DATA1;
    _IO ENET2_TX_EN;
    _IO ENET2_TX_CLK;
    _IO ENET2_RX_ER;
    _IO LCD_CLK;
    _IO LCD_ENABLE;
    _IO LCD_HSYNC;
    _IO LCD_VSYNC;
    _IO LCD_RESET;
    _IO LCD_DATAO0;
    _IO LCD_DATA01;
    _IO LCD_DATA02;
    _IO LCD_DATAO3;
    _IO LCD_DATA04;
    _IO LCD_DATA05;
    _IO LCD_DATA06;
    _IO LCD_DATA07;
    _IO LCD_DATA08;
    _IO LCD_DATA09;
    _IO LCD_DATA10;
    _IO LCD_DATA11;
    _IO LCD_DATA12;
    _IO LCD_DATA13;
    _IO LCD_DATA14;
    _IO LCD_DATA15;
    _IO LCD_DATA16;
    _IO LCD_DATA17;
    _IO LCD_DATA18;
    _IO LCD_DATA19;
    _IO LCD_DATA20;
    _IO LCD_DATA21;
    _IO LCD_DATA22;
    _IO LCD_DATA23;
    _IO NAND_RE_B;
    _IO NAND_WE_B;
    _IO NAND_DATAO0;
    _IO NAND_DATA01;
    _IO NAND_DATA02;
    _IO NAND_DATA03;
    _IO NAND_DATA04;
    _IO NAND_DATA05;
    _IO NAND_DATA06;
    _IO NAND_DATA07;
    _IO NAND_ALE;
    _IO NAND_WP_B;
    _IO NAND_READY_B;
    _IO NAND_CEO_B;
    _IO NAND_CE1_B;
    _IO NAND_CLE;
    _IO NAND_DQS;
    _IO SD1_CMD;
    _IO SD1_CLK;
    _IO SD1_DATAO;
    _IO SD1_DATA1;
    _IO SD1_DATA2;
    _IO SD1_DATA3;
    _IO CSI_MCLK;
    _IO CSI_PIXCLK;
    _IO CSI_VSYNC;
    _IO CSI_HSYN;
    _IO CSI_DATA00;
    _IO CSI_DATA01;
    _IO CSI_DATA02;
    _IO CSI_DATA03;
    _IO CSI_DATA04;
    _IO CSI_DATA05;
    _IO CSI_DATA06;
    _IO CSI_DATA07;
}IOMUXC_SW_PAD_Type;

#define IOMUXC_SNVS         ((IOMUXC_SNVS_Type*)IOMUXC_SNVS_BASE)
#define IOMUXC_SW_MUX       ((IOMUXC_SW_MUX_Type*)IOMUXC_SW_MUX_BASE)
#define IOMUXC_SW_PAD       ((IOMUXC_SW_PAD_Type*)IOMUXC_SW_PAD_BASE)

#endif