$date
	Wed Oct 30 09:54:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SignExtendTest $end
$var wire 32 ! out [31:0] $end
$var reg 16 " in [15:0] $end
$scope module u_SignExtend $end
$var wire 16 # in [15:0] $end
$var reg 32 $ out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
b1 #
b1 "
b1 !
$end
#200000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 $
b1111111111111111 "
b1111111111111111 #
#400000
