

================================================================
== Vivado HLS Report for 'Conv1DMac_new'
================================================================
* Date:           Sat Apr 29 01:08:57 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388613|  8388613|  8388613|  8388613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  8388611|  8388611|         5|          1|          1|  8388608|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str78, [1 x i8]* @p_str79, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str80, [1 x i8]* @p_str81)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str69, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str73, [1 x i8]* @p_str74)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S4_2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i24 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S4_2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S4_2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S4_2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%exitcond_flatten1 = icmp eq i24 %indvar_flatten1, -8388608"   --->   Operation 25 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.98ns)   --->   "%indvar_flatten_next1 = add i24 1, %indvar_flatten1"   --->   Operation 26 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i7 0, i7 %nm" [S4_2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2_mid = select i1 %exitcond_flatten, i14 0, i14 %tmp_2" [S4_2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_2_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp" [S4_2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S4_2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_3 = icmp eq i9 %sf, -256" [S4_2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_3_mid = and i1 %tmp_3, %not_exitcond_flatten" [S4_2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_3_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_1 = add i7 1, %nm_mid" [S4_2/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_1 = or i1 %tmp_3_mid, %exitcond_flatten" [S4_2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_1, i9 0, i9 %sf" [S4_2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i7 %nm_1 to i6" [S4_2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_7, i8 0)" [S4_2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_2_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2_mid2 = select i1 %tmp_3_mid, i14 %tmp_2_mid1, i14 %tmp_2_mid" [S4_2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_3_mid, i6 %tmp_7, i6 %nm_t_mid" [S4_2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_3_mid, i7 %nm_1, i7 %nm_mid" [S4_2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%sf_cast = zext i9 %sf_mid2 to i14" [S4_2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_4 = add i14 %sf_cast, %tmp_2_mid2" [S4_2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_6 = icmp eq i9 %sf_mid2, 255" [S4_2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S4_2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_1 = add i9 %sf_mid2, 1" [S4_2/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = zext i14 %tmp_4 to i64" [S4_2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights22_m_weights_4 = getelementptr [16384 x i7]* @weights22_m_weights_3, i64 0, i64 %tmp_5" [S4_2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights22_m_weights_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights22_m_weights_5 = load i7* %weights22_m_weights_4, align 1" [S4_2/conv1d.h:817]   --->   Operation 52 'load' 'weights22_m_weights_5' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights22_m_weights_6 = getelementptr [16384 x i7]* @weights22_m_weights_2, i64 0, i64 %tmp_5" [S4_2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights22_m_weights_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights22_m_weights_7 = load i7* %weights22_m_weights_6, align 1" [S4_2/conv1d.h:817]   --->   Operation 54 'load' 'weights22_m_weights_7' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights22_m_weights_8 = getelementptr [16384 x i7]* @weights22_m_weights_1, i64 0, i64 %tmp_5" [S4_2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights22_m_weights_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights22_m_weights_9 = load i7* %weights22_m_weights_8, align 1" [S4_2/conv1d.h:817]   --->   Operation 56 'load' 'weights22_m_weights_9' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights22_m_weights_10 = getelementptr [16384 x i7]* @weights22_m_weights_s, i64 0, i64 %tmp_5" [S4_2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights22_m_weights_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights22_m_weights_11 = load i7* %weights22_m_weights_10, align 1" [S4_2/conv1d.h:817]   --->   Operation 58 'load' 'weights22_m_weights_11' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S4_2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights22_m_weights_5 = load i7* %weights22_m_weights_4, align 1" [S4_2/conv1d.h:817]   --->   Operation 60 'load' 'weights22_m_weights_5' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S4_2/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0132_cast = sext i7 %weights22_m_weights_5 to i15" [S4_2/conv1d.h:823]   --->   Operation 62 'sext' 'p_0132_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i15 %p_0132_cast, %p_08_cast" [S4_2/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 14)" [S4_2/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s, i32 7, i32 14)" [S4_2/conv1d.h:823]   --->   Operation 65 'partselect' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 6)" [S4_2/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_21 = trunc i15 %p_Val2_s to i1" [S4_2/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_10 = or i1 %tmp_21, %tmp_9" [S4_2/conv1d.h:823]   --->   Operation 68 'or' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s, i32 1, i32 5)" [S4_2/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_12, i1 %tmp_10)" [S4_2/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_14 = icmp ne i6 %tmp_13, 0" [S4_2/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights22_m_weights_7 = load i7* %weights22_m_weights_6, align 1" [S4_2/conv1d.h:817]   --->   Operation 72 'load' 'weights22_m_weights_7' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights22_m_weights_7 to i15" [S4_2/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_s_46 = mul i15 %p_0132_1_cast, %p_08_cast" [S4_2/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_s_46' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_1)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_46, i32 14)" [S4_2/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s_46, i32 7, i32 14)" [S4_2/conv1d.h:823]   --->   Operation 76 'partselect' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s_46, i32 6)" [S4_2/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_1)   --->   "%tmp_31 = trunc i15 %p_Val2_s_46 to i1" [S4_2/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_1)   --->   "%tmp_17 = or i1 %tmp_31, %tmp_26" [S4_2/conv1d.h:823]   --->   Operation 79 'or' 'tmp_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_1)   --->   "%tmp_18 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s_46, i32 1, i32 5)" [S4_2/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_1)   --->   "%tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_18, i1 %tmp_17)" [S4_2/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_25_1 = icmp ne i6 %tmp_19, 0" [S4_2/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_25_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights22_m_weights_9 = load i7* %weights22_m_weights_8, align 1" [S4_2/conv1d.h:817]   --->   Operation 83 'load' 'weights22_m_weights_9' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights22_m_weights_9 to i15" [S4_2/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_2_cast, %p_08_cast" [S4_2/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_2)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S4_2/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S4_2/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S4_2/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_33' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_2)   --->   "%tmp_34 = trunc i15 %p_Val2_3 to i1" [S4_2/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_2)   --->   "%tmp_22 = or i1 %tmp_34, %tmp_32" [S4_2/conv1d.h:823]   --->   Operation 90 'or' 'tmp_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_2)   --->   "%tmp_23 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S4_2/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_2)   --->   "%tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_23, i1 %tmp_22)" [S4_2/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_25_2 = icmp ne i6 %tmp_24, 0" [S4_2/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_25_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights22_m_weights_11 = load i7* %weights22_m_weights_10, align 1" [S4_2/conv1d.h:817]   --->   Operation 94 'load' 'weights22_m_weights_11' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16384> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights22_m_weights_11 to i15" [S4_2/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_4 = mul i15 %p_0132_3_cast, %p_08_cast" [S4_2/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_3)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_4, i32 14)" [S4_2/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_4, i32 7, i32 14)" [S4_2/conv1d.h:823]   --->   Operation 98 'partselect' 'tmp_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_4, i32 6)" [S4_2/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_36' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_3)   --->   "%tmp_37 = trunc i15 %p_Val2_4 to i1" [S4_2/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_3)   --->   "%tmp_27 = or i1 %tmp_37, %tmp_35" [S4_2/conv1d.h:823]   --->   Operation 101 'or' 'tmp_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_3)   --->   "%tmp_28 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_4, i32 1, i32 5)" [S4_2/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_3)   --->   "%tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_28, i1 %tmp_27)" [S4_2/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_25_3 = icmp ne i6 %tmp_29, 0" [S4_2/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_25_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1_s = load i8* %macRegisters_0_V_1" [S4_2/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1_s = load i8* %macRegisters_1_V_1" [S4_2/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1_s = load i8* %macRegisters_2_V_1" [S4_2/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1_s = load i8* %macRegisters_3_V_1" [S4_2/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_14, %tmp_16" [S4_2/conv1d.h:823]   --->   Operation 109 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_15 = zext i1 %qb_assign_1 to i8" [S4_2/conv1d.h:823]   --->   Operation 110 'zext' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i8 %tmp_15, %macRegisters_0_V_1_s" [S4_2/conv1d.h:836]   --->   Operation 111 'add' 'tmp9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_8, %tmp9" [S4_2/conv1d.h:836]   --->   Operation 112 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_25_1, %tmp_30" [S4_2/conv1d.h:823]   --->   Operation 113 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_26_1 = zext i1 %qb_assign_1_1 to i8" [S4_2/conv1d.h:823]   --->   Operation 114 'zext' 'tmp_26_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i8 %tmp_26_1, %macRegisters_1_V_1_s" [S4_2/conv1d.h:836]   --->   Operation 115 'add' 'tmp8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_11, %tmp8" [S4_2/conv1d.h:836]   --->   Operation 116 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_25_2, %tmp_33" [S4_2/conv1d.h:823]   --->   Operation 117 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_26_2 = zext i1 %qb_assign_1_2 to i8" [S4_2/conv1d.h:823]   --->   Operation 118 'zext' 'tmp_26_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i8 %tmp_26_2, %macRegisters_2_V_1_s" [S4_2/conv1d.h:836]   --->   Operation 119 'add' 'tmp10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_20, %tmp10" [S4_2/conv1d.h:836]   --->   Operation 120 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_25_3, %tmp_36" [S4_2/conv1d.h:823]   --->   Operation 121 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_26_3 = zext i1 %qb_assign_1_3 to i8" [S4_2/conv1d.h:823]   --->   Operation 122 'zext' 'tmp_26_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i8 %tmp_26_3, %macRegisters_3_V_1_s" [S4_2/conv1d.h:836]   --->   Operation 123 'add' 'tmp11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_25, %tmp11" [S4_2/conv1d.h:836]   --->   Operation 124 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_1" [S4_2/conv1d.h:844]   --->   Operation 125 'store' <Predicate = (!tmp_6)> <Delay = 1.30>
ST_5 : Operation 126 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_1" [S4_2/conv1d.h:844]   --->   Operation 126 'store' <Predicate = (!tmp_6)> <Delay = 1.30>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_1" [S4_2/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_6)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_1" [S4_2/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_6)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_2/conv1d.h:847]   --->   Operation 129 'br' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%UnifiedRetVal_i = call i7 @_ssdm_op_Mux.ap_auto.64i7.i6(i7 11, i7 18, i7 1, i7 9, i7 3, i7 5, i7 11, i7 13, i7 -3, i7 19, i7 25, i7 17, i7 15, i7 -3, i7 15, i7 10, i7 15, i7 2, i7 6, i7 3, i7 -5, i7 -1, i7 9, i7 10, i7 20, i7 22, i7 2, i7 11, i7 2, i7 -3, i7 3, i7 11, i7 3, i7 3, i7 0, i7 11, i7 40, i7 6, i7 7, i7 9, i7 8, i7 8, i7 3, i7 -9, i7 4, i7 7, i7 14, i7 19, i7 2, i7 20, i7 25, i7 26, i7 15, i7 31, i7 10, i7 13, i7 0, i7 5, i7 0, i7 11, i7 1, i7 7, i7 3, i7 5, i6 %nm_t_mid2)" [S4_2/conv1d.h:793]   --->   Operation 130 'mux' 'UnifiedRetVal_i' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%UnifiedRetVal_i_cast = sext i7 %UnifiedRetVal_i to i8" [S4_2/conv1d.h:859]   --->   Operation 131 'sext' 'UnifiedRetVal_i_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %UnifiedRetVal_i_cast, %macRegisters_0_V" [S4_2/conv1d.h:859]   --->   Operation 132 'add' 'p_Val2_7' <Predicate = (tmp_6)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_1)   --->   "%UnifiedRetVal_i1 = call i7 @_ssdm_op_Mux.ap_auto.64i7.i6(i7 -7, i7 10, i7 6, i7 9, i7 22, i7 16, i7 -8, i7 15, i7 24, i7 10, i7 10, i7 8, i7 7, i7 4, i7 13, i7 4, i7 1, i7 6, i7 11, i7 5, i7 9, i7 21, i7 5, i7 12, i7 2, i7 4, i7 20, i7 20, i7 19, i7 15, i7 4, i7 -1, i7 8, i7 5, i7 0, i7 6, i7 -2, i7 5, i7 0, i7 2, i7 -11, i7 1, i7 14, i7 4, i7 14, i7 7, i7 9, i7 11, i7 -1, i7 4, i7 1, i7 5, i7 21, i7 14, i7 19, i7 41, i7 21, i7 0, i7 7, i7 -13, i7 18, i7 -5, i7 2, i7 8, i6 %nm_t_mid2)" [S4_2/conv1d.h:793]   --->   Operation 133 'mux' 'UnifiedRetVal_i1' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_1)   --->   "%UnifiedRetVal_i65_ca = sext i7 %UnifiedRetVal_i1 to i8" [S4_2/conv1d.h:859]   --->   Operation 134 'sext' 'UnifiedRetVal_i65_ca' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_1 = add i8 %UnifiedRetVal_i65_ca, %macRegisters_1_V" [S4_2/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_7_1' <Predicate = (tmp_6)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_2)   --->   "%UnifiedRetVal_i2 = call i6 @_ssdm_op_Mux.ap_auto.64i6.i6(i6 7, i6 -6, i6 -9, i6 18, i6 0, i6 23, i6 14, i6 6, i6 7, i6 7, i6 -18, i6 -3, i6 9, i6 19, i6 16, i6 6, i6 7, i6 13, i6 26, i6 21, i6 15, i6 23, i6 9, i6 7, i6 16, i6 13, i6 4, i6 0, i6 7, i6 6, i6 6, i6 14, i6 4, i6 7, i6 18, i6 3, i6 -6, i6 3, i6 2, i6 10, i6 1, i6 5, i6 6, i6 20, i6 12, i6 0, i6 2, i6 1, i6 0, i6 29, i6 4, i6 11, i6 7, i6 3, i6 19, i6 22, i6 -5, i6 1, i6 -2, i6 8, i6 25, i6 12, i6 25, i6 5, i6 %nm_t_mid2)" [S4_2/conv1d.h:793]   --->   Operation 136 'mux' 'UnifiedRetVal_i2' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_2)   --->   "%UnifiedRetVal_i131_c = sext i6 %UnifiedRetVal_i2 to i8" [S4_2/conv1d.h:859]   --->   Operation 137 'sext' 'UnifiedRetVal_i131_c' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_2 = add i8 %UnifiedRetVal_i131_c, %macRegisters_2_V" [S4_2/conv1d.h:859]   --->   Operation 138 'add' 'p_Val2_7_2' <Predicate = (tmp_6)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_3)   --->   "%UnifiedRetVal_i3 = call i7 @_ssdm_op_Mux.ap_auto.64i7.i6(i7 0, i7 -3, i7 9, i7 39, i7 9, i7 4, i7 0, i7 6, i7 -15, i7 6, i7 2, i7 9, i7 -11, i7 24, i7 25, i7 6, i7 11, i7 5, i7 15, i7 3, i7 19, i7 8, i7 9, i7 7, i7 15, i7 8, i7 5, i7 26, i7 1, i7 22, i7 -5, i7 -4, i7 20, i7 13, i7 -5, i7 7, i7 17, i7 22, i7 -18, i7 20, i7 -3, i7 9, i7 0, i7 17, i7 15, i7 6, i7 12, i7 -3, i7 13, i7 0, i7 8, i7 21, i7 -13, i7 20, i7 10, i7 19, i7 -1, i7 -2, i7 -2, i7 -8, i7 23, i7 2, i7 2, i7 21, i6 %nm_t_mid2)" [S4_2/conv1d.h:793]   --->   Operation 139 'mux' 'UnifiedRetVal_i3' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7_3)   --->   "%UnifiedRetVal_i197_c = sext i7 %UnifiedRetVal_i3 to i8" [S4_2/conv1d.h:859]   --->   Operation 140 'sext' 'UnifiedRetVal_i197_c' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_7_3 = add i8 %UnifiedRetVal_i197_c, %macRegisters_3_V" [S4_2/conv1d.h:859]   --->   Operation 141 'add' 'p_Val2_7_3' <Predicate = (tmp_6)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 142 'store' <Predicate = (tmp_6)> <Delay = 1.30>
ST_5 : Operation 143 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 143 'store' <Predicate = (tmp_6)> <Delay = 1.30>
ST_5 : Operation 144 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 144 'store' <Predicate = (tmp_6)> <Delay = 1.30>
ST_5 : Operation 145 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 145 'store' <Predicate = (tmp_6)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 146 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 147 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str25) nounwind" [S4_2/conv1d.h:793]   --->   Operation 148 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str25)" [S4_2/conv1d.h:793]   --->   Operation 149 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [S4_2/conv1d.h:794]   --->   Operation 150 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_7_3, i8 %p_Val2_7_2, i8 %p_Val2_7_1, i8 %p_Val2_7)" [S4_2/conv1d.h:870]   --->   Operation 151 'bitconcatenate' 'tmp_V_6' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_6)" [S4_2/conv1d.h:876]   --->   Operation 152 'write' <Predicate = (tmp_6)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_2/conv1d.h:877]   --->   Operation 153 'br' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str25, i32 %tmp_s)" [S4_2/conv1d.h:878]   --->   Operation 154 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 155 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [S4_2/conv1d.h:884]   --->   Operation 156 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights22_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights22_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights22_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights22_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_1     (alloca         ) [ 01111110]
macRegisters_1_V_1     (alloca         ) [ 01111110]
macRegisters_2_V_1     (alloca         ) [ 01111110]
macRegisters_3_V_1     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten1        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_2                  (bitconcatenate ) [ 00000000]
exitcond_flatten1      (icmp           ) [ 00111110]
indvar_flatten_next1   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_2_mid              (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_3                  (icmp           ) [ 00000000]
tmp_3_mid              (and            ) [ 00000000]
nm_1                   (add            ) [ 00000000]
tmp_1                  (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_7                  (trunc          ) [ 00000000]
tmp_2_mid1             (bitconcatenate ) [ 00000000]
tmp_2_mid2             (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111100]
nm_mid2                (select         ) [ 01111110]
sf_cast                (zext           ) [ 00000000]
tmp_4                  (add            ) [ 00110000]
tmp_6                  (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_1                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_5                  (zext           ) [ 00000000]
weights22_m_weights_4  (getelementptr  ) [ 00101000]
weights22_m_weights_6  (getelementptr  ) [ 00101000]
weights22_m_weights_8  (getelementptr  ) [ 00101000]
weights22_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00000000]
weights22_m_weights_5  (load           ) [ 00000000]
p_08_cast              (sext           ) [ 00000000]
p_0132_cast            (sext           ) [ 00000000]
p_Val2_s               (mul            ) [ 00000000]
tmp_9                  (bitselect      ) [ 00000000]
tmp_8                  (partselect     ) [ 00100100]
tmp_16                 (bitselect      ) [ 00100100]
tmp_21                 (trunc          ) [ 00000000]
tmp_10                 (or             ) [ 00000000]
tmp_12                 (partselect     ) [ 00000000]
tmp_13                 (bitconcatenate ) [ 00000000]
tmp_14                 (icmp           ) [ 00100100]
weights22_m_weights_7  (load           ) [ 00000000]
p_0132_1_cast          (sext           ) [ 00000000]
p_Val2_s_46            (mul            ) [ 00000000]
tmp_26                 (bitselect      ) [ 00000000]
tmp_11                 (partselect     ) [ 00100100]
tmp_30                 (bitselect      ) [ 00100100]
tmp_31                 (trunc          ) [ 00000000]
tmp_17                 (or             ) [ 00000000]
tmp_18                 (partselect     ) [ 00000000]
tmp_19                 (bitconcatenate ) [ 00000000]
tmp_25_1               (icmp           ) [ 00100100]
weights22_m_weights_9  (load           ) [ 00000000]
p_0132_2_cast          (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_32                 (bitselect      ) [ 00000000]
tmp_20                 (partselect     ) [ 00100100]
tmp_33                 (bitselect      ) [ 00100100]
tmp_34                 (trunc          ) [ 00000000]
tmp_22                 (or             ) [ 00000000]
tmp_23                 (partselect     ) [ 00000000]
tmp_24                 (bitconcatenate ) [ 00000000]
tmp_25_2               (icmp           ) [ 00100100]
weights22_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast          (sext           ) [ 00000000]
p_Val2_4               (mul            ) [ 00000000]
tmp_35                 (bitselect      ) [ 00000000]
tmp_25                 (partselect     ) [ 00100100]
tmp_36                 (bitselect      ) [ 00100100]
tmp_37                 (trunc          ) [ 00000000]
tmp_27                 (or             ) [ 00000000]
tmp_28                 (partselect     ) [ 00000000]
tmp_29                 (bitconcatenate ) [ 00000000]
tmp_25_3               (icmp           ) [ 00100100]
macRegisters_0_V_1_s   (load           ) [ 00000000]
macRegisters_1_V_1_s   (load           ) [ 00000000]
macRegisters_2_V_1_s   (load           ) [ 00000000]
macRegisters_3_V_1_s   (load           ) [ 00000000]
qb_assign_1            (and            ) [ 00000000]
tmp_15                 (zext           ) [ 00000000]
tmp9                   (add            ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
qb_assign_1_1          (and            ) [ 00000000]
tmp_26_1               (zext           ) [ 00000000]
tmp8                   (add            ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
qb_assign_1_2          (and            ) [ 00000000]
tmp_26_2               (zext           ) [ 00000000]
tmp10                  (add            ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
qb_assign_1_3          (and            ) [ 00000000]
tmp_26_3               (zext           ) [ 00000000]
tmp11                  (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00000000]
StgValue_125           (store          ) [ 00000000]
StgValue_126           (store          ) [ 00000000]
StgValue_127           (store          ) [ 00000000]
StgValue_128           (store          ) [ 00000000]
StgValue_129           (br             ) [ 00000000]
UnifiedRetVal_i        (mux            ) [ 00000000]
UnifiedRetVal_i_cast   (sext           ) [ 00000000]
p_Val2_7               (add            ) [ 00100010]
UnifiedRetVal_i1       (mux            ) [ 00000000]
UnifiedRetVal_i65_ca   (sext           ) [ 00000000]
p_Val2_7_1             (add            ) [ 00100010]
UnifiedRetVal_i2       (mux            ) [ 00000000]
UnifiedRetVal_i131_c   (sext           ) [ 00000000]
p_Val2_7_2             (add            ) [ 00100010]
UnifiedRetVal_i3       (mux            ) [ 00000000]
UnifiedRetVal_i197_c   (sext           ) [ 00000000]
p_Val2_7_3             (add            ) [ 00100010]
StgValue_142           (store          ) [ 00000000]
StgValue_143           (store          ) [ 00000000]
StgValue_144           (store          ) [ 00000000]
StgValue_145           (store          ) [ 00000000]
StgValue_146           (specloopname   ) [ 00000000]
StgValue_147           (specloopname   ) [ 00000000]
StgValue_148           (specloopname   ) [ 00000000]
tmp_s                  (specregionbegin) [ 00000000]
StgValue_150           (specpipeline   ) [ 00000000]
tmp_V_6                (bitconcatenate ) [ 00000000]
StgValue_152           (write          ) [ 00000000]
StgValue_153           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_155           (br             ) [ 01111110]
StgValue_156           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights22_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights22_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights22_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights22_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights22_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights22_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights22_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights22_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i7.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i6.i6"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="270" class="1004" name="macRegisters_0_V_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="macRegisters_1_V_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="macRegisters_2_V_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="macRegisters_3_V_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_V_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="StgValue_152_write_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_152/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="weights22_m_weights_4_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="14" slack="0"/>
<pin id="303" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights22_m_weights_4/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights22_m_weights_5/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="weights22_m_weights_6_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="14" slack="0"/>
<pin id="316" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights22_m_weights_6/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights22_m_weights_7/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="weights22_m_weights_8_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="14" slack="0"/>
<pin id="329" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights22_m_weights_8/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights22_m_weights_9/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="weights22_m_weights_10_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="14" slack="0"/>
<pin id="342" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights22_m_weights_10/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights22_m_weights_11/3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvar_flatten1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="24" slack="1"/>
<pin id="353" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="indvar_flatten1_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="24" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="indvar_flatten_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="indvar_flatten_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="16" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="373" class="1005" name="nm_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="1"/>
<pin id="375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="nm_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="sf_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="1"/>
<pin id="386" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="sf_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="9" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_142/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_143/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_144/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_145/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="14" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="exitcond_flatten1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="0"/>
<pin id="429" dir="0" index="1" bw="24" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="indvar_flatten_next1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="24" slack="0"/>
<pin id="436" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="exitcond_flatten_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="nm_mid_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="7" slack="0"/>
<pin id="449" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_2_mid_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="14" slack="0"/>
<pin id="457" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="nm_t_mid_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="not_exitcond_flatten_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="0" index="1" bw="9" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_3_mid_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_3_mid/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="nm_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="7" slack="0"/>
<pin id="490" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sf_mid2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="9" slack="0"/>
<pin id="503" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_2_mid1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="14" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_mid1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_2_mid2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="14" slack="0"/>
<pin id="522" dir="0" index="2" bw="14" slack="0"/>
<pin id="523" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid2/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="nm_t_mid2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="6" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="nm_mid2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="7" slack="0"/>
<pin id="538" dir="0" index="2" bw="7" slack="0"/>
<pin id="539" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sf_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="0" index="1" bw="14" slack="0"/>
<pin id="550" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="9" slack="0"/>
<pin id="555" dir="0" index="1" bw="9" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sf_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="9" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="indvar_flatten_op_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="indvar_flatten_next_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="16" slack="0"/>
<pin id="575" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="14" slack="1"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_08_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_0132_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="7" slack="0"/>
<pin id="592" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="p_Val2_s_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_9_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="15" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_8_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="15" slack="0"/>
<pin id="611" dir="0" index="2" bw="4" slack="0"/>
<pin id="612" dir="0" index="3" bw="5" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_16_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="15" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_21_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="0"/>
<pin id="628" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_10_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_12_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="0" index="1" bw="15" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="0" index="3" bw="4" slack="0"/>
<pin id="641" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_13_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="5" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_14_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_0132_1_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="0"/>
<pin id="662" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Val2_s_46_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_46/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_26_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="15" slack="0"/>
<pin id="673" dir="0" index="2" bw="5" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_11_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="15" slack="0"/>
<pin id="681" dir="0" index="2" bw="4" slack="0"/>
<pin id="682" dir="0" index="3" bw="5" slack="0"/>
<pin id="683" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_30_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="15" slack="0"/>
<pin id="691" dir="0" index="2" bw="4" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_31_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="15" slack="0"/>
<pin id="698" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_17_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_18_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="0"/>
<pin id="708" dir="0" index="1" bw="15" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="0" index="3" bw="4" slack="0"/>
<pin id="711" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_19_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="0"/>
<pin id="718" dir="0" index="1" bw="5" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_25_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_1/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_0132_2_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="0"/>
<pin id="732" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_Val2_3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_32_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="15" slack="0"/>
<pin id="743" dir="0" index="2" bw="5" slack="0"/>
<pin id="744" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_20_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="15" slack="0"/>
<pin id="751" dir="0" index="2" bw="4" slack="0"/>
<pin id="752" dir="0" index="3" bw="5" slack="0"/>
<pin id="753" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_33_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="15" slack="0"/>
<pin id="761" dir="0" index="2" bw="4" slack="0"/>
<pin id="762" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_34_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="15" slack="0"/>
<pin id="768" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_22_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_23_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="0" index="1" bw="15" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="0" index="3" bw="4" slack="0"/>
<pin id="781" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_24_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="0" index="1" bw="5" slack="0"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_25_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_2/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="p_0132_3_cast_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="7" slack="0"/>
<pin id="802" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_Val2_4_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="0"/>
<pin id="807" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_35_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="15" slack="0"/>
<pin id="813" dir="0" index="2" bw="5" slack="0"/>
<pin id="814" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_25_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="15" slack="0"/>
<pin id="821" dir="0" index="2" bw="4" slack="0"/>
<pin id="822" dir="0" index="3" bw="5" slack="0"/>
<pin id="823" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_36_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="15" slack="0"/>
<pin id="831" dir="0" index="2" bw="4" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_37_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="15" slack="0"/>
<pin id="838" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_27_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_28_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="0"/>
<pin id="848" dir="0" index="1" bw="15" slack="0"/>
<pin id="849" dir="0" index="2" bw="1" slack="0"/>
<pin id="850" dir="0" index="3" bw="4" slack="0"/>
<pin id="851" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_29_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="6" slack="0"/>
<pin id="858" dir="0" index="1" bw="5" slack="0"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_25_3_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="6" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_3/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="macRegisters_0_V_1_s_load_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="4"/>
<pin id="872" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_1_s/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="macRegisters_1_V_1_s_load_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="4"/>
<pin id="875" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_1_s/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="macRegisters_2_V_1_s_load_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="4"/>
<pin id="878" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_1_s/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="macRegisters_3_V_1_s_load_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="4"/>
<pin id="881" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_1_s/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="qb_assign_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="0" index="1" bw="1" slack="1"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_15_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp9_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="macRegisters_0_V_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="1"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="qb_assign_1_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="0" index="1" bw="1" slack="1"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_26_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_1/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp8_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="macRegisters_1_V_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="1"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="qb_assign_1_2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="0" index="1" bw="1" slack="1"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_26_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_2/5 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp10_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="8" slack="0"/>
<pin id="931" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="macRegisters_2_V_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="1"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="qb_assign_1_3_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="1"/>
<pin id="941" dir="0" index="1" bw="1" slack="1"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_26_3_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_3/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp11_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/5 "/>
</bind>
</comp>

<comp id="953" class="1004" name="macRegisters_3_V_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="StgValue_125_store_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="0"/>
<pin id="960" dir="0" index="1" bw="8" slack="4"/>
<pin id="961" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="StgValue_126_store_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="4"/>
<pin id="966" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="968" class="1004" name="StgValue_127_store_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="0"/>
<pin id="970" dir="0" index="1" bw="8" slack="4"/>
<pin id="971" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="StgValue_128_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="0" index="1" bw="8" slack="4"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="UnifiedRetVal_i_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="7" slack="0"/>
<pin id="980" dir="0" index="1" bw="5" slack="0"/>
<pin id="981" dir="0" index="2" bw="6" slack="0"/>
<pin id="982" dir="0" index="3" bw="1" slack="0"/>
<pin id="983" dir="0" index="4" bw="5" slack="0"/>
<pin id="984" dir="0" index="5" bw="3" slack="0"/>
<pin id="985" dir="0" index="6" bw="4" slack="0"/>
<pin id="986" dir="0" index="7" bw="5" slack="0"/>
<pin id="987" dir="0" index="8" bw="5" slack="0"/>
<pin id="988" dir="0" index="9" bw="3" slack="0"/>
<pin id="989" dir="0" index="10" bw="6" slack="0"/>
<pin id="990" dir="0" index="11" bw="6" slack="0"/>
<pin id="991" dir="0" index="12" bw="6" slack="0"/>
<pin id="992" dir="0" index="13" bw="5" slack="0"/>
<pin id="993" dir="0" index="14" bw="3" slack="0"/>
<pin id="994" dir="0" index="15" bw="5" slack="0"/>
<pin id="995" dir="0" index="16" bw="5" slack="0"/>
<pin id="996" dir="0" index="17" bw="5" slack="0"/>
<pin id="997" dir="0" index="18" bw="3" slack="0"/>
<pin id="998" dir="0" index="19" bw="4" slack="0"/>
<pin id="999" dir="0" index="20" bw="3" slack="0"/>
<pin id="1000" dir="0" index="21" bw="4" slack="0"/>
<pin id="1001" dir="0" index="22" bw="1" slack="0"/>
<pin id="1002" dir="0" index="23" bw="5" slack="0"/>
<pin id="1003" dir="0" index="24" bw="5" slack="0"/>
<pin id="1004" dir="0" index="25" bw="6" slack="0"/>
<pin id="1005" dir="0" index="26" bw="6" slack="0"/>
<pin id="1006" dir="0" index="27" bw="3" slack="0"/>
<pin id="1007" dir="0" index="28" bw="5" slack="0"/>
<pin id="1008" dir="0" index="29" bw="3" slack="0"/>
<pin id="1009" dir="0" index="30" bw="3" slack="0"/>
<pin id="1010" dir="0" index="31" bw="3" slack="0"/>
<pin id="1011" dir="0" index="32" bw="5" slack="0"/>
<pin id="1012" dir="0" index="33" bw="3" slack="0"/>
<pin id="1013" dir="0" index="34" bw="3" slack="0"/>
<pin id="1014" dir="0" index="35" bw="1" slack="0"/>
<pin id="1015" dir="0" index="36" bw="5" slack="0"/>
<pin id="1016" dir="0" index="37" bw="7" slack="0"/>
<pin id="1017" dir="0" index="38" bw="4" slack="0"/>
<pin id="1018" dir="0" index="39" bw="4" slack="0"/>
<pin id="1019" dir="0" index="40" bw="5" slack="0"/>
<pin id="1020" dir="0" index="41" bw="5" slack="0"/>
<pin id="1021" dir="0" index="42" bw="5" slack="0"/>
<pin id="1022" dir="0" index="43" bw="3" slack="0"/>
<pin id="1023" dir="0" index="44" bw="5" slack="0"/>
<pin id="1024" dir="0" index="45" bw="4" slack="0"/>
<pin id="1025" dir="0" index="46" bw="4" slack="0"/>
<pin id="1026" dir="0" index="47" bw="5" slack="0"/>
<pin id="1027" dir="0" index="48" bw="6" slack="0"/>
<pin id="1028" dir="0" index="49" bw="3" slack="0"/>
<pin id="1029" dir="0" index="50" bw="6" slack="0"/>
<pin id="1030" dir="0" index="51" bw="6" slack="0"/>
<pin id="1031" dir="0" index="52" bw="6" slack="0"/>
<pin id="1032" dir="0" index="53" bw="5" slack="0"/>
<pin id="1033" dir="0" index="54" bw="6" slack="0"/>
<pin id="1034" dir="0" index="55" bw="5" slack="0"/>
<pin id="1035" dir="0" index="56" bw="5" slack="0"/>
<pin id="1036" dir="0" index="57" bw="1" slack="0"/>
<pin id="1037" dir="0" index="58" bw="4" slack="0"/>
<pin id="1038" dir="0" index="59" bw="1" slack="0"/>
<pin id="1039" dir="0" index="60" bw="5" slack="0"/>
<pin id="1040" dir="0" index="61" bw="1" slack="0"/>
<pin id="1041" dir="0" index="62" bw="4" slack="0"/>
<pin id="1042" dir="0" index="63" bw="3" slack="0"/>
<pin id="1043" dir="0" index="64" bw="4" slack="0"/>
<pin id="1044" dir="0" index="65" bw="6" slack="3"/>
<pin id="1045" dir="1" index="66" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="UnifiedRetVal_i/5 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="UnifiedRetVal_i_cast_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="7" slack="0"/>
<pin id="1113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="UnifiedRetVal_i_cast/5 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="p_Val2_7_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="7" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="UnifiedRetVal_i1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="7" slack="0"/>
<pin id="1123" dir="0" index="1" bw="4" slack="0"/>
<pin id="1124" dir="0" index="2" bw="5" slack="0"/>
<pin id="1125" dir="0" index="3" bw="4" slack="0"/>
<pin id="1126" dir="0" index="4" bw="5" slack="0"/>
<pin id="1127" dir="0" index="5" bw="6" slack="0"/>
<pin id="1128" dir="0" index="6" bw="6" slack="0"/>
<pin id="1129" dir="0" index="7" bw="4" slack="0"/>
<pin id="1130" dir="0" index="8" bw="5" slack="0"/>
<pin id="1131" dir="0" index="9" bw="6" slack="0"/>
<pin id="1132" dir="0" index="10" bw="5" slack="0"/>
<pin id="1133" dir="0" index="11" bw="5" slack="0"/>
<pin id="1134" dir="0" index="12" bw="5" slack="0"/>
<pin id="1135" dir="0" index="13" bw="4" slack="0"/>
<pin id="1136" dir="0" index="14" bw="4" slack="0"/>
<pin id="1137" dir="0" index="15" bw="5" slack="0"/>
<pin id="1138" dir="0" index="16" bw="4" slack="0"/>
<pin id="1139" dir="0" index="17" bw="1" slack="0"/>
<pin id="1140" dir="0" index="18" bw="4" slack="0"/>
<pin id="1141" dir="0" index="19" bw="5" slack="0"/>
<pin id="1142" dir="0" index="20" bw="4" slack="0"/>
<pin id="1143" dir="0" index="21" bw="5" slack="0"/>
<pin id="1144" dir="0" index="22" bw="6" slack="0"/>
<pin id="1145" dir="0" index="23" bw="4" slack="0"/>
<pin id="1146" dir="0" index="24" bw="5" slack="0"/>
<pin id="1147" dir="0" index="25" bw="3" slack="0"/>
<pin id="1148" dir="0" index="26" bw="4" slack="0"/>
<pin id="1149" dir="0" index="27" bw="6" slack="0"/>
<pin id="1150" dir="0" index="28" bw="6" slack="0"/>
<pin id="1151" dir="0" index="29" bw="6" slack="0"/>
<pin id="1152" dir="0" index="30" bw="5" slack="0"/>
<pin id="1153" dir="0" index="31" bw="4" slack="0"/>
<pin id="1154" dir="0" index="32" bw="1" slack="0"/>
<pin id="1155" dir="0" index="33" bw="5" slack="0"/>
<pin id="1156" dir="0" index="34" bw="4" slack="0"/>
<pin id="1157" dir="0" index="35" bw="1" slack="0"/>
<pin id="1158" dir="0" index="36" bw="4" slack="0"/>
<pin id="1159" dir="0" index="37" bw="2" slack="0"/>
<pin id="1160" dir="0" index="38" bw="4" slack="0"/>
<pin id="1161" dir="0" index="39" bw="1" slack="0"/>
<pin id="1162" dir="0" index="40" bw="3" slack="0"/>
<pin id="1163" dir="0" index="41" bw="5" slack="0"/>
<pin id="1164" dir="0" index="42" bw="1" slack="0"/>
<pin id="1165" dir="0" index="43" bw="5" slack="0"/>
<pin id="1166" dir="0" index="44" bw="4" slack="0"/>
<pin id="1167" dir="0" index="45" bw="5" slack="0"/>
<pin id="1168" dir="0" index="46" bw="4" slack="0"/>
<pin id="1169" dir="0" index="47" bw="5" slack="0"/>
<pin id="1170" dir="0" index="48" bw="5" slack="0"/>
<pin id="1171" dir="0" index="49" bw="1" slack="0"/>
<pin id="1172" dir="0" index="50" bw="4" slack="0"/>
<pin id="1173" dir="0" index="51" bw="1" slack="0"/>
<pin id="1174" dir="0" index="52" bw="4" slack="0"/>
<pin id="1175" dir="0" index="53" bw="6" slack="0"/>
<pin id="1176" dir="0" index="54" bw="5" slack="0"/>
<pin id="1177" dir="0" index="55" bw="6" slack="0"/>
<pin id="1178" dir="0" index="56" bw="7" slack="0"/>
<pin id="1179" dir="0" index="57" bw="6" slack="0"/>
<pin id="1180" dir="0" index="58" bw="1" slack="0"/>
<pin id="1181" dir="0" index="59" bw="4" slack="0"/>
<pin id="1182" dir="0" index="60" bw="5" slack="0"/>
<pin id="1183" dir="0" index="61" bw="6" slack="0"/>
<pin id="1184" dir="0" index="62" bw="4" slack="0"/>
<pin id="1185" dir="0" index="63" bw="3" slack="0"/>
<pin id="1186" dir="0" index="64" bw="5" slack="0"/>
<pin id="1187" dir="0" index="65" bw="6" slack="3"/>
<pin id="1188" dir="1" index="66" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="UnifiedRetVal_i1/5 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="UnifiedRetVal_i65_ca_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="0"/>
<pin id="1256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="UnifiedRetVal_i65_ca/5 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="p_Val2_7_1_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="7" slack="0"/>
<pin id="1260" dir="0" index="1" bw="8" slack="0"/>
<pin id="1261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_1/5 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="UnifiedRetVal_i2_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="6" slack="0"/>
<pin id="1266" dir="0" index="1" bw="4" slack="0"/>
<pin id="1267" dir="0" index="2" bw="4" slack="0"/>
<pin id="1268" dir="0" index="3" bw="5" slack="0"/>
<pin id="1269" dir="0" index="4" bw="6" slack="0"/>
<pin id="1270" dir="0" index="5" bw="1" slack="0"/>
<pin id="1271" dir="0" index="6" bw="6" slack="0"/>
<pin id="1272" dir="0" index="7" bw="5" slack="0"/>
<pin id="1273" dir="0" index="8" bw="4" slack="0"/>
<pin id="1274" dir="0" index="9" bw="4" slack="0"/>
<pin id="1275" dir="0" index="10" bw="4" slack="0"/>
<pin id="1276" dir="0" index="11" bw="6" slack="0"/>
<pin id="1277" dir="0" index="12" bw="3" slack="0"/>
<pin id="1278" dir="0" index="13" bw="5" slack="0"/>
<pin id="1279" dir="0" index="14" bw="6" slack="0"/>
<pin id="1280" dir="0" index="15" bw="6" slack="0"/>
<pin id="1281" dir="0" index="16" bw="4" slack="0"/>
<pin id="1282" dir="0" index="17" bw="4" slack="0"/>
<pin id="1283" dir="0" index="18" bw="5" slack="0"/>
<pin id="1284" dir="0" index="19" bw="6" slack="0"/>
<pin id="1285" dir="0" index="20" bw="6" slack="0"/>
<pin id="1286" dir="0" index="21" bw="5" slack="0"/>
<pin id="1287" dir="0" index="22" bw="6" slack="0"/>
<pin id="1288" dir="0" index="23" bw="5" slack="0"/>
<pin id="1289" dir="0" index="24" bw="4" slack="0"/>
<pin id="1290" dir="0" index="25" bw="6" slack="0"/>
<pin id="1291" dir="0" index="26" bw="5" slack="0"/>
<pin id="1292" dir="0" index="27" bw="4" slack="0"/>
<pin id="1293" dir="0" index="28" bw="1" slack="0"/>
<pin id="1294" dir="0" index="29" bw="4" slack="0"/>
<pin id="1295" dir="0" index="30" bw="4" slack="0"/>
<pin id="1296" dir="0" index="31" bw="4" slack="0"/>
<pin id="1297" dir="0" index="32" bw="5" slack="0"/>
<pin id="1298" dir="0" index="33" bw="4" slack="0"/>
<pin id="1299" dir="0" index="34" bw="4" slack="0"/>
<pin id="1300" dir="0" index="35" bw="6" slack="0"/>
<pin id="1301" dir="0" index="36" bw="3" slack="0"/>
<pin id="1302" dir="0" index="37" bw="4" slack="0"/>
<pin id="1303" dir="0" index="38" bw="3" slack="0"/>
<pin id="1304" dir="0" index="39" bw="3" slack="0"/>
<pin id="1305" dir="0" index="40" bw="5" slack="0"/>
<pin id="1306" dir="0" index="41" bw="1" slack="0"/>
<pin id="1307" dir="0" index="42" bw="4" slack="0"/>
<pin id="1308" dir="0" index="43" bw="4" slack="0"/>
<pin id="1309" dir="0" index="44" bw="6" slack="0"/>
<pin id="1310" dir="0" index="45" bw="5" slack="0"/>
<pin id="1311" dir="0" index="46" bw="1" slack="0"/>
<pin id="1312" dir="0" index="47" bw="3" slack="0"/>
<pin id="1313" dir="0" index="48" bw="1" slack="0"/>
<pin id="1314" dir="0" index="49" bw="1" slack="0"/>
<pin id="1315" dir="0" index="50" bw="6" slack="0"/>
<pin id="1316" dir="0" index="51" bw="4" slack="0"/>
<pin id="1317" dir="0" index="52" bw="5" slack="0"/>
<pin id="1318" dir="0" index="53" bw="4" slack="0"/>
<pin id="1319" dir="0" index="54" bw="3" slack="0"/>
<pin id="1320" dir="0" index="55" bw="6" slack="0"/>
<pin id="1321" dir="0" index="56" bw="6" slack="0"/>
<pin id="1322" dir="0" index="57" bw="4" slack="0"/>
<pin id="1323" dir="0" index="58" bw="1" slack="0"/>
<pin id="1324" dir="0" index="59" bw="2" slack="0"/>
<pin id="1325" dir="0" index="60" bw="5" slack="0"/>
<pin id="1326" dir="0" index="61" bw="6" slack="0"/>
<pin id="1327" dir="0" index="62" bw="5" slack="0"/>
<pin id="1328" dir="0" index="63" bw="6" slack="0"/>
<pin id="1329" dir="0" index="64" bw="4" slack="0"/>
<pin id="1330" dir="0" index="65" bw="6" slack="3"/>
<pin id="1331" dir="1" index="66" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="UnifiedRetVal_i2/5 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="UnifiedRetVal_i131_c_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="6" slack="0"/>
<pin id="1399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="UnifiedRetVal_i131_c/5 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="p_Val2_7_2_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="6" slack="0"/>
<pin id="1403" dir="0" index="1" bw="8" slack="0"/>
<pin id="1404" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_2/5 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="UnifiedRetVal_i3_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="7" slack="0"/>
<pin id="1409" dir="0" index="1" bw="1" slack="0"/>
<pin id="1410" dir="0" index="2" bw="3" slack="0"/>
<pin id="1411" dir="0" index="3" bw="5" slack="0"/>
<pin id="1412" dir="0" index="4" bw="7" slack="0"/>
<pin id="1413" dir="0" index="5" bw="5" slack="0"/>
<pin id="1414" dir="0" index="6" bw="4" slack="0"/>
<pin id="1415" dir="0" index="7" bw="1" slack="0"/>
<pin id="1416" dir="0" index="8" bw="4" slack="0"/>
<pin id="1417" dir="0" index="9" bw="5" slack="0"/>
<pin id="1418" dir="0" index="10" bw="4" slack="0"/>
<pin id="1419" dir="0" index="11" bw="3" slack="0"/>
<pin id="1420" dir="0" index="12" bw="5" slack="0"/>
<pin id="1421" dir="0" index="13" bw="5" slack="0"/>
<pin id="1422" dir="0" index="14" bw="6" slack="0"/>
<pin id="1423" dir="0" index="15" bw="6" slack="0"/>
<pin id="1424" dir="0" index="16" bw="4" slack="0"/>
<pin id="1425" dir="0" index="17" bw="5" slack="0"/>
<pin id="1426" dir="0" index="18" bw="4" slack="0"/>
<pin id="1427" dir="0" index="19" bw="5" slack="0"/>
<pin id="1428" dir="0" index="20" bw="3" slack="0"/>
<pin id="1429" dir="0" index="21" bw="6" slack="0"/>
<pin id="1430" dir="0" index="22" bw="5" slack="0"/>
<pin id="1431" dir="0" index="23" bw="5" slack="0"/>
<pin id="1432" dir="0" index="24" bw="4" slack="0"/>
<pin id="1433" dir="0" index="25" bw="5" slack="0"/>
<pin id="1434" dir="0" index="26" bw="5" slack="0"/>
<pin id="1435" dir="0" index="27" bw="4" slack="0"/>
<pin id="1436" dir="0" index="28" bw="6" slack="0"/>
<pin id="1437" dir="0" index="29" bw="1" slack="0"/>
<pin id="1438" dir="0" index="30" bw="6" slack="0"/>
<pin id="1439" dir="0" index="31" bw="4" slack="0"/>
<pin id="1440" dir="0" index="32" bw="3" slack="0"/>
<pin id="1441" dir="0" index="33" bw="6" slack="0"/>
<pin id="1442" dir="0" index="34" bw="5" slack="0"/>
<pin id="1443" dir="0" index="35" bw="4" slack="0"/>
<pin id="1444" dir="0" index="36" bw="4" slack="0"/>
<pin id="1445" dir="0" index="37" bw="6" slack="0"/>
<pin id="1446" dir="0" index="38" bw="6" slack="0"/>
<pin id="1447" dir="0" index="39" bw="6" slack="0"/>
<pin id="1448" dir="0" index="40" bw="6" slack="0"/>
<pin id="1449" dir="0" index="41" bw="3" slack="0"/>
<pin id="1450" dir="0" index="42" bw="5" slack="0"/>
<pin id="1451" dir="0" index="43" bw="1" slack="0"/>
<pin id="1452" dir="0" index="44" bw="6" slack="0"/>
<pin id="1453" dir="0" index="45" bw="5" slack="0"/>
<pin id="1454" dir="0" index="46" bw="4" slack="0"/>
<pin id="1455" dir="0" index="47" bw="5" slack="0"/>
<pin id="1456" dir="0" index="48" bw="3" slack="0"/>
<pin id="1457" dir="0" index="49" bw="5" slack="0"/>
<pin id="1458" dir="0" index="50" bw="1" slack="0"/>
<pin id="1459" dir="0" index="51" bw="5" slack="0"/>
<pin id="1460" dir="0" index="52" bw="6" slack="0"/>
<pin id="1461" dir="0" index="53" bw="5" slack="0"/>
<pin id="1462" dir="0" index="54" bw="6" slack="0"/>
<pin id="1463" dir="0" index="55" bw="5" slack="0"/>
<pin id="1464" dir="0" index="56" bw="6" slack="0"/>
<pin id="1465" dir="0" index="57" bw="1" slack="0"/>
<pin id="1466" dir="0" index="58" bw="2" slack="0"/>
<pin id="1467" dir="0" index="59" bw="2" slack="0"/>
<pin id="1468" dir="0" index="60" bw="4" slack="0"/>
<pin id="1469" dir="0" index="61" bw="6" slack="0"/>
<pin id="1470" dir="0" index="62" bw="3" slack="0"/>
<pin id="1471" dir="0" index="63" bw="3" slack="0"/>
<pin id="1472" dir="0" index="64" bw="6" slack="0"/>
<pin id="1473" dir="0" index="65" bw="6" slack="3"/>
<pin id="1474" dir="1" index="66" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="UnifiedRetVal_i3/5 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="UnifiedRetVal_i197_c_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="7" slack="0"/>
<pin id="1542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="UnifiedRetVal_i197_c/5 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="p_Val2_7_3_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="7" slack="0"/>
<pin id="1546" dir="0" index="1" bw="8" slack="0"/>
<pin id="1547" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_3/5 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="tmp_V_6_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="32" slack="0"/>
<pin id="1552" dir="0" index="1" bw="8" slack="1"/>
<pin id="1553" dir="0" index="2" bw="8" slack="1"/>
<pin id="1554" dir="0" index="3" bw="8" slack="1"/>
<pin id="1555" dir="0" index="4" bw="8" slack="1"/>
<pin id="1556" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_6/6 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="macRegisters_0_V_1_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="8" slack="0"/>
<pin id="1561" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="macRegisters_1_V_1_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="8" slack="0"/>
<pin id="1568" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_1 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="macRegisters_2_V_1_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="8" slack="0"/>
<pin id="1575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_1 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="macRegisters_3_V_1_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="8" slack="0"/>
<pin id="1582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_1 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="exitcond_flatten1_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="1" slack="1"/>
<pin id="1589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="indvar_flatten_next1_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="24" slack="0"/>
<pin id="1593" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="nm_t_mid2_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="6" slack="3"/>
<pin id="1598" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="nm_mid2_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="7" slack="0"/>
<pin id="1606" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="tmp_4_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="14" slack="1"/>
<pin id="1611" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="tmp_6_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="1" slack="3"/>
<pin id="1616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="sf_1_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="9" slack="0"/>
<pin id="1620" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="indvar_flatten_next_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="16" slack="0"/>
<pin id="1625" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1628" class="1005" name="weights22_m_weights_4_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="14" slack="1"/>
<pin id="1630" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights22_m_weights_4 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="weights22_m_weights_6_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="14" slack="1"/>
<pin id="1635" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights22_m_weights_6 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="weights22_m_weights_8_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="14" slack="1"/>
<pin id="1640" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights22_m_weights_8 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="weights22_m_weights_10_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="14" slack="1"/>
<pin id="1645" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights22_m_weights_10 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="tmp_8_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="8" slack="1"/>
<pin id="1650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="tmp_16_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="1" slack="1"/>
<pin id="1655" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="tmp_14_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="1"/>
<pin id="1660" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="tmp_11_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="8" slack="1"/>
<pin id="1665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="tmp_30_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="1" slack="1"/>
<pin id="1670" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="tmp_25_1_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="1"/>
<pin id="1675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_1 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="tmp_20_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="8" slack="1"/>
<pin id="1680" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="tmp_33_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="1"/>
<pin id="1685" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="tmp_25_2_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="1" slack="1"/>
<pin id="1690" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_2 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="tmp_25_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="8" slack="1"/>
<pin id="1695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="tmp_36_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="1" slack="1"/>
<pin id="1700" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="tmp_25_3_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="1" slack="1"/>
<pin id="1705" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_3 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="p_Val2_7_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="8" slack="1"/>
<pin id="1710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="p_Val2_7_1_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="8" slack="1"/>
<pin id="1715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_1 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="p_Val2_7_2_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="8" slack="1"/>
<pin id="1720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_2 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="p_Val2_7_3_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="8" slack="1"/>
<pin id="1725" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="273"><net_src comp="12" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="84" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="266" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="4" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="82" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="82" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="8" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="82" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="48" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="377" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="48" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="355" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="355" pin="4"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="366" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="64" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="377" pin="4"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="439" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="66" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="419" pin="3"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="439" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="68" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="415" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="439" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="70" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="388" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="445" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="481" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="439" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="388" pin="4"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="487" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="58" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="48" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="481" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="511" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="453" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="481" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="507" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="461" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="481" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="487" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="445" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="499" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="519" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="499" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="76" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="499" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="366" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="439" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="80" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="565" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="579" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="589"><net_src comp="286" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="306" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="586" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="86" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="88" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="614"><net_src comp="90" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="594" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="88" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="623"><net_src comp="86" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="594" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="94" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="594" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="600" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="642"><net_src comp="96" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="594" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="12" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="98" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="651"><net_src comp="100" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="636" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="630" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="68" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="319" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="586" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="86" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="88" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="684"><net_src comp="90" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="664" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="92" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="88" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="693"><net_src comp="86" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="664" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="94" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="664" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="670" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="664" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="12" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="98" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="721"><net_src comp="100" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="706" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="700" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="68" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="332" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="586" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="86" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="88" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="754"><net_src comp="90" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="734" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="92" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="88" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="763"><net_src comp="86" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="734" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="94" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="769"><net_src comp="734" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="740" pin="3"/><net_sink comp="770" pin=1"/></net>

<net id="782"><net_src comp="96" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="734" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="12" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="98" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="791"><net_src comp="100" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="776" pin="4"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="770" pin="2"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="68" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="345" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="586" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="815"><net_src comp="86" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="804" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="88" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="824"><net_src comp="90" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="804" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="92" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="88" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="833"><net_src comp="86" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="804" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="94" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="804" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="810" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="852"><net_src comp="96" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="804" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="12" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="855"><net_src comp="98" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="861"><net_src comp="100" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="846" pin="4"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="840" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="856" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="68" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="889"><net_src comp="882" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="870" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="890" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="908"><net_src comp="901" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="905" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="873" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="909" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="927"><net_src comp="920" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="924" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="876" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="928" pin="2"/><net_sink comp="934" pin=1"/></net>

<net id="946"><net_src comp="939" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="943" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="879" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="947" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="953" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="967"><net_src comp="934" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="915" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="896" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="1046"><net_src comp="102" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="1047"><net_src comp="104" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="1048"><net_src comp="106" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="1049"><net_src comp="74" pin="0"/><net_sink comp="978" pin=3"/></net>

<net id="1050"><net_src comp="108" pin="0"/><net_sink comp="978" pin=4"/></net>

<net id="1051"><net_src comp="110" pin="0"/><net_sink comp="978" pin=5"/></net>

<net id="1052"><net_src comp="112" pin="0"/><net_sink comp="978" pin=6"/></net>

<net id="1053"><net_src comp="104" pin="0"/><net_sink comp="978" pin=7"/></net>

<net id="1054"><net_src comp="114" pin="0"/><net_sink comp="978" pin=8"/></net>

<net id="1055"><net_src comp="116" pin="0"/><net_sink comp="978" pin=9"/></net>

<net id="1056"><net_src comp="118" pin="0"/><net_sink comp="978" pin=10"/></net>

<net id="1057"><net_src comp="120" pin="0"/><net_sink comp="978" pin=11"/></net>

<net id="1058"><net_src comp="122" pin="0"/><net_sink comp="978" pin=12"/></net>

<net id="1059"><net_src comp="124" pin="0"/><net_sink comp="978" pin=13"/></net>

<net id="1060"><net_src comp="116" pin="0"/><net_sink comp="978" pin=14"/></net>

<net id="1061"><net_src comp="124" pin="0"/><net_sink comp="978" pin=15"/></net>

<net id="1062"><net_src comp="126" pin="0"/><net_sink comp="978" pin=16"/></net>

<net id="1063"><net_src comp="124" pin="0"/><net_sink comp="978" pin=17"/></net>

<net id="1064"><net_src comp="128" pin="0"/><net_sink comp="978" pin=18"/></net>

<net id="1065"><net_src comp="130" pin="0"/><net_sink comp="978" pin=19"/></net>

<net id="1066"><net_src comp="110" pin="0"/><net_sink comp="978" pin=20"/></net>

<net id="1067"><net_src comp="132" pin="0"/><net_sink comp="978" pin=21"/></net>

<net id="1068"><net_src comp="134" pin="0"/><net_sink comp="978" pin=22"/></net>

<net id="1069"><net_src comp="108" pin="0"/><net_sink comp="978" pin=23"/></net>

<net id="1070"><net_src comp="126" pin="0"/><net_sink comp="978" pin=24"/></net>

<net id="1071"><net_src comp="136" pin="0"/><net_sink comp="978" pin=25"/></net>

<net id="1072"><net_src comp="138" pin="0"/><net_sink comp="978" pin=26"/></net>

<net id="1073"><net_src comp="128" pin="0"/><net_sink comp="978" pin=27"/></net>

<net id="1074"><net_src comp="104" pin="0"/><net_sink comp="978" pin=28"/></net>

<net id="1075"><net_src comp="128" pin="0"/><net_sink comp="978" pin=29"/></net>

<net id="1076"><net_src comp="116" pin="0"/><net_sink comp="978" pin=30"/></net>

<net id="1077"><net_src comp="110" pin="0"/><net_sink comp="978" pin=31"/></net>

<net id="1078"><net_src comp="104" pin="0"/><net_sink comp="978" pin=32"/></net>

<net id="1079"><net_src comp="110" pin="0"/><net_sink comp="978" pin=33"/></net>

<net id="1080"><net_src comp="110" pin="0"/><net_sink comp="978" pin=34"/></net>

<net id="1081"><net_src comp="54" pin="0"/><net_sink comp="978" pin=35"/></net>

<net id="1082"><net_src comp="104" pin="0"/><net_sink comp="978" pin=36"/></net>

<net id="1083"><net_src comp="140" pin="0"/><net_sink comp="978" pin=37"/></net>

<net id="1084"><net_src comp="130" pin="0"/><net_sink comp="978" pin=38"/></net>

<net id="1085"><net_src comp="142" pin="0"/><net_sink comp="978" pin=39"/></net>

<net id="1086"><net_src comp="108" pin="0"/><net_sink comp="978" pin=40"/></net>

<net id="1087"><net_src comp="144" pin="0"/><net_sink comp="978" pin=41"/></net>

<net id="1088"><net_src comp="144" pin="0"/><net_sink comp="978" pin=42"/></net>

<net id="1089"><net_src comp="110" pin="0"/><net_sink comp="978" pin=43"/></net>

<net id="1090"><net_src comp="146" pin="0"/><net_sink comp="978" pin=44"/></net>

<net id="1091"><net_src comp="148" pin="0"/><net_sink comp="978" pin=45"/></net>

<net id="1092"><net_src comp="142" pin="0"/><net_sink comp="978" pin=46"/></net>

<net id="1093"><net_src comp="150" pin="0"/><net_sink comp="978" pin=47"/></net>

<net id="1094"><net_src comp="118" pin="0"/><net_sink comp="978" pin=48"/></net>

<net id="1095"><net_src comp="128" pin="0"/><net_sink comp="978" pin=49"/></net>

<net id="1096"><net_src comp="136" pin="0"/><net_sink comp="978" pin=50"/></net>

<net id="1097"><net_src comp="120" pin="0"/><net_sink comp="978" pin=51"/></net>

<net id="1098"><net_src comp="152" pin="0"/><net_sink comp="978" pin=52"/></net>

<net id="1099"><net_src comp="124" pin="0"/><net_sink comp="978" pin=53"/></net>

<net id="1100"><net_src comp="154" pin="0"/><net_sink comp="978" pin=54"/></net>

<net id="1101"><net_src comp="126" pin="0"/><net_sink comp="978" pin=55"/></net>

<net id="1102"><net_src comp="114" pin="0"/><net_sink comp="978" pin=56"/></net>

<net id="1103"><net_src comp="54" pin="0"/><net_sink comp="978" pin=57"/></net>

<net id="1104"><net_src comp="112" pin="0"/><net_sink comp="978" pin=58"/></net>

<net id="1105"><net_src comp="54" pin="0"/><net_sink comp="978" pin=59"/></net>

<net id="1106"><net_src comp="104" pin="0"/><net_sink comp="978" pin=60"/></net>

<net id="1107"><net_src comp="74" pin="0"/><net_sink comp="978" pin=61"/></net>

<net id="1108"><net_src comp="142" pin="0"/><net_sink comp="978" pin=62"/></net>

<net id="1109"><net_src comp="110" pin="0"/><net_sink comp="978" pin=63"/></net>

<net id="1110"><net_src comp="112" pin="0"/><net_sink comp="978" pin=64"/></net>

<net id="1114"><net_src comp="978" pin="66"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="896" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1189"><net_src comp="102" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1190"><net_src comp="156" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1191"><net_src comp="126" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1192"><net_src comp="130" pin="0"/><net_sink comp="1121" pin=3"/></net>

<net id="1193"><net_src comp="108" pin="0"/><net_sink comp="1121" pin=4"/></net>

<net id="1194"><net_src comp="138" pin="0"/><net_sink comp="1121" pin=5"/></net>

<net id="1195"><net_src comp="158" pin="0"/><net_sink comp="1121" pin=6"/></net>

<net id="1196"><net_src comp="160" pin="0"/><net_sink comp="1121" pin=7"/></net>

<net id="1197"><net_src comp="124" pin="0"/><net_sink comp="1121" pin=8"/></net>

<net id="1198"><net_src comp="162" pin="0"/><net_sink comp="1121" pin=9"/></net>

<net id="1199"><net_src comp="126" pin="0"/><net_sink comp="1121" pin=10"/></net>

<net id="1200"><net_src comp="126" pin="0"/><net_sink comp="1121" pin=11"/></net>

<net id="1201"><net_src comp="144" pin="0"/><net_sink comp="1121" pin=12"/></net>

<net id="1202"><net_src comp="142" pin="0"/><net_sink comp="1121" pin=13"/></net>

<net id="1203"><net_src comp="148" pin="0"/><net_sink comp="1121" pin=14"/></net>

<net id="1204"><net_src comp="114" pin="0"/><net_sink comp="1121" pin=15"/></net>

<net id="1205"><net_src comp="148" pin="0"/><net_sink comp="1121" pin=16"/></net>

<net id="1206"><net_src comp="74" pin="0"/><net_sink comp="1121" pin=17"/></net>

<net id="1207"><net_src comp="130" pin="0"/><net_sink comp="1121" pin=18"/></net>

<net id="1208"><net_src comp="104" pin="0"/><net_sink comp="1121" pin=19"/></net>

<net id="1209"><net_src comp="112" pin="0"/><net_sink comp="1121" pin=20"/></net>

<net id="1210"><net_src comp="108" pin="0"/><net_sink comp="1121" pin=21"/></net>

<net id="1211"><net_src comp="164" pin="0"/><net_sink comp="1121" pin=22"/></net>

<net id="1212"><net_src comp="112" pin="0"/><net_sink comp="1121" pin=23"/></net>

<net id="1213"><net_src comp="166" pin="0"/><net_sink comp="1121" pin=24"/></net>

<net id="1214"><net_src comp="128" pin="0"/><net_sink comp="1121" pin=25"/></net>

<net id="1215"><net_src comp="148" pin="0"/><net_sink comp="1121" pin=26"/></net>

<net id="1216"><net_src comp="136" pin="0"/><net_sink comp="1121" pin=27"/></net>

<net id="1217"><net_src comp="136" pin="0"/><net_sink comp="1121" pin=28"/></net>

<net id="1218"><net_src comp="118" pin="0"/><net_sink comp="1121" pin=29"/></net>

<net id="1219"><net_src comp="124" pin="0"/><net_sink comp="1121" pin=30"/></net>

<net id="1220"><net_src comp="148" pin="0"/><net_sink comp="1121" pin=31"/></net>

<net id="1221"><net_src comp="134" pin="0"/><net_sink comp="1121" pin=32"/></net>

<net id="1222"><net_src comp="144" pin="0"/><net_sink comp="1121" pin=33"/></net>

<net id="1223"><net_src comp="112" pin="0"/><net_sink comp="1121" pin=34"/></net>

<net id="1224"><net_src comp="54" pin="0"/><net_sink comp="1121" pin=35"/></net>

<net id="1225"><net_src comp="130" pin="0"/><net_sink comp="1121" pin=36"/></net>

<net id="1226"><net_src comp="168" pin="0"/><net_sink comp="1121" pin=37"/></net>

<net id="1227"><net_src comp="112" pin="0"/><net_sink comp="1121" pin=38"/></net>

<net id="1228"><net_src comp="54" pin="0"/><net_sink comp="1121" pin=39"/></net>

<net id="1229"><net_src comp="128" pin="0"/><net_sink comp="1121" pin=40"/></net>

<net id="1230"><net_src comp="170" pin="0"/><net_sink comp="1121" pin=41"/></net>

<net id="1231"><net_src comp="74" pin="0"/><net_sink comp="1121" pin=42"/></net>

<net id="1232"><net_src comp="150" pin="0"/><net_sink comp="1121" pin=43"/></net>

<net id="1233"><net_src comp="148" pin="0"/><net_sink comp="1121" pin=44"/></net>

<net id="1234"><net_src comp="150" pin="0"/><net_sink comp="1121" pin=45"/></net>

<net id="1235"><net_src comp="142" pin="0"/><net_sink comp="1121" pin=46"/></net>

<net id="1236"><net_src comp="108" pin="0"/><net_sink comp="1121" pin=47"/></net>

<net id="1237"><net_src comp="104" pin="0"/><net_sink comp="1121" pin=48"/></net>

<net id="1238"><net_src comp="134" pin="0"/><net_sink comp="1121" pin=49"/></net>

<net id="1239"><net_src comp="148" pin="0"/><net_sink comp="1121" pin=50"/></net>

<net id="1240"><net_src comp="74" pin="0"/><net_sink comp="1121" pin=51"/></net>

<net id="1241"><net_src comp="112" pin="0"/><net_sink comp="1121" pin=52"/></net>

<net id="1242"><net_src comp="164" pin="0"/><net_sink comp="1121" pin=53"/></net>

<net id="1243"><net_src comp="150" pin="0"/><net_sink comp="1121" pin=54"/></net>

<net id="1244"><net_src comp="118" pin="0"/><net_sink comp="1121" pin=55"/></net>

<net id="1245"><net_src comp="172" pin="0"/><net_sink comp="1121" pin=56"/></net>

<net id="1246"><net_src comp="164" pin="0"/><net_sink comp="1121" pin=57"/></net>

<net id="1247"><net_src comp="54" pin="0"/><net_sink comp="1121" pin=58"/></net>

<net id="1248"><net_src comp="142" pin="0"/><net_sink comp="1121" pin=59"/></net>

<net id="1249"><net_src comp="174" pin="0"/><net_sink comp="1121" pin=60"/></net>

<net id="1250"><net_src comp="106" pin="0"/><net_sink comp="1121" pin=61"/></net>

<net id="1251"><net_src comp="132" pin="0"/><net_sink comp="1121" pin=62"/></net>

<net id="1252"><net_src comp="128" pin="0"/><net_sink comp="1121" pin=63"/></net>

<net id="1253"><net_src comp="144" pin="0"/><net_sink comp="1121" pin=64"/></net>

<net id="1257"><net_src comp="1121" pin="66"/><net_sink comp="1254" pin=0"/></net>

<net id="1262"><net_src comp="1254" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="915" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1332"><net_src comp="176" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1333"><net_src comp="178" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1334"><net_src comp="180" pin="0"/><net_sink comp="1264" pin=2"/></net>

<net id="1335"><net_src comp="182" pin="0"/><net_sink comp="1264" pin=3"/></net>

<net id="1336"><net_src comp="184" pin="0"/><net_sink comp="1264" pin=4"/></net>

<net id="1337"><net_src comp="68" pin="0"/><net_sink comp="1264" pin=5"/></net>

<net id="1338"><net_src comp="186" pin="0"/><net_sink comp="1264" pin=6"/></net>

<net id="1339"><net_src comp="188" pin="0"/><net_sink comp="1264" pin=7"/></net>

<net id="1340"><net_src comp="190" pin="0"/><net_sink comp="1264" pin=8"/></net>

<net id="1341"><net_src comp="178" pin="0"/><net_sink comp="1264" pin=9"/></net>

<net id="1342"><net_src comp="178" pin="0"/><net_sink comp="1264" pin=10"/></net>

<net id="1343"><net_src comp="192" pin="0"/><net_sink comp="1264" pin=11"/></net>

<net id="1344"><net_src comp="194" pin="0"/><net_sink comp="1264" pin=12"/></net>

<net id="1345"><net_src comp="196" pin="0"/><net_sink comp="1264" pin=13"/></net>

<net id="1346"><net_src comp="198" pin="0"/><net_sink comp="1264" pin=14"/></net>

<net id="1347"><net_src comp="200" pin="0"/><net_sink comp="1264" pin=15"/></net>

<net id="1348"><net_src comp="190" pin="0"/><net_sink comp="1264" pin=16"/></net>

<net id="1349"><net_src comp="178" pin="0"/><net_sink comp="1264" pin=17"/></net>

<net id="1350"><net_src comp="202" pin="0"/><net_sink comp="1264" pin=18"/></net>

<net id="1351"><net_src comp="204" pin="0"/><net_sink comp="1264" pin=19"/></net>

<net id="1352"><net_src comp="206" pin="0"/><net_sink comp="1264" pin=20"/></net>

<net id="1353"><net_src comp="208" pin="0"/><net_sink comp="1264" pin=21"/></net>

<net id="1354"><net_src comp="186" pin="0"/><net_sink comp="1264" pin=22"/></net>

<net id="1355"><net_src comp="196" pin="0"/><net_sink comp="1264" pin=23"/></net>

<net id="1356"><net_src comp="178" pin="0"/><net_sink comp="1264" pin=24"/></net>

<net id="1357"><net_src comp="200" pin="0"/><net_sink comp="1264" pin=25"/></net>

<net id="1358"><net_src comp="202" pin="0"/><net_sink comp="1264" pin=26"/></net>

<net id="1359"><net_src comp="210" pin="0"/><net_sink comp="1264" pin=27"/></net>

<net id="1360"><net_src comp="68" pin="0"/><net_sink comp="1264" pin=28"/></net>

<net id="1361"><net_src comp="178" pin="0"/><net_sink comp="1264" pin=29"/></net>

<net id="1362"><net_src comp="190" pin="0"/><net_sink comp="1264" pin=30"/></net>

<net id="1363"><net_src comp="190" pin="0"/><net_sink comp="1264" pin=31"/></net>

<net id="1364"><net_src comp="188" pin="0"/><net_sink comp="1264" pin=32"/></net>

<net id="1365"><net_src comp="210" pin="0"/><net_sink comp="1264" pin=33"/></net>

<net id="1366"><net_src comp="178" pin="0"/><net_sink comp="1264" pin=34"/></net>

<net id="1367"><net_src comp="184" pin="0"/><net_sink comp="1264" pin=35"/></net>

<net id="1368"><net_src comp="212" pin="0"/><net_sink comp="1264" pin=36"/></net>

<net id="1369"><net_src comp="180" pin="0"/><net_sink comp="1264" pin=37"/></net>

<net id="1370"><net_src comp="212" pin="0"/><net_sink comp="1264" pin=38"/></net>

<net id="1371"><net_src comp="214" pin="0"/><net_sink comp="1264" pin=39"/></net>

<net id="1372"><net_src comp="216" pin="0"/><net_sink comp="1264" pin=40"/></net>

<net id="1373"><net_src comp="218" pin="0"/><net_sink comp="1264" pin=41"/></net>

<net id="1374"><net_src comp="220" pin="0"/><net_sink comp="1264" pin=42"/></net>

<net id="1375"><net_src comp="190" pin="0"/><net_sink comp="1264" pin=43"/></net>

<net id="1376"><net_src comp="222" pin="0"/><net_sink comp="1264" pin=44"/></net>

<net id="1377"><net_src comp="224" pin="0"/><net_sink comp="1264" pin=45"/></net>

<net id="1378"><net_src comp="68" pin="0"/><net_sink comp="1264" pin=46"/></net>

<net id="1379"><net_src comp="214" pin="0"/><net_sink comp="1264" pin=47"/></net>

<net id="1380"><net_src comp="218" pin="0"/><net_sink comp="1264" pin=48"/></net>

<net id="1381"><net_src comp="68" pin="0"/><net_sink comp="1264" pin=49"/></net>

<net id="1382"><net_src comp="226" pin="0"/><net_sink comp="1264" pin=50"/></net>

<net id="1383"><net_src comp="210" pin="0"/><net_sink comp="1264" pin=51"/></net>

<net id="1384"><net_src comp="228" pin="0"/><net_sink comp="1264" pin=52"/></net>

<net id="1385"><net_src comp="178" pin="0"/><net_sink comp="1264" pin=53"/></net>

<net id="1386"><net_src comp="212" pin="0"/><net_sink comp="1264" pin=54"/></net>

<net id="1387"><net_src comp="198" pin="0"/><net_sink comp="1264" pin=55"/></net>

<net id="1388"><net_src comp="230" pin="0"/><net_sink comp="1264" pin=56"/></net>

<net id="1389"><net_src comp="232" pin="0"/><net_sink comp="1264" pin=57"/></net>

<net id="1390"><net_src comp="218" pin="0"/><net_sink comp="1264" pin=58"/></net>

<net id="1391"><net_src comp="234" pin="0"/><net_sink comp="1264" pin=59"/></net>

<net id="1392"><net_src comp="236" pin="0"/><net_sink comp="1264" pin=60"/></net>

<net id="1393"><net_src comp="238" pin="0"/><net_sink comp="1264" pin=61"/></net>

<net id="1394"><net_src comp="224" pin="0"/><net_sink comp="1264" pin=62"/></net>

<net id="1395"><net_src comp="238" pin="0"/><net_sink comp="1264" pin=63"/></net>

<net id="1396"><net_src comp="220" pin="0"/><net_sink comp="1264" pin=64"/></net>

<net id="1400"><net_src comp="1264" pin="66"/><net_sink comp="1397" pin=0"/></net>

<net id="1405"><net_src comp="1397" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="934" pin="2"/><net_sink comp="1401" pin=1"/></net>

<net id="1475"><net_src comp="102" pin="0"/><net_sink comp="1407" pin=0"/></net>

<net id="1476"><net_src comp="54" pin="0"/><net_sink comp="1407" pin=1"/></net>

<net id="1477"><net_src comp="116" pin="0"/><net_sink comp="1407" pin=2"/></net>

<net id="1478"><net_src comp="108" pin="0"/><net_sink comp="1407" pin=3"/></net>

<net id="1479"><net_src comp="240" pin="0"/><net_sink comp="1407" pin=4"/></net>

<net id="1480"><net_src comp="108" pin="0"/><net_sink comp="1407" pin=5"/></net>

<net id="1481"><net_src comp="148" pin="0"/><net_sink comp="1407" pin=6"/></net>

<net id="1482"><net_src comp="54" pin="0"/><net_sink comp="1407" pin=7"/></net>

<net id="1483"><net_src comp="130" pin="0"/><net_sink comp="1407" pin=8"/></net>

<net id="1484"><net_src comp="242" pin="0"/><net_sink comp="1407" pin=9"/></net>

<net id="1485"><net_src comp="130" pin="0"/><net_sink comp="1407" pin=10"/></net>

<net id="1486"><net_src comp="128" pin="0"/><net_sink comp="1407" pin=11"/></net>

<net id="1487"><net_src comp="108" pin="0"/><net_sink comp="1407" pin=12"/></net>

<net id="1488"><net_src comp="170" pin="0"/><net_sink comp="1407" pin=13"/></net>

<net id="1489"><net_src comp="162" pin="0"/><net_sink comp="1407" pin=14"/></net>

<net id="1490"><net_src comp="120" pin="0"/><net_sink comp="1407" pin=15"/></net>

<net id="1491"><net_src comp="130" pin="0"/><net_sink comp="1407" pin=16"/></net>

<net id="1492"><net_src comp="104" pin="0"/><net_sink comp="1407" pin=17"/></net>

<net id="1493"><net_src comp="112" pin="0"/><net_sink comp="1407" pin=18"/></net>

<net id="1494"><net_src comp="124" pin="0"/><net_sink comp="1407" pin=19"/></net>

<net id="1495"><net_src comp="110" pin="0"/><net_sink comp="1407" pin=20"/></net>

<net id="1496"><net_src comp="118" pin="0"/><net_sink comp="1407" pin=21"/></net>

<net id="1497"><net_src comp="144" pin="0"/><net_sink comp="1407" pin=22"/></net>

<net id="1498"><net_src comp="108" pin="0"/><net_sink comp="1407" pin=23"/></net>

<net id="1499"><net_src comp="142" pin="0"/><net_sink comp="1407" pin=24"/></net>

<net id="1500"><net_src comp="124" pin="0"/><net_sink comp="1407" pin=25"/></net>

<net id="1501"><net_src comp="144" pin="0"/><net_sink comp="1407" pin=26"/></net>

<net id="1502"><net_src comp="112" pin="0"/><net_sink comp="1407" pin=27"/></net>

<net id="1503"><net_src comp="152" pin="0"/><net_sink comp="1407" pin=28"/></net>

<net id="1504"><net_src comp="74" pin="0"/><net_sink comp="1407" pin=29"/></net>

<net id="1505"><net_src comp="138" pin="0"/><net_sink comp="1407" pin=30"/></net>

<net id="1506"><net_src comp="132" pin="0"/><net_sink comp="1407" pin=31"/></net>

<net id="1507"><net_src comp="244" pin="0"/><net_sink comp="1407" pin=32"/></net>

<net id="1508"><net_src comp="136" pin="0"/><net_sink comp="1407" pin=33"/></net>

<net id="1509"><net_src comp="114" pin="0"/><net_sink comp="1407" pin=34"/></net>

<net id="1510"><net_src comp="132" pin="0"/><net_sink comp="1407" pin=35"/></net>

<net id="1511"><net_src comp="142" pin="0"/><net_sink comp="1407" pin=36"/></net>

<net id="1512"><net_src comp="122" pin="0"/><net_sink comp="1407" pin=37"/></net>

<net id="1513"><net_src comp="138" pin="0"/><net_sink comp="1407" pin=38"/></net>

<net id="1514"><net_src comp="246" pin="0"/><net_sink comp="1407" pin=39"/></net>

<net id="1515"><net_src comp="136" pin="0"/><net_sink comp="1407" pin=40"/></net>

<net id="1516"><net_src comp="116" pin="0"/><net_sink comp="1407" pin=41"/></net>

<net id="1517"><net_src comp="108" pin="0"/><net_sink comp="1407" pin=42"/></net>

<net id="1518"><net_src comp="54" pin="0"/><net_sink comp="1407" pin=43"/></net>

<net id="1519"><net_src comp="122" pin="0"/><net_sink comp="1407" pin=44"/></net>

<net id="1520"><net_src comp="124" pin="0"/><net_sink comp="1407" pin=45"/></net>

<net id="1521"><net_src comp="130" pin="0"/><net_sink comp="1407" pin=46"/></net>

<net id="1522"><net_src comp="166" pin="0"/><net_sink comp="1407" pin=47"/></net>

<net id="1523"><net_src comp="116" pin="0"/><net_sink comp="1407" pin=48"/></net>

<net id="1524"><net_src comp="114" pin="0"/><net_sink comp="1407" pin=49"/></net>

<net id="1525"><net_src comp="54" pin="0"/><net_sink comp="1407" pin=50"/></net>

<net id="1526"><net_src comp="144" pin="0"/><net_sink comp="1407" pin=51"/></net>

<net id="1527"><net_src comp="164" pin="0"/><net_sink comp="1407" pin=52"/></net>

<net id="1528"><net_src comp="174" pin="0"/><net_sink comp="1407" pin=53"/></net>

<net id="1529"><net_src comp="136" pin="0"/><net_sink comp="1407" pin=54"/></net>

<net id="1530"><net_src comp="126" pin="0"/><net_sink comp="1407" pin=55"/></net>

<net id="1531"><net_src comp="118" pin="0"/><net_sink comp="1407" pin=56"/></net>

<net id="1532"><net_src comp="134" pin="0"/><net_sink comp="1407" pin=57"/></net>

<net id="1533"><net_src comp="168" pin="0"/><net_sink comp="1407" pin=58"/></net>

<net id="1534"><net_src comp="168" pin="0"/><net_sink comp="1407" pin=59"/></net>

<net id="1535"><net_src comp="160" pin="0"/><net_sink comp="1407" pin=60"/></net>

<net id="1536"><net_src comp="248" pin="0"/><net_sink comp="1407" pin=61"/></net>

<net id="1537"><net_src comp="128" pin="0"/><net_sink comp="1407" pin=62"/></net>

<net id="1538"><net_src comp="128" pin="0"/><net_sink comp="1407" pin=63"/></net>

<net id="1539"><net_src comp="164" pin="0"/><net_sink comp="1407" pin=64"/></net>

<net id="1543"><net_src comp="1407" pin="66"/><net_sink comp="1540" pin=0"/></net>

<net id="1548"><net_src comp="1540" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="953" pin="2"/><net_sink comp="1544" pin=1"/></net>

<net id="1557"><net_src comp="264" pin="0"/><net_sink comp="1550" pin=0"/></net>

<net id="1558"><net_src comp="1550" pin="5"/><net_sink comp="292" pin=2"/></net>

<net id="1562"><net_src comp="270" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1564"><net_src comp="1559" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1565"><net_src comp="1559" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1569"><net_src comp="274" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1572"><net_src comp="1566" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1576"><net_src comp="278" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1578"><net_src comp="1573" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1579"><net_src comp="1573" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1583"><net_src comp="282" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1586"><net_src comp="1580" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1590"><net_src comp="427" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1594"><net_src comp="433" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1599"><net_src comp="527" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="978" pin=65"/></net>

<net id="1601"><net_src comp="1596" pin="1"/><net_sink comp="1121" pin=65"/></net>

<net id="1602"><net_src comp="1596" pin="1"/><net_sink comp="1264" pin=65"/></net>

<net id="1603"><net_src comp="1596" pin="1"/><net_sink comp="1407" pin=65"/></net>

<net id="1607"><net_src comp="535" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1612"><net_src comp="547" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1617"><net_src comp="553" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1621"><net_src comp="559" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1626"><net_src comp="571" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1631"><net_src comp="299" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1636"><net_src comp="312" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1641"><net_src comp="325" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1646"><net_src comp="338" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1651"><net_src comp="608" pin="4"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1656"><net_src comp="618" pin="3"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="1661"><net_src comp="654" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1666"><net_src comp="678" pin="4"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1671"><net_src comp="688" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1676"><net_src comp="724" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1681"><net_src comp="748" pin="4"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1686"><net_src comp="758" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1691"><net_src comp="794" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1696"><net_src comp="818" pin="4"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1701"><net_src comp="828" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1706"><net_src comp="864" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1711"><net_src comp="1115" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1550" pin=4"/></net>

<net id="1716"><net_src comp="1258" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1550" pin=3"/></net>

<net id="1721"><net_src comp="1401" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1550" pin=2"/></net>

<net id="1726"><net_src comp="1544" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1550" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new : in_V_V | {4 }
	Port: Conv1DMac_new : weights22_m_weights_3 | {3 4 }
	Port: Conv1DMac_new : weights22_m_weights_2 | {3 4 }
	Port: Conv1DMac_new : weights22_m_weights_1 | {3 4 }
	Port: Conv1DMac_new : weights22_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_2 : 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_2_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_3 : 1
		tmp_3_mid : 2
		nm_1 : 3
		tmp_1 : 2
		sf_mid2 : 2
		tmp_7 : 4
		tmp_2_mid1 : 5
		tmp_2_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast : 3
		tmp_4 : 4
		tmp_6 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights22_m_weights_4 : 1
		weights22_m_weights_5 : 2
		weights22_m_weights_6 : 1
		weights22_m_weights_7 : 2
		weights22_m_weights_8 : 1
		weights22_m_weights_9 : 2
		weights22_m_weights_10 : 1
		weights22_m_weights_11 : 2
	State 4
		p_0132_cast : 1
		p_Val2_s : 2
		tmp_9 : 3
		tmp_8 : 3
		tmp_16 : 3
		tmp_21 : 3
		tmp_10 : 4
		tmp_12 : 3
		tmp_13 : 4
		tmp_14 : 5
		p_0132_1_cast : 1
		p_Val2_s_46 : 2
		tmp_26 : 3
		tmp_11 : 3
		tmp_30 : 3
		tmp_31 : 3
		tmp_17 : 4
		tmp_18 : 3
		tmp_19 : 4
		tmp_25_1 : 5
		p_0132_2_cast : 1
		p_Val2_3 : 2
		tmp_32 : 3
		tmp_20 : 3
		tmp_33 : 3
		tmp_34 : 3
		tmp_22 : 4
		tmp_23 : 3
		tmp_24 : 4
		tmp_25_2 : 5
		p_0132_3_cast : 1
		p_Val2_4 : 2
		tmp_35 : 3
		tmp_25 : 3
		tmp_36 : 3
		tmp_37 : 3
		tmp_27 : 4
		tmp_28 : 3
		tmp_29 : 4
		tmp_25_3 : 5
	State 5
		tmp9 : 1
		macRegisters_0_V : 2
		tmp8 : 1
		macRegisters_1_V : 2
		tmp10 : 1
		macRegisters_2_V : 2
		tmp11 : 1
		macRegisters_3_V : 2
		StgValue_125 : 3
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		UnifiedRetVal_i_cast : 1
		p_Val2_7 : 3
		UnifiedRetVal_i65_ca : 1
		p_Val2_7_1 : 3
		UnifiedRetVal_i131_c : 1
		p_Val2_7_2 : 3
		UnifiedRetVal_i197_c : 1
		p_Val2_7_3 : 3
	State 6
		StgValue_152 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |    UnifiedRetVal_i_fu_978    |    0    |    0    |   273   |
|    mux   |   UnifiedRetVal_i1_fu_1121   |    0    |    0    |   273   |
|          |   UnifiedRetVal_i2_fu_1264   |    0    |    0    |   273   |
|          |   UnifiedRetVal_i3_fu_1407   |    0    |    0    |   273   |
|----------|------------------------------|---------|---------|---------|
|          |  indvar_flatten_next1_fu_433 |    0    |    0    |    31   |
|          |          nm_1_fu_487         |    0    |    0    |    15   |
|          |         tmp_4_fu_547         |    0    |    0    |    21   |
|          |          sf_1_fu_559         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_565   |    0    |    0    |    23   |
|          |          tmp9_fu_890         |    0    |    0    |    8    |
|          |    macRegisters_0_V_fu_896   |    0    |    0    |    8    |
|          |          tmp8_fu_909         |    0    |    0    |    8    |
|    add   |    macRegisters_1_V_fu_915   |    0    |    0    |    8    |
|          |         tmp10_fu_928         |    0    |    0    |    8    |
|          |    macRegisters_2_V_fu_934   |    0    |    0    |    8    |
|          |         tmp11_fu_947         |    0    |    0    |    8    |
|          |    macRegisters_3_V_fu_953   |    0    |    0    |    8    |
|          |       p_Val2_7_fu_1115       |    0    |    0    |    15   |
|          |      p_Val2_7_1_fu_1258      |    0    |    0    |    15   |
|          |      p_Val2_7_2_fu_1401      |    0    |    0    |    15   |
|          |      p_Val2_7_3_fu_1544      |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_s_fu_594       |    0    |    0    |    41   |
|    mul   |      p_Val2_s_46_fu_664      |    0    |    0    |    41   |
|          |        p_Val2_3_fu_734       |    0    |    0    |    41   |
|          |        p_Val2_4_fu_804       |    0    |    0    |    41   |
|----------|------------------------------|---------|---------|---------|
|          |   exitcond_flatten1_fu_427   |    0    |    0    |    18   |
|          |    exitcond_flatten_fu_439   |    0    |    0    |    13   |
|          |         tmp_3_fu_475         |    0    |    0    |    13   |
|   icmp   |         tmp_6_fu_553         |    0    |    0    |    13   |
|          |         tmp_14_fu_654        |    0    |    0    |    11   |
|          |        tmp_25_1_fu_724       |    0    |    0    |    11   |
|          |        tmp_25_2_fu_794       |    0    |    0    |    11   |
|          |        tmp_25_3_fu_864       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |         nm_mid_fu_445        |    0    |    0    |    7    |
|          |       tmp_2_mid_fu_453       |    0    |    0    |    14   |
|          |        nm_t_mid_fu_461       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_499        |    0    |    0    |    9    |
|          |       tmp_2_mid2_fu_519      |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_527       |    0    |    0    |    6    |
|          |        nm_mid2_fu_535        |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_571  |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_3_mid_fu_481       |    0    |    0    |    2    |
|          |      qb_assign_1_fu_882      |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_901     |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_920     |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_939     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_493         |    0    |    0    |    2    |
|          |         tmp_10_fu_630        |    0    |    0    |    2    |
|    or    |         tmp_17_fu_700        |    0    |    0    |    2    |
|          |         tmp_22_fu_770        |    0    |    0    |    2    |
|          |         tmp_27_fu_840        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    xor   |  not_exitcond_flatten_fu_469 |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |       tmp_V_read_fu_286      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_152_write_fu_292  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_415          |    0    |    0    |    0    |
|          |         tmp_7_fu_507         |    0    |    0    |    0    |
|   trunc  |         tmp_21_fu_626        |    0    |    0    |    0    |
|          |         tmp_31_fu_696        |    0    |    0    |    0    |
|          |         tmp_34_fu_766        |    0    |    0    |    0    |
|          |         tmp_37_fu_836        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_419         |    0    |    0    |    0    |
|          |       tmp_2_mid1_fu_511      |    0    |    0    |    0    |
|          |         tmp_13_fu_646        |    0    |    0    |    0    |
|bitconcatenate|         tmp_19_fu_716        |    0    |    0    |    0    |
|          |         tmp_24_fu_786        |    0    |    0    |    0    |
|          |         tmp_29_fu_856        |    0    |    0    |    0    |
|          |        tmp_V_6_fu_1550       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        sf_cast_fu_543        |    0    |    0    |    0    |
|          |         tmp_5_fu_579         |    0    |    0    |    0    |
|   zext   |         tmp_15_fu_886        |    0    |    0    |    0    |
|          |        tmp_26_1_fu_905       |    0    |    0    |    0    |
|          |        tmp_26_2_fu_924       |    0    |    0    |    0    |
|          |        tmp_26_3_fu_943       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_08_cast_fu_586       |    0    |    0    |    0    |
|          |      p_0132_cast_fu_590      |    0    |    0    |    0    |
|          |     p_0132_1_cast_fu_660     |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_730     |    0    |    0    |    0    |
|   sext   |     p_0132_3_cast_fu_800     |    0    |    0    |    0    |
|          | UnifiedRetVal_i_cast_fu_1111 |    0    |    0    |    0    |
|          | UnifiedRetVal_i65_ca_fu_1254 |    0    |    0    |    0    |
|          | UnifiedRetVal_i131_c_fu_1397 |    0    |    0    |    0    |
|          | UnifiedRetVal_i197_c_fu_1540 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_600         |    0    |    0    |    0    |
|          |         tmp_16_fu_618        |    0    |    0    |    0    |
|          |         tmp_26_fu_670        |    0    |    0    |    0    |
| bitselect|         tmp_30_fu_688        |    0    |    0    |    0    |
|          |         tmp_32_fu_740        |    0    |    0    |    0    |
|          |         tmp_33_fu_758        |    0    |    0    |    0    |
|          |         tmp_35_fu_810        |    0    |    0    |    0    |
|          |         tmp_36_fu_828        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_608         |    0    |    0    |    0    |
|          |         tmp_12_fu_636        |    0    |    0    |    0    |
|          |         tmp_11_fu_678        |    0    |    0    |    0    |
|partselect|         tmp_18_fu_706        |    0    |    0    |    0    |
|          |         tmp_20_fu_748        |    0    |    0    |    0    |
|          |         tmp_23_fu_776        |    0    |    0    |    0    |
|          |         tmp_25_fu_818        |    0    |    0    |    0    |
|          |         tmp_28_fu_846        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   1688  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten1_reg_1587  |    1   |
|    indvar_flatten1_reg_351    |   24   |
| indvar_flatten_next1_reg_1591 |   24   |
|  indvar_flatten_next_reg_1623 |   16   |
|     indvar_flatten_reg_362    |   16   |
|  macRegisters_0_V_1_reg_1559  |    8   |
|  macRegisters_1_V_1_reg_1566  |    8   |
|  macRegisters_2_V_1_reg_1573  |    8   |
|  macRegisters_3_V_1_reg_1580  |    8   |
|        nm_mid2_reg_1604       |    7   |
|           nm_reg_373          |    7   |
|       nm_t_mid2_reg_1596      |    6   |
|      p_Val2_7_1_reg_1713      |    8   |
|      p_Val2_7_2_reg_1718      |    8   |
|      p_Val2_7_3_reg_1723      |    8   |
|       p_Val2_7_reg_1708       |    8   |
|         sf_1_reg_1618         |    9   |
|           sf_reg_384          |    9   |
|        tmp_11_reg_1663        |    8   |
|        tmp_14_reg_1658        |    1   |
|        tmp_16_reg_1653        |    1   |
|        tmp_20_reg_1678        |    8   |
|       tmp_25_1_reg_1673       |    1   |
|       tmp_25_2_reg_1688       |    1   |
|       tmp_25_3_reg_1703       |    1   |
|        tmp_25_reg_1693        |    8   |
|        tmp_30_reg_1668        |    1   |
|        tmp_33_reg_1683        |    1   |
|        tmp_36_reg_1698        |    1   |
|         tmp_4_reg_1609        |   14   |
|         tmp_6_reg_1614        |    1   |
|         tmp_8_reg_1648        |    8   |
|weights22_m_weights_10_reg_1643|   14   |
| weights22_m_weights_4_reg_1628|   14   |
| weights22_m_weights_6_reg_1633|   14   |
| weights22_m_weights_8_reg_1638|   14   |
+-------------------------------+--------+
|             Total             |   294  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_306 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_319 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_332 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_345 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1688  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   294  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   294  |  1724  |
+-----------+--------+--------+--------+--------+
