// Seed: 2518381614
module module_0 (
    output tri0 module_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply0 id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wor id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wand id_7,
    output tri1 id_8,
    input tri0 id_9,
    output wor id_10,
    output uwire id_11,
    output wand id_12,
    input tri1 id_13,
    input wire id_14,
    output supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    output uwire id_18
);
  always @(posedge id_0 or posedge id_5) if ((1'b0) >> 1) assert (id_6);
  assign id_3 = id_6;
  logic id_20;
  ;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
