From: Shubhrajyoti Datta <shubhrajyoti.datta@gmail.com>
Subject: Re: [PATCHv2 2/2] gpio: xilinx: Add clock support
Date: Wed, 9 Nov 2016 12:16:58 +0530
Message-ID: <CAKfKVtGxaWYEVPaU_G0Z7HJm4_ZAcTisZBj-BtSmAdL1+w+7xw@mail.gmail.com>
References: <1478668191-26322-1-git-send-email-shubhrajyoti.datta@xilinx.com>
 <1478668191-26322-2-git-send-email-shubhrajyoti.datta@xilinx.com> <20161109062734.GX14444@xsjsorenbubuntu>
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
Return-path: <linux-gpio-owner@vger.kernel.org>
Received: from mail-qt0-f196.google.com ([209.85.216.196]:36353 "EHLO
        mail-qt0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1751297AbcKIGq7 (ORCPT
        <rfc822;linux-gpio@vger.kernel.org>); Wed, 9 Nov 2016 01:46:59 -0500
In-Reply-To: <20161109062734.GX14444@xsjsorenbubuntu>
Sender: linux-gpio-owner@vger.kernel.org
List-Id: linux-gpio@vger.kernel.org
To: =?UTF-8?Q?S=C3=B6ren_Brinkmann?= <soren.brinkmann@xilinx.com>
Cc: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, Michal Simek <michal.simek@xilinx.com>

On Wed, Nov 9, 2016 at 11:57 AM, S=C3=B6ren Brinkmann
<soren.brinkmann@xilinx.com> wrote:
> On Wed, 2016-11-09 at 10:39:51 +0530, Shubhrajyoti Datta wrote:
>> Add basic clock support for xilinx gpio.
>>
>> Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
>> ---
>> v2 :
>> no change
>>
>>  drivers/gpio/gpio-xilinx.c |   22 ++++++++++++++++++++++
>>  1 files changed, 22 insertions(+), 0 deletions(-)
>>
>> diff --git a/drivers/gpio/gpio-xilinx.c b/drivers/gpio/gpio-xilinx.c
>> index 14b2a62..923cab8 100644
>> --- a/drivers/gpio/gpio-xilinx.c
>> +++ b/drivers/gpio/gpio-xilinx.c
>> @@ -13,6 +13,7 @@
>>   */
>>
>>  #include <linux/bitops.h>
>> +#include <linux/clk.h>
>>  #include <linux/init.h>
>>  #include <linux/errno.h>
>>  #include <linux/module.h>
>> @@ -45,6 +46,7 @@
>>   * @gpio_state: GPIO state shadow register
>>   * @gpio_dir: GPIO direction shadow register
>>   * @gpio_lock: Lock used for synchronization
>> + * @clk: Clock resource for this controller
>>   */
>>  struct xgpio_instance {
>>       struct of_mm_gpio_chip mmchip;
>> @@ -52,6 +54,7 @@ struct xgpio_instance {
>>       u32 gpio_state[2];
>>       u32 gpio_dir[2];
>>       spinlock_t gpio_lock[2];
>> +     struct clk *clk;
>>  };
>>
>>  static inline int xgpio_index(struct xgpio_instance *chip, int gpio)
>> @@ -282,6 +285,7 @@ static int xgpio_remove(struct platform_device *pdev=
)
>>       struct xgpio_instance *chip =3D platform_get_drvdata(pdev);
>>
>>       of_mm_gpiochip_remove(&chip->mmchip);
>> +     clk_disable_unprepare(chip->clk);
>>
>>       return 0;
>>  }
>> @@ -307,6 +311,23 @@ static int xgpio_probe(struct platform_device *pdev=
)
>>
>>       platform_set_drvdata(pdev, chip);
>>
>> +     /* Retrieve GPIO clock */
>> +     chip->clk =3D devm_clk_get(&pdev->dev, NULL);
>
> The driver should use the clock-name documented in the binding to do the
> clock lookup.

My idea was to keep the clk name optional since there is only one clock.
Or do you think we should mandate the name if clk is provided.

>
>> +     if (IS_ERR(chip->clk)) {
>> +             if (PTR_ERR(chip->clk) =3D=3D -ENOENT) {
>> +                     dev_info(&pdev->dev, "No clocks found for clk\n");
>
> This is pretty much just noise. The clocks property is optional. No need
> to be too verbose about that. It would be quite a lot of printing if
> every driver would report absent optional DT properties.
Ok will remove the print

>
>         S=C3=B6ren
