{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685041707944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685041707945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 16:08:27 2023 " "Processing started: Thu May 25 16:08:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685041707945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1685041707945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cont_led -c cont_led --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cont_led -c cont_led --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1685041707945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1685041708202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1685041708202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joaop/documents/logica_reconfig/clk/exer1/pacote.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/joaop/documents/logica_reconfig/clk/exer1/pacote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacote " "Found design unit 1: pacote" {  } { { "../Exer1/pacote.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Clk/Exer1/pacote.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685041716457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685041716457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joaop/documents/logica_reconfig/clk/exer1/cloclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joaop/documents/logica_reconfig/clk/exer1/cloclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cloclk-arq " "Found design unit 1: cloclk-arq" {  } { { "../Exer1/cloclk.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Clk/Exer1/cloclk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685041716461 ""} { "Info" "ISGN_ENTITY_NAME" "1 cloclk " "Found entity 1: cloclk" {  } { { "../Exer1/cloclk.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Clk/Exer1/cloclk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685041716461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685041716461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_led-arq " "Found design unit 1: cont_led-arq" {  } { { "cont_led.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Clk/Exer2/cont_led.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685041716463 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_led " "Found entity 1: cont_led" {  } { { "cont_led.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Clk/Exer2/cont_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685041716463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685041716463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acd_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acd_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acd_led-arq " "Found design unit 1: acd_led-arq" {  } { { "acd_led.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Clk/Exer2/acd_led.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685041716466 ""} { "Info" "ISGN_ENTITY_NAME" "1 acd_led " "Found entity 1: acd_led" {  } { { "acd_led.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Clk/Exer2/acd_led.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685041716466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685041716466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cont_led " "Elaborating entity \"cont_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1685041716501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cloclk cloclk:map_1 A:arq " "Elaborating entity \"cloclk\" using architecture \"A:arq\" for hierarchy \"cloclk:map_1\"" {  } { { "cont_led.vhd" "map_1" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Clk/Exer2/cont_led.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685041716512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "acd_led acd_led:map_2 A:arq " "Elaborating entity \"acd_led\" using architecture \"A:arq\" for hierarchy \"acd_led:map_2\"" {  } { { "cont_led.vhd" "map_2" { Text "C:/Users/joaop/Documents/Logica_Reconfig/Clk/Exer2/cont_led.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685041716525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685041716649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 16:08:36 2023 " "Processing ended: Thu May 25 16:08:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685041716649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685041716649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685041716649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685041716649 ""}
