{"position": "Test Research and Development Engineer", "company": "Intel Corporation", "profiles": ["Languages English English English Skills Nanotechnology Materials Science Heat Transfer Characterization R&D Physics Scanning Electron... Thin Films Experimentation Research Technology... Skills  Nanotechnology Materials Science Heat Transfer Characterization R&D Physics Scanning Electron... Thin Films Experimentation Research Technology... Nanotechnology Materials Science Heat Transfer Characterization R&D Physics Scanning Electron... Thin Films Experimentation Research Technology... Nanotechnology Materials Science Heat Transfer Characterization R&D Physics Scanning Electron... Thin Films Experimentation Research Technology... ", "Experience System Architect VDL Enabling Technologies Group (ETG) November 2014  \u2013 Present (10 months) Eindhoven Area, Netherlands Principal Mechatronics Design Engineer ASML December 2012  \u2013  November 2014  (2 years) eindhoven, netherlands Design, implementation, and test of control systems architectures for the next generation of EUV lithography machines. Team Leader / Designer Advance Public Transport Systems November 2011  \u2013  September 2012  (11 months) Helmond, Netherlands Dual responsibilities as team lead and control systems designer of an autonomously guided public bus system with a Safety Integrity Level 4 of the European Functional Safety standard IEC61508. Senior Test Research & Development Engineer Intel Corporation January 2008  \u2013  November 2011  (3 years 11 months) Chandler, AZ, United States Developed system level test solutions for Intel\u2019s desktop, server, and mobile CPU products. Research Assistant Center of Automation Technologies and Systems January 2005  \u2013  December 2006  (2 years) Troy, NY, United States Designed and implemented advanced motion control algorithms of linear stages used in electronic manufacturing. Automation & Instrumentation Freelancer Independent January 2000  \u2013  August 2002  (2 years 8 months) Mexico City, Mexico Designed automation solutions for the chemical, automotive, agriculture and TV-advertising industries. Engineer Tebo S.A. de C.V. 1999  \u2013  2000  (1 year) Mexico City Mexico Designed automation solutions for production line machinery in the largest car brake factory of Mexico. System Architect VDL Enabling Technologies Group (ETG) November 2014  \u2013 Present (10 months) Eindhoven Area, Netherlands System Architect VDL Enabling Technologies Group (ETG) November 2014  \u2013 Present (10 months) Eindhoven Area, Netherlands Principal Mechatronics Design Engineer ASML December 2012  \u2013  November 2014  (2 years) eindhoven, netherlands Design, implementation, and test of control systems architectures for the next generation of EUV lithography machines. Principal Mechatronics Design Engineer ASML December 2012  \u2013  November 2014  (2 years) eindhoven, netherlands Design, implementation, and test of control systems architectures for the next generation of EUV lithography machines. Team Leader / Designer Advance Public Transport Systems November 2011  \u2013  September 2012  (11 months) Helmond, Netherlands Dual responsibilities as team lead and control systems designer of an autonomously guided public bus system with a Safety Integrity Level 4 of the European Functional Safety standard IEC61508. Team Leader / Designer Advance Public Transport Systems November 2011  \u2013  September 2012  (11 months) Helmond, Netherlands Dual responsibilities as team lead and control systems designer of an autonomously guided public bus system with a Safety Integrity Level 4 of the European Functional Safety standard IEC61508. Senior Test Research & Development Engineer Intel Corporation January 2008  \u2013  November 2011  (3 years 11 months) Chandler, AZ, United States Developed system level test solutions for Intel\u2019s desktop, server, and mobile CPU products. Senior Test Research & Development Engineer Intel Corporation January 2008  \u2013  November 2011  (3 years 11 months) Chandler, AZ, United States Developed system level test solutions for Intel\u2019s desktop, server, and mobile CPU products. Research Assistant Center of Automation Technologies and Systems January 2005  \u2013  December 2006  (2 years) Troy, NY, United States Designed and implemented advanced motion control algorithms of linear stages used in electronic manufacturing. Research Assistant Center of Automation Technologies and Systems January 2005  \u2013  December 2006  (2 years) Troy, NY, United States Designed and implemented advanced motion control algorithms of linear stages used in electronic manufacturing. Automation & Instrumentation Freelancer Independent January 2000  \u2013  August 2002  (2 years 8 months) Mexico City, Mexico Designed automation solutions for the chemical, automotive, agriculture and TV-advertising industries. Automation & Instrumentation Freelancer Independent January 2000  \u2013  August 2002  (2 years 8 months) Mexico City, Mexico Designed automation solutions for the chemical, automotive, agriculture and TV-advertising industries. Engineer Tebo S.A. de C.V. 1999  \u2013  2000  (1 year) Mexico City Mexico Designed automation solutions for production line machinery in the largest car brake factory of Mexico. Engineer Tebo S.A. de C.V. 1999  \u2013  2000  (1 year) Mexico City Mexico Designed automation solutions for production line machinery in the largest car brake factory of Mexico. Languages   Skills Control Theory Matlab Robotics Electronics C Embedded Systems Control Systems Design Sensors Systems Engineering Simulations Automation Labview Simulink Mechatronics Testing Engineering Algorithms Signal Processing Requirements Management Semiconductors LaTeX Mathematical Modeling Electrical Engineering R&D System Design Embedded Software Design of Experiments LabVIEW See 13+ \u00a0 \u00a0 See less Skills  Control Theory Matlab Robotics Electronics C Embedded Systems Control Systems Design Sensors Systems Engineering Simulations Automation Labview Simulink Mechatronics Testing Engineering Algorithms Signal Processing Requirements Management Semiconductors LaTeX Mathematical Modeling Electrical Engineering R&D System Design Embedded Software Design of Experiments LabVIEW See 13+ \u00a0 \u00a0 See less Control Theory Matlab Robotics Electronics C Embedded Systems Control Systems Design Sensors Systems Engineering Simulations Automation Labview Simulink Mechatronics Testing Engineering Algorithms Signal Processing Requirements Management Semiconductors LaTeX Mathematical Modeling Electrical Engineering R&D System Design Embedded Software Design of Experiments LabVIEW See 13+ \u00a0 \u00a0 See less Control Theory Matlab Robotics Electronics C Embedded Systems Control Systems Design Sensors Systems Engineering Simulations Automation Labview Simulink Mechatronics Testing Engineering Algorithms Signal Processing Requirements Management Semiconductors LaTeX Mathematical Modeling Electrical Engineering R&D System Design Embedded Software Design of Experiments LabVIEW See 13+ \u00a0 \u00a0 See less Education Rensselaer Polytechnic Institute PhD,  Electrical Engineering 2004  \u2013 2008 Thesis: Iterative Learning Control for Nonlinear Nonsmooth Dynamical Systems \nAdvisers: Dr. John T. Wen and Dr. Murat Arcak The University of Sheffield MSc in Control Systems 2002  \u2013 2003 Universidad Iberoamericana, Ciudad de M\u00e9xico BSc in Mechanical and Electrical Engineering (Mechatronics) 1996  \u2013 2000 Rensselaer Polytechnic Institute PhD,  Electrical Engineering 2004  \u2013 2008 Thesis: Iterative Learning Control for Nonlinear Nonsmooth Dynamical Systems \nAdvisers: Dr. John T. Wen and Dr. Murat Arcak Rensselaer Polytechnic Institute PhD,  Electrical Engineering 2004  \u2013 2008 Thesis: Iterative Learning Control for Nonlinear Nonsmooth Dynamical Systems \nAdvisers: Dr. John T. Wen and Dr. Murat Arcak Rensselaer Polytechnic Institute PhD,  Electrical Engineering 2004  \u2013 2008 Thesis: Iterative Learning Control for Nonlinear Nonsmooth Dynamical Systems \nAdvisers: Dr. John T. Wen and Dr. Murat Arcak The University of Sheffield MSc in Control Systems 2002  \u2013 2003 The University of Sheffield MSc in Control Systems 2002  \u2013 2003 The University of Sheffield MSc in Control Systems 2002  \u2013 2003 Universidad Iberoamericana, Ciudad de M\u00e9xico BSc in Mechanical and Electrical Engineering (Mechatronics) 1996  \u2013 2000 Universidad Iberoamericana, Ciudad de M\u00e9xico BSc in Mechanical and Electrical Engineering (Mechatronics) 1996  \u2013 2000 Universidad Iberoamericana, Ciudad de M\u00e9xico BSc in Mechanical and Electrical Engineering (Mechatronics) 1996  \u2013 2000 Honors & Awards ", "Languages Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Full professional proficiency Skills Semiconductors Materials Science Thin Films Coatings Characterization Design of Experiments Failure Analysis Engineering Finite Element Analysis Powder X-ray Diffraction Scanning Electron... Materials Nanotechnology R&D Skills  Semiconductors Materials Science Thin Films Coatings Characterization Design of Experiments Failure Analysis Engineering Finite Element Analysis Powder X-ray Diffraction Scanning Electron... Materials Nanotechnology R&D Semiconductors Materials Science Thin Films Coatings Characterization Design of Experiments Failure Analysis Engineering Finite Element Analysis Powder X-ray Diffraction Scanning Electron... Materials Nanotechnology R&D Semiconductors Materials Science Thin Films Coatings Characterization Design of Experiments Failure Analysis Engineering Finite Element Analysis Powder X-ray Diffraction Scanning Electron... Materials Nanotechnology R&D ", "Experience Test Research and Development Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Hillsboro, OR \u2022\tDesign PCB to enable sort and test \n\u2022\tAutomate design processes through development of Matlab GUI and scripts Graduate Research Assistant Research and Engineering Center for Unmanned Vehicles May 2012  \u2013 Present (3 years 4 months) University of Colorado Boulder \u2022\tDesign, build and test a crash resistant, portable folding wing UAS (known as SIZRS) \n\u2022\tDesign and develop UAS avionics \n\u2022\tRemote operator for DataHawk, SIZRS and other developing UAS Research Assistant Laboratory for Atmospheric and Space Physics September 2009  \u2013  June 2012  (2 years 10 months) Boulder, Colorado \u2022\tBuild the next generation Electrostatic Lunar Dust Analyzer (ELDA) \n\u2022\tDesign, build and test a low noise (200 electrons of noise) charge sensitive amplifier (CSA) for ELDA \n\u2022\tDesign software using National Instrument LabView for data acquisition of ELDA  \n\u2022\tDevelop calibration and testing procedures and solve anomalies in the system \n\u2022\tWork with high vacuum environment for testing and data collection Discovery Learning Apprenticeship Center for Integrated Plasma Studies September 2010  \u2013  May 2011  (9 months) University of Colorado Boulder \u2022\tOne year active learning program that promote individual growth in a technically challenging environment with weekly advisor meetings, papers, seminars and a poster presentation \n\u2022\tDevelop working relationships with peers and experts in the community of the lunar dust researchers \n\u2022\tResponsible for the electrical system of the first generation Dust Trajectory Sensor Test Research and Development Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Hillsboro, OR \u2022\tDesign PCB to enable sort and test \n\u2022\tAutomate design processes through development of Matlab GUI and scripts Test Research and Development Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Hillsboro, OR \u2022\tDesign PCB to enable sort and test \n\u2022\tAutomate design processes through development of Matlab GUI and scripts Graduate Research Assistant Research and Engineering Center for Unmanned Vehicles May 2012  \u2013 Present (3 years 4 months) University of Colorado Boulder \u2022\tDesign, build and test a crash resistant, portable folding wing UAS (known as SIZRS) \n\u2022\tDesign and develop UAS avionics \n\u2022\tRemote operator for DataHawk, SIZRS and other developing UAS Graduate Research Assistant Research and Engineering Center for Unmanned Vehicles May 2012  \u2013 Present (3 years 4 months) University of Colorado Boulder \u2022\tDesign, build and test a crash resistant, portable folding wing UAS (known as SIZRS) \n\u2022\tDesign and develop UAS avionics \n\u2022\tRemote operator for DataHawk, SIZRS and other developing UAS Research Assistant Laboratory for Atmospheric and Space Physics September 2009  \u2013  June 2012  (2 years 10 months) Boulder, Colorado \u2022\tBuild the next generation Electrostatic Lunar Dust Analyzer (ELDA) \n\u2022\tDesign, build and test a low noise (200 electrons of noise) charge sensitive amplifier (CSA) for ELDA \n\u2022\tDesign software using National Instrument LabView for data acquisition of ELDA  \n\u2022\tDevelop calibration and testing procedures and solve anomalies in the system \n\u2022\tWork with high vacuum environment for testing and data collection Research Assistant Laboratory for Atmospheric and Space Physics September 2009  \u2013  June 2012  (2 years 10 months) Boulder, Colorado \u2022\tBuild the next generation Electrostatic Lunar Dust Analyzer (ELDA) \n\u2022\tDesign, build and test a low noise (200 electrons of noise) charge sensitive amplifier (CSA) for ELDA \n\u2022\tDesign software using National Instrument LabView for data acquisition of ELDA  \n\u2022\tDevelop calibration and testing procedures and solve anomalies in the system \n\u2022\tWork with high vacuum environment for testing and data collection Discovery Learning Apprenticeship Center for Integrated Plasma Studies September 2010  \u2013  May 2011  (9 months) University of Colorado Boulder \u2022\tOne year active learning program that promote individual growth in a technically challenging environment with weekly advisor meetings, papers, seminars and a poster presentation \n\u2022\tDevelop working relationships with peers and experts in the community of the lunar dust researchers \n\u2022\tResponsible for the electrical system of the first generation Dust Trajectory Sensor Discovery Learning Apprenticeship Center for Integrated Plasma Studies September 2010  \u2013  May 2011  (9 months) University of Colorado Boulder \u2022\tOne year active learning program that promote individual growth in a technically challenging environment with weekly advisor meetings, papers, seminars and a poster presentation \n\u2022\tDevelop working relationships with peers and experts in the community of the lunar dust researchers \n\u2022\tResponsible for the electrical system of the first generation Dust Trajectory Sensor Languages   Skills Matlab Microsoft Office Solidworks AutoCAD Machining Labview Mechanical Aptitude Electrical Aptitude Problem Solving Mathematica Mathematical Modeling Engineering Aerospace Systems Engineering PCB layout design Altium Designer Simulations See 2+ \u00a0 \u00a0 See less Skills  Matlab Microsoft Office Solidworks AutoCAD Machining Labview Mechanical Aptitude Electrical Aptitude Problem Solving Mathematica Mathematical Modeling Engineering Aerospace Systems Engineering PCB layout design Altium Designer Simulations See 2+ \u00a0 \u00a0 See less Matlab Microsoft Office Solidworks AutoCAD Machining Labview Mechanical Aptitude Electrical Aptitude Problem Solving Mathematica Mathematical Modeling Engineering Aerospace Systems Engineering PCB layout design Altium Designer Simulations See 2+ \u00a0 \u00a0 See less Matlab Microsoft Office Solidworks AutoCAD Machining Labview Mechanical Aptitude Electrical Aptitude Problem Solving Mathematica Mathematical Modeling Engineering Aerospace Systems Engineering PCB layout design Altium Designer Simulations See 2+ \u00a0 \u00a0 See less Education University of Colorado at Boulder Aerospace Engineering,  Automatic Control Systems 2012  \u2013 2013 Concurrent Degree Program Activities and Societies:\u00a0 Sigma Gamma Tau University of Colorado at Boulder Bachelor of Science,  Aerospace Engineering 2008  \u2013 2012 University of Colorado at Boulder Aerospace Engineering,  Automatic Control Systems 2012  \u2013 2013 Concurrent Degree Program Activities and Societies:\u00a0 Sigma Gamma Tau University of Colorado at Boulder Aerospace Engineering,  Automatic Control Systems 2012  \u2013 2013 Concurrent Degree Program Activities and Societies:\u00a0 Sigma Gamma Tau University of Colorado at Boulder Aerospace Engineering,  Automatic Control Systems 2012  \u2013 2013 Concurrent Degree Program Activities and Societies:\u00a0 Sigma Gamma Tau University of Colorado at Boulder Bachelor of Science,  Aerospace Engineering 2008  \u2013 2012 University of Colorado at Boulder Bachelor of Science,  Aerospace Engineering 2008  \u2013 2012 University of Colorado at Boulder Bachelor of Science,  Aerospace Engineering 2008  \u2013 2012 Honors & Awards ", "Summary Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results to improve test coverage Summary Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results to improve test coverage Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results to improve test coverage Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results to improve test coverage Experience Test Technologist Intel Corporation March 2015  \u2013 Present (6 months) Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results to improve test coverage. Test Research and Development Engineer Intel Corporation September 2013  \u2013  March 2015  (1 year 7 months) Hillsboro, OR Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC, Client and Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results Test Development Engineer Intel Corporation July 2013  \u2013  September 2013  (3 months) Hillsboro, OR Developing Advanced Test Methods for corporate-wide Sort and Test Technology Development Group. Principal Engineer Intel Corporation 2010  \u2013  July 2013  (3 years) Hillsboro, OR Intel Custom Foundry \nAdvanced 3D CMOS Process-Product Integration \nDesign for Reliability \nDesign for Manufacturability VLSI Design Engineer Intel Corporation 1996  \u2013  2010  (14 years) Hillsboro, OR Microprocessor Design for Reliability and Manufacturability Associate Professor University of Minnesota, ECE Department September 1991  \u2013  August 1996  (5 years) Teaching analog and digitalCMOS VLSI design courses using Mentor Graphics design system. Research in the area of hardware implementation of fuzzy logic and neural networks. Research Associate Carnegie Mellon University 1989  \u2013  1991  (2 years) Greater Pittsburgh Area CMOS VLSI Design for Testability and Manufacturability VLSI Design Engineer Institute of Electron Technology 1978  \u2013  1989  (11 years) Warsaw Area, Poland Designing stand-alone CMOS shift registers, serial and parallel interface chips for x86-class microprocessor. Research in the area of Design for Manufacturability of CMOS VLSI (design centering via Shmoo plot analysis). Test Technologist Intel Corporation March 2015  \u2013 Present (6 months) Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results to improve test coverage. Test Technologist Intel Corporation March 2015  \u2013 Present (6 months) Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results to improve test coverage. Test Research and Development Engineer Intel Corporation September 2013  \u2013  March 2015  (1 year 7 months) Hillsboro, OR Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC, Client and Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results Test Research and Development Engineer Intel Corporation September 2013  \u2013  March 2015  (1 year 7 months) Hillsboro, OR Design for Testability-Manufacturability-Reliability methodology definition for Intel SOC, Client and Server products \nOptimal test pattern generation for 3D CMOS products based on process diagnosis results Test Development Engineer Intel Corporation July 2013  \u2013  September 2013  (3 months) Hillsboro, OR Developing Advanced Test Methods for corporate-wide Sort and Test Technology Development Group. Test Development Engineer Intel Corporation July 2013  \u2013  September 2013  (3 months) Hillsboro, OR Developing Advanced Test Methods for corporate-wide Sort and Test Technology Development Group. Principal Engineer Intel Corporation 2010  \u2013  July 2013  (3 years) Hillsboro, OR Intel Custom Foundry \nAdvanced 3D CMOS Process-Product Integration \nDesign for Reliability \nDesign for Manufacturability Principal Engineer Intel Corporation 2010  \u2013  July 2013  (3 years) Hillsboro, OR Intel Custom Foundry \nAdvanced 3D CMOS Process-Product Integration \nDesign for Reliability \nDesign for Manufacturability VLSI Design Engineer Intel Corporation 1996  \u2013  2010  (14 years) Hillsboro, OR Microprocessor Design for Reliability and Manufacturability VLSI Design Engineer Intel Corporation 1996  \u2013  2010  (14 years) Hillsboro, OR Microprocessor Design for Reliability and Manufacturability Associate Professor University of Minnesota, ECE Department September 1991  \u2013  August 1996  (5 years) Teaching analog and digitalCMOS VLSI design courses using Mentor Graphics design system. Research in the area of hardware implementation of fuzzy logic and neural networks. Associate Professor University of Minnesota, ECE Department September 1991  \u2013  August 1996  (5 years) Teaching analog and digitalCMOS VLSI design courses using Mentor Graphics design system. Research in the area of hardware implementation of fuzzy logic and neural networks. Research Associate Carnegie Mellon University 1989  \u2013  1991  (2 years) Greater Pittsburgh Area CMOS VLSI Design for Testability and Manufacturability Research Associate Carnegie Mellon University 1989  \u2013  1991  (2 years) Greater Pittsburgh Area CMOS VLSI Design for Testability and Manufacturability VLSI Design Engineer Institute of Electron Technology 1978  \u2013  1989  (11 years) Warsaw Area, Poland Designing stand-alone CMOS shift registers, serial and parallel interface chips for x86-class microprocessor. Research in the area of Design for Manufacturability of CMOS VLSI (design centering via Shmoo plot analysis). VLSI Design Engineer Institute of Electron Technology 1978  \u2013  1989  (11 years) Warsaw Area, Poland Designing stand-alone CMOS shift registers, serial and parallel interface chips for x86-class microprocessor. Research in the area of Design for Manufacturability of CMOS VLSI (design centering via Shmoo plot analysis). Languages Russian Polish French Russian Polish French Russian Polish French Skills Reliability Static Timing Analysis SoC Circuit Design Microprocessors Low Power Design IC VLSI CMOS Intel Design Methodology Failure Analysis Design of Experiments Reliability Engineering Process-Product... Analog Circuit Design Semiconductors Computer Architecture Low-power Design Analog PCIe Power Management Mixed Signal See 8+ \u00a0 \u00a0 See less Skills  Reliability Static Timing Analysis SoC Circuit Design Microprocessors Low Power Design IC VLSI CMOS Intel Design Methodology Failure Analysis Design of Experiments Reliability Engineering Process-Product... Analog Circuit Design Semiconductors Computer Architecture Low-power Design Analog PCIe Power Management Mixed Signal See 8+ \u00a0 \u00a0 See less Reliability Static Timing Analysis SoC Circuit Design Microprocessors Low Power Design IC VLSI CMOS Intel Design Methodology Failure Analysis Design of Experiments Reliability Engineering Process-Product... Analog Circuit Design Semiconductors Computer Architecture Low-power Design Analog PCIe Power Management Mixed Signal See 8+ \u00a0 \u00a0 See less Reliability Static Timing Analysis SoC Circuit Design Microprocessors Low Power Design IC VLSI CMOS Intel Design Methodology Failure Analysis Design of Experiments Reliability Engineering Process-Product... Analog Circuit Design Semiconductors Computer Architecture Low-power Design Analog PCIe Power Management Mixed Signal See 8+ \u00a0 \u00a0 See less Education Politechnika Warszawska Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 1986  \u2013 1986 Politechnika Warszawska Master of Science (MSc),  Electrical Engineering 1973  \u2013 1978 Politechnika Warszawska Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 1986  \u2013 1986 Politechnika Warszawska Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 1986  \u2013 1986 Politechnika Warszawska Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 1986  \u2013 1986 Politechnika Warszawska Master of Science (MSc),  Electrical Engineering 1973  \u2013 1978 Politechnika Warszawska Master of Science (MSc),  Electrical Engineering 1973  \u2013 1978 Politechnika Warszawska Master of Science (MSc),  Electrical Engineering 1973  \u2013 1978 "]}