Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Feb 15 15:19:38 2024
| Host         : RRF-PC-157 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hetsegments_timing_summary_routed.rpt -pb hetsegments_timing_summary_routed.pb -rpx hetsegments_timing_summary_routed.rpx -warn_on_violation
| Design       : hetsegments
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex[1]
                            (input port)
  Destination:            sa[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.926ns  (logic 5.411ns (54.509%)  route 4.515ns (45.491%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  hex[1] (IN)
                         net (fo=0)                   0.000     0.000    hex[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  hex_IBUF[1]_inst/O
                         net (fo=7, routed)           2.182     3.662    hex_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.152     3.814 r  sa_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.333     6.147    sa_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     9.926 r  sa_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.926    sa[0]
    T10                                                               r  sa[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[1]
                            (input port)
  Destination:            sa[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 5.159ns (52.401%)  route 4.686ns (47.599%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  hex[1] (IN)
                         net (fo=0)                   0.000     0.000    hex[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  hex_IBUF[1]_inst/O
                         net (fo=7, routed)           2.182     3.662    hex_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.124     3.786 r  sa_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.504     6.290    sa_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.845 r  sa_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.845    sa[1]
    R10                                                               r  sa[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[1]
                            (input port)
  Destination:            sa[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.658ns  (logic 5.400ns (55.917%)  route 4.257ns (44.083%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  hex[1] (IN)
                         net (fo=0)                   0.000     0.000    hex[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  hex_IBUF[1]_inst/O
                         net (fo=7, routed)           2.185     3.664    hex_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.152     3.816 r  sa_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.072     5.889    sa_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     9.658 r  sa_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.658    sa[5]
    T11                                                               r  sa[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            sa[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 5.379ns (56.065%)  route 4.216ns (43.935%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           1.710     3.187    hex_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.150     3.337 r  sa_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.505     5.843    sa_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     9.595 r  sa_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.595    sa[3]
    K13                                                               r  sa[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[1]
                            (input port)
  Destination:            sa[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 5.137ns (57.105%)  route 3.859ns (42.895%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  hex[1] (IN)
                         net (fo=0)                   0.000     0.000    hex[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  hex_IBUF[1]_inst/O
                         net (fo=7, routed)           2.185     3.664    hex_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.788 r  sa_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.462    sa_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.996 r  sa_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.996    sa[4]
    P15                                                               r  sa[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            sa[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 5.094ns (58.461%)  route 3.620ns (41.539%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           1.710     3.187    hex_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.311 r  sa_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.910     5.221    sa_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.714 r  sa_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.714    sa[2]
    K16                                                               r  sa[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            sa[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 5.138ns (60.350%)  route 3.376ns (39.650%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           1.702     3.179    hex_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.303 r  sa_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.977    sa_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.514 r  sa_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.514    sa[6]
    L18                                                               r  sa[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            sa[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.524ns (68.948%)  route 0.687ns (31.052%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           0.362     0.607    hex_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.045     0.652 r  sa_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.325     0.977    sa_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.211 r  sa_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.211    sa[4]
    P15                                                               r  sa[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[2]
                            (input port)
  Destination:            sa[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.536ns (65.566%)  route 0.807ns (34.434%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  hex[2] (IN)
                         net (fo=0)                   0.000     0.000    hex[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  hex_IBUF[2]_inst/O
                         net (fo=7, routed)           0.482     0.735    hex_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.045     0.780 r  sa_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.105    sa_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.343 r  sa_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.343    sa[6]
    L18                                                               r  sa[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[2]
                            (input port)
  Destination:            sa[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.492ns (61.796%)  route 0.923ns (38.204%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  hex[2] (IN)
                         net (fo=0)                   0.000     0.000    hex[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  hex_IBUF[2]_inst/O
                         net (fo=7, routed)           0.481     0.734    hex_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.045     0.779 r  sa_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.220    sa_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.415 r  sa_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.415    sa[2]
    K16                                                               r  sa[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            sa[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.622ns (65.036%)  route 0.872ns (34.964%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           0.362     0.607    hex_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.049     0.656 r  sa_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.510     1.166    sa_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.328     2.494 r  sa_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.494    sa[5]
    T11                                                               r  sa[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            sa[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.546ns (59.837%)  route 1.038ns (40.163%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           0.361     0.606    hex_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.045     0.651 r  sa_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.677     1.328    sa_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.584 r  sa_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.584    sa[1]
    R10                                                               r  sa[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            sa[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.632ns (62.488%)  route 0.980ns (37.512%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           0.361     0.606    hex_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.048     0.654 r  sa_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.619     1.273    sa_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     2.612 r  sa_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.612    sa[0]
    T10                                                               r  sa[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[2]
                            (input port)
  Destination:            sa[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.614ns (57.964%)  route 1.170ns (42.036%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  hex[2] (IN)
                         net (fo=0)                   0.000     0.000    hex[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  hex_IBUF[2]_inst/O
                         net (fo=7, routed)           0.481     0.734    hex_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.048     0.782 r  sa_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.689     1.471    sa_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     2.784 r  sa_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.784    sa[3]
    K13                                                               r  sa[3] (OUT)
  -------------------------------------------------------------------    -------------------





