### ğŸ§  ROB å­æ¨¡çµ„ä»‹é¢èªªæ˜ï¼ˆReorder Bufferï¼‰

```systemverilog
module rob #(
    parameter config_pkg::cva6_cfg_t CVA6Cfg = config_pkg::cva6_cfg_empty,
    parameter bit IsRVFI = bit'(0),
    parameter type rs3_len_t = logic,
    parameter int unsigned NR_ENTRIES = 8  // ROB å¤§å°ï¼ˆå¿…é ˆç‚º 2 çš„å†ªæ¬¡ï¼‰
) (
    input  logic clk_i,                   // æ™‚é˜
    input  logic rst_ni,                  // éåŒæ­¥ resetï¼Œä½æœ‰æ•ˆ
    input  logic flush_unissued_instr_i,  // Flush æ‰€æœ‰æœªç™¼æ´¾çš„æŒ‡ä»¤ï¼ˆå¦‚ branch mispredictï¼‰
    input  logic unresolved_branch_i,     // æœªè§£æ±ºçš„åˆ†æ”¯ï¼ˆä¿ç•™ï¼‰
    input  logic flush_i,                 // Flush æ‰€æœ‰ç‹€æ…‹

    output logic sb_full_o,               // scoreboard æ˜¯å¦å·²æ»¿ï¼ˆä»£è¡¨ ROB æ»¿äº†ï¼‰

    // Register write-after-write hazard æª¢æŸ¥
    output ariane_pkg::fu_t [2**ariane_pkg::REG_ADDR_SIZE-1:0] rd_clobber_gpr_o, // æ¯å€‹ GPR å¯„å­˜å™¨ç›®å‰çš„å¯«å…¥ä¾†æºåŠŸèƒ½å–®å…ƒ
    output ariane_pkg::fu_t [2**ariane_pkg::REG_ADDR_SIZE-1:0] rd_clobber_fpr_o, // æ¯å€‹ FPR å¯„å­˜å™¨ç›®å‰çš„å¯«å…¥ä¾†æºåŠŸèƒ½å–®å…ƒ

    // ç™¼æ´¾æ™‚è¼¸å…¥å¯¦é«”ä¾†æºæš«å­˜å™¨ï¼ˆrs1/rs2/rs3ï¼‰ï¼ŒROB å…§è¨˜éŒ„é€™äº›å€¼
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs1_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs2_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs3_i,

    // çµ¦ Issue Read Operand éšæ®µè®€å› ROB ä¸­ rs1/rs2/rs3 çš„å€¼
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs1_o,
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs2_o,
    output rs3_len_t     [CVA6Cfg.NrissuePorts-1:0] rs3_o,

    output logic [CVA6Cfg.NrissuePorts-1:0] rs1_valid_o, // rs1 è³‡æ–™æ˜¯å¦ valid
    output logic [CVA6Cfg.NrissuePorts-1:0] rs2_valid_o, // rs2 è³‡æ–™æ˜¯å¦ valid
    output logic [CVA6Cfg.NrissuePorts-1:0] rs3_valid_o, // rs3 è³‡æ–™æ˜¯å¦ valid

    // Commit éšæ®µï¼šROB è¼¸å‡ºä¸€æ‰¹å¯è¢« commit çš„æŒ‡ä»¤
    output scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] commit_instr_o,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] commit_ack_i,

    // Rename éšæ®µå¯«å…¥æ–°çš„æŒ‡ä»¤ï¼ˆDecodedï¼‰
    input  scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_i,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_valid_i,
    output logic [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_ack_o,

    // ç™¼æ´¾åˆ° IROï¼ˆIssue/ReadOperandsï¼‰éšæ®µçš„æŒ‡ä»¤
    output scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] issue_instr_o,
    output logic [CVA6Cfg.NrCommitPorts-1:0] issue_instr_valid_o,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] issue_ack_i,

    // å¯«å›éšæ®µè³‡è¨Šï¼ˆä¾æ“š trans_id åˆ¤å®šå“ªç­†æŒ‡ä»¤å®Œæˆï¼‰
    input  logic [CVA6Cfg.NrWbPorts-1:0][TRANS_ID_BITS-1:0] trans_id_i,
    input  logic [CVA6Cfg.NrWbPorts-1:0][riscv::XLEN-1:0]   wbdata_i,
    input  exception_t [CVA6Cfg.NrWbPorts-1:0]              ex_i,
    input  logic [CVA6Cfg.NrWbPorts-1:0]                    wt_valid_i,
    input  bp_resolve_t                                     resolved_branch_i,
    input  logic                                            x_we_i,

    // Load/Store Address å›å‚³è³‡è¨Šï¼ˆfor exception flushï¼‰
    input  [riscv::VLEN-1:0]                 lsu_addr_i,
    input  [(riscv::XLEN/8)-1:0]             lsu_rmask_i,
    input  [(riscv::XLEN/8)-1:0]             lsu_wmask_i,
    input  [TRANS_ID_BITS-1:0]              lsu_addr_trans_id_i,

    // Forwarding è³‡æ–™ï¼ˆXLEN å¯¬åº¦ï¼‰
    input riscv::xlen_t                     rs1_forwarding_i,
    input riscv::xlen_t                     rs2_forwarding_i,

    // Flush è³‡è¨Šè¼¸å‡º
    output logic [NR_ENTRIES-1:0]           flush_entry,
    output logic [NR_ENTRIES-1:0][3:0]      flush_fu,
    output logic [NR_ENTRIES-1:0][3:0]      flush_trans_id,
    output logic [NR_ENTRIES-1:0][63:0]     flush_lsu_addr
);
```

---

### ğŸ“˜ å°çµï¼šROB æ¨¡çµ„è·è²¬æ•´ç†

| éšæ®µ         | åŠŸèƒ½æè¿°                                                                 |
|--------------|--------------------------------------------------------------------------|
| Rename       | æ–°å¢æŒ‡ä»¤é€²å…¥ ROB                                                         |
| Issue        | å°‡ valid æŒ‡ä»¤é€å…¥ Issue & Read Operands éšæ®µ                            |
| Read Operands| æä¾›ä¾†æºæš«å­˜å™¨å€¼èˆ‡ valid æ¨™è¨˜                                            |
| Writeback    | æ ¹æ“š `trans_id` èˆ‡ `wbdata` å°‡çµæœå¯«å›è‡³ ROB å°æ‡‰ entry                 |
| Commit       | å°‡å·²å®ŒæˆæŒ‡ä»¤é€å‡ºï¼ˆç¬¦åˆ commit æ¢ä»¶ï¼‰                                     |
| Exception    | æ¥æ”¶åˆ†æ”¯è§£æ±ºèˆ‡ LSU åœ°å€ï¼Œç”¨æ–¼ trigger flush æˆ– exception è™•ç†            |
| Forwarding   | å›å‚³ forwarding å€¼çµ¦ ALUã€LSUã€FPU ç­‰å–®å…ƒ                                |
| Flush è™•ç†    | è¼¸å‡º `flush_entry` ç­‰ç›¸é—œè³‡è¨Šä»¥æ”¯æ´æ•´é«” pipeline æ¸…ç©º/å›å¾©æ©Ÿåˆ¶          |

---

### ğŸ§  ROB: Register Order Bufferï¼ˆå…§éƒ¨æš«å­˜å€è¨˜æ†¶é«”ï¼‰å®šç¾©èˆ‡æ§åˆ¶ä¿¡è™Ÿ


```systemverilog
localparam int unsigned BITS_ENTRIES = $clog2(NR_ENTRIES);  // æ ¹æ“š rob å¤§å°æ±ºå®šç·¨è™Ÿä½å…ƒæ•¸

// ------------------------------------------------------------------------------------
// ROB memory çµæ§‹ï¼Œæ¯ç­†è³‡æ–™åŒ…å«ç™¼æ´¾èˆ‡æµ®é»è³‡è¨Šï¼Œä»¥åŠ scoreboard entry è³‡è¨Š
// ------------------------------------------------------------------------------------
typedef struct packed {
  logic issued;                         // æ˜¯å¦å·²ç¶“ç™¼æ´¾çµ¦åŠŸèƒ½å–®å…ƒ
  logic is_rd_fpr_flag;                // å¯«å›ç›®çš„æš«å­˜å™¨æ˜¯å¦ç‚ºæµ®é»æš«å­˜å™¨
  ariane_pkg::scoreboard_entry_t sbe; // æŒ‡ä»¤è³‡è¨Šï¼ˆscoreboard entryï¼‰
} sb_mem_t;

sb_mem_t [NR_ENTRIES-1:0] mem_q, mem_n;  // ROB çš„è¨˜æ†¶é«”é™£åˆ—ï¼ˆç›®å‰ç‹€æ…‹èˆ‡ä¸‹ä¸€ç‹€æ…‹ï¼‰

// ------------------------------------------------------------------------------------
// æ§åˆ¶è®Šæ•¸
// ------------------------------------------------------------------------------------
logic issue_full;                // æŒ‡ç¤º ROB æ˜¯å¦å·²æ»¿ï¼ˆå³ç„¡æ³•å†ç™¼æ´¾ï¼‰
logic issue_en_0;                // æ˜¯å¦å…è¨±ç™¼æ´¾ port 0
logic issue_en_1;                // æ˜¯å¦å…è¨±ç™¼æ´¾ port 1
logic flush_instr;               // æ˜¯å¦éœ€ flush ç‰¹å®šæŒ‡ä»¤
logic case_flush;                // æ ¹æ“š pointer æ±ºå®š flush çš„æ–¹å¼ï¼ˆwrap aroundï¼‰
logic enable_dual_issue;         // æ˜¯å¦å…è¨±é›™ç™¼æ´¾ï¼ˆæ ¹æ“š ROB ç©ºé–“ï¼‰

// ------------------------------------------------------------------------------------
// æŒ‡æ¨™èˆ‡è¨ˆæ•¸å™¨ï¼ˆROB æŒ‡æ¨™ï¼‰
// ------------------------------------------------------------------------------------
logic [BITS_ENTRIES:0] issue_cnt_n, issue_cnt_q;      // ç™¼æ´¾æŒ‡ä»¤æ•¸ï¼ˆå¸¶é€²ä½ï¼‰
logic [NR_ENTRIES-1:0] num_flush_q;                   // flush è³‡è¨Š
logic [NR_ENTRIES-1:0] flush_entry_n;                 // ä¸‹å€‹ flush å¯«å…¥
logic [NR_ENTRIES-1:0] num_flush_flag;                // ç•¶å‰ flush flag
logic [NR_ENTRIES-1:0] num_flush_flag_n;              // ä¸‹ä¸€é€±æœŸçš„ flush flag
logic [BITS_ENTRIES:0] flush_branch_trans_id;         // åˆ†æ”¯ trans id

// ------------------------------------------------------------------------------------
// commit / issue pointer è¨ˆç®—
// ------------------------------------------------------------------------------------
logic [BITS_ENTRIES-1:0] num_commit;                      // ç•¶å‰ commit æ•¸é‡
logic [BITS_ENTRIES-1:0] flush_number;                    // flush æ•¸é‡
logic [BITS_ENTRIES-1:0] issue_pointer_n, issue_pointer_q;// ç™¼æ´¾æŒ‡æ¨™ï¼ˆç›®å‰ / ä¸‹ä¸€ï¼‰
logic [BITS_ENTRIES-1:0] issue_pointer_plus;              // ç™¼æ´¾æŒ‡æ¨™+1
logic [BITS_ENTRIES-1:0] flush_branch_mispredict;         // åˆ†æ”¯ mispredict èµ·é»
logic [BITS_ENTRIES-1:0] flush_branch_mispredict_plus;    // åˆ†æ”¯ mispredict+1

// ------------------------------------------------------------------------------------
// flush è³‡è¨Šè¨˜éŒ„ï¼ˆFUã€trans idã€LSU åœ°å€ï¼‰
// ------------------------------------------------------------------------------------
logic [NR_ENTRIES-1:0][3:0 ] flush_fu_n;
logic [NR_ENTRIES-1:0][3:0 ] flush_trans_id_n;
logic [NR_ENTRIES-1:0][63:0] flush_lsu_addr_n;
logic [NR_ENTRIES-1:0][BITS_ENTRIES-1:0] num_flush_branch;
logic [NR_ENTRIES-1:0][BITS_ENTRIES-1:0] num_flush_branch_n;

// ------------------------------------------------------------------------------------
// commit port å°æ‡‰çš„ commit æŒ‡æ¨™èˆ‡åˆ†æ”¯æŒ‡ä»¤æ——æ¨™
// ------------------------------------------------------------------------------------
logic [CVA6Cfg.NrCommitPorts-1:0] commit_branch_instr;
logic [CVA6Cfg.NrCommitPorts-1:0][BITS_ENTRIES-1:0] commit_pointer_n;
logic [CVA6Cfg.NrCommitPorts-1:0][BITS_ENTRIES-1:0] commit_pointer_q;
logic [CVA6Cfg.NrCommitPorts-1:0][BITS_ENTRIES-1:0] commit_pointer_plus;

// ------------------------------------------------------------------------------------
// å‚³å…¥çš„ source register indexï¼ˆæä¾›çµ¦ issue_read_operandsï¼‰
// ------------------------------------------------------------------------------------
logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs1;
logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs2;

// ------------------------------------------------------------------------------------
// è³‡è¨Š assignï¼ˆROB æ»¿ã€flush è™•ç†ã€pointer è¨ˆç®—ï¼‰
// ------------------------------------------------------------------------------------
assign sb_full_o                    = issue_full;                              // ROB æ˜¯å¦å·²æ»¿è¼¸å‡º
assign issue_full                   = (issue_cnt_q[BITS_ENTRIES] == 1'b1);     // è¶…éä¸Šé™å°±ç®— full
assign case_flush                   = (issue_pointer_q > commit_pointer_q[0]) ? 1'd0 : 1'd1; // flush æ˜¯å¦ç¹åœˆ
assign enable_dual_issue            = (issue_cnt_q < 5'd13);                   // å°‘æ–¼ 13 æ¢å¯é›™ç™¼æ´¾
assign issue_pointer_plus           = (issue_pointer_q==4'd15) ? 4'd0 : issue_pointer_q+4'd1; // ç™¼æ´¾ä½ç½®åŠ ä¸€
assign commit_pointer_plus[0]       = (commit_pointer_q[0]==4'd15) ? 3'd0 : (commit_pointer_q[0]+4'd1); // commit æŒ‡æ¨™+1
assign commit_pointer_plus[1]       = (commit_pointer_q[1]==4'd15) ? 3'd0 : (commit_pointer_q[1]+4'd1);
assign flush_branch_mispredict      = trans_id_i[6];                           // ç¬¬å…­å€‹ trans_id åšç‚º flush èµ·é»
assign flush_branch_mispredict_plus = (trans_id_i[6]==4'd15) ? 3'd0 : (trans_id_i[6]+4'd1);

// ------------------------------------------------------------------------------------
// æš«å­˜è§£ç¢¼æŒ‡ä»¤
// ------------------------------------------------------------------------------------
ariane_pkg::scoreboard_entry_t [1:0] decoded_instr;  // æš«å­˜ port 0 èˆ‡ port 1 çš„æŒ‡ä»¤

```
### ğŸ”„ ROB Flush é‚è¼¯èˆ‡ RVFI æ•´åˆè©³ç´°è§£æ

```systemverilog
// ------------------------------------------------------------------------------------------------
// ğŸ§  ROB Instruction Preparation and RVFI Hookup
// ------------------------------------------------------------------------------------------------
// å°‡ decode éšæ®µå‚³ä¾†çš„ scoreboard_entry å„²å­˜é€² ROB bufferï¼Œè‹¥å•Ÿç”¨ RVFI æ¨¡å¼æœƒè£œå…… rs1/rs2 çš„æ•¸å€¼è³‡æ–™
// ä»¥åŠå°‡ LSU æ¬„ä½é è¨­æ¸…ç©ºï¼Œç¢ºä¿å¾ŒçºŒ RVFI trace è³‡è¨Šæ­£ç¢ºã€‚
always_comb begin
    decoded_instr[0] = decoded_instr_i[0];
    decoded_instr[1] = decoded_instr_i[1];

    // å¦‚æœå•Ÿç”¨ RVFI æ¨¡å¼ï¼Œæœƒå°‡è®€å–è³‡æ–™èˆ‡ LSU è³‡è¨Šåˆå§‹åŒ–
    if (IsRVFI) begin
        decoded_instr[0].rs1_rdata = rs1_forwarding_i[0];
        decoded_instr[0].rs2_rdata = rs2_forwarding_i[0];
        decoded_instr[0].lsu_addr  = '0;
        decoded_instr[0].lsu_rmask = '0;
        decoded_instr[0].lsu_wmask = '0;
        decoded_instr[0].lsu_wdata = '0;

        decoded_instr[1].rs1_rdata = rs1_forwarding_i[1];
        decoded_instr[1].rs2_rdata = rs2_forwarding_i[1];
        decoded_instr[1].lsu_addr  = '0;
        decoded_instr[1].lsu_rmask = '0;
        decoded_instr[1].lsu_wmask = '0;
        decoded_instr[1].lsu_wdata = '0;
    end
end

// ------------------------------------------------------------------------------------------------
// âœ… Commit Ports: å°‡è¦å¯«å›çš„æŒ‡ä»¤å¾ ROB ä¸­è®€å‡ºå°æ‡‰ä½ç½®å…§å®¹
// ------------------------------------------------------------------------------------------------
// æ ¹æ“š commit_pointer_q æ±ºå®šå¾ mem_q ä¸­è®€å‡ºå“ªæ¢å·²å®Œæˆçš„æŒ‡ä»¤ï¼Œ
// ä¸¦è£œä¸Š trans_idï¼Œè¼¸å‡ºçµ¦ commit å–®å…ƒ
always_comb begin : commit_ports
    for (int unsigned i = 0; i < CVA6Cfg.NrCommitPorts; i++) begin
        commit_instr_o[i] = mem_q[commit_pointer_q[i]].sbe;
        commit_instr_o[i].trans_id = commit_pointer_q[i];
    end
end

// ------------------------------------------------------------------------------------------------
// ğŸ” Flush Entry æ±ºç­–é‚è¼¯ï¼ˆæ¨™ç¤º flush æ¢ç›®æ•¸é‡ï¼‰
// ------------------------------------------------------------------------------------------------
// åˆ¤æ–·ç›®å‰ commit çš„æ¢ç›®æ˜¯å¦åŒ…å«è¢«æ¨™è¨˜ç‚º mispredict çš„åˆ†æ”¯ï¼Œè‹¥æ˜¯å‰‡å›å‚³æ‡‰è©² flush å¹¾æ¢æŒ‡ä»¤ã€‚
always_comb begin
    num_flush_q = 4'd0;

    if ((|commit_branch_instr) & (num_flush_flag[commit_pointer_q[0]] | num_flush_flag[commit_pointer_q[1]])) begin
        if (num_flush_flag[commit_pointer_q[0]])
            num_flush_q = num_flush_branch[commit_pointer_q[0]];

        if (num_flush_flag[commit_pointer_q[1]])
            num_flush_q = num_flush_branch[commit_pointer_q[1]];
    end
end

// ------------------------------------------------------------------------------------------------
// ğŸš© Flush Flag èˆ‡ Flush æ•¸é‡è¨˜éŒ„æ›´æ–°é‚è¼¯
// ------------------------------------------------------------------------------------------------
// - è‹¥ flush ç™¼ç”Ÿï¼Œæœƒè¨˜éŒ„æ˜¯å“ªä¸€æ¢æŒ‡ä»¤å¼•èµ·ï¼Œä»¥åŠéœ€è¦ flush å¹¾æ¢ã€‚
// - è‹¥è©²æŒ‡ä»¤å·²è¢« commitï¼Œå‰‡æ¸…é™¤è©²ç­†è¨˜éŒ„ã€‚
always_comb begin
    num_flush_flag_n = num_flush_flag;
    num_flush_branch_n = num_flush_branch;

    if (flush_i) begin
        num_flush_flag_n = 16'd0;
        for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
            num_flush_branch_n[i] = '0;
        end
    end else if (resolved_branch_i.is_mispredict & flush_instr) begin
        // åˆ†æ”¯éŒ¯èª¤æ™‚è¨­å®š flush flag èˆ‡å°æ‡‰æ¢æ•¸
        num_flush_flag_n[flush_branch_mispredict] = 1'd1;
        num_flush_branch_n[flush_branch_mispredict] = flush_number;
    end

    // ç•¶åˆ†æ”¯æŒ‡ä»¤å¯«å›å¾Œï¼Œæ¸…é™¤å°æ‡‰ flush flag è¨˜éŒ„
    if (|commit_branch_instr & !((commit_pointer_q[0] == flush_branch_mispredict) & resolved_branch_i.is_mispredict & flush_instr)) begin
        num_flush_flag_n[commit_pointer_q[0]] = 1'd0;
        num_flush_branch_n[commit_pointer_q[0]] = '0;
    end

    if (|commit_branch_instr & !((commit_pointer_q[1] == flush_branch_mispredict) & resolved_branch_i.is_mispredict & flush_instr)) begin
        num_flush_flag_n[commit_pointer_q[1]] = 1'd0;
        num_flush_branch_n[commit_pointer_q[1]] = '0;
    end
end

// ------------------------------------------------------------------------------------------------
// âº Flush è¨˜éŒ„æš«å­˜æ–¼æ™‚è„ˆé‚Šç·£
// ------------------------------------------------------------------------------------------------
// åœ¨æ¯å€‹æ™‚è„ˆé‚Šç·£æ›´æ–° num_flush_flag èˆ‡ num_flush_branchï¼Œ
// ä¿æŒé€™äº› flush è³‡è¨Šè·¨ cycle ç©©å®šå­˜åœ¨
always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
        num_flush_flag <= 16'd0;
        for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
            num_flush_branch[i] <= '0;
        end
    end else begin
        num_flush_flag <= num_flush_flag_n;
        for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
            num_flush_branch[i] <= num_flush_branch_n[i];
        end
    end
end

// ------------------------------------------------------------------------------------------------
// ğŸ“Š Flush Entry æ•¸é‡è¨ˆç®—ï¼šè¨ˆç®—æœ‰å¹¾å€‹æ¢ç›®è¢«æ¨™è¨˜ç‚º flush
// ------------------------------------------------------------------------------------------------
// çµ±è¨ˆ flush_entry_n é™£åˆ—ä¸­æœ‰å¹¾å€‹æ¢ç›®éœ€è¦ flushï¼Œå›å‚³ flush_number
always_comb begin
    flush_number = '0;
    for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
        flush_number = flush_number + flush_entry_n[i];
    end
end
```

---

### ğŸ“˜ èªªæ˜æ‘˜è¦

é€™æ®µç¨‹å¼ç¢¼å¯¦ä½œçš„æ˜¯ Reorder Bufferï¼ˆROBï¼‰çš„å¾ŒåŠéƒ¨åŠŸèƒ½ï¼š

1. **RVFI è³‡è¨Šè£œå…¨**ï¼šè‹¥é–‹å•Ÿ RVFI æ¨¡å¼ï¼Œæœƒè¨˜éŒ„æŒ‡ä»¤åŸ·è¡Œå‰çš„ rs1/rs2 å€¼ï¼Œå¹«åŠ©å¤–éƒ¨å·¥å…·é©—è­‰æŒ‡ä»¤æ­£ç¢ºæ€§ã€‚
2. **Commit è¼¸å‡ºé‚è¼¯**ï¼šå°‡ ROB ä¸­å°æ‡‰æ¢ç›®çš„æŒ‡ä»¤è¼¸å‡ºçµ¦ commit éšæ®µã€‚
3. **Flush æ©Ÿåˆ¶**ï¼šç´€éŒ„ä¸¦è¿½è¹¤æ¯æ¬¡ branch mispredict æ‰€éœ€ flush çš„æŒ‡ä»¤æ•¸é‡ï¼Œä¸¦æ ¹æ“š commit ç‹€æ…‹æ¸…é™¤è©²ç´€éŒ„ã€‚
4. **æ™‚è„ˆé‚Šç·£æ›´æ–°æ©Ÿåˆ¶**ï¼šç¢ºä¿ flush flag å’Œ flush entry æ•¸é‡è·¨é€±æœŸæ­£ç¢ºä¿å­˜ã€‚
5. **Flush æ•¸é‡çµ±è¨ˆ**ï¼šå°‡æ‰€æœ‰éœ€ flush çš„æ¢ç›®åŠ ç¸½ä¾›å¾ŒçºŒå–®å…ƒåƒè€ƒã€‚

æ­¤é‚è¼¯ç¢ºä¿ç•¶åˆ†æ”¯é æ¸¬éŒ¯èª¤æ™‚ï¼Œèƒ½å¤ æ­£ç¢ºè­˜åˆ¥å“ªäº›æŒ‡ä»¤éœ€è¦æ¸…é™¤ä¸¦é¿å…éæ³•å¯«å›ã€‚

---

### ğŸš€ Issue å…¥å£èˆ‡ ROB æ›´æ–°é‚è¼¯

```systemverilog
// ------------------------------------------------------------------------------------------------
// ğŸ§  Issue Path Preparation and Trans ID Allocation
// ------------------------------------------------------------------------------------------------
// é€™æ®µ always_comb è² è²¬å°‡ rename éšæ®µé€é€²ä¾†çš„æŒ‡ä»¤æº–å‚™å¥½è¼¸å‡ºçµ¦ issue_read_operands æ¨¡çµ„ï¼Œ
// ä¸¦æ ¹æ“šæ˜¯å¦å…è¨± dual issue æ±ºå®šæ˜¯å¦åŒæ™‚ç™¼æ´¾å…©æ¢æŒ‡ä»¤ã€‚

always_comb begin
    rs1[0]                        = '0;
    rs1[1]                        = '0;
    rs2[0]                        = '0;
    rs2[1]                        = '0;

    issue_instr_o[0]              = '0;
    issue_instr_o[0].trans_id     = '0;
    issue_instr_valid_o[0]        = '0;
    decoded_instr_ack_o[0]        = '0;

    issue_instr_o[1]              = '0;
    issue_instr_o[1].trans_id     = '0;
    issue_instr_valid_o[1]        = '0;
    decoded_instr_ack_o[1]        = '0;

    if(enable_dual_issue) begin 
      // è‹¥å…è¨±é›™ç™¼æ´¾ï¼Œæº–å‚™å…©æ¢æŒ‡ä»¤
      issue_instr_o[0]            = decoded_instr_i[0];
      issue_instr_o[0].rs1        = (rs1[0]!='0) ? rs1[0] : decoded_instr_i[0].rs1;
      issue_instr_o[0].rs2        = (rs2[0]!='0) ? rs2[0] : decoded_instr_i[0].rs2;
      issue_instr_valid_o[0]      = decoded_instr_valid_i[0] & ~unresolved_branch_i;
      decoded_instr_ack_o[0]      = issue_ack_i[0];
      issue_instr_o[0].trans_id   = issue_pointer_q;
          
      issue_instr_o[1]            = decoded_instr_i[1];
      issue_instr_o[1].rs1        = (rs1[1]!='0) ? rs1[1] : decoded_instr_i[1].rs1;
      issue_instr_o[1].rs2        = (rs2[1]!='0) ? rs2[1] : decoded_instr_i[1].rs2;
      issue_instr_valid_o[1]      = decoded_instr_valid_i[1] & ~unresolved_branch_i;
      decoded_instr_ack_o[1]      = issue_ack_i[1];
      issue_instr_o[1].trans_id   = issue_pointer_q + 1;
    end else begin 
      // å–®ç™¼æ´¾é‚è¼¯
      issue_instr_o[0]            = decoded_instr_i[0];
      issue_instr_o[0].rs1        = (rs1[0]!='0) ? rs1[0] : decoded_instr_i[0].rs1;
      issue_instr_o[0].rs2        = (rs2[0]!='0) ? rs2[0] : decoded_instr_i[0].rs2;
      issue_instr_o[0].trans_id   = issue_pointer_q;
      issue_instr_valid_o[0]      = decoded_instr_valid_i[0] & ~unresolved_branch_i & ~issue_full;
      decoded_instr_ack_o[0]      = issue_ack_i[0] & ~issue_full;
    end
end

// ------------------------------------------------------------------------------------------------
// ğŸ§¾ Reorder Buffer è¨˜æ†¶é«”æ›´æ–°é‚è¼¯
// ------------------------------------------------------------------------------------------------
// æ ¹æ“šæ˜¯å¦æˆåŠŸç™¼æ´¾ instructionï¼Œå°‡å…¶å­˜å…¥ mem_nï¼ˆä¸‹ä¸€å€‹ ROB buffer ç‹€æ…‹ï¼‰
// è‹¥å•Ÿç”¨ FPU åŠŸèƒ½ä¸¦åˆ¤å®šç‚º FPR å¯«å…¥ï¼Œæœƒæ¨™ç¤º is_rd_fpr_flagã€‚

always_comb begin
    mem_n                   = mem_q;  // é è¨­ä¿ç•™ç¾æ³
    issue_en_0              = 1'b0;
    issue_en_1              = 1'b0;
    commit_branch_instr     = 2'd0;
    flush_instr             = 1'd0;
    flush_entry_n           = 16'd0;

    for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
      flush_fu_n      [i] = '0;
      flush_trans_id_n[i] = '0;
      flush_lsu_addr_n[i] = '0;
    end

    // ------------------------------------------------------------------------------------
    // Issue Port
    // ------------------------------------------------------------------------------------
    if (((decoded_instr_valid_i[0] && decoded_instr_ack_o[0]) & (decoded_instr_valid_i[1] && decoded_instr_ack_o[1])) & !flush_unissued_instr_i) begin
      issue_en_0 = 1'b1;
      issue_en_1 = 1'b1;
      
      mem_n[issue_pointer_q] = {
        1'b1, 
        (CVA6Cfg.FpPresent && ariane_pkg::is_rd_fpr(
          decoded_instr_i[0].op
        )),  
        decoded_instr[0]  
      };
      mem_n[issue_pointer_plus] = {
        1'b1,
        (CVA6Cfg.FpPresent && ariane_pkg::is_rd_fpr(
          decoded_instr_i[1].op
        )),  
        decoded_instr[1] 
      };
    end else if ((decoded_instr_valid_i[0] && decoded_instr_ack_o[0]) & !flush_unissued_instr_i) begin
      issue_en_0 = 1'b1;

      mem_n[issue_pointer_q] = {
        1'b1, 
        (CVA6Cfg.FpPresent && ariane_pkg::is_rd_fpr(
          decoded_instr_i[0].op
        )),
        decoded_instr[0]
      };
    end
end
```

---

### ğŸ“˜ èªªæ˜æ‘˜è¦

é€™æ®µç¨‹å¼ç¢¼è² è²¬å°‡ decode éšæ®µé€å…¥çš„æŒ‡ä»¤æº–å‚™è½‰ç™¼è‡³ Issue å–®å…ƒï¼Œä¸¦åŒæ­¥æ›´æ–° ROBï¼ˆReorder Bufferï¼‰ï¼š

1. **Issue ç™¼æ´¾é‚è¼¯**ï¼š
   - è‹¥æ”¯æ´ Dual Issueï¼Œä¸¦ä¸”å…©æ¢æŒ‡ä»¤éƒ½æœ‰æ•ˆä¸”å¯æ¥å—ï¼Œå‰‡åŒæ™‚ç™¼æ´¾å…©æ¢ã€‚
   - å¦å‰‡åªç™¼æ´¾ç¬¬ä¸€æ¢æŒ‡ä»¤ã€‚
   - åŒæ™‚æœƒå° rs1/rs2 è™•ç† forwardingï¼Œé¿å…ä¾è³´éŒ¯èª¤å€¼ã€‚

2. **trans_id è¨˜éŒ„**ï¼šæ¯æ¢æŒ‡ä»¤æœƒè¨˜éŒ„åœ¨ ROB ä¸­çš„ç´¢å¼•ä½œç‚ºå…¶ transaction IDã€‚

3. **ROB Buffer å¯«å…¥**ï¼š
   - å¯«å…¥æ™‚æ¨™è¨˜ `issued=1`ï¼Œä¸¦æ ¹æ“šæ˜¯å¦ç‚ºæµ®é»å¯«å…¥ï¼Œè¨­å®š `is_rd_fpr_flag`ã€‚
   - å¯«å…¥ç›®çš„åœ°å€ç‚º `issue_pointer_q` æˆ–å…¶éå¢ç‰ˆã€‚

é€™äº›æ©Ÿåˆ¶ç¢ºä¿å¾ŒçºŒåŸ·è¡Œå–®å…ƒå¯ä»¥æ­£ç¢ºè®€å–å°æ‡‰çš„å¯„å­˜å™¨å€¼èˆ‡æŒ‡ä»¤å…§å®¹ï¼Œä¹Ÿç‚º commit èˆ‡ flush æä¾›åŸºç¤ä¾æ“šã€‚

---

### ğŸ” ROB å¯«å›èˆ‡ Commit æ›´æ–°é‚è¼¯

```systemverilog
// ------------------------------------------------------------------------------------------------
// âœ… FU ç‚º NONE çš„æŒ‡ä»¤è¦–ç‚ºç«‹å³æœ‰æ•ˆ
// ------------------------------------------------------------------------------------------------
// å¦‚æœæŸæ¢æŒ‡ä»¤çš„åŠŸèƒ½å–®å…ƒ (FU) æ˜¯ NONEï¼Œä»£è¡¨å®ƒä¸éœ€è¦ç­‰å¾…è³‡æºå³å¯åŸ·è¡Œï¼Œ
// æ­¤æ™‚ç›´æ¥å°‡è©²æŒ‡ä»¤æ¨™è¨˜ç‚º validã€‚
for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
  if (mem_q[i].sbe.fu == ariane_pkg::NONE && mem_q[i].issued)
    mem_n[i].sbe.valid = 1'b1;
end

// ------------------------------------------------------------------------------------------------
// ğŸ§¾ Write Backï¼ˆå« RVFI Trace è¨˜éŒ„ï¼‰
// ------------------------------------------------------------------------------------------------
// å¦‚æœå•Ÿç”¨ RVFI æ¨¡å¼ï¼Œç•¶ LSU æœ‰è®€/å¯«è¡Œç‚ºï¼Œè¨˜éŒ„å…¶åœ°å€èˆ‡æ©ç¢¼ï¼ˆmaskï¼‰è³‡è¨Š
if (IsRVFI) begin
  if (lsu_rmask_i != 0) begin
    mem_n[lsu_addr_trans_id_i].sbe.lsu_addr  = lsu_addr_i;
    mem_n[lsu_addr_trans_id_i].sbe.lsu_rmask = lsu_rmask_i;
  end else if (lsu_wmask_i != 0) begin
    mem_n[lsu_addr_trans_id_i].sbe.lsu_addr  = lsu_addr_i;
    mem_n[lsu_addr_trans_id_i].sbe.lsu_wmask = lsu_wmask_i;
    mem_n[lsu_addr_trans_id_i].sbe.lsu_wdata = wbdata_i[1];
  end
end

// æ ¹æ“š write-back è³‡è¨Šæ›´æ–°å°æ‡‰æŒ‡ä»¤ç‹€æ…‹ï¼ˆä¾†è‡ªåŸ·è¡Œå–®å…ƒå¯«å›ï¼‰
for (int unsigned i = 0; i < CVA6Cfg.NrWbPorts; i++) begin
  if (wt_valid_i[i] && mem_q[trans_id_i[i]].issued) begin
    mem_n[trans_id_i[i]].sbe.valid  = 1'b1;
    mem_n[trans_id_i[i]].sbe.result = wbdata_i[i];

    // è‹¥æœ‰å•Ÿç”¨ Debug åŠŸèƒ½å‰‡è¨˜éŒ„é æ¸¬åœ°å€
    if (CVA6Cfg.DebugEn) begin
      mem_n[trans_id_i[i]].sbe.bp.predict_address = resolved_branch_i.target_address;
    end

    // CVXIF ç‰¹æ®Šè™•ç†ï¼Œè‹¥ x_we_i ç‚º 0 è¡¨ç¤ºè©²æŒ‡ä»¤ç„¡ rdï¼Œå¼·åˆ¶è¨­ç‚º 0
    if (mem_n[trans_id_i[i]].sbe.fu == ariane_pkg::CVXIF && ~x_we_i) begin
      mem_n[trans_id_i[i]].sbe.rd = 5'b0;
    end

    // å„²å­˜ exception è³‡è¨Š
    if (ex_i[i].valid) begin
      mem_n[trans_id_i[i]].sbe.ex = ex_i[i];
    end else if (CVA6Cfg.FpPresent &&
                 mem_q[trans_id_i[i]].sbe.fu inside {ariane_pkg::FPU, ariane_pkg::FPU_VEC}) begin
      // FPU ä¾‹å¤–é¡å¤–è™•ç†
      mem_n[trans_id_i[i]].sbe.ex.cause = ex_i[i].cause;
    end
  end
end

// ------------------------------------------------------------------------------------------------
// âœ… Commit Portï¼šæ”¶åˆ° commit_ack å¾Œé‡‹æ”¾è©²æ¢ç›®
// ------------------------------------------------------------------------------------------------
// å°‡ ROB æ¢ç›®é‡‹æ”¾ï¼Œä¸¦æ¨™è¨˜ç‚ºå·²å®Œæˆï¼›è‹¥æ˜¯åˆ†æ”¯é¡å‹çš„æŒ‡ä»¤ï¼Œè¨­ç‚º commit_branch_instr ä»¥ä¾› flush ä½¿ç”¨
for (int i = 0; i < CVA6Cfg.NrCommitPorts; i++) begin
  if (commit_ack_i[i]) begin
    mem_n[commit_pointer_q[i]].issued    = 1'b0;
    mem_n[commit_pointer_q[i]].sbe.valid = 1'b0;

    // è‹¥ç‚ºåˆ†æ”¯æŒ‡ä»¤ï¼ˆFU == BRANCH = 0b0100ï¼‰å‰‡æ¨™è¨˜
    if ((mem_n[commit_pointer_q[i]].sbe.fu == 4'b0100)) begin
      commit_branch_instr = 1'b1;
    end
  end
end
```

---

### ğŸ“˜ èªªæ˜æ‘˜è¦

é€™æ®µç¨‹å¼ç¢¼è™•ç†äº†ä¸‰å€‹ Reorder Buffer ç›¸é—œçš„æ›´æ–°å‹•ä½œï¼š

1. **ç«‹å³æœ‰æ•ˆæŒ‡ä»¤åˆ¤æ–·**ï¼šè‹¥åŠŸèƒ½å–®å…ƒç‚º NONEï¼Œä»£è¡¨ä¸éœ€è³‡æºç«¶çˆ­ï¼Œå¯ç›´æ¥è¨­ç‚º validã€‚
2. **Write-back æ“ä½œ**ï¼šæ¥æ”¶åŸ·è¡Œå–®å…ƒçš„çµæœï¼ˆåŒ…å«è³‡æ–™èˆ‡ exception ç‹€æ…‹ï¼‰ï¼Œä¸¦æ›´æ–°å°æ‡‰æ¢ç›®çš„è³‡è¨Šã€‚
   - RVFI æ¨¡å¼ä¸‹æœƒè£œ LSU trace è³‡è¨Šï¼ˆè®€/å¯«åœ°å€èˆ‡é®ç½©ï¼‰ã€‚
   - CVXIF æŒ‡ä»¤è‹¥ç„¡å¯«å…¥æœƒæ¸…é™¤ rd æ¬„ä½ã€‚
3. **Commit å‹•ä½œè™•ç†**ï¼šç•¶æŒ‡ä»¤æˆåŠŸå¯«å›æ™‚ï¼Œå¾ ROB æ¸…é™¤è©²æ¢ç›®ï¼Œè‹¥ç‚ºåˆ†æ”¯æŒ‡ä»¤å‰‡è¨˜éŒ„å…¶è³‡è¨Šä»¥ä¾› flush ä½¿ç”¨ã€‚

é€™éƒ¨åˆ†ç¢ºä¿ ROB æ¢ç›®çš„æ›´æ–°èˆ‡é‡‹æ”¾ç¬¦åˆ CPU å‹•æ…‹æŒ‡ä»¤åŸ·è¡Œæ¨¡å‹ï¼Œå°ç¶­æŒæŒ‡ä»¤æº–ç¢ºæ€§å’Œæ”¯æ´åˆ†æ”¯å›æº¯è‡³é—œé‡è¦ã€‚

---


### ğŸ§  ROB Flush èˆ‡ FIFO Counter æ›´æ–°é‚è¼¯è©³ç´°è§£æ

```systemverilog
// ------------------------------------------------------------------------------------------------
// ğŸš¨ Flush æ©Ÿåˆ¶ï¼šè™•ç† Branch Mispredict å° ROB çš„å½±éŸ¿
// ------------------------------------------------------------------------------------------------

// ç¢ºèªæ˜¯å¦éœ€è¦è§¸ç™¼ flush_instrï¼š
// æ¢ä»¶ï¼šæœ‰ mispredict ç™¼ç”Ÿï¼Œä¸” flush_pointer (trans_id) æŒ‡å‘çš„æŒ‡ä»¤æ˜¯ activeã€å°šæœª commitã€‚
if (resolved_branch_i.is_mispredict & 
    (commit_pointer_q[0] != flush_branch_mispredict_plus) & 
    (issue_pointer_q  != flush_branch_mispredict_plus) & 
    mem_n[flush_branch_mispredict_plus].issued) 
begin 
  flush_instr = 1'd1;
end

// ä¸»é«”åˆ†æ”¯ï¼šæ ¹æ“šä¸åŒ case_flush æƒ…æ³é€²è¡Œ flush
if (resolved_branch_i.is_mispredict) begin

  // Case: ROB æ˜¯ç’°ç‹€ï¼ˆissue_pointer_q å°æ–¼ flush_branchï¼‰
  if (case_flush) begin 
    if (flush_branch_mispredict > issue_pointer_q) begin 
      for (int i = 0; i < NR_ENTRIES; i++) begin 
        if ((i > flush_branch_mispredict || i < issue_pointer_q) && mem_n[i].issued) begin 
          mem_n[i].sbe.valid      = 1'b0;
          mem_n[i].issued         = 1'b0;
          flush_entry_n[i]        = 1'b1;
          flush_fu_n[i]           = mem_n[i].sbe.fu;
          flush_trans_id_n[i]     = i;
          flush_lsu_addr_n[i]     = mem_n[i].sbe.lsu_addr;
        end
      end
    end else begin
      for (int i = 0; i < NR_ENTRIES; i++) begin 
        if ((i > flush_branch_mispredict && i < issue_pointer_q) && mem_n[i].issued) begin 
          mem_n[i].sbe.valid      = 1'b0;
          mem_n[i].issued         = 1'b0;
          flush_entry_n[i]        = 1'b1;
          flush_fu_n[i]           = mem_n[i].sbe.fu;
          flush_trans_id_n[i]     = i;
          flush_lsu_addr_n[i]     = mem_n[i].sbe.lsu_addr;
        end
      end
    end    
  end else begin 
    for (int i = 0; i < NR_ENTRIES; i++) begin 
      if ((i > flush_branch_mispredict && i < issue_pointer_q) && mem_n[i].issued) begin 
        mem_n[i].sbe.valid      = 1'b0;
        mem_n[i].issued         = 1'b0;
        flush_entry_n[i]        = 1'b1;
        flush_fu_n[i]           = mem_n[i].sbe.fu;
        flush_trans_id_n[i]     = i;
        flush_lsu_addr_n[i]     = mem_n[i].sbe.lsu_addr;
      end
    end
  end

  // Edge caseï¼šflush_branch_mispredict == issue_pointer_q == commit_pointer_q[0]
  if ((flush_branch_mispredict == issue_pointer_q) && 
      (flush_branch_mispredict == commit_pointer_q[0])) begin 
    for (int i = 0; i < NR_ENTRIES; i++) begin 
      if (mem_n[i].issued && (i != flush_branch_mispredict)) begin 
        mem_n[i].sbe.valid      = 1'b0;
        mem_n[i].issued         = 1'b0;
        flush_entry_n[i]        = 1'b1;
        flush_fu_n[i]           = mem_n[i].sbe.fu;
        flush_trans_id_n[i]     = i;
        flush_lsu_addr_n[i]     = mem_n[i].sbe.lsu_addr;
      end
    end
  end
end

// ------------------------------------------------------------------------------------------------
// ğŸ”„ å…¨é¢ Flushï¼ˆä¾‹å¦‚ CSR exception, trapï¼‰æ™‚æ¸…ç©ºæ‰€æœ‰ ROB æ¢ç›®
// ------------------------------------------------------------------------------------------------
if (flush_i) begin
  for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
    mem_n[i].issued       = 1'b0;
    mem_n[i].sbe.valid    = 1'b0;
    mem_n[i].sbe.ex.valid = 1'b0;
  end
end

// ------------------------------------------------------------------------------------------------
// ğŸ“Š FIFO Counter æ›´æ–°é‚è¼¯ï¼šROB ç®¡ç†æŒ‡æ¨™æ›´æ–°
// ------------------------------------------------------------------------------------------------

// commit slot å¯è™•ç†é›™ç™¼ï¼ˆdual commitï¼‰æˆ–å–®ç™¼
if (CVA6Cfg.NrCommitPorts == 2) begin : gen_commit_ports
  assign num_commit = commit_ack_i[1] + commit_ack_i[0] + {1'd0, num_flush_q};
end else begin : gen_one_commit_port
  assign num_commit = commit_ack_i[0];
end

// æ›´æ–° issue/commit counter
assign issue_cnt_n = (flush_i) ? '0 : issue_cnt_q 
                              - {{BITS_ENTRIES-$clog2(CVA6Cfg.NrCommitPorts){1'b0}}, num_commit}
                              + {{BITS_ENTRIES-1{1'b0}}, issue_en_0}
                              + {{BITS_ENTRIES-1{1'b0}}, issue_en_1};

assign commit_pointer_n[0] = (flush_i) ? '0 : commit_pointer_q[0] + num_commit;
assign issue_pointer_n     = (flush_i) ? '0 : issue_pointer_q + issue_en_0 + issue_en_1;

// å¦‚æœæœ‰å¤šå€‹ commit portï¼Œäº‹å…ˆè¨ˆç®—å°æ‡‰ commit_pointer_n çš„åç§»é‡
for (genvar k = 1; k < CVA6Cfg.NrCommitPorts; k++) begin : gen_cnt_incr
  assign commit_pointer_n[k] = (flush_i) ? '0 : commit_pointer_n[0] + unsigned'(k);
end
```

---

### ğŸ“˜ èªªæ˜æ‘˜è¦ï¼šBranch Mispredict çš„ Flush ç®¡ç†

é€™ä¸€æ®µè™•ç†çš„æ˜¯ **ROB åœ¨ branch misprediction æ™‚çš„æ¸…é™¤èˆ‡æ›´æ–°è¡Œç‚º**ï¼ŒåŠŸèƒ½èˆ‡ç´°ç¯€å¦‚ä¸‹ï¼š

1. **Flush åˆ¤å®šæ¢ä»¶**ï¼š
   - éœ€è¦åµæ¸¬æ˜¯å¦æœ‰ç™¼ç”Ÿ mispredictï¼Œè€Œä¸”å¿…é ˆè·³éæ­£åœ¨ commit çš„æŒ‡ä»¤ã€‚
   - åˆ¤å®šæ¢ä»¶è€ƒæ…® `issue_pointer_q`, `commit_pointer_q`, `flush_branch_mispredict_plus` ä¸‰è€…ã€‚

2. **Flush å…§å®¹**ï¼š
   - æ ¹æ“šæ˜¯å¦è·¨è¶Šç’°ç‹€ ROB é ­å°¾ï¼ˆcase_flushï¼‰ï¼Œè¨ˆç®—å‡ºéœ€è¦æ¸…é™¤çš„å€é–“ã€‚
   - æ¸…é™¤å¾Œæœƒæ¸…ç©ºè©² ROB æ¢ç›®çš„ issued å’Œ valid ç‹€æ…‹ï¼Œä¸¦é¡å¤–è¨˜éŒ„ flush è³‡è¨Šå¦‚åŠŸèƒ½å–®å…ƒã€trans_id å’Œ LSU åœ°å€ã€‚

3. **Flush ä¾‹å¤–ç‹€æ³è™•ç†**ï¼š
   - è‹¥ branch çš„ä½ç½®èˆ‡ `issue_pointer_q` å’Œ `commit_pointer_q[0]` éƒ½ç›¸åŒï¼Œå‰‡åƒ…ä¿ç•™è©²æ¢æŒ‡ä»¤ï¼Œå…¶é¤˜å…¨éƒ¨æ¸…é™¤ã€‚

4. **å®Œæ•´ Flush (flush_i)**ï¼š
   - ä¾‹å¦‚ exception æˆ– trap æœƒå°è‡´æ•´å€‹ ROB æ¸…ç©ºã€‚

5. **FIFO Counter æ›´æ–°é‚è¼¯**ï¼š
   - æ ¹æ“š flushã€commit èˆ‡ issue è¡Œç‚ºæ›´æ–° ROB å…§çš„ issue/commit pointer å’Œä½‡åˆ—é•·åº¦ã€‚

æ­¤æ®µç‚º ROB è¨­è¨ˆä¸­è™•ç† control flow éŒ¯èª¤ï¼ˆå¦‚ branch prediction failï¼‰æœ€æ ¸å¿ƒçš„ä¸€éƒ¨åˆ†ã€‚

---

### ğŸ§  ROB Register Clobber èˆ‡ Forwarding æ©Ÿåˆ¶èªªæ˜

```systemverilog
// -----------------------------------------------------------------------------------------------
// RD clobber process
// -----------------------------------------------------------------------------------------------
logic            [2**ariane_pkg::REG_ADDR_SIZE-1:0][NR_ENTRIES:0] gpr_clobber_vld;   // GPR è¢«è¦†è“‹çš„è¨˜éŒ„
logic            [2**ariane_pkg::REG_ADDR_SIZE-1:0][NR_ENTRIES:0] fpr_clobber_vld;   // FPR è¢«è¦†è“‹çš„è¨˜éŒ„
ariane_pkg::fu_t [                    NR_ENTRIES:0]               clobber_fu;        // æ¯æ¢ ROB æ¢ç›®çš„ fu è¨˜éŒ„

always_comb begin : clobber_assign
  gpr_clobber_vld = '0;
  fpr_clobber_vld = '0;

  clobber_fu[NR_ENTRIES] = ariane_pkg::NONE;
  for (int unsigned i = 0; i < 2 ** ariane_pkg::REG_ADDR_SIZE; i++) begin
    gpr_clobber_vld[i][NR_ENTRIES] = 1'b1;  // é è¨­æœ€å¾Œä¸€å€‹æ¬„ä½ç‚º valid
    fpr_clobber_vld[i][NR_ENTRIES] = 1'b1;
  end

  for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
    gpr_clobber_vld[mem_q[i].sbe.rd][i] = mem_q[i].issued & ~mem_q[i].is_rd_fpr_flag;
    fpr_clobber_vld[mem_q[i].sbe.rd][i] = mem_q[i].issued & mem_q[i].is_rd_fpr_flag;
    clobber_fu[i]                       = mem_q[i].sbe.fu;
  end

  gpr_clobber_vld[0] = '0;  // x0 æ°¸é ä¸èƒ½è¢« clobber
end

// ä½¿ç”¨ rr_arb_tree é¸å‡ºæœ€å¾Œä¸€å€‹å°æ‡‰çš„ clobber fu
for (genvar k = 0; k < 2 ** ariane_pkg::REG_ADDR_SIZE; k++) begin : gen_sel_clobbers
  rr_arb_tree #( .NumIn(NR_ENTRIES + 1), .DataType(ariane_pkg::fu_t), .ExtPrio(1'b1), .AxiVldRdy(1'b1) ) i_sel_gpr_clobbers (
    .clk_i(clk_i), .rst_ni(rst_ni), .flush_i(1'b0), .rr_i('0),
    .req_i(gpr_clobber_vld[k]), .gnt_o(), .data_i(clobber_fu), .gnt_i(1'b1), .req_o(), .data_o(rd_clobber_gpr_o[k]), .idx_o()
  );

  if (CVA6Cfg.FpPresent) begin
    rr_arb_tree #( .NumIn(NR_ENTRIES + 1), .DataType(ariane_pkg::fu_t), .ExtPrio(1'b1), .AxiVldRdy(1'b1) ) i_sel_fpr_clobbers (
      .clk_i(clk_i), .rst_ni(rst_ni), .flush_i(1'b0), .rr_i('0),
      .req_i(fpr_clobber_vld[k]), .gnt_o(), .data_i(clobber_fu), .gnt_i(1'b1), .req_o(), .data_o(rd_clobber_fpr_o[k]), .idx_o()
    );
  end
end

// ------------------------------------------------------------------------------------------------------
// Read Operands (a.k.a forwarding)
// ------------------------------------------------------------------------------------------------------
// æ¨¡æ“¬ register file çš„ forwarding æ©Ÿåˆ¶ï¼šä½¿ç”¨ ROB + WB port ä¸­çš„æœ€æ–°è³‡æ–™å¡«å…¥ operand
logic [NR_ENTRIES+CVA6Cfg.NrWbPorts-1:0][riscv::XLEN-1:0] rs_data;
logic [1:0][NR_ENTRIES+CVA6Cfg.NrWbPorts-1:0]             rs1_fwd_req;
logic [1:0][NR_ENTRIES+CVA6Cfg.NrWbPorts-1:0]             rs2_fwd_req;
logic [1:0][NR_ENTRIES+CVA6Cfg.NrWbPorts-1:0]             rs3_fwd_req;
logic [1:0]                                               rs1_valid;
logic [1:0]                                               rs2_valid;
logic [1:0]                                               rs3_valid;
logic [127:0]                                             ob_NrWbPorts;
assign ob_NrWbPorts = CVA6Cfg.NrWbPorts;

// ------------------------------------------------------------------------------------------------------
// WB ports have higher prio than entries
// ------------------------------------------------------------------------------------------------------
// ä¾†è‡ª WB port çš„è³‡æ–™å„ªå…ˆæ¬Šé«˜æ–¼ ROB çš„å€¼
for (genvar k = 0; unsigned'(k) < CVA6Cfg.NrWbPorts; k++) begin 
  assign rs1_fwd_req[0][k] = (mem_q[trans_id_i[k]].sbe.rd == rs1_i[0]) & wt_valid_i[k] & (~ex_i[k].valid) & 
                             (mem_q[trans_id_i[k]].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_rs1_fpr(issue_instr_o[0].op)));
  assign rs2_fwd_req[0][k] = (mem_q[trans_id_i[k]].sbe.rd == rs2_i[0]) & wt_valid_i[k] & (~ex_i[k].valid) & 
                             (mem_q[trans_id_i[k]].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_rs2_fpr(issue_instr_o[0].op)));
  assign rs3_fwd_req[0][k] = (mem_q[trans_id_i[k]].sbe.rd == rs3_i[0]) & wt_valid_i[k] & (~ex_i[k].valid) & 
                             (mem_q[trans_id_i[k]].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_imm_fpr(issue_instr_o[0].op)));

  assign rs1_fwd_req[1][k] = (mem_q[trans_id_i[k]].sbe.rd == rs1_i[1]) & wt_valid_i[k] & (~ex_i[k].valid) & 
                             (mem_q[trans_id_i[k]].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_rs1_fpr(issue_instr_o[1].op)));
  assign rs2_fwd_req[1][k] = (mem_q[trans_id_i[k]].sbe.rd == rs2_i[1]) & wt_valid_i[k] & (~ex_i[k].valid) & 
                             (mem_q[trans_id_i[k]].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_rs2_fpr(issue_instr_o[1].op)));
  assign rs3_fwd_req[1][k] = (mem_q[trans_id_i[k]].sbe.rd == rs3_i[1]) & wt_valid_i[k] & (~ex_i[k].valid) & 
                             (mem_q[trans_id_i[k]].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_imm_fpr(issue_instr_o[1].op)));

  assign rs_data[k] = wbdata_i[k];
end
```

---

### ğŸ“˜ èªªæ˜æ‘˜è¦ï¼šRegister Clobber æª¢æŸ¥èˆ‡ Operand Forwarding

é€™æ®µé‚è¼¯è² è²¬åœ¨ `issue_stage` èˆ‡ `rob` æ¨¡çµ„ä¸­å¯¦ä½œå…©å¤§æ ¸å¿ƒåŠŸèƒ½ï¼š

#### 1. RD Clobber åˆ¤æ–·
- æ¯å€‹ register éƒ½å¯èƒ½è¢«å¤šå€‹ ROB æ¢ç›®å¯«å…¥ï¼ˆä¾‹å¦‚ï¼šå¾Œç™¼å…ˆ commitï¼‰ï¼Œéœ€è¿½è¹¤æœ€å¾Œä¸€å€‹è¦†è“‹çš„ FUã€‚
- ä½¿ç”¨ round-robin arbiter (`rr_arb_tree`) æ±ºå®šå“ªä¸€æ¢æŒ‡ä»¤æ˜¯æœ€çµ‚è¦†è“‹é€™å€‹ç›®çš„æš«å­˜å™¨çš„ä¾†æºã€‚
- æ ¹æ“š GPR/FPR åˆ†åˆ¥å»ºç«‹ `rd_clobber_gpr_o`ã€`rd_clobber_fpr_o`ã€‚

#### 2. Operand Forwarding
- æ¯”å° operand æ˜¯å¦å¯ä»¥å¾ WB port å–å¾—ï¼ˆå„ªå…ˆç´šæ¯” ROB é«˜ï¼‰ï¼Œæˆ–æ˜¯å¾ ROB ä¸­å–å¾—çµæœã€‚
- æ”¯æ´ rs1ã€rs2ã€rs3 ä¸‰ç¨®ä¾†æºï¼Œä¸¦è€ƒæ…®æµ®é» / æ•´æ•¸ä¸åŒæ ¼å¼ã€‚
- æœ‰æ•ˆæ€§æ¢ä»¶ï¼šregister id ç›¸åŒã€ç™¼å‡ºè³‡æ–™æœ‰æ•ˆ (`wt_valid_i`)ã€æ²’æœ‰ exception ç™¼ç”Ÿã€‚

---

### ROB Operand Forwarding: å¾ Writeback å’Œ ROB ä¸­é¸æ“‡æœ€æ–°çš„ RS è³‡æ–™ä¾†æº

```systemverilog
// =====================================================================================================
// ğŸ” ROB Operand Forwarding: å¾ Writeback å’Œ ROB ä¸­é¸æ“‡æœ€æ–°çš„ RS è³‡æ–™ä¾†æº
// =====================================================================================================

// ------------------------------------------------------------------------------------------------------
// âš™ï¸ Operand Forwarding èˆ‡è®€å–é‚è¼¯ï¼ˆRead Operandsï¼‰
// ------------------------------------------------------------------------------------------------------

// â¤ ROB Entries forwarding è«–è­‰ï¼šè£œè¶³å¾ ROB ä¸­èƒ½å¤  forwarding çš„ä¾†æºæ¢ä»¶ã€‚
for (genvar k = 0; unsigned'(k) < NR_ENTRIES; k++) begin 
  assign rs1_fwd_req[0][k+CVA6Cfg.NrWbPorts] = (mem_q[k].sbe.rd == rs1_i[0]) & mem_q[k].issued & mem_q[k].sbe.valid & (mem_q[k].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_rs1_fpr(issue_instr_o[0].op)));
  assign rs2_fwd_req[0][k+CVA6Cfg.NrWbPorts] = (mem_q[k].sbe.rd == rs2_i[0]) & mem_q[k].issued & mem_q[k].sbe.valid & (mem_q[k].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_rs2_fpr(issue_instr_o[0].op)));
  assign rs3_fwd_req[0][k+CVA6Cfg.NrWbPorts] = (mem_q[k].sbe.rd == rs3_i[0]) & mem_q[k].issued & mem_q[k].sbe.valid & (mem_q[k].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_imm_fpr(issue_instr_o[0].op)));

  assign rs1_fwd_req[1][k+CVA6Cfg.NrWbPorts] = (mem_q[k].sbe.rd == rs1_i[1]) & mem_q[k].issued & mem_q[k].sbe.valid & (mem_q[k].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_rs1_fpr(issue_instr_o[1].op)));
  assign rs2_fwd_req[1][k+CVA6Cfg.NrWbPorts] = (mem_q[k].sbe.rd == rs2_i[1]) & mem_q[k].issued & mem_q[k].sbe.valid & (mem_q[k].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_rs2_fpr(issue_instr_o[1].op)));
  assign rs3_fwd_req[1][k+CVA6Cfg.NrWbPorts] = (mem_q[k].sbe.rd == rs3_i[1]) & mem_q[k].issued & mem_q[k].sbe.valid & (mem_q[k].is_rd_fpr_flag == (CVA6Cfg.FpPresent && ariane_pkg::is_imm_fpr(issue_instr_o[1].op)));

  assign rs_data[k+CVA6Cfg.NrWbPorts] = mem_q[k].sbe.result;
end

// â¤ rs1/rs2/rs3 æœ‰æ•ˆæ€§åˆ¤æ–·ï¼šè‹¥ rs1 æ˜¯ x0ï¼Œè¦æ’é™¤é™¤éæ˜¯æµ®é»
assign rs1_valid_o[0] = rs1_valid[0] & ((|rs1_i[0]) | (CVA6Cfg.FpPresent && ariane_pkg::is_rs1_fpr(issue_instr_o[0].op)));
assign rs2_valid_o[0] = rs2_valid[0] & ((|rs2_i[0]) | (CVA6Cfg.FpPresent && ariane_pkg::is_rs2_fpr(issue_instr_o[0].op)));
assign rs3_valid_o[0] = CVA6Cfg.NrRgprPorts == 3 ? rs3_valid[0] & ((|rs3_i[0]) | (CVA6Cfg.FpPresent && ariane_pkg::is_imm_fpr(issue_instr_o[0].op))) : rs3_valid[0];

assign rs1_valid_o[1] = rs1_valid[1] & ((|rs1_i[1]) | (CVA6Cfg.FpPresent && ariane_pkg::is_rs1_fpr(issue_instr_o[1].op)));
assign rs2_valid_o[1] = rs2_valid[1] & ((|rs2_i[1]) | (CVA6Cfg.FpPresent && ariane_pkg::is_rs2_fpr(issue_instr_o[1].op)));
assign rs3_valid_o[1] = CVA6Cfg.NrRgprPorts == 3 ? rs3_valid[1] & ((|rs3_i[1]) | (CVA6Cfg.FpPresent && ariane_pkg::is_imm_fpr(issue_instr_o[1].op))) : rs3_valid[1];

// â¤ ä½¿ç”¨ rr_arb_tree åšè³‡æ–™é¸æ“‡ï¼ˆforwarding arbiterï¼‰ï¼šWB > ROB
rr_arb_tree #(.NumIn(NR_ENTRIES + CVA6Cfg.NrWbPorts), .DataWidth(riscv::XLEN), .ExtPrio(1'b1), .AxiVldRdy(1'b1)) i_sel_rs1_0 (...);
rr_arb_tree #(.NumIn(NR_ENTRIES + CVA6Cfg.NrWbPorts), .DataWidth(riscv::XLEN), .ExtPrio(1'b1), .AxiVldRdy(1'b1)) i_sel_rs2_0 (...);
rr_arb_tree #(.NumIn(NR_ENTRIES + CVA6Cfg.NrWbPorts), .DataWidth(riscv::XLEN), .ExtPrio(1'b1), .AxiVldRdy(1'b1)) i_sel_rs3_0 (...);
rr_arb_tree #(.NumIn(NR_ENTRIES + CVA6Cfg.NrWbPorts), .DataWidth(riscv::XLEN), .ExtPrio(1'b1), .AxiVldRdy(1'b1)) i_sel_rs1_1 (...);
rr_arb_tree #(.NumIn(NR_ENTRIES + CVA6Cfg.NrWbPorts), .DataWidth(riscv::XLEN), .ExtPrio(1'b1), .AxiVldRdy(1'b1)) i_sel_rs2_1 (...);
rr_arb_tree #(.NumIn(NR_ENTRIES + CVA6Cfg.NrWbPorts), .DataWidth(riscv::XLEN), .ExtPrio(1'b1), .AxiVldRdy(1'b1)) i_sel_rs3_1 (...);

// â¤ è™•ç† rs3_o æ ¹æ“š FLen å’Œ XLEN è¼¸å‡ºä¸åŒé•·åº¦
if (CVA6Cfg.NrRgprPorts == 3) begin
  assign rs3_o[0] = rs3[0][riscv::XLEN-1:0];
  assign rs3_o[1] = rs3[1][riscv::XLEN-1:0];
end else begin
  assign rs3_o[0] = rs3[0][CVA6Cfg.FLen-1:0];
  assign rs3_o[1] = rs3[1][CVA6Cfg.FLen-1:0];
end
```

---

### ğŸ“˜ èªªæ˜æ‘˜è¦ï¼šROB Operand Forwarding æ©Ÿåˆ¶

é€™ä¸€æ®µæ˜¯ **ç™¼å‡ºå–®å…ƒå¾ ROB èˆ‡ WB å–å¾—é‹ç®—å…ƒå€¼çš„ forwarding é‚è¼¯**ï¼Œç›®çš„åœ¨æ–¼ï¼š

- æä¾› rs1/rs2/rs3 operand çš„æœ€æ–°å€¼
- æ”¯æ´æ•´æ•¸èˆ‡æµ®é»æš«å­˜å™¨çš„ forwarding åˆ¤æ–·
- å„ªå…ˆä½¿ç”¨ WB port çš„çµæœï¼ˆé¿å… stallï¼‰
- å…è¨±å¤šåŸ·è¡Œç·’åŒæ™‚æ¯”å°é‹ç®—å…ƒèˆ‡è¿½è¹¤ç™¼å‡ºç‹€æ…‹

âœ… `rr_arb_tree` çš„ä½œç”¨æ˜¯å„ªé›…é¸å‡ºæœ€æ–°è³‡æ–™ä¾†æºï¼Œè‹¥ä¹‹å¾Œè¦è¦–è¦ºåŒ–å…¶é‹ä½œæˆ–è£œå……åœ–è§£ï¼Œä¹Ÿå¯ä»¥å¹«ä½ è£œä¸Šã€‚

---

### issue_read_operands module

```systemverilog

// ======================================================================================================
// ğŸ” Module Overview: issue_read_operands
// ======================================================================================================
// issue_read_operands æ¨¡çµ„çš„ç›®çš„æ˜¯åœ¨ç™¼å°„éšæ®µ (issue stage) è™•ç†é‹ç®—å…ƒè®€å–èˆ‡åŠŸèƒ½å–®å…ƒæ´¾ç™¼ï¼ˆFunctional Unit Dispatchï¼‰ã€‚
// å®ƒè² è²¬ï¼š
//   1. ç™¼å‡ºæŒ‡ä»¤çš„é‹ç®—å…ƒè³‡æ–™ forwardingï¼ˆæ”¯æ´ GPR / FPRï¼‰
//   2. FU readiness åˆ¤æ–· & æŒ‡ä»¤é€å¾€å°æ‡‰åŠŸèƒ½å–®å…ƒ
//   3. å¯¦ä½œ bypassing / forwarding è³‡æ–™è·¯å¾‘
//   4. è™•ç†å£“ç¸®æŒ‡ä»¤ã€LSUã€FPUã€ALU ç­‰å¤šç¨®åŠŸèƒ½å–®å…ƒè¼¸å‡º
//   5. è¨˜éŒ„ç‰©ç†æš«å­˜å™¨å°æ‡‰è³‡è¨Šä¾›å¾ŒçºŒä½¿ç”¨
//   6. é¿å… hazardï¼ˆçµæ§‹/è³‡æ–™ï¼‰é€é FU readiness å’Œ reg clobber åˆ¤æ–·
//
// é€šå¸¸èˆ‡ ROBã€Scoreboardã€FU æ•´åˆä½¿ç”¨ã€‚

module issue_read_operands
  import ariane_pkg::*;
#(
    parameter config_pkg::cva6_cfg_t CVA6Cfg = config_pkg::cva6_cfg_empty,
    parameter type rs3_len_t = logic
) (
    // ğŸ” Clock & Reset
    input  logic clk_i,
    input  logic rst_ni,
    input  logic flush_i,              // flush pipeline
    input  logic stall_i,              // stall current issue pipeline

    // ğŸ§¾ Issue interface from ROB
    input  scoreboard_entry_t [CVA6Cfg.NrissuePorts-1:0] issue_instr_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0] issue_instr_valid_i,
    output logic [CVA6Cfg.NrissuePorts-1:0] issue_ack_o,

    // ğŸ§® Operand physical index output (for scoreboard or FU)
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0] rs1_o,
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0] rs2_o,
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0] rs3_o,

    // ğŸ§® Operand value input (forwarded data)
    input  riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs1_i,
    input  riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs2_i,
    input  rs3_len_t     [CVA6Cfg.NrissuePorts-1:0] rs3_i,

    // âœ… Operand valid signals (æ˜¯å¦ forwarding æˆåŠŸ)
    input  logic [CVA6Cfg.NrissuePorts-1:0] rs1_valid_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0] rs2_valid_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0] rs3_valid_i,

    // â›” Register clobber è¨˜éŒ„ï¼ˆé æ¸¬æ˜¯å¦ register value æœƒè¢«è¦†å¯«ï¼‰
    input  fu_t [2**REG_ADDR_SIZE-1:0] rd_clobber_gpr_i,
    input  fu_t [2**REG_ADDR_SIZE-1:0] rd_clobber_fpr_i,

    // ğŸ”„ Forwarding path output (ç«‹å³æä¾› rs1 / rs2 çµ¦å¾ŒçºŒæ¨¡çµ„)
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs1_forwarding_o,
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs2_forwarding_o,

    // ğŸ“¤ FU dispatch è³‡æ–™
    output fu_data_t [CVA6Cfg.NrissuePorts-1:0] fu_data_o,
    output logic   [CVA6Cfg.NrissuePorts-1:0][riscv::VLEN-1:0] pc_o,
    output logic   [CVA6Cfg.NrissuePorts-1:0] is_compressed_instr_o,

    // âœ… Functional Unit Ready Input (ç¢ºèªæ˜¯å¦å¯æ¥æ”¶æ–°æŒ‡ä»¤)
    input  logic alu0_ready_i,
    input  logic alu1_ready_i,
    input  logic bu_ready_i,
    input  logic csr_ready_i,
    input  logic mult0_ready_i,
    input  logic mult1_ready_i,
    input  logic lsu_ready_i,
    input  logic fpu_ready_i,

    // ğŸ“¬ Functional Unit Valid Output (é€æŒ‡ä»¤è‡³ ALU/LSU/FPU...)
    output logic alu0_valid_o,
    output logic alu1_valid_o,
    output logic branch_valid_o,
    output branchpredict_sbe_t branch_predict_o,
    output logic lsu_valid_o,
    output logic mult0_valid_o,
    output logic mult1_valid_o,
    output logic fpu_valid_o,
    output logic [1:0] fpu_fmt_o,
    output logic [2:0] fpu_rm_o,
    output logic csr_valid_o,

    // ğŸ§© CVXIF å¤–éƒ¨åŠ é€Ÿå™¨æ”¯æ´
    output logic cvxif_valid_o,
    input  logic cvxif_ready_i,
    output logic [31:0] cvxif_off_instr_o,

    // ğŸ“Œ Register File Writeback è³‡è¨Š
    input  logic [CVA6Cfg.NrCommitPorts-1:0][REG_ADDR_SIZE-1:0]  virtual_waddr_i,
    input  logic [CVA6Cfg.NrCommitPorts-1:0][REG_ADDR_SIZE-1:0]  physical_waddr_i,
    output logic [CVA6Cfg.NrCommitPorts-1:0][REG_ADDR_SIZE-1:0]  waddr_final,
    input  logic [CVA6Cfg.NrCommitPorts-1:0][riscv::XLEN-1:0]    wdata_i,
    input  logic [CVA6Cfg.NrCommitPorts-1:0]                     we_gpr_i,
    input  logic [CVA6Cfg.NrCommitPorts-1:0]                     we_fpr_i,

    // ğŸ“‡ Register Mapping è¼¸å‡ºï¼ˆå¯¦é«” indexï¼‰
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]   rs1_physical_o,
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]   rs2_physical_o,
    output logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-1:0]   rs3_physical_o,
    input  logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0]   rs1_physical_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0]   rs2_physical_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][REG_ADDR_SIZE-2:0]   rs3_physical_i,

    // ğŸš¦ Stall å›å ±çµ¦å¤–éƒ¨ï¼ˆe.g. scoreboardï¼‰
    output logic stall_issue_o
);
```

---

### ğŸ“˜ æ¨¡çµ„èªªæ˜æ‘˜è¦ï¼š`issue_read_operands`

| åŠŸèƒ½é¡åˆ¥         | èªªæ˜ |
|------------------|------|
| **é‹ç®—å…ƒå–å¾—**   | å–å¾— RS1/RS2/RS3 å¯¦é«”ç·¨è™Ÿèˆ‡å°æ‡‰çš„é‹ç®—å€¼ï¼Œæ”¯æ´ forwarding è·¯å¾‘è™•ç†ã€‚
| **åŠŸèƒ½å–®å…ƒæ´¾ç™¼** | æ ¹æ“šæŒ‡ä»¤é¡å‹é€å¾€å°æ‡‰ FUï¼ˆALU0/ALU1/LSU/FPU/Branch/CSRï¼‰
| **Ready åˆ¤æ–·**    | æª¢æŸ¥æ˜¯å¦æœ‰å¯ç”¨è³‡æºç™¼å°„ç•¶å‰æŒ‡ä»¤
| **å£“ç¸®æŒ‡ä»¤æ”¯æ´** | è¼¸å‡ºæ˜¯å¦ç‚ºå£“ç¸®æŒ‡ä»¤ï¼ˆis_compressed_instr_oï¼‰ä¾›å¾ŒçºŒä½¿ç”¨
| **CVXIF æ”¯æ´**    | å¯å°‡ç‰¹æ®ŠæŒ‡ä»¤é€å¾€å¤–éƒ¨å”è™•ç†å™¨ï¼ˆCustom Instructionï¼‰
| **Hazard ç®¡æ§**  | é€é clobber è³‡è¨Šèˆ‡ valid flag é¿å… hazard

é€™å€‹æ¨¡çµ„æ˜¯æ•´å€‹ Out-of-Order pipeline çš„ä¸€å€‹é—œéµï¼Œè² è²¬åœ¨ rename èˆ‡ execute é–“éŠœæ¥ï¼Œè™•ç†æœ€è¤‡é›œçš„é‹ç®—å…ƒè³‡æ–™é€šè·¯ã€‚


---

### ğŸ§  issue_read_operands: Operand Preparation and FU Issue Logic

```systemverilog
// =============================================
// ğŸ§  issue_read_operands: Operand Preparation and FU Issue Logic
// =============================================

// ------------------------------------------------------------------------------------------------------
// âš™ï¸ FU Operand æº–å‚™èˆ‡ç™¼å‡ºæ§åˆ¶
// ------------------------------------------------------------------------------------------------------

// å„²å­˜è½‰ç™¼ç›¸é—œè³‡è¨Šèˆ‡æš«å­˜å™¨çµæœå€¼çš„æš«å­˜è®Šæ•¸ç¾¤
logic         [CVA6Cfg.NrissuePorts-1:0][TRANS_ID_BITS-1:0]    trans_id_n;          // æ¯æ¢æŒ‡ä»¤å°æ‡‰çš„ trans_id (ä¸‹ä¸€ç‹€æ…‹)
logic         [CVA6Cfg.NrissuePorts-1:0][TRANS_ID_BITS-1:0]    trans_id_q;          // æ¯æ¢æŒ‡ä»¤å°æ‡‰çš„ trans_id (ç›®å‰ç‹€æ…‹)
logic         [CVA6Cfg.NrissuePorts-1:0][3:0]                  forward_rs1_fu_n;    // ç”¨æ–¼è¿½è¹¤ rs1 è½‰ç™¼ä¾†æº FU
logic         [CVA6Cfg.NrissuePorts-1:0][3:0]                  forward_rs2_fu_n;    // ç”¨æ–¼è¿½è¹¤ rs2 è½‰ç™¼ä¾†æº FU

// Operand ç›¸é—œæš«å­˜å™¨ï¼ˆregfile æˆ–è½‰ç™¼ä¾†æºï¼‰
riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] operand_a_regfile;     // rs1 from regfile
riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] operand_b_regfile;     // rs2 from regfile
riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] operand_a_n;           // rs1 æœ¬é€±æœŸè¼¸å…¥ï¼ˆä¸‹ä¸€ç‹€æ…‹ï¼‰
riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] operand_a_q;           // rs1 å„²å­˜å€¼ï¼ˆç›®å‰ç‹€æ…‹ï¼‰
riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] operand_b_n;           // rs2 æœ¬é€±æœŸè¼¸å…¥
riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] operand_b_q;           // rs2 å„²å­˜å€¼
riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] imm_forward_rs3;       // ç«‹å³æ•¸è½‰ç™¼ï¼ˆä¾‹å¦‚ rs3 å¯« immediateï¼‰
riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] imm_q;                 // ç«‹å³æ•¸å„²å­˜å€¼
riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] imm_n;                 // ç«‹å³æ•¸è¼¸å…¥å€¼

// rs3 operands çš„ä¾†æºï¼ˆé‡å° FMA æˆ–ä¸‰æ“ä½œæ•¸ï¼‰
rs3_len_t     [CVA6Cfg.NrissuePorts-1:0] operand_c_regfile;     // rs3 from regfile
rs3_len_t     [CVA6Cfg.NrissuePorts-1:0] operand_c_fpr;         // rs3 from FPR
rs3_len_t     [CVA6Cfg.NrissuePorts-1:0] operand_c_gpr;         // rs3 from GPR

// stall è¨Šè™Ÿåˆ¤å®š
logic [CVA6Cfg.NrissuePorts-1:0] stall_rs1;    // rs1 ç„¡ ready
logic [CVA6Cfg.NrissuePorts-1:0] stall_rs2;    // rs2 ç„¡ ready
logic [CVA6Cfg.NrissuePorts-1:0] stall_csr;    // CSR busy æ™‚ stall
logic [CVA6Cfg.NrissuePorts-1:0] fu_busy;      // FU æ˜¯å¦å¯ç”¨åˆ¤æ–·

// forwarding flagsï¼šoperand ä¾†è‡ª forwarding è€Œé regfile
logic [CVA6Cfg.NrissuePorts-1:0] forward_rs1;
logic [CVA6Cfg.NrissuePorts-1:0] forward_rs2;
logic [CVA6Cfg.NrissuePorts-1:0] forward_rs3;

// æŒ‡ä»¤å°æ‡‰çš„é‹ç®—å…ƒèˆ‡åŠŸèƒ½å–®å…ƒé¡å‹
fu_op [CVA6Cfg.NrissuePorts-1:0] operator_n;  // æœ¬é€±æœŸé‹ç®—é¡å‹
fu_op [CVA6Cfg.NrissuePorts-1:0] operator_q;  // å„²å­˜çš„é‹ç®—é¡å‹
fu_t  [CVA6Cfg.NrissuePorts-1:0] fu_n;        // åŠŸèƒ½å–®å…ƒé¡å‹
fu_t  [CVA6Cfg.NrissuePorts-1:0] fu_q;        // åŠŸèƒ½å–®å…ƒé¡å‹æš«å­˜

// æ˜¯å¦å¯é€²å…¥ EX çš„æ¢ä»¶ï¼ˆæœƒå¥—ç”¨ valid + ackï¼‰
logic [CVA6Cfg.NrissuePorts-1:0] issue_to_ex;

// å„åŠŸèƒ½å–®å…ƒè¼¸å‡º valid ç‹€æ…‹æš«å­˜ï¼ˆçµ¦ä¸‹ä¸€ç´šï¼‰
logic alu0_valid_q, alu1_valid_q, mult0_valid_q, mult1_valid_q;
logic fpu_valid_q, lsu_valid_q, csr_valid_q, branch_valid_q, cvxif_valid_q;
logic [1:0] fpu_fmt_q;
logic [2:0] fpu_rm_q;
logic [31:0] cvxif_off_instr_q;

// Issue ack çµ¦ ROB ä½¿ç”¨
logic issue_ack_0, issue_ack_1;

riscv::instruction_t orig_instr;

// ---------------------------------------------
// ğŸ“¤ Forwarding Unregistered Operands çµ¦å¤–éƒ¨æ¨¡çµ„
// ---------------------------------------------
assign rs1_forwarding_o[0] = operand_a_n[0][riscv::VLEN-1:0];
assign rs2_forwarding_o[0] = operand_b_n[0][riscv::VLEN-1:0];
assign rs1_forwarding_o[1] = operand_a_n[1][riscv::VLEN-1:0];
assign rs2_forwarding_o[1] = operand_b_n[1][riscv::VLEN-1:0];

// ---------------------------------------------
// ğŸ“¦ FU Data Output å°è£ï¼ˆé€å¾€ EXï¼‰
// ---------------------------------------------
assign fu_data_o[0].operand_a = operand_a_q[0];
assign fu_data_o[0].operand_b = operand_b_q[0];
assign fu_data_o[0].fu        = fu_q       [0];
assign fu_data_o[0].operation = operator_q [0];
assign fu_data_o[0].trans_id  = trans_id_q [0];
assign fu_data_o[0].imm       = imm_q      [0];

assign fu_data_o[1].operand_a = operand_a_q[1];
assign fu_data_o[1].operand_b = operand_b_q[1];
assign fu_data_o[1].fu        = fu_q       [1];
assign fu_data_o[1].operation = operator_q [1];
assign fu_data_o[1].trans_id  = trans_id_q [1];
assign fu_data_o[1].imm       = imm_q      [1];

// ---------------------------------------------
// âœ… FU Valid è¨Šè™Ÿè¼¸å‡º
// ---------------------------------------------
assign alu0_valid_o      = alu0_valid_q;
assign alu1_valid_o      = alu1_valid_q;
assign branch_valid_o    = branch_valid_q;
assign lsu_valid_o       = lsu_valid_q;
assign csr_valid_o       = csr_valid_q;
assign mult0_valid_o     = mult0_valid_q;
assign mult1_valid_o     = mult1_valid_q;
assign fpu_valid_o       = fpu_valid_q;
assign fpu_fmt_o         = fpu_fmt_q;
assign fpu_rm_o          = fpu_rm_q;
assign cvxif_valid_o     = CVA6Cfg.CvxifEn ? cvxif_valid_q : '0;
assign cvxif_off_instr_o = CVA6Cfg.CvxifEn ? cvxif_off_instr_q : '0;

// ---------------------------------------------
// â›”ï¸ Stall åˆ¤æ–·ï¼ˆCSR stall æœƒåœæ­¢ issueï¼‰
// ---------------------------------------------
assign stall_issue_o     = (|stall_csr);

// ---------------------------------------------
// ğŸ”„ åˆ¤æ–·æ­¤æŒ‡ä»¤æ˜¯å¦å¯é€å…¥ EX pipeline
// ---------------------------------------------
assign issue_to_ex[0] = (!issue_instr_i[0].ex.valid && issue_instr_valid_i[0] && issue_ack_o[0]);
assign issue_to_ex[1] = (!issue_instr_i[1].ex.valid && issue_instr_valid_i[1] && issue_ack_o[1]);
```


