# SV_Projects
Verification Projects Using Verilog and System Verilog Test bench
