// Seed: 765435025
module module_0 (
    output logic   id_0,
    input  supply1 id_1,
    output logic   id_2
);
  initial begin : LABEL_0
    id_0 <= -1;
    id_2 <= 1;
  end
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    output logic id_3
    , id_6, id_7,
    input tri id_4
);
  always @(posedge 1) begin : LABEL_0
    if ({(1), 1, 1} && 1) begin : LABEL_1
      if (1) id_3 <= #1 id_4;
    end else begin : LABEL_2
      id_6 <= id_2;
    end
  end
  logic id_8;
  wire  id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_8 = -1 & 1;
endmodule
