// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "11/30/2023 09:53:39"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cn (
	clk,
	bnt7,
	bnt0,
	seg,
	cat,
	count_out);
input 	clk;
input 	bnt7;
input 	bnt0;
output 	[6:0] seg;
output 	[7:0] cat;
output 	[7:0] count_out;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \bin[0]~4_cout ;
wire \bin[0]~15_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 ;
wire \bin[0]~20_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 ;
wire \bin[0]~25_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \clk~combout ;
wire \u2|Add0~32COUT1_36 ;
wire \u2|Add0~2COUT1_37 ;
wire \u2|Add0~12 ;
wire \u2|Add0~12COUT1_38 ;
wire \u2|Add0~5_combout ;
wire \u2|Add0~17 ;
wire \u2|Add0~17COUT1_39 ;
wire \u2|Add0~20_combout ;
wire \bnt0~combout ;
wire \u2|Add0~7 ;
wire \u2|Add0~15_combout ;
wire \u2|Add0~30_combout ;
wire \u2|Equal0~0 ;
wire \u2|Add0~32 ;
wire \u2|Add0~2 ;
wire \u2|Add0~10_combout ;
wire \u2|Add0~0_combout ;
wire \u2|Equal0~1 ;
wire \u2|Add0~22 ;
wire \u2|Add0~22COUT1_40 ;
wire \u2|Add0~25_combout ;
wire \u2|LessThan0~0 ;
wire \u2|clk_p~regout ;
wire \Add0~0_combout ;
wire \Add0~2COUT1_106 ;
wire \Add0~7COUT1_107 ;
wire \Add0~32COUT1_108 ;
wire \Add0~12COUT1_109 ;
wire \Add0~37 ;
wire \Add0~15_combout ;
wire \bnt7~combout ;
wire \u1|Add0~0_combout ;
wire \u1|key_edge[0]~0 ;
wire \u1|key_sec[0]~0_combout ;
wire \control~regout ;
wire \Add0~17 ;
wire \Add0~17COUT1_110 ;
wire \Add0~20_combout ;
wire \Add0~22 ;
wire \Add0~22COUT1_111 ;
wire \Add0~25_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_112 ;
wire \Add0~100_combout ;
wire \Add0~102 ;
wire \Add0~102COUT1_113 ;
wire \Add0~95_combout ;
wire \Add0~97 ;
wire \Add0~90_combout ;
wire \Add0~92 ;
wire \Add0~92COUT1_114 ;
wire \Add0~80_combout ;
wire \Add0~82 ;
wire \Add0~82COUT1_115 ;
wire \Add0~85_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Add0~87 ;
wire \Add0~87COUT1_116 ;
wire \Add0~75_combout ;
wire \Add0~77 ;
wire \Add0~77COUT1_117 ;
wire \Add0~70_combout ;
wire \Add0~72 ;
wire \Add0~65_combout ;
wire \Add0~67 ;
wire \Add0~67COUT1_118 ;
wire \Add0~60_combout ;
wire \Equal0~1_combout ;
wire \Add0~62 ;
wire \Add0~62COUT1_119 ;
wire \Add0~55_combout ;
wire \Add0~57 ;
wire \Add0~57COUT1_120 ;
wire \Add0~50_combout ;
wire \Add0~52 ;
wire \Add0~52COUT1_121 ;
wire \Add0~45_combout ;
wire \Add0~47 ;
wire \Add0~40_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Add0~2 ;
wire \Add0~5_combout ;
wire \Add0~7 ;
wire \Add0~32 ;
wire \Add0~10_combout ;
wire \Add0~12 ;
wire \Add0~35_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6 ;
wire \Add0~30_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~99_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~98 ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~100 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~101_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~93_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~94_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~97_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~96_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~95_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~84_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~91_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~90_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~81_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~85_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~86_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~92_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~87_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~88_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~82_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~83_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~89_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~78_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~76_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~75_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[36]~72_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[36]~73_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[38]~79_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[38]~80_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~77_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~66_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[42]~63_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[43]~68_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[43]~67_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[42]~74_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[41]~69_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[41]~70_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~64_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~65_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[47]~60_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[47]~71_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[46]~57_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[46]~58_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~48_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~61_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~62_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~59_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~55_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~54_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~49_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~50_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~56_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~45_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[56]~52_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[56]~51_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~42_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[63]~47_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[63]~46_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~53_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~40_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~39_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[68]~43_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[68]~44_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[67]~30_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[67]~41_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[66]~37_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[66]~36_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[71]~33_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[71]~34_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[73]~31_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[73]~32_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[72]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[72]~38_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[77]~24_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[78]~28_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[78]~29_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[77]~35_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[76]~21_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[76]~22_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[83]~25_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[83]~26_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[82]~23_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[82]~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[81]~19_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[81]~18_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[87]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[87]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[86]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[86]~16_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[88]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[88]~13_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[93]~11_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[93]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[92]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[92]~17_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[91]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[91]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[98]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[98]~7_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[97]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[96]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[96]~3_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_29 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ;
wire \select~regout ;
wire \bin~9_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_23 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_25 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~102_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~103_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~101_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~100_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~98_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~97_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~93_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~92_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~99_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~89_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~94_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~95_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~84_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~83_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~91_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~90_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~96_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~86_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~85_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~74_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~80_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~81_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~87_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~88_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[38]~76_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[38]~75_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[37]~82_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[37]~71_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~77_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~78_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[43]~73_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[43]~72_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[42]~68_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[42]~79_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[41]~65_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[41]~66_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[46]~62_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[46]~63_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~69_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~70_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[47]~56_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[47]~67_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~57_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~58_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~64_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~53_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~60_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~59_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[58]~54_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[58]~55_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~61_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~50_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[56]~48_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[56]~47_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[63]~52_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[63]~51_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[62]~38_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[62]~49_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[61]~44_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[61]~45_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~40_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~39_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[67]~46_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[67]~35_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~42_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~41_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[72]~32_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[73]~37_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[73]~36_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[72]~43_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[71]~27_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[71]~28_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[78]~33_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[78]~34_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[77]~14_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[77]~29_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[76]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[76]~24_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_28 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~11_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[83]~15_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[83]~16_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~26_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[81]~21_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[81]~22_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_33 ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[88]~12_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[88]~13_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[87]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[87]~23_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[86]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[86]~3_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_33 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout ;
wire \bin~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout ;
wire \bin~11_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[93]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[93]~9_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[92]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[92]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[91]~17_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[91]~18_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_33 ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_29 ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[98]~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[98]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[97]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[97]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[96]~19_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[96]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[95]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[95]~31_combout ;
wire \bin[0]~25COUT0_30 ;
wire \bin[0]~25COUT1_31 ;
wire \bin[0]~20COUT0_33 ;
wire \bin[0]~20COUT1_34 ;
wire \bin[0]~15COUT0_36 ;
wire \bin[0]~15COUT1_37 ;
wire \bin[0]~4COUT0_39 ;
wire \bin[0]~4COUT1_40 ;
wire \WideOr6~0_combout ;
wire \WideOr5~0_combout ;
wire \WideOr4~0_combout ;
wire \WideOr3~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr0~0_combout ;
wire \cat[0]~reg0_regout ;
wire \cat[1]~reg0_regout ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella ;
wire [4:0] \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella ;
wire [3:0] bin;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella ;
wire [4:0] \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella ;
wire [20:0] out;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella ;
wire [6:0] \u2|cnt_p ;
wire [0:0] \u1|key_sec_pre ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella ;
wire [0:0] \u1|key_sec ;
wire [0:0] \u1|key_pulse ;
wire [3:0] \u1|cnt ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella ;
wire [3:0] \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella ;
wire [0:0] \u1|key_rst_pre ;
wire [0:0] \u1|key_rst ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [4:0] \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \u2|Add0~30 (
// Equation(s):
// \u2|Add0~30_combout  = ((!\u2|cnt_p [0]))
// \u2|Add0~32  = CARRY(((\u2|cnt_p [0])))
// \u2|Add0~32COUT1_36  = CARRY(((\u2|cnt_p [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|cnt_p [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Add0~32 ),
	.cout1(\u2|Add0~32COUT1_36 ));
// synopsys translate_off
defparam \u2|Add0~30 .lut_mask = "33cc";
defparam \u2|Add0~30 .operation_mode = "arithmetic";
defparam \u2|Add0~30 .output_mode = "comb_only";
defparam \u2|Add0~30 .register_cascade_mode = "off";
defparam \u2|Add0~30 .sum_lutc_input = "datac";
defparam \u2|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \u2|Add0~0 (
// Equation(s):
// \u2|Add0~0_combout  = \u2|cnt_p [1] $ ((((\u2|Add0~32 ))))
// \u2|Add0~2  = CARRY(((!\u2|Add0~32 )) # (!\u2|cnt_p [1]))
// \u2|Add0~2COUT1_37  = CARRY(((!\u2|Add0~32COUT1_36 )) # (!\u2|cnt_p [1]))

	.clk(gnd),
	.dataa(\u2|cnt_p [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Add0~32 ),
	.cin1(\u2|Add0~32COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Add0~2 ),
	.cout1(\u2|Add0~2COUT1_37 ));
// synopsys translate_off
defparam \u2|Add0~0 .cin0_used = "true";
defparam \u2|Add0~0 .cin1_used = "true";
defparam \u2|Add0~0 .lut_mask = "5a5f";
defparam \u2|Add0~0 .operation_mode = "arithmetic";
defparam \u2|Add0~0 .output_mode = "comb_only";
defparam \u2|Add0~0 .register_cascade_mode = "off";
defparam \u2|Add0~0 .sum_lutc_input = "cin";
defparam \u2|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \u2|Add0~10 (
// Equation(s):
// \u2|Add0~10_combout  = (\u2|cnt_p [2] $ ((!\u2|Add0~2 )))
// \u2|Add0~12  = CARRY(((\u2|cnt_p [2] & !\u2|Add0~2 )))
// \u2|Add0~12COUT1_38  = CARRY(((\u2|cnt_p [2] & !\u2|Add0~2COUT1_37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|cnt_p [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Add0~2 ),
	.cin1(\u2|Add0~2COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Add0~12 ),
	.cout1(\u2|Add0~12COUT1_38 ));
// synopsys translate_off
defparam \u2|Add0~10 .cin0_used = "true";
defparam \u2|Add0~10 .cin1_used = "true";
defparam \u2|Add0~10 .lut_mask = "c30c";
defparam \u2|Add0~10 .operation_mode = "arithmetic";
defparam \u2|Add0~10 .output_mode = "comb_only";
defparam \u2|Add0~10 .register_cascade_mode = "off";
defparam \u2|Add0~10 .sum_lutc_input = "cin";
defparam \u2|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \u2|Add0~5 (
// Equation(s):
// \u2|Add0~5_combout  = (\u2|cnt_p [3] $ ((\u2|Add0~12 )))
// \u2|Add0~7  = CARRY(((!\u2|Add0~12COUT1_38 ) # (!\u2|cnt_p [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|cnt_p [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u2|Add0~12 ),
	.cin1(\u2|Add0~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add0~5_combout ),
	.regout(),
	.cout(\u2|Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add0~5 .cin0_used = "true";
defparam \u2|Add0~5 .cin1_used = "true";
defparam \u2|Add0~5 .lut_mask = "3c3f";
defparam \u2|Add0~5 .operation_mode = "arithmetic";
defparam \u2|Add0~5 .output_mode = "comb_only";
defparam \u2|Add0~5 .register_cascade_mode = "off";
defparam \u2|Add0~5 .sum_lutc_input = "cin";
defparam \u2|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \u2|Add0~15 (
// Equation(s):
// \u2|Add0~15_combout  = (\u2|cnt_p [4] $ ((!\u2|Add0~7 )))
// \u2|Add0~17  = CARRY(((\u2|cnt_p [4] & !\u2|Add0~7 )))
// \u2|Add0~17COUT1_39  = CARRY(((\u2|cnt_p [4] & !\u2|Add0~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|cnt_p [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u2|Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Add0~17 ),
	.cout1(\u2|Add0~17COUT1_39 ));
// synopsys translate_off
defparam \u2|Add0~15 .cin_used = "true";
defparam \u2|Add0~15 .lut_mask = "c30c";
defparam \u2|Add0~15 .operation_mode = "arithmetic";
defparam \u2|Add0~15 .output_mode = "comb_only";
defparam \u2|Add0~15 .register_cascade_mode = "off";
defparam \u2|Add0~15 .sum_lutc_input = "cin";
defparam \u2|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \u2|Add0~20 (
// Equation(s):
// \u2|Add0~20_combout  = (\u2|cnt_p [5] $ (((!\u2|Add0~7  & \u2|Add0~17 ) # (\u2|Add0~7  & \u2|Add0~17COUT1_39 ))))
// \u2|Add0~22  = CARRY(((!\u2|Add0~17 ) # (!\u2|cnt_p [5])))
// \u2|Add0~22COUT1_40  = CARRY(((!\u2|Add0~17COUT1_39 ) # (!\u2|cnt_p [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|cnt_p [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u2|Add0~7 ),
	.cin0(\u2|Add0~17 ),
	.cin1(\u2|Add0~17COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u2|Add0~22 ),
	.cout1(\u2|Add0~22COUT1_40 ));
// synopsys translate_off
defparam \u2|Add0~20 .cin0_used = "true";
defparam \u2|Add0~20 .cin1_used = "true";
defparam \u2|Add0~20 .cin_used = "true";
defparam \u2|Add0~20 .lut_mask = "3c3f";
defparam \u2|Add0~20 .operation_mode = "arithmetic";
defparam \u2|Add0~20 .output_mode = "comb_only";
defparam \u2|Add0~20 .register_cascade_mode = "off";
defparam \u2|Add0~20 .sum_lutc_input = "cin";
defparam \u2|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \bnt0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bnt0~combout ),
	.padio(bnt0));
// synopsys translate_off
defparam \bnt0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y3_N9
maxii_lcell \u2|cnt_p[5] (
// Equation(s):
// \u2|cnt_p [5] = DFFEAS((((\u2|Add0~20_combout  & !\u2|Equal0~1 ))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Add0~20_combout ),
	.datad(\u2|Equal0~1 ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt_p [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt_p[5] .lut_mask = "00f0";
defparam \u2|cnt_p[5] .operation_mode = "normal";
defparam \u2|cnt_p[5] .output_mode = "reg_only";
defparam \u2|cnt_p[5] .register_cascade_mode = "off";
defparam \u2|cnt_p[5] .sum_lutc_input = "datac";
defparam \u2|cnt_p[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N8
maxii_lcell \u2|cnt_p[3] (
// Equation(s):
// \u2|Equal0~0  = (!\u2|cnt_p [2] & (\u2|cnt_p [6] & (!D1_cnt_p[3] & \u2|cnt_p [5])))
// \u2|cnt_p [3] = DFFEAS(\u2|Equal0~0 , GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , \u2|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u2|cnt_p [2]),
	.datab(\u2|cnt_p [6]),
	.datac(\u2|Add0~5_combout ),
	.datad(\u2|cnt_p [5]),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Equal0~0 ),
	.regout(\u2|cnt_p [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt_p[3] .lut_mask = "0400";
defparam \u2|cnt_p[3] .operation_mode = "normal";
defparam \u2|cnt_p[3] .output_mode = "reg_and_comb";
defparam \u2|cnt_p[3] .register_cascade_mode = "off";
defparam \u2|cnt_p[3] .sum_lutc_input = "qfbk";
defparam \u2|cnt_p[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \u2|cnt_p[4] (
// Equation(s):
// \u2|cnt_p [4] = DFFEAS(GND, GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , \u2|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|Add0~15_combout ),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt_p [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt_p[4] .lut_mask = "0000";
defparam \u2|cnt_p[4] .operation_mode = "normal";
defparam \u2|cnt_p[4] .output_mode = "reg_only";
defparam \u2|cnt_p[4] .register_cascade_mode = "off";
defparam \u2|cnt_p[4] .sum_lutc_input = "datac";
defparam \u2|cnt_p[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N2
maxii_lcell \u2|cnt_p[0] (
// Equation(s):
// \u2|Equal0~1  = (\u2|cnt_p [1] & (!\u2|cnt_p [4] & (D1_cnt_p[0] & \u2|Equal0~0 )))
// \u2|cnt_p [0] = DFFEAS(\u2|Equal0~1 , GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , \u2|Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u2|cnt_p [1]),
	.datab(\u2|cnt_p [4]),
	.datac(\u2|Add0~30_combout ),
	.datad(\u2|Equal0~0 ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Equal0~1 ),
	.regout(\u2|cnt_p [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt_p[0] .lut_mask = "2000";
defparam \u2|cnt_p[0] .operation_mode = "normal";
defparam \u2|cnt_p[0] .output_mode = "reg_and_comb";
defparam \u2|cnt_p[0] .register_cascade_mode = "off";
defparam \u2|cnt_p[0] .sum_lutc_input = "qfbk";
defparam \u2|cnt_p[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N4
maxii_lcell \u2|cnt_p[2] (
// Equation(s):
// \u2|cnt_p [2] = DFFEAS(((!\u2|Equal0~1  & ((\u2|Add0~10_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|Equal0~1 ),
	.datac(vcc),
	.datad(\u2|Add0~10_combout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt_p [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt_p[2] .lut_mask = "3300";
defparam \u2|cnt_p[2] .operation_mode = "normal";
defparam \u2|cnt_p[2] .output_mode = "reg_only";
defparam \u2|cnt_p[2] .register_cascade_mode = "off";
defparam \u2|cnt_p[2] .sum_lutc_input = "datac";
defparam \u2|cnt_p[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \u2|cnt_p[1] (
// Equation(s):
// \u2|LessThan0~0  = ((!\u2|cnt_p [2] & (!D1_cnt_p[1] & !\u2|cnt_p [3])))
// \u2|cnt_p [1] = DFFEAS(\u2|LessThan0~0 , GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , \u2|Add0~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|cnt_p [2]),
	.datac(\u2|Add0~0_combout ),
	.datad(\u2|cnt_p [3]),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|LessThan0~0 ),
	.regout(\u2|cnt_p [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt_p[1] .lut_mask = "0003";
defparam \u2|cnt_p[1] .operation_mode = "normal";
defparam \u2|cnt_p[1] .output_mode = "reg_and_comb";
defparam \u2|cnt_p[1] .register_cascade_mode = "off";
defparam \u2|cnt_p[1] .sum_lutc_input = "qfbk";
defparam \u2|cnt_p[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \u2|Add0~25 (
// Equation(s):
// \u2|Add0~25_combout  = (((!\u2|Add0~7  & \u2|Add0~22 ) # (\u2|Add0~7  & \u2|Add0~22COUT1_40 ) $ (!\u2|cnt_p [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|cnt_p [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u2|Add0~7 ),
	.cin0(\u2|Add0~22 ),
	.cin1(\u2|Add0~22COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Add0~25 .cin0_used = "true";
defparam \u2|Add0~25 .cin1_used = "true";
defparam \u2|Add0~25 .cin_used = "true";
defparam \u2|Add0~25 .lut_mask = "f00f";
defparam \u2|Add0~25 .operation_mode = "normal";
defparam \u2|Add0~25 .output_mode = "comb_only";
defparam \u2|Add0~25 .register_cascade_mode = "off";
defparam \u2|Add0~25 .sum_lutc_input = "cin";
defparam \u2|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N1
maxii_lcell \u2|cnt_p[6] (
// Equation(s):
// \u2|cnt_p [6] = DFFEAS(((!\u2|Equal0~1  & ((\u2|Add0~25_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|Equal0~1 ),
	.datac(vcc),
	.datad(\u2|Add0~25_combout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt_p [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt_p[6] .lut_mask = "3300";
defparam \u2|cnt_p[6] .operation_mode = "normal";
defparam \u2|cnt_p[6] .output_mode = "reg_only";
defparam \u2|cnt_p[6] .register_cascade_mode = "off";
defparam \u2|cnt_p[6] .sum_lutc_input = "datac";
defparam \u2|cnt_p[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \u2|clk_p (
// Equation(s):
// \u2|clk_p~regout  = DFFEAS((\u2|cnt_p [6]) # ((\u2|cnt_p [4] & (\u2|cnt_p [5] & !\u2|LessThan0~0 ))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|cnt_p [6]),
	.datab(\u2|cnt_p [4]),
	.datac(\u2|cnt_p [5]),
	.datad(\u2|LessThan0~0 ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_p~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_p .lut_mask = "aaea";
defparam \u2|clk_p .operation_mode = "normal";
defparam \u2|clk_p .output_mode = "reg_only";
defparam \u2|clk_p .register_cascade_mode = "off";
defparam \u2|clk_p .sum_lutc_input = "datac";
defparam \u2|clk_p .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxii_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (!out[0])
// \Add0~2  = CARRY((out[0]))
// \Add0~2COUT1_106  = CARRY((out[0]))

	.clk(gnd),
	.dataa(out[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_106 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = "55aa";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "datac";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxii_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = out[1] $ ((((\Add0~2 ))))
// \Add0~7  = CARRY(((!\Add0~2 )) # (!out[1]))
// \Add0~7COUT1_107  = CARRY(((!\Add0~2COUT1_106 )) # (!out[1]))

	.clk(gnd),
	.dataa(out[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_107 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "5a5f";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxii_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (out[2] $ ((!\Add0~7 )))
// \Add0~32  = CARRY(((out[2] & !\Add0~7 )))
// \Add0~32COUT1_108  = CARRY(((out[2] & !\Add0~7COUT1_107 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_108 ));
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .lut_mask = "c30c";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxii_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (out[3] $ ((\Add0~32 )))
// \Add0~12  = CARRY(((!\Add0~32 ) # (!out[3])))
// \Add0~12COUT1_109  = CARRY(((!\Add0~32COUT1_108 ) # (!out[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_109 ));
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .lut_mask = "3c3f";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxii_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = out[4] $ ((((!\Add0~12 ))))
// \Add0~37  = CARRY((out[4] & ((!\Add0~12COUT1_109 ))))

	.clk(gnd),
	.dataa(out[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(\Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .lut_mask = "a50a";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxii_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (out[5] $ ((\Add0~37 )))
// \Add0~17  = CARRY(((!\Add0~37 ) # (!out[5])))
// \Add0~17COUT1_110  = CARRY(((!\Add0~37 ) # (!out[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_110 ));
// synopsys translate_off
defparam \Add0~15 .cin_used = "true";
defparam \Add0~15 .lut_mask = "3c3f";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \bnt7~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bnt7~combout ),
	.padio(bnt7));
// synopsys translate_off
defparam \bnt7~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxii_lcell \u1|key_rst_pre[0] (
// Equation(s):
// \u1|key_rst_pre [0] = DFFEAS((((\u1|key_rst [0]))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u1|key_rst [0]),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst_pre[0] .lut_mask = "ff00";
defparam \u1|key_rst_pre[0] .operation_mode = "normal";
defparam \u1|key_rst_pre[0] .output_mode = "reg_only";
defparam \u1|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u1|key_rst_pre[0] .sum_lutc_input = "datac";
defparam \u1|key_rst_pre[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N8
maxii_lcell \u1|key_rst[0] (
// Equation(s):
// \u1|key_edge[0]~0  = (((C1_key_rst[0] & !\u1|key_rst_pre [0])))
// \u1|key_rst [0] = DFFEAS(\u1|key_edge[0]~0 , GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , \bnt7~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\bnt7~combout ),
	.datad(\u1|key_rst_pre [0]),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|key_edge[0]~0 ),
	.regout(\u1|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_rst[0] .lut_mask = "00f0";
defparam \u1|key_rst[0] .operation_mode = "normal";
defparam \u1|key_rst[0] .output_mode = "reg_and_comb";
defparam \u1|key_rst[0] .register_cascade_mode = "off";
defparam \u1|key_rst[0] .sum_lutc_input = "qfbk";
defparam \u1|key_rst[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxii_lcell \u1|cnt[0] (
// Equation(s):
// \u1|cnt [0] = DFFEAS(((!\u1|cnt [0] & ((\u1|key_rst_pre [0]) # (!\u1|key_rst [0])))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u1|key_rst [0]),
	.datac(\u1|cnt [0]),
	.datad(\u1|key_rst_pre [0]),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[0] .lut_mask = "0f03";
defparam \u1|cnt[0] .operation_mode = "normal";
defparam \u1|cnt[0] .output_mode = "reg_only";
defparam \u1|cnt[0] .register_cascade_mode = "off";
defparam \u1|cnt[0] .sum_lutc_input = "datac";
defparam \u1|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxii_lcell \u1|cnt[1] (
// Equation(s):
// \u1|cnt [1] = DFFEAS((\u1|key_rst [0] & (\u1|key_rst_pre [0] & (\u1|cnt [0] $ (\u1|cnt [1])))) # (!\u1|key_rst [0] & (\u1|cnt [0] $ ((\u1|cnt [1])))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|cnt [0]),
	.datab(\u1|cnt [1]),
	.datac(\u1|key_rst [0]),
	.datad(\u1|key_rst_pre [0]),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[1] .lut_mask = "6606";
defparam \u1|cnt[1] .operation_mode = "normal";
defparam \u1|cnt[1] .output_mode = "reg_only";
defparam \u1|cnt[1] .register_cascade_mode = "off";
defparam \u1|cnt[1] .sum_lutc_input = "datac";
defparam \u1|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxii_lcell \u1|Add0~0 (
// Equation(s):
// \u1|Add0~0_combout  = (((\u1|cnt [1] & \u1|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|cnt [1]),
	.datad(\u1|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Add0~0 .lut_mask = "f000";
defparam \u1|Add0~0 .operation_mode = "normal";
defparam \u1|Add0~0 .output_mode = "comb_only";
defparam \u1|Add0~0 .register_cascade_mode = "off";
defparam \u1|Add0~0 .sum_lutc_input = "datac";
defparam \u1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxii_lcell \u1|cnt[2] (
// Equation(s):
// \u1|cnt [2] = DFFEAS((!\u1|key_edge[0]~0  & (\u1|cnt [2] $ (((\u1|cnt [0] & \u1|cnt [1]))))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|cnt [0]),
	.datab(\u1|cnt [1]),
	.datac(\u1|cnt [2]),
	.datad(\u1|key_edge[0]~0 ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[2] .lut_mask = "0078";
defparam \u1|cnt[2] .operation_mode = "normal";
defparam \u1|cnt[2] .output_mode = "reg_only";
defparam \u1|cnt[2] .register_cascade_mode = "off";
defparam \u1|cnt[2] .sum_lutc_input = "datac";
defparam \u1|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxii_lcell \u1|cnt[3] (
// Equation(s):
// \u1|cnt [3] = DFFEAS((!\u1|key_edge[0]~0  & (\u1|cnt [3] $ (((\u1|cnt [2] & \u1|Add0~0_combout ))))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|cnt [2]),
	.datab(\u1|cnt [3]),
	.datac(\u1|Add0~0_combout ),
	.datad(\u1|key_edge[0]~0 ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|cnt[3] .lut_mask = "006c";
defparam \u1|cnt[3] .operation_mode = "normal";
defparam \u1|cnt[3] .output_mode = "reg_only";
defparam \u1|cnt[3] .register_cascade_mode = "off";
defparam \u1|cnt[3] .sum_lutc_input = "datac";
defparam \u1|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxii_lcell \u1|key_sec[0]~0 (
// Equation(s):
// \u1|key_sec[0]~0_combout  = (((!\u1|cnt [2] & !\u1|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|cnt [2]),
	.datad(\u1|cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|key_sec[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[0]~0 .lut_mask = "000f";
defparam \u1|key_sec[0]~0 .operation_mode = "normal";
defparam \u1|key_sec[0]~0 .output_mode = "comb_only";
defparam \u1|key_sec[0]~0 .register_cascade_mode = "off";
defparam \u1|key_sec[0]~0 .sum_lutc_input = "datac";
defparam \u1|key_sec[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxii_lcell \u1|key_sec[0] (
// Equation(s):
// \u1|key_sec [0] = DFFEAS((\u1|Add0~0_combout  & ((\u1|key_sec[0]~0_combout  & (\bnt7~combout )) # (!\u1|key_sec[0]~0_combout  & ((\u1|key_sec [0]))))) # (!\u1|Add0~0_combout  & (((\u1|key_sec [0])))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\bnt7~combout ),
	.datab(\u1|key_sec [0]),
	.datac(\u1|Add0~0_combout ),
	.datad(\u1|key_sec[0]~0_combout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec[0] .lut_mask = "accc";
defparam \u1|key_sec[0] .operation_mode = "normal";
defparam \u1|key_sec[0] .output_mode = "reg_only";
defparam \u1|key_sec[0] .register_cascade_mode = "off";
defparam \u1|key_sec[0] .sum_lutc_input = "datac";
defparam \u1|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxii_lcell \u1|key_sec_pre[0] (
// Equation(s):
// \u1|key_pulse [0] = LCELL((((!C1_key_sec_pre[0] & \u1|key_sec [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|key_sec [0]),
	.datad(\u1|key_sec [0]),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|key_pulse [0]),
	.regout(\u1|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|key_sec_pre[0] .lut_mask = "0f00";
defparam \u1|key_sec_pre[0] .operation_mode = "normal";
defparam \u1|key_sec_pre[0] .output_mode = "comb_only";
defparam \u1|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u1|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u1|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N9
maxii_lcell control(
// Equation(s):
// \control~regout  = DFFEAS((((!\control~regout ))), \u1|key_pulse [0], !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\u1|key_pulse [0]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control~regout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\control~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam control.lut_mask = "00ff";
defparam control.operation_mode = "normal";
defparam control.output_mode = "reg_only";
defparam control.register_cascade_mode = "off";
defparam control.sum_lutc_input = "datac";
defparam control.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \out[5] (
// Equation(s):
// out[5] = DFFEAS((\Add0~15_combout ), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT  = CARRY(((out[5])))
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_28  = CARRY(((out[5])))

	.clk(\u2|clk_p~regout ),
	.dataa(\Add0~15_combout ),
	.datab(out[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[5]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[5] .lut_mask = "aacc";
defparam \out[5] .operation_mode = "arithmetic";
defparam \out[5] .output_mode = "reg_only";
defparam \out[5] .register_cascade_mode = "off";
defparam \out[5] .sum_lutc_input = "datac";
defparam \out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxii_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = out[6] $ ((((!(!\Add0~37  & \Add0~17 ) # (\Add0~37  & \Add0~17COUT1_110 )))))
// \Add0~22  = CARRY((out[6] & ((!\Add0~17 ))))
// \Add0~22COUT1_111  = CARRY((out[6] & ((!\Add0~17COUT1_110 ))))

	.clk(gnd),
	.dataa(out[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_111 ));
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "a50a";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \out[6] (
// Equation(s):
// out[6] = DFFEAS((\Add0~20_combout ), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT  = CARRY(((out[6])))
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_28  = CARRY(((out[6])))

	.clk(\u2|clk_p~regout ),
	.dataa(\Add0~20_combout ),
	.datab(out[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[6]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[6] .lut_mask = "aacc";
defparam \out[6] .operation_mode = "arithmetic";
defparam \out[6] .output_mode = "reg_only";
defparam \out[6] .register_cascade_mode = "off";
defparam \out[6] .sum_lutc_input = "datac";
defparam \out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxii_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = (out[7] $ (((!\Add0~37  & \Add0~22 ) # (\Add0~37  & \Add0~22COUT1_111 ))))
// \Add0~27  = CARRY(((!\Add0~22 ) # (!out[7])))
// \Add0~27COUT1_112  = CARRY(((!\Add0~22COUT1_111 ) # (!out[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_112 ));
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "3c3f";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \out[7] (
// Equation(s):
// out[7] = DFFEAS((\Add0~25_combout ), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT  = CARRY(((out[7])))
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_28  = CARRY(((out[7])))

	.clk(\u2|clk_p~regout ),
	.dataa(\Add0~25_combout ),
	.datab(out[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[7]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[7] .lut_mask = "aacc";
defparam \out[7] .operation_mode = "arithmetic";
defparam \out[7] .output_mode = "reg_only";
defparam \out[7] .register_cascade_mode = "off";
defparam \out[7] .sum_lutc_input = "datac";
defparam \out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxii_lcell \Add0~100 (
// Equation(s):
// \Add0~100_combout  = out[8] $ ((((!(!\Add0~37  & \Add0~27 ) # (\Add0~37  & \Add0~27COUT1_112 )))))
// \Add0~102  = CARRY((out[8] & ((!\Add0~27 ))))
// \Add0~102COUT1_113  = CARRY((out[8] & ((!\Add0~27COUT1_112 ))))

	.clk(gnd),
	.dataa(out[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~102 ),
	.cout1(\Add0~102COUT1_113 ));
// synopsys translate_off
defparam \Add0~100 .cin0_used = "true";
defparam \Add0~100 .cin1_used = "true";
defparam \Add0~100 .cin_used = "true";
defparam \Add0~100 .lut_mask = "a50a";
defparam \Add0~100 .operation_mode = "arithmetic";
defparam \Add0~100 .output_mode = "comb_only";
defparam \Add0~100 .register_cascade_mode = "off";
defparam \Add0~100 .sum_lutc_input = "cin";
defparam \Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxii_lcell \out[8] (
// Equation(s):
// out[8] = DFFEAS(((\Add0~100_combout )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT  = CARRY((out[8]))
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_28  = CARRY((out[8]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[8]),
	.datab(\Add0~100_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[8]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[8] .lut_mask = "ccaa";
defparam \out[8] .operation_mode = "arithmetic";
defparam \out[8] .output_mode = "reg_only";
defparam \out[8] .register_cascade_mode = "off";
defparam \out[8] .sum_lutc_input = "datac";
defparam \out[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxii_lcell \Add0~95 (
// Equation(s):
// \Add0~95_combout  = out[9] $ (((((!\Add0~37  & \Add0~102 ) # (\Add0~37  & \Add0~102COUT1_113 )))))
// \Add0~97  = CARRY(((!\Add0~102COUT1_113 )) # (!out[9]))

	.clk(gnd),
	.dataa(out[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(\Add0~102 ),
	.cin1(\Add0~102COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~95_combout ),
	.regout(),
	.cout(\Add0~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~95 .cin0_used = "true";
defparam \Add0~95 .cin1_used = "true";
defparam \Add0~95 .cin_used = "true";
defparam \Add0~95 .lut_mask = "5a5f";
defparam \Add0~95 .operation_mode = "arithmetic";
defparam \Add0~95 .output_mode = "comb_only";
defparam \Add0~95 .register_cascade_mode = "off";
defparam \Add0~95 .sum_lutc_input = "cin";
defparam \Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N1
maxii_lcell \out[9] (
// Equation(s):
// out[9] = DFFEAS(((\Add0~95_combout )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT  = CARRY((out[9]))
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_28  = CARRY((out[9]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[9]),
	.datab(\Add0~95_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[9]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[9] .lut_mask = "ccaa";
defparam \out[9] .operation_mode = "arithmetic";
defparam \out[9] .output_mode = "reg_only";
defparam \out[9] .register_cascade_mode = "off";
defparam \out[9] .sum_lutc_input = "datac";
defparam \out[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxii_lcell \Add0~90 (
// Equation(s):
// \Add0~90_combout  = out[10] $ ((((!\Add0~97 ))))
// \Add0~92  = CARRY((out[10] & ((!\Add0~97 ))))
// \Add0~92COUT1_114  = CARRY((out[10] & ((!\Add0~97 ))))

	.clk(gnd),
	.dataa(out[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~92 ),
	.cout1(\Add0~92COUT1_114 ));
// synopsys translate_off
defparam \Add0~90 .cin_used = "true";
defparam \Add0~90 .lut_mask = "a50a";
defparam \Add0~90 .operation_mode = "arithmetic";
defparam \Add0~90 .output_mode = "comb_only";
defparam \Add0~90 .register_cascade_mode = "off";
defparam \Add0~90 .sum_lutc_input = "cin";
defparam \Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N5
maxii_lcell \out[10] (
// Equation(s):
// out[10] = DFFEAS(((\Add0~90_combout )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT  = CARRY((out[10]))
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_28  = CARRY((out[10]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[10]),
	.datab(\Add0~90_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[10]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[10] .lut_mask = "ccaa";
defparam \out[10] .operation_mode = "arithmetic";
defparam \out[10] .output_mode = "reg_only";
defparam \out[10] .register_cascade_mode = "off";
defparam \out[10] .sum_lutc_input = "datac";
defparam \out[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxii_lcell \Add0~80 (
// Equation(s):
// \Add0~80_combout  = (out[11] $ (((!\Add0~97  & \Add0~92 ) # (\Add0~97  & \Add0~92COUT1_114 ))))
// \Add0~82  = CARRY(((!\Add0~92 ) # (!out[11])))
// \Add0~82COUT1_115  = CARRY(((!\Add0~92COUT1_114 ) # (!out[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~92 ),
	.cin1(\Add0~92COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~82 ),
	.cout1(\Add0~82COUT1_115 ));
// synopsys translate_off
defparam \Add0~80 .cin0_used = "true";
defparam \Add0~80 .cin1_used = "true";
defparam \Add0~80 .cin_used = "true";
defparam \Add0~80 .lut_mask = "3c3f";
defparam \Add0~80 .operation_mode = "arithmetic";
defparam \Add0~80 .output_mode = "comb_only";
defparam \Add0~80 .register_cascade_mode = "off";
defparam \Add0~80 .sum_lutc_input = "cin";
defparam \Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N3
maxii_lcell \out[11] (
// Equation(s):
// out[11] = DFFEAS((\Add0~80_combout ), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT  = CARRY(((out[11])))
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_28  = CARRY(((out[11])))

	.clk(\u2|clk_p~regout ),
	.dataa(\Add0~80_combout ),
	.datab(out[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[11]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[11] .lut_mask = "aacc";
defparam \out[11] .operation_mode = "arithmetic";
defparam \out[11] .output_mode = "reg_only";
defparam \out[11] .register_cascade_mode = "off";
defparam \out[11] .sum_lutc_input = "datac";
defparam \out[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxii_lcell \Add0~85 (
// Equation(s):
// \Add0~85_combout  = (out[12] $ ((!(!\Add0~97  & \Add0~82 ) # (\Add0~97  & \Add0~82COUT1_115 ))))
// \Add0~87  = CARRY(((out[12] & !\Add0~82 )))
// \Add0~87COUT1_116  = CARRY(((out[12] & !\Add0~82COUT1_115 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~82 ),
	.cin1(\Add0~82COUT1_115 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~87 ),
	.cout1(\Add0~87COUT1_116 ));
// synopsys translate_off
defparam \Add0~85 .cin0_used = "true";
defparam \Add0~85 .cin1_used = "true";
defparam \Add0~85 .cin_used = "true";
defparam \Add0~85 .lut_mask = "c30c";
defparam \Add0~85 .operation_mode = "arithmetic";
defparam \Add0~85 .output_mode = "comb_only";
defparam \Add0~85 .register_cascade_mode = "off";
defparam \Add0~85 .sum_lutc_input = "cin";
defparam \Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \out[12] (
// Equation(s):
// out[12] = DFFEAS((\Add0~85_combout ), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT  = CARRY(((out[12])))
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_28  = CARRY(((out[12])))

	.clk(\u2|clk_p~regout ),
	.dataa(\Add0~85_combout ),
	.datab(out[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[12]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[12] .lut_mask = "aacc";
defparam \out[12] .operation_mode = "arithmetic";
defparam \out[12] .output_mode = "reg_only";
defparam \out[12] .register_cascade_mode = "off";
defparam \out[12] .sum_lutc_input = "datac";
defparam \out[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!out[9] & (!out[10] & (!out[11] & !out[12])))

	.clk(gnd),
	.dataa(out[9]),
	.datab(out[10]),
	.datac(out[11]),
	.datad(out[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = "0001";
defparam \Equal0~2 .operation_mode = "normal";
defparam \Equal0~2 .output_mode = "comb_only";
defparam \Equal0~2 .register_cascade_mode = "off";
defparam \Equal0~2 .sum_lutc_input = "datac";
defparam \Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!out[6] & (!out[7] & (!out[8] & !out[5])))

	.clk(gnd),
	.dataa(out[6]),
	.datab(out[7]),
	.datac(out[8]),
	.datad(out[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = "0001";
defparam \Equal0~3 .operation_mode = "normal";
defparam \Equal0~3 .output_mode = "comb_only";
defparam \Equal0~3 .register_cascade_mode = "off";
defparam \Equal0~3 .sum_lutc_input = "datac";
defparam \Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxii_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (out[13] $ (((!\Add0~97  & \Add0~87 ) # (\Add0~97  & \Add0~87COUT1_116 ))))
// \Add0~77  = CARRY(((!\Add0~87 ) # (!out[13])))
// \Add0~77COUT1_117  = CARRY(((!\Add0~87COUT1_116 ) # (!out[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~87 ),
	.cin1(\Add0~87COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~77 ),
	.cout1(\Add0~77COUT1_117 ));
// synopsys translate_off
defparam \Add0~75 .cin0_used = "true";
defparam \Add0~75 .cin1_used = "true";
defparam \Add0~75 .cin_used = "true";
defparam \Add0~75 .lut_mask = "3c3f";
defparam \Add0~75 .operation_mode = "arithmetic";
defparam \Add0~75 .output_mode = "comb_only";
defparam \Add0~75 .register_cascade_mode = "off";
defparam \Add0~75 .sum_lutc_input = "cin";
defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \out[13] (
// Equation(s):
// out[13] = DFFEAS(((\Add0~75_combout )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT  = CARRY((out[13]))
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_28  = CARRY((out[13]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[13]),
	.datab(\Add0~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[13]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[13] .lut_mask = "ccaa";
defparam \out[13] .operation_mode = "arithmetic";
defparam \out[13] .output_mode = "reg_only";
defparam \out[13] .register_cascade_mode = "off";
defparam \out[13] .sum_lutc_input = "datac";
defparam \out[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxii_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = (out[14] $ ((!(!\Add0~97  & \Add0~77 ) # (\Add0~97  & \Add0~77COUT1_117 ))))
// \Add0~72  = CARRY(((out[14] & !\Add0~77COUT1_117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~77 ),
	.cin1(\Add0~77COUT1_117 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(\Add0~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~70 .cin0_used = "true";
defparam \Add0~70 .cin1_used = "true";
defparam \Add0~70 .cin_used = "true";
defparam \Add0~70 .lut_mask = "c30c";
defparam \Add0~70 .operation_mode = "arithmetic";
defparam \Add0~70 .output_mode = "comb_only";
defparam \Add0~70 .register_cascade_mode = "off";
defparam \Add0~70 .sum_lutc_input = "cin";
defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \out[14] (
// Equation(s):
// out[14] = DFFEAS(((\Add0~70_combout )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT  = CARRY((out[14]))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_28  = CARRY((out[14]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[14]),
	.datab(\Add0~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[14]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[14] .lut_mask = "ccaa";
defparam \out[14] .operation_mode = "arithmetic";
defparam \out[14] .output_mode = "reg_only";
defparam \out[14] .register_cascade_mode = "off";
defparam \out[14] .sum_lutc_input = "datac";
defparam \out[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxii_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = out[15] $ ((((\Add0~72 ))))
// \Add0~67  = CARRY(((!\Add0~72 )) # (!out[15]))
// \Add0~67COUT1_118  = CARRY(((!\Add0~72 )) # (!out[15]))

	.clk(gnd),
	.dataa(out[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~67 ),
	.cout1(\Add0~67COUT1_118 ));
// synopsys translate_off
defparam \Add0~65 .cin_used = "true";
defparam \Add0~65 .lut_mask = "5a5f";
defparam \Add0~65 .operation_mode = "arithmetic";
defparam \Add0~65 .output_mode = "comb_only";
defparam \Add0~65 .register_cascade_mode = "off";
defparam \Add0~65 .sum_lutc_input = "cin";
defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N1
maxii_lcell \out[15] (
// Equation(s):
// out[15] = DFFEAS((\Add0~65_combout ), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT  = CARRY(((out[15])))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_28  = CARRY(((out[15])))

	.clk(\u2|clk_p~regout ),
	.dataa(\Add0~65_combout ),
	.datab(out[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[15]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[15] .lut_mask = "aacc";
defparam \out[15] .operation_mode = "arithmetic";
defparam \out[15] .output_mode = "reg_only";
defparam \out[15] .register_cascade_mode = "off";
defparam \out[15] .sum_lutc_input = "datac";
defparam \out[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N1
maxii_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = out[16] $ ((((!(!\Add0~72  & \Add0~67 ) # (\Add0~72  & \Add0~67COUT1_118 )))))
// \Add0~62  = CARRY((out[16] & ((!\Add0~67 ))))
// \Add0~62COUT1_119  = CARRY((out[16] & ((!\Add0~67COUT1_118 ))))

	.clk(gnd),
	.dataa(out[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~67 ),
	.cin1(\Add0~67COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~62 ),
	.cout1(\Add0~62COUT1_119 ));
// synopsys translate_off
defparam \Add0~60 .cin0_used = "true";
defparam \Add0~60 .cin1_used = "true";
defparam \Add0~60 .cin_used = "true";
defparam \Add0~60 .lut_mask = "a50a";
defparam \Add0~60 .operation_mode = "arithmetic";
defparam \Add0~60 .output_mode = "comb_only";
defparam \Add0~60 .register_cascade_mode = "off";
defparam \Add0~60 .sum_lutc_input = "cin";
defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxii_lcell \out[16] (
// Equation(s):
// out[16] = DFFEAS(((\Add0~60_combout )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY((out[16]))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_28  = CARRY((out[16]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[16]),
	.datab(\Add0~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[16]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[16] .lut_mask = "ccaa";
defparam \out[16] .operation_mode = "arithmetic";
defparam \out[16] .output_mode = "reg_only";
defparam \out[16] .register_cascade_mode = "off";
defparam \out[16] .sum_lutc_input = "datac";
defparam \out[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!out[14] & (!out[15] & (!out[16] & !out[13])))

	.clk(gnd),
	.dataa(out[14]),
	.datab(out[15]),
	.datac(out[16]),
	.datad(out[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = "0001";
defparam \Equal0~1 .operation_mode = "normal";
defparam \Equal0~1 .output_mode = "comb_only";
defparam \Equal0~1 .register_cascade_mode = "off";
defparam \Equal0~1 .sum_lutc_input = "datac";
defparam \Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxii_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = out[17] $ (((((!\Add0~72  & \Add0~62 ) # (\Add0~72  & \Add0~62COUT1_119 )))))
// \Add0~57  = CARRY(((!\Add0~62 )) # (!out[17]))
// \Add0~57COUT1_120  = CARRY(((!\Add0~62COUT1_119 )) # (!out[17]))

	.clk(gnd),
	.dataa(out[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~62 ),
	.cin1(\Add0~62COUT1_119 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~57 ),
	.cout1(\Add0~57COUT1_120 ));
// synopsys translate_off
defparam \Add0~55 .cin0_used = "true";
defparam \Add0~55 .cin1_used = "true";
defparam \Add0~55 .cin_used = "true";
defparam \Add0~55 .lut_mask = "5a5f";
defparam \Add0~55 .operation_mode = "arithmetic";
defparam \Add0~55 .output_mode = "comb_only";
defparam \Add0~55 .register_cascade_mode = "off";
defparam \Add0~55 .sum_lutc_input = "cin";
defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \out[17] (
// Equation(s):
// out[17] = DFFEAS(((\Add0~55_combout )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((out[17]))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_28  = CARRY((out[17]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[17]),
	.datab(\Add0~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[17]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[17] .lut_mask = "ccaa";
defparam \out[17] .operation_mode = "arithmetic";
defparam \out[17] .output_mode = "reg_only";
defparam \out[17] .register_cascade_mode = "off";
defparam \out[17] .sum_lutc_input = "datac";
defparam \out[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxii_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (out[18] $ ((!(!\Add0~72  & \Add0~57 ) # (\Add0~72  & \Add0~57COUT1_120 ))))
// \Add0~52  = CARRY(((out[18] & !\Add0~57 )))
// \Add0~52COUT1_121  = CARRY(((out[18] & !\Add0~57COUT1_120 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~57 ),
	.cin1(\Add0~57COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~52 ),
	.cout1(\Add0~52COUT1_121 ));
// synopsys translate_off
defparam \Add0~50 .cin0_used = "true";
defparam \Add0~50 .cin1_used = "true";
defparam \Add0~50 .cin_used = "true";
defparam \Add0~50 .lut_mask = "c30c";
defparam \Add0~50 .operation_mode = "arithmetic";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "cin";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxii_lcell \out[18] (
// Equation(s):
// out[18] = DFFEAS(((\Add0~50_combout )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY((out[18]))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_23  = CARRY((out[18]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[18]),
	.datab(\Add0~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[18]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_23 ));
// synopsys translate_off
defparam \out[18] .lut_mask = "ccaa";
defparam \out[18] .operation_mode = "arithmetic";
defparam \out[18] .output_mode = "reg_only";
defparam \out[18] .register_cascade_mode = "off";
defparam \out[18] .sum_lutc_input = "datac";
defparam \out[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxii_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (out[19] $ (((!\Add0~72  & \Add0~52 ) # (\Add0~72  & \Add0~52COUT1_121 ))))
// \Add0~47  = CARRY(((!\Add0~52COUT1_121 ) # (!out[19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~52 ),
	.cin1(\Add0~52COUT1_121 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(\Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~45 .cin0_used = "true";
defparam \Add0~45 .cin1_used = "true";
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "3c3f";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxii_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = ((\Add0~47  $ (!out[20])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(out[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "f00f";
defparam \Add0~40 .operation_mode = "normal";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
maxii_lcell \out[20] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~98  = (((out[20] & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))
// out[20] = DFFEAS(\Mod0|auto_generated|divider|divider|StageOut[18]~98 , GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , \Add0~40_combout , , , VCC)

	.clk(\u2|clk_p~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~40_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~98 ),
	.regout(out[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \out[20] .lut_mask = "00f0";
defparam \out[20] .operation_mode = "normal";
defparam \out[20] .output_mode = "reg_and_comb";
defparam \out[20] .register_cascade_mode = "off";
defparam \out[20] .sum_lutc_input = "qfbk";
defparam \out[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = (out[18])
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY((out[18]))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24  = CARRY((out[18]))

	.clk(gnd),
	.dataa(out[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = out[19] $ ((((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((!out[19] & ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26  = CARRY((!out[19] & ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ))))

	.clk(gnd),
	.dataa(out[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a505";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (out[20] $ ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY(((out[20] & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27  = CARRY(((out[20] & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "c30c";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
maxii_lcell \out[19] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~100  = (((out[19] & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))
// out[19] = DFFEAS(\Mod0|auto_generated|divider|divider|StageOut[17]~100 , GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , \Add0~45_combout , , , VCC)

	.clk(\u2|clk_p~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~45_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~100 ),
	.regout(out[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \out[19] .lut_mask = "00f0";
defparam \out[19] .operation_mode = "normal";
defparam \out[19] .output_mode = "reg_and_comb";
defparam \out[19] .register_cascade_mode = "off";
defparam \out[19] .sum_lutc_input = "qfbk";
defparam \out[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!out[18] & (!out[17] & (!out[19] & !out[20])))

	.clk(gnd),
	.dataa(out[18]),
	.datab(out[17]),
	.datac(out[19]),
	.datad(out[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "0001";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~3_combout  & (\Equal0~1_combout  & \Equal0~0_combout )))

	.clk(gnd),
	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = "8000";
defparam \Equal0~4 .operation_mode = "normal";
defparam \Equal0~4 .output_mode = "comb_only";
defparam \Equal0~4 .register_cascade_mode = "off";
defparam \Equal0~4 .sum_lutc_input = "datac";
defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \out[0] (
// Equation(s):
// \Equal0~6  = (((!\Equal0~4_combout ) # (!out[0]))) # (!\Equal0~5_combout )
// out[0] = DFFEAS(\Equal0~6 , GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , \Add0~0_combout , , , VCC)

	.clk(\u2|clk_p~regout ),
	.dataa(\Equal0~5_combout ),
	.datab(vcc),
	.datac(\Add0~0_combout ),
	.datad(\Equal0~4_combout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~6 ),
	.regout(out[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \out[0] .lut_mask = "5fff";
defparam \out[0] .operation_mode = "normal";
defparam \out[0] .output_mode = "reg_and_comb";
defparam \out[0] .register_cascade_mode = "off";
defparam \out[0] .sum_lutc_input = "qfbk";
defparam \out[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \out[1] (
// Equation(s):
// out[1] = DFFEAS((\Add0~5_combout ), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT  = CARRY(((out[1])))
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUTCOUT1_28  = CARRY(((out[1])))

	.clk(\u2|clk_p~regout ),
	.dataa(\Add0~5_combout ),
	.datab(out[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[1]),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[1] .lut_mask = "aacc";
defparam \out[1] .operation_mode = "arithmetic";
defparam \out[1] .output_mode = "reg_only";
defparam \out[1] .register_cascade_mode = "off";
defparam \out[1] .sum_lutc_input = "datac";
defparam \out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \out[3] (
// Equation(s):
// out[3] = DFFEAS(((\Add0~10_combout )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , , )
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT  = CARRY((out[3]))
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_28  = CARRY((out[3]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[3]),
	.datab(\Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[3]),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_28 ));
// synopsys translate_off
defparam \out[3] .lut_mask = "ccaa";
defparam \out[3] .operation_mode = "arithmetic";
defparam \out[3] .output_mode = "reg_only";
defparam \out[3] .register_cascade_mode = "off";
defparam \out[3] .sum_lutc_input = "datac";
defparam \out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \out[4] (
// Equation(s):
// out[4] = DFFEAS(((\Equal0~6 )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , !\Add0~35_combout , )
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT  = CARRY((out[4]))
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29  = CARRY((out[4]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[4]),
	.datab(\Equal0~6 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(!\Add0~35_combout ),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[4]),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \out[4] .lut_mask = "ccaa";
defparam \out[4] .operation_mode = "arithmetic";
defparam \out[4] .output_mode = "reg_only";
defparam \out[4] .register_cascade_mode = "off";
defparam \out[4] .sum_lutc_input = "datac";
defparam \out[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (out[4] & (out[1] & (!out[2] & !out[3])))

	.clk(gnd),
	.dataa(out[4]),
	.datab(out[1]),
	.datac(out[2]),
	.datad(out[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = "0008";
defparam \Equal0~5 .operation_mode = "normal";
defparam \Equal0~5 .output_mode = "comb_only";
defparam \Equal0~5 .register_cascade_mode = "off";
defparam \Equal0~5 .sum_lutc_input = "datac";
defparam \Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \out[2] (
// Equation(s):
// out[2] = DFFEAS(((\Equal0~6 )), GLOBAL(\u2|clk_p~regout ), !GLOBAL(\bnt0~combout ), , !\control~regout , , , !\Add0~30_combout , )
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT  = CARRY((out[2]))
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_29  = CARRY((out[2]))

	.clk(\u2|clk_p~regout ),
	.dataa(out[2]),
	.datab(\Equal0~6 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(!\Add0~30_combout ),
	.sload(gnd),
	.ena(!\control~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(out[2]),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \out[2] .lut_mask = "ccaa";
defparam \out[2] .operation_mode = "arithmetic";
defparam \out[2] .output_mode = "reg_only";
defparam \out[2] .register_cascade_mode = "off";
defparam \out[2] .sum_lutc_input = "datac";
defparam \out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[18]~99 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~99_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~99_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~99 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~99 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~99 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~99 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~99 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[17]~101 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~101_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~101_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~101 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~101 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~101 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~101 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~101 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~101 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[16]~93 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~93_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & out[18])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(out[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~93 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~93 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~93 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~93 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~93 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~93 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[16]~94 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~94_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~94 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~94 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~94 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~94 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~94 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~94 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = (out[17])
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY((out[17]))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29  = CARRY((out[17]))

	.clk(gnd),
	.dataa(out[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[16]~93_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[16]~94_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~93_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~94_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~93_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~94_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[16]~93_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[16]~94_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout  = \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[17]~100  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[17]~101_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~100 ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~101_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~100 ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~101_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[17]~100 ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[17]~101_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~99_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[18]~98  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~99_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[18]~98  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[18]~99_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~98 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[23]~97 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~97_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~97 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~97 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~97 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~97 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~97 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~97 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[23]~96 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~96_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (out[19]))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(out[19]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~96 .lut_mask = "00e4";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~96 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~96 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~96 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~96 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[22]~95 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~95_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~95_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~95 .lut_mask = "aa00";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~95 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~95 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~95 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~95 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[22]~84 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~84_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (out[18]))))

	.clk(gnd),
	.dataa(out[18]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~84 .lut_mask = "003a";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~84 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~84 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~84 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~84 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[21]~91 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~91_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~91 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~91 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~91 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~91 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~91 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[21]~90 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~90_combout  = (((out[17] & !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[17]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~90 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~90 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~90 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~90 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~90 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = ((out[16]))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY(((out[16])))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[21]~91_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~90_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~91_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~90_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~91_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~90_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[21]~91_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[21]~90_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[22]~95_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[22]~84_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~95_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~84_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~95_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~84_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[22]~95_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[22]~84_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[23]~97_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[23]~96_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[23]~97_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[23]~96_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[23]~97_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[23]~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[27]~81 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~81_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (out[17]))))

	.clk(gnd),
	.dataa(out[17]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~81 .lut_mask = "0322";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~81 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~81 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~81 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~81 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[28]~85 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~85_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~84_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[22]~84_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~85 .lut_mask = "3222";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~85 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~85 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~85 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~85 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[28]~86 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~86_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~86 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~86 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~86 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~86 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~86 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[27]~92 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~92_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~92 .lut_mask = "c0c0";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~92 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~92 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~92 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~92 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~92 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[26]~87 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~87_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & out[16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(out[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~87 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~87 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~87 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~87 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~87 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[26]~88 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~88_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] & (((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~88 .lut_mask = "5500";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~88 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~88 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~88 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~88 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] = ((out[15]))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT  = CARRY(((out[15])))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[26]~87_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[26]~88_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[26]~87_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~88_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[26]~87_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~88_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[26]~87_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~88_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  = \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  $ (((!\Mod0|auto_generated|divider|divider|StageOut[27]~92_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[27]~81_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~92_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~81_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~92_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~81_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~92_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~81_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[28]~85_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~86_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[28]~85_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~86_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[28]~85_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[28]~86_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[33]~82 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~82_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~81_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~81_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~82 .lut_mask = "00ea";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~82 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~82 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~82 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~82 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[33]~83 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~83_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~83 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~83 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~83 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~83 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~83 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[32]~89 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~89_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~89 .lut_mask = "aa00";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~89 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~89 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~89 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~89 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[32]~78 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~78_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((out[16])))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datac(out[16]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~78 .lut_mask = "0074";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~78 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~78 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~78 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~78 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[31]~76 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~76_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1] & (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~76 .lut_mask = "5500";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~76 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~76 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~76 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~76 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[31]~75 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~75_combout  = (((out[15] & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[15]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~75 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~75 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~75 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~75 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~75 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] = ((out[14]))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT  = CARRY(((out[14])))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[31]~76_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[31]~75_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~76_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~75_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~76_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~75_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout  = \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[32]~89_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[32]~78_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~89_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~78_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~89_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~78_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~89_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~78_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~82_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~83_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~82_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~83_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[33]~82_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~83_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[36]~72 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[36]~72_combout  = (((out[14] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[14]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[36]~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~72 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~72 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~72 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~72 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~72 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[36]~73 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[36]~73_combout  = ((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] & ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[36]~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~73 .lut_mask = "3300";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~73 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~73 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~73 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~73 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella [1] = ((out[13]))
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT  = CARRY(((out[13])))
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[36]~72_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[36]~73_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[36]~72_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[36]~73_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[36]~72_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[36]~73_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[36]~72_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~73_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[38]~79 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[38]~79_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~78_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~78_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[38]~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~79 .lut_mask = "00ec";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~79 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~79 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~79 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~79 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[38]~80 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[38]~80_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~80 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~80 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~80 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~80 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~80 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[37]~77 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~77_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~77 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~77 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~77 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~77 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~77 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[37]~66 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~66_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((out[15])))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella [1]),
	.datab(out[15]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~66 .lut_mask = "050c";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~66 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~66 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~66 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~66 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[37]~77_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[37]~66_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[37]~77_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[37]~66_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[37]~77_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[37]~66_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[37]~77_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[38]~79_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~80_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[38]~79_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~80_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[38]~79_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[42]~63 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[42]~63_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (out[14]))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datab(out[14]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[42]~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~63 .lut_mask = "004e";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~63 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~63 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~63 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~63 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[43]~68 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[43]~68_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[43]~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~68 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~68 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~68 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~68 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~68 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[43]~67 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[43]~67_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[37]~66_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~66_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[43]~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~67 .lut_mask = "00ec";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~67 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~67 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~67 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~67 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[42]~74 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[42]~74_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[42]~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~74 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~74 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~74 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~74 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~74 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[41]~69 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[41]~69_combout  = (((out[13] & !\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[13]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[41]~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~69 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~69 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~69 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~69 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~69 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[41]~70 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[41]~70_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[41]~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~70 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~70 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~70 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~70 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~70 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella [1] = (out[12])
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT  = CARRY((out[12]))
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_29  = CARRY((out[12]))

	.clk(gnd),
	.dataa(out[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[41]~69_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[41]~70_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[41]~69_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[41]~70_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[41]~69_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[41]~70_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[41]~69_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[41]~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout  = \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12  $ (((!\Mod0|auto_generated|divider|divider|StageOut[42]~63_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[42]~74_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12  & ((\Mod0|auto_generated|divider|divider|StageOut[42]~63_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[42]~74_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[42]~63_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[42]~74_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[42]~63_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[42]~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[43]~68_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[43]~67_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[43]~68_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[43]~67_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[43]~68_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[43]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[48]~64 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~64_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[42]~63_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[42]~63_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~64 .lut_mask = "00ec";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~64 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~64 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~64 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~64 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[48]~65 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~65_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout  & \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~65 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~65 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~65 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~65 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~65 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[47]~60 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[47]~60_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & ((out[13])))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella [1]),
	.datab(out[13]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[47]~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~60 .lut_mask = "005c";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~60 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~60 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~60 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~60 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[47]~71 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[47]~71_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[47]~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~71 .lut_mask = "cc00";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~71 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~71 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~71 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~71 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[47]~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[46]~57 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[46]~57_combout  = (((out[12] & !\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[12]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[46]~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~57 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~57 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~57 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~57 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~57 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[46]~58 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[46]~58_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[46]~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~58 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~58 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~58 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~58 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~58 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[46]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella [1] = ((out[11]))
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT  = CARRY(((out[11])))
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[46]~57_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[46]~58_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[46]~57_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[46]~58_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[46]~57_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[46]~58_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[46]~57_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[46]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout  = \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[47]~60_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[47]~71_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[47]~60_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[47]~71_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[47]~60_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[47]~71_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[47]~60_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[47]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[48]~64_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[48]~65_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[48]~64_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[48]~65_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[48]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[48]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[52]~48 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~48_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & (out[12]))))

	.clk(gnd),
	.dataa(out[12]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~48 .lut_mask = "002e";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~48 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~48 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~48 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~48 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[53]~61 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~61_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[47]~60_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[47]~60_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~61 .lut_mask = "00f8";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~61 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~61 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~61 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~61 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[53]~62 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~62_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout  & \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~62 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~62 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~62 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~62 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~62 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[52]~59 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~59_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~59 .lut_mask = "aa00";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~59 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~59 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~59 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~59 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[51]~55 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~55_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~55 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~55 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~55 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~55 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~55 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[51]~54 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~54_combout  = (((out[11] & !\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[11]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~54 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~54 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~54 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~54 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~54 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella [1] = ((out[10]))
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT  = CARRY(((out[10])))
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[51]~55_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[51]~54_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[51]~55_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[51]~54_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[51]~55_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[51]~54_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[51]~55_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[51]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[52]~59_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[52]~48_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[52]~59_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[52]~48_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[52]~59_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[52]~48_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[52]~59_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[52]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[53]~61_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[53]~62_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[53]~61_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[53]~62_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[53]~61_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[53]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[58]~49 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~49_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[52]~48_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[52]~48_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~49 .lut_mask = "00f8";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~49 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~49 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~49 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~49 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[58]~50 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~50_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~50 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~50 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~50 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~50 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~50 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[57]~56 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~56_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~56 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~56 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~56 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~56 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~56 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[57]~45 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~45_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & ((out[11])))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella [1]),
	.datab(out[11]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~45 .lut_mask = "050c";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~45 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~45 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~45 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~45 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[56]~52 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[56]~52_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[56]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~52 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~52 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~52 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~52 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~52 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[56]~51 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[56]~51_combout  = (((out[10] & !\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[10]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[56]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~51 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~51 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~51 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~51 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~51 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella [1] = ((out[9]))
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT  = CARRY(((out[9])))
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[56]~52_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[56]~51_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[56]~52_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[56]~51_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[56]~52_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[56]~51_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[56]~52_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[56]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout  = \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12  $ (((!\Mod0|auto_generated|divider|divider|StageOut[57]~56_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[57]~45_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~56_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[57]~45_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~56_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[57]~45_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[57]~56_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[57]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[58]~49_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[58]~50_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[58]~49_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[58]~50_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~49_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[58]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[62]~42 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~42_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & (out[10]))))

	.clk(gnd),
	.dataa(out[10]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella [1]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~42 .lut_mask = "030a";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~42 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~42 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~42 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~42 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[63]~47 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[63]~47_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout  & \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[63]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~47 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~47 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~47 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~47 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~47 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[63]~46 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[63]~46_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~45_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[57]~45_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[63]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~46 .lut_mask = "0e0a";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~46 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~46 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~46 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~46 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[63]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[62]~53 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~53_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~53 .lut_mask = "c0c0";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~53 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~53 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~53 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~53 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[61]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~40_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~40 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~40 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~40 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~40 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~40 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[61]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~39_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & out[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(out[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~39 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~39 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~39 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~39 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~39 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella [1] = ((out[8]))
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT  = CARRY(((out[8])))
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[61]~40_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[61]~39_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[61]~40_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~39_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[61]~40_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~39_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[61]~40_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[61]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout  = \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[62]~53_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[62]~42_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~53_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~42_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~53_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~42_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[62]~53_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[62]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[63]~47_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[63]~46_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[63]~47_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[63]~46_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[63]~47_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[63]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[68]~43 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[68]~43_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~42_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[62]~42_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[68]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~43 .lut_mask = "00f8";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~43 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~43 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~43 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~43 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[68]~44 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[68]~44_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[68]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~44 .lut_mask = "cc00";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~44 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~44 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~44 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~44 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[67]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[67]~30_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & ((out[9])))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella [1]),
	.datab(out[9]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[67]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~30 .lut_mask = "005c";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~30 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~30 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~30 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~30 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[67]~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[67]~41_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[67]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~41 .lut_mask = "cc00";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~41 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~41 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~41 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~41 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[66]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[66]~37_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[66]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~37 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~37 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~37 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~37 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~37 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[66]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[66]~36_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & out[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.datad(out[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[66]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~36 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~36 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~36 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~36 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~36 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella [1] = ((out[7]))
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT  = CARRY(((out[7])))
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[66]~37_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[66]~36_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[66]~37_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[66]~36_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[66]~37_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[66]~36_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[66]~37_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[66]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[67]~30_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[67]~41_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[67]~30_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[67]~41_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[67]~30_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[67]~41_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[67]~30_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[67]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[68]~43_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[68]~44_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[68]~43_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[68]~44_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[68]~43_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[68]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[71]~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[71]~33_combout  = (((out[7] & !\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[7]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[71]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~33 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~33 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~33 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~33 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~33 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[71]~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[71]~34_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[71]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~34 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~34 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~34 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~34 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~34 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[71]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella [1] = (out[6])
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT  = CARRY((out[6]))
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_29  = CARRY((out[6]))

	.clk(gnd),
	.dataa(out[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[71]~33_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[71]~34_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[71]~33_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[71]~34_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[71]~33_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[71]~34_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[71]~33_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[71]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[73]~31 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[73]~31_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[67]~30_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[67]~30_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[73]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~31 .lut_mask = "00f8";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~31 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~31 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~31 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~31 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[73]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[73]~32_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[73]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~32 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~32 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~32 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~32 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~32 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[72]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[72]~27_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & ((out[8])))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella [1]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.datac(out[8]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[72]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~27 .lut_mask = "0074";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~27 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[72]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[72]~38_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[72]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~38 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~38 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~38 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~38 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~38 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[72]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout  = \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12  $ (((!\Mod0|auto_generated|divider|divider|StageOut[72]~27_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[72]~38_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12  & ((\Mod0|auto_generated|divider|divider|StageOut[72]~27_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[72]~38_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[72]~27_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[72]~38_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[72]~27_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[72]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[73]~31_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[73]~32_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[73]~31_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[73]~32_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[73]~31_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[73]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[77]~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[77]~24_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & (out[7]))))

	.clk(gnd),
	.dataa(out[7]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella [1]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[77]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~24 .lut_mask = "030a";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~24 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~24 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~24 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~24 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[78]~28 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[78]~28_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[72]~27_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[72]~27_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[78]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~28 .lut_mask = "00ea";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~28 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~28 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~28 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~28 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[78]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[78]~29_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout  & \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[78]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~29 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~29 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~29 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~29 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~29 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[77]~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[77]~35_combout  = (\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~35 .lut_mask = "aa00";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~35 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~35 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~35 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~35 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[77]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[76]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[76]~21_combout  = ((out[6] & ((!\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[6]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[76]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~21 .lut_mask = "00cc";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~21 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~21 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~21 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~21 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[76]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[76]~22_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[76]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~22 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~22 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~22 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella [1] = (out[5])
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT  = CARRY((out[5]))
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_29  = CARRY((out[5]))

	.clk(gnd),
	.dataa(out[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[76]~21_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[76]~22_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[76]~21_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[76]~22_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[76]~21_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[76]~22_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[76]~21_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[76]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout  = \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[77]~35_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[77]~24_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[77]~35_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[77]~24_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[77]~35_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[77]~24_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[77]~35_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[77]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[78]~28_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[78]~29_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[78]~28_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[78]~29_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[78]~28_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[78]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[83]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[83]~25_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[77]~24_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[77]~24_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[83]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~25 .lut_mask = "00ec";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~25 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~25 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~25 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~25 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[83]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[83]~26_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[83]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~26 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~26 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~26 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~26 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~26 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[83]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[82]~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[82]~23_combout  = (\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[82]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~23 .lut_mask = "aa00";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~23 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~23 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~23 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~23 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[82]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[82]~12_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & ((out[6])))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella [1]),
	.datab(out[6]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[82]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~12 .lut_mask = "005c";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~12 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~12 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~12 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[82]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[81]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[81]~19_combout  = ((!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella [1] & ((\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella [1]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[81]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~19 .lut_mask = "3300";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~19 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~19 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~19 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~19 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[81]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[81]~18_combout  = (out[5] & (((!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[81]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~18 .lut_mask = "00aa";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~18 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~18 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~18 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~18 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[81]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella [1] = ((out[4]))
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT  = CARRY(((out[4])))
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29  = CARRY(((out[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .lut_mask = "cccc";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[81]~19_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[81]~18_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[81]~19_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[81]~18_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[81]~19_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[81]~18_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[81]~19_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[81]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[82]~23_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[82]~12_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[82]~23_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[82]~12_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[82]~23_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[82]~12_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[82]~23_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[82]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[83]~25_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[83]~26_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[83]~25_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[83]~26_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[83]~25_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[83]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[87]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[87]~20_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[87]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~20 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~20 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~20 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[87]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[87]~9_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella [1])) # (!\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & ((out[5])))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella [1]),
	.datab(out[5]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[87]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~9 .lut_mask = "005c";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~9 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~9 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~9 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~9 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[87]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[86]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[86]~15_combout  = ((out[4] & ((!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[4]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[86]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~15 .lut_mask = "00cc";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~15 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~15 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[86]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[86]~16_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella [1] & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[86]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~16 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~16 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~16 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~16 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~16 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[86]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_29  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[86]~15_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[86]~16_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[86]~15_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[86]~16_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_30  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[86]~15_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[86]~16_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[86]~15_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[86]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout  = \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12  $ (((!\Mod0|auto_generated|divider|divider|StageOut[87]~20_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[87]~9_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12  & ((\Mod0|auto_generated|divider|divider|StageOut[87]~20_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[87]~9_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_30  & ((\Mod0|auto_generated|divider|divider|StageOut[87]~20_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[87]~9_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[87]~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[87]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[88]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[88]~14_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[88]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~14 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~14 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~14 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~14 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~14 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[88]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[88]~13_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[82]~12_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[82]~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[88]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~13 .lut_mask = "00f8";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~13 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~13 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~13 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~13 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[88]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[88]~14_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[88]~13_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[88]~14_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[88]~13_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_31 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[88]~14_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[88]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[93]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[93]~11_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout  & \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[93]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~11 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~11 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~11 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~11 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~11 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[93]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[93]~10_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[87]~9_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout  & \Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[87]~9_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[93]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~10 .lut_mask = "00ec";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~10 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~10 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[93]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[92]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[92]~6_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & 
// ((!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & (out[4]))))

	.clk(gnd),
	.dataa(out[4]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella [1]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[92]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~6 .lut_mask = "003a";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~6 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~6 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~6 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~6 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[92]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[92]~17_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[92]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~17 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~17 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~17 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[92]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[91]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[91]~4_combout  = (out[3] & (((!\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[91]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~4 .lut_mask = "00aa";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~4 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~4 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~4 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~4 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[91]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[91]~5_combout  = (!out[3] & (((\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[91]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~5 .lut_mask = "5500";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~5 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~5 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[91]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30  = CARRY(((\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[91]~4_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[91]~5_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[91]~4_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[91]~5_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[91]~4_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[91]~5_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[91]~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[91]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout  = \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[92]~6_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[92]~17_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[92]~6_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[92]~17_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31  & ((\Mod0|auto_generated|divider|divider|StageOut[92]~6_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[92]~17_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[92]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[92]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[93]~11_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[93]~10_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_33  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[93]~11_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[93]~10_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[93]~11_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[93]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[98]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[98]~8_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[98]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~8 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~8 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~8 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~8 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~8 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[98]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[98]~7_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[92]~6_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[92]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[98]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~7 .lut_mask = "00ea";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~7 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~7 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~7 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~7 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[97]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[97]~1_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~1 .lut_mask = "f000";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~1 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~1 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~1 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~1 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[97]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[97]~0_combout  = ((!\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & (\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  $ (out[3]))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(out[3]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[97]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~0 .lut_mask = "005a";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[96]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[96]~2_combout  = (((out[2] & !\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[2]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[96]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~2 .lut_mask = "00f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~2 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~2 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~2 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~2 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[96]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[96]~3_combout  = (((!out[2] & \Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[2]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[96]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~3 .lut_mask = "0f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~3 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~3 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~3 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~3 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUT ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_29  = CARRY((\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout  = \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0  $ (((!\Mod0|auto_generated|divider|divider|StageOut[96]~2_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[96]~3_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[96]~2_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[96]~3_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_30  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[96]~2_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[96]~3_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[96]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[96]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout  = \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7  $ (((!\Mod0|auto_generated|divider|divider|StageOut[97]~1_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[97]~0_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[97]~0_combout ))))
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_31  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_30  & ((\Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[97]~0_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[97]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[98]~8_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[98]~7_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12 )))
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17COUT1_32  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[98]~8_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[98]~7_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[98]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[98]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell select(
// Equation(s):
// \select~regout  = DFFEAS(\select~regout  $ ((((!\bnt0~combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\select~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bnt0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\select~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam select.lut_mask = "aa55";
defparam select.operation_mode = "normal";
defparam select.output_mode = "reg_only";
defparam select.register_cascade_mode = "off";
defparam select.sum_lutc_input = "datac";
defparam select.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \bin~9 (
// Equation(s):
// \bin~9_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  & !\select~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.datad(\select~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bin~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bin~9 .lut_mask = "000f";
defparam \bin~9 .operation_mode = "normal";
defparam \bin~9 .output_mode = "comb_only";
defparam \bin~9 .register_cascade_mode = "off";
defparam \bin~9 .sum_lutc_input = "datac";
defparam \bin~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21_combout )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = out[19] $ ((((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((!out[19] & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_25  = CARRY((!out[19] & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ))))

	.clk(gnd),
	.dataa(out[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_25 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a505";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = out[20] $ ((((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((out[20] & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26  = CARRY((out[20] & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_25 ))))

	.clk(gnd),
	.dataa(out[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a50a";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[18]~102 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~102_combout  = (((out[20] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[20]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~102_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~102 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~102 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~102 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~102 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~102 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~102 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[18]~103 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~103_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~103 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~103 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~103 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~103 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~103 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[17]~101 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~101_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~101_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~101 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~101 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~101 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~101 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~101 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~101 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[17]~100 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~100_combout  = ((out[19] & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[19]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~100 .lut_mask = "00cc";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~100 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~100 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~100 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~100 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[16]~98 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~98_combout  = (((!out[18] & \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[18]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~98_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~98 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~98 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~98 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~98 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~98 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[16]~97 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~97_combout  = (((out[18] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[18]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~97 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~97 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~97 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~97 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~97 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~97 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29  = CARRY((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[16]~98_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~97_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~98_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~97_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~98_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~97_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~98_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~97_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[17]~101_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[17]~100_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[17]~101_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~100_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[17]~101_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~100_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~101_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~100_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~102_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~103_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~102_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~103_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[18]~102_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~103_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[23]~93 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~93_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~93 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~93 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~93 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~93 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~93 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~93 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[23]~92 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~92_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (out[19]))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datab(out[19]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~92 .lut_mask = "00e4";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~92 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~92 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~92 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~92 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[23]~92 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[22]~99 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~99_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~99_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~99 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~99 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~99 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~99 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~99 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[22]~89 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~89_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & (out[18] $ (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[18]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~89 .lut_mask = "005a";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~89 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~89 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~89 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~89 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[21]~94 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~94_combout  = (((out[17] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[17]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~94 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~94 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~94 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~94 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~94 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~94 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[21]~95 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~95_combout  = (((!out[17] & \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[17]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~95_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~95 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~95 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~95 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~95 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~95 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[21]~94_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[21]~95_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~94_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~95_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~94_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~95_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~94_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[21]~95_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  $ (((!\Div0|auto_generated|divider|divider|StageOut[22]~99_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[22]~89_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & ((\Div0|auto_generated|divider|divider|StageOut[22]~99_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~89_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[22]~99_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~89_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~99_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[22]~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~93_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~92_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~93_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~92_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[23]~93_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[23]~92_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[26]~84 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~84_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & !out[16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(out[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~84 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~84 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~84 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~84 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~84 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[26]~83 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~83_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & out[16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(out[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~83 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~83 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~83 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~83 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~83 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[26]~84_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[26]~83_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~84_combout  & (!\Div0|auto_generated|divider|divider|StageOut[26]~83_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~84_combout  & (!\Div0|auto_generated|divider|divider|StageOut[26]~83_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[26]~84_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~83_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[28]~91 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~91_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~91 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~91 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~91 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~91 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~91 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[28]~90 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~90_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[22]~89_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[22]~89_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~90 .lut_mask = "0f08";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~90 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~90 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~90 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~90 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[27]~96 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~96_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~96 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~96 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~96 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~96 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~96 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[27]~86 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~86_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  $ (out[17]))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.datad(out[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~86 .lut_mask = "050a";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~86 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~86 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~86 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~86 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  = \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[27]~96_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[27]~86_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[27]~96_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~86_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[27]~96_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~86_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~96_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~86_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~91_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~90_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~91_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~90_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[28]~91_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[28]~90_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[32]~85 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~85_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~85 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~85 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~85 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~85 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~85 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[32]~74 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~74_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (out[16] $ (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[16]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~74 .lut_mask = "030c";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~74 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~74 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~74 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~74 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[31]~80 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~80_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & out[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(out[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~80 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~80 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~80 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~80 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~80 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[31]~81 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~81_combout  = ((!out[15] & ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[15]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~81 .lut_mask = "3300";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~81 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~81 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~81 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~81 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[31]~80_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[31]~81_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~80_combout  & (!\Div0|auto_generated|divider|divider|StageOut[31]~81_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~80_combout  & (!\Div0|auto_generated|divider|divider|StageOut[31]~81_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[31]~80_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[31]~81_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[32]~85_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[32]~74_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[32]~85_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[32]~74_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[32]~85_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[32]~74_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[32]~85_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[32]~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[33]~87 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~87_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~86_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~86_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~87 .lut_mask = "0e0c";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~87 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~87 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~87 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~87 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[33]~88 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~88_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~88 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~88 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~88 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~88 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~88 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~87_combout  & (!\Div0|auto_generated|divider|divider|StageOut[33]~88_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~87_combout  & (!\Div0|auto_generated|divider|divider|StageOut[33]~88_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~87_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[33]~88_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[38]~76 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[38]~76_combout  = (((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[38]~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[38]~76 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~76 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~76 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~76 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~76 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[38]~75 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[38]~75_combout  = (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[32]~74_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[32]~74_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[38]~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[38]~75 .lut_mask = "0e0a";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~75 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~75 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~75 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~75 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[37]~82 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[37]~82_combout  = (((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[37]~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[37]~82 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~82 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~82 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~82 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~82 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[37]~71 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[37]~71_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (out[15] $ (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[15]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[37]~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[37]~71 .lut_mask = "030c";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~71 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~71 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~71 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~71 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[36]~77 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~77_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & out[14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(out[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~77 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~77 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~77 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~77 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~77 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[36]~78 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~78_combout  = (((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & !out[14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(out[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~78 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~78 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~78 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~78 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~78 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0  = CARRY((\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26_combout ))
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_29  = CARRY((\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[36]~77_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[36]~78_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[36]~77_combout  & (!\Div0|auto_generated|divider|divider|StageOut[36]~78_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[36]~77_combout  & (!\Div0|auto_generated|divider|divider|StageOut[36]~78_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[36]~77_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[36]~78_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12  $ (((!\Div0|auto_generated|divider|divider|StageOut[37]~82_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[37]~71_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12  & ((\Div0|auto_generated|divider|divider|StageOut[37]~82_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[37]~71_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[37]~82_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[37]~71_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[37]~82_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[37]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~12COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[38]~76_combout  & (!\Div0|auto_generated|divider|divider|StageOut[38]~75_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[38]~76_combout  & (!\Div0|auto_generated|divider|divider|StageOut[38]~75_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[38]~76_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[38]~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[43]~73 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[43]~73_combout  = (((\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[43]~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[43]~73 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~73 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~73 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~73 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~73 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[43]~72 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[43]~72_combout  = (!\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[37]~71_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[37]~71_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[43]~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[43]~72 .lut_mask = "0f08";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~72 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~72 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~72 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~72 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[42]~68 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[42]~68_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & (out[14] $ (\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[14]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[42]~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[42]~68 .lut_mask = "050a";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~68 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~68 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~68 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~68 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[42]~79 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[42]~79_combout  = ((\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[42]~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[42]~79 .lut_mask = "c0c0";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~79 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~79 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~79 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~79 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[41]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[41]~65_combout  = (out[13] & (((!\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[13]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[41]~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[41]~65 .lut_mask = "0a0a";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~65 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~65 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~65 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~65 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[41]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[41]~66_combout  = (((!out[13] & \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[13]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[41]~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[41]~66 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~66 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~66 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~66 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~66 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[41]~65_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[41]~66_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[41]~65_combout  & (!\Div0|auto_generated|divider|divider|StageOut[41]~66_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[41]~65_combout  & (!\Div0|auto_generated|divider|divider|StageOut[41]~66_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[41]~65_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[41]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20_combout  = \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[42]~68_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[42]~79_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[42]~68_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[42]~79_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[42]~68_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[42]~79_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[42]~68_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[42]~79_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[43]~73_combout  & (!\Div0|auto_generated|divider|divider|StageOut[43]~72_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[43]~73_combout  & (!\Div0|auto_generated|divider|divider|StageOut[43]~72_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[43]~73_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[43]~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[46]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[46]~62_combout  = (((out[12] & !\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[12]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[46]~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[46]~62 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~62 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~62 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~62 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~62 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[46]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[46]~63_combout  = (((!out[12] & \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[12]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[46]~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[46]~63 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~63 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~63 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~63 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~63 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22_cout0  = CARRY((\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26_combout ))
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_29  = CARRY((\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[46]~62_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[46]~63_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[46]~62_combout  & (!\Div0|auto_generated|divider|divider|StageOut[46]~63_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[46]~62_combout  & (!\Div0|auto_generated|divider|divider|StageOut[46]~63_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[46]~62_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[46]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[48]~69 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~69_combout  = (!\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[42]~68_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[42]~68_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~69 .lut_mask = "00ec";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~69 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~69 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~69 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~69 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[48]~70 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~70_combout  = (((\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20_combout  & \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~20_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~70 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~70 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~70 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~70 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~70 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[47]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[47]~56_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & (out[13] $ (\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[13]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[47]~56 .lut_mask = "003c";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~56 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~56 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~56 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~56 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[47]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[47]~67_combout  = (((\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[47]~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[47]~67 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~67 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~67 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~67 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~67 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[47]~56_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[47]~67_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[47]~56_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[47]~67_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[47]~56_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[47]~67_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[47]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[48]~69_combout  & (!\Div0|auto_generated|divider|divider|StageOut[48]~70_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[48]~69_combout  & (!\Div0|auto_generated|divider|divider|StageOut[48]~70_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[48]~69_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[48]~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[53]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~57_combout  = (!\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[47]~56_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~5_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~57 .lut_mask = "00f8";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~57 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~57 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~57 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~57 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[53]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~58_combout  = (((\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~58 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~58 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~58 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~58 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~58 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[52]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~64_combout  = (\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout  & (((\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~64 .lut_mask = "aa00";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~64 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~64 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~64 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~64 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[52]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~53_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout  & (out[12] $ (\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[12]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~53 .lut_mask = "003c";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~53 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~53 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~53 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~53 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[51]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~60_combout  = (((!out[11] & \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[11]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~60 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~60 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~60 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~60 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~60 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[51]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~59_combout  = (((out[11] & !\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[11]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~59 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~59 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~59 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~59 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~59 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[51]~60_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[51]~59_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[51]~60_combout  & (!\Div0|auto_generated|divider|divider|StageOut[51]~59_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[51]~60_combout  & (!\Div0|auto_generated|divider|divider|StageOut[51]~59_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[51]~60_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[51]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12  $ (((!\Div0|auto_generated|divider|divider|StageOut[52]~64_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[52]~53_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12  & ((\Div0|auto_generated|divider|divider|StageOut[52]~64_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[52]~53_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[52]~64_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[52]~53_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[52]~64_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[52]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~12COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[53]~57_combout  & (!\Div0|auto_generated|divider|divider|StageOut[53]~58_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[53]~57_combout  & (!\Div0|auto_generated|divider|divider|StageOut[53]~58_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[53]~57_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[53]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[58]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[58]~54_combout  = (!\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[52]~53_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[52]~53_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[58]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[58]~54 .lut_mask = "0f08";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~54 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~54 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~54 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~54 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[58]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[58]~55_combout  = (((\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[58]~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[58]~55 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~55 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~55 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~55 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~55 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[57]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~61_combout  = (\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout  & (((\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~61 .lut_mask = "a0a0";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~61 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~61 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~61 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~61 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[57]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~50_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & (out[11] $ (\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[11]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~50 .lut_mask = "050a";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~50 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~50 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~50 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~50 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[56]~48 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[56]~48_combout  = (((!out[10] & \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[10]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[56]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[56]~48 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~48 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~48 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~48 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~48 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[56]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[56]~47_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  & out[10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datad(out[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[56]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[56]~47 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~47 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~47 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~47 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~47 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17_cout0  = CARRY((\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26_combout ))
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_29  = CARRY((\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[56]~48_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[56]~47_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[56]~48_combout  & (!\Div0|auto_generated|divider|divider|StageOut[56]~47_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[56]~48_combout  & (!\Div0|auto_generated|divider|divider|StageOut[56]~47_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[56]~48_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[56]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20_combout  = \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[57]~61_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[57]~50_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[57]~61_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[57]~50_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[57]~61_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[57]~50_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[57]~61_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[57]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[58]~54_combout  & (!\Div0|auto_generated|divider|divider|StageOut[58]~55_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[58]~54_combout  & (!\Div0|auto_generated|divider|divider|StageOut[58]~55_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[58]~54_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[58]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[63]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[63]~52_combout  = (((\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[63]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[63]~52 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~52 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~52 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~52 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~52 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[63]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[63]~51_combout  = (!\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[57]~50_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[57]~50_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[63]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[63]~51 .lut_mask = "00f8";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~51 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~51 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~51 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~51 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[62]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[62]~38_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout  $ (out[10]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[2]~0_combout ),
	.datac(out[10]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[62]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[62]~38 .lut_mask = "003c";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~38 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~38 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~38 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~38 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[62]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[62]~49_combout  = (((\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[62]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[62]~49 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~49 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~49 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~49 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~49 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[62]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[61]~44 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[61]~44_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & out[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(out[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[61]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[61]~44 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~44 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~44 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~44 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~44 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[61]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[61]~45_combout  = (((\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout  & !out[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(out[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[61]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[61]~45 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~45 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~45 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~45 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~45 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[61]~44_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[61]~45_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[61]~44_combout  & (!\Div0|auto_generated|divider|divider|StageOut[61]~45_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[61]~44_combout  & (!\Div0|auto_generated|divider|divider|StageOut[61]~45_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[61]~44_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[61]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[62]~38_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[62]~49_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[62]~38_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[62]~49_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[62]~38_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[62]~49_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[62]~38_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[62]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[63]~52_combout  & (!\Div0|auto_generated|divider|divider|StageOut[63]~51_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[63]~52_combout  & (!\Div0|auto_generated|divider|divider|StageOut[63]~51_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[63]~52_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[63]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[68]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~40_combout  = (((\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~40 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~40 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~40 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[68]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~39_combout  = (!\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[62]~38_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[62]~38_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~39 .lut_mask = "00ec";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~39 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~39 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~39 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~39 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[67]~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[67]~46_combout  = (((\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[67]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[67]~46 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~46 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~46 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~46 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~46 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[67]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[67]~35_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & (out[9] $ (\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[9]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[67]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[67]~35 .lut_mask = "003c";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~35 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~35 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[66]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~42_combout  = (((!out[8] & \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[8]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~42 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~42 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~42 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~42 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~42 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[66]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~41_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout  & out[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.datad(out[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~41 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~41 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~41 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~41 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~41 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[66]~42_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[66]~41_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[66]~42_combout  & (!\Div0|auto_generated|divider|divider|StageOut[66]~41_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[66]~42_combout  & (!\Div0|auto_generated|divider|divider|StageOut[66]~41_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[66]~42_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[66]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12  $ (((!\Div0|auto_generated|divider|divider|StageOut[67]~46_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[67]~35_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12  & ((\Div0|auto_generated|divider|divider|StageOut[67]~46_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[67]~35_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[67]~46_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[67]~35_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[67]~46_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[67]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~12COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[68]~40_combout  & (!\Div0|auto_generated|divider|divider|StageOut[68]~39_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[68]~40_combout  & (!\Div0|auto_generated|divider|divider|StageOut[68]~39_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[68]~40_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[68]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[72]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[72]~32_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & (out[8] $ (\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[8]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[72]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[72]~32 .lut_mask = "030c";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~32 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~32 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~32 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~32 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[73]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[73]~37_combout  = (((\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[73]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[73]~37 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~37 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~37 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~37 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~37 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[73]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[73]~36_combout  = (!\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[67]~35_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[67]~35_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[73]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[73]~36 .lut_mask = "00ec";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~36 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~36 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~36 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~36 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[72]~43 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[72]~43_combout  = (((\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[72]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[72]~43 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~43 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~43 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~43 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~43 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[71]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[71]~27_combout  = (((out[7] & !\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[7]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[71]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[71]~27 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~27 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~27 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~27 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[71]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[71]~28_combout  = (((\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & !out[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datad(out[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[71]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[71]~28 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~28 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~28 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~28 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~28 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[71]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[71]~27_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[71]~28_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[71]~27_combout  & (!\Div0|auto_generated|divider|divider|StageOut[71]~28_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[71]~27_combout  & (!\Div0|auto_generated|divider|divider|StageOut[71]~28_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[71]~27_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[71]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20_combout  = \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[72]~43_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[72]~32_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[72]~43_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[72]~32_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[72]~43_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[72]~32_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[72]~43_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[72]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[73]~37_combout  & (!\Div0|auto_generated|divider|divider|StageOut[73]~36_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[73]~37_combout  & (!\Div0|auto_generated|divider|divider|StageOut[73]~36_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[73]~37_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[73]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[78]~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[78]~33_combout  = (!\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[72]~32_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[72]~32_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[78]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[78]~33 .lut_mask = "00f8";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~33 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~33 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~33 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~33 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[78]~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[78]~34_combout  = (((\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20_combout  & \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~20_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[78]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[78]~34 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~34 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~34 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~34 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~34 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[77]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[77]~14_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout  & (out[7] $ (\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[7]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[77]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[77]~14 .lut_mask = "050a";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~14 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~14 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~14 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~14 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[77]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[77]~29_combout  = (((\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[77]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[77]~29 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~29 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~29 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~29 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~29 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[76]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[76]~25_combout  = (((!out[6] & \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[6]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[76]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[76]~25 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~25 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~25 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[76]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[76]~24_combout  = (((out[6] & !\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[6]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[76]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[76]~24 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~24 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~24 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~24 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~24 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[76]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~COUTCOUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[76]~25_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[76]~24_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[76]~25_combout  & (!\Div0|auto_generated|divider|divider|StageOut[76]~24_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[76]~25_combout  & (!\Div0|auto_generated|divider|divider|StageOut[76]~24_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[76]~25_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[76]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[77]~14_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[77]~29_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[77]~14_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[77]~29_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[77]~14_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[77]~29_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[77]~14_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[77]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[78]~33_combout  & (!\Div0|auto_generated|divider|divider|StageOut[78]~34_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[78]~33_combout  & (!\Div0|auto_generated|divider|divider|StageOut[78]~34_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[78]~33_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[78]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[82]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~11_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & (out[6] $ (\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[6]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~11 .lut_mask = "030c";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~11 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~11 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~11 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~11 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[83]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[83]~15_combout  = (!\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[77]~14_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[77]~14_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[83]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[83]~15 .lut_mask = "0e0c";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~15 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~15 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[83]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[83]~16_combout  = (((\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[83]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[83]~16 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~16 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~16 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~16 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~16 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[83]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[82]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~26 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~26 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[81]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[81]~21_combout  = (((out[5] & !\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[5]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[81]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[81]~21 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~21 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~21 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~21 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~21 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[81]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[81]~22_combout  = (((\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & !out[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.datad(out[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[81]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[81]~22 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~22 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~22 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26_combout  = (((\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26_combout )))
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[81]~21_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[81]~22_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[81]~21_combout  & (!\Div0|auto_generated|divider|divider|StageOut[81]~22_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[81]~21_combout  & (!\Div0|auto_generated|divider|divider|StageOut[81]~22_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[81]~21_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[81]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~22COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12  $ (((!\Div0|auto_generated|divider|divider|StageOut[82]~26_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[82]~11_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12  & ((\Div0|auto_generated|divider|divider|StageOut[82]~26_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[82]~11_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_31  & ((\Div0|auto_generated|divider|divider|StageOut[82]~26_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[82]~11_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[82]~26_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[82]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[83]~15_combout  & (!\Div0|auto_generated|divider|divider|StageOut[83]~16_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_33  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[83]~15_combout  & (!\Div0|auto_generated|divider|divider|StageOut[83]~16_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_32 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[83]~15_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[83]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~17COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_33 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[88]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[88]~12_combout  = (!\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[82]~11_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[82]~11_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[88]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[88]~12 .lut_mask = "00ec";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~12 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~12 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~12 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[88]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[88]~13_combout  = ((\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15_combout  & ((\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~15_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[88]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[88]~13 .lut_mask = "cc00";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~13 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~13 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~13 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~13 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[88]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[87]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[87]~8_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & (out[5] $ (\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[5]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[87]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[87]~8 .lut_mask = "003c";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~8 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~8 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~8 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~8 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[87]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[87]~23_combout  = (((\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[87]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[87]~23 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~23 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~23 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~23 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~23 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[86]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[86]~4_combout  = (((!out[4] & \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[4]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[86]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[86]~4 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~4 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~4 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~4 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~4 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[86]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[86]~3_combout  = ((out[4] & ((!\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[4]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[86]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[86]~3 .lut_mask = "00cc";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~3 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~3 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~3 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~3 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella [1] = (out[3])
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT  = CARRY((out[3]))
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_33  = CARRY((out[3]))

	.clk(gnd),
	.dataa(out[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .lut_mask = "aaaa";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout  = (((\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17_cout0  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout )))
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_29  = CARRY(((\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[86]~4_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[86]~3_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[86]~4_combout  & (!\Div0|auto_generated|divider|divider|StageOut[86]~3_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[86]~4_combout  & (!\Div0|auto_generated|divider|divider|StageOut[86]~3_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[86]~4_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[86]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20_combout  = \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7  $ (((!\Div0|auto_generated|divider|divider|StageOut[87]~8_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[87]~23_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7  & ((\Div0|auto_generated|divider|divider|StageOut[87]~8_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[87]~23_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[87]~8_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[87]~23_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[87]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[87]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[88]~12_combout  & (!\Div0|auto_generated|divider|divider|StageOut[88]~13_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[88]~12_combout  & (!\Div0|auto_generated|divider|divider|StageOut[88]~13_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[88]~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[88]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \bin~8 (
// Equation(s):
// \bin~8_combout  = (\select~regout  & (\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout )) # (!\select~regout  & (((\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  & 
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\select~regout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bin~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bin~8 .lut_mask = "d888";
defparam \bin~8 .operation_mode = "normal";
defparam \bin~8 .output_mode = "comb_only";
defparam \bin~8 .register_cascade_mode = "off";
defparam \bin~8 .sum_lutc_input = "datac";
defparam \bin~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \bin[2] (
// Equation(s):
// bin[2] = DFFEAS((\bin~8_combout ) # ((\bin~9_combout  & (out[2] $ (\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(out[2]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datac(\bin~9_combout ),
	.datad(\bin~8_combout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(bin[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bin[2] .lut_mask = "ff60";
defparam \bin[2] .operation_mode = "normal";
defparam \bin[2] .output_mode = "reg_only";
defparam \bin[2] .register_cascade_mode = "off";
defparam \bin[2] .sum_lutc_input = "datac";
defparam \bin[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \bin~11 (
// Equation(s):
// \bin~11_combout  = (\select~regout  & (\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout )) # (!\select~regout  & (((\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout  & 
// \Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datab(\select~regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bin~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bin~11 .lut_mask = "b888";
defparam \bin~11 .operation_mode = "normal";
defparam \bin~11 .output_mode = "comb_only";
defparam \bin~11 .register_cascade_mode = "off";
defparam \bin~11 .sum_lutc_input = "datac";
defparam \bin~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \bin[3] (
// Equation(s):
// bin[3] = DFFEAS((\bin~11_combout ) # ((\bin~9_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[97]~0_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[97]~0_combout ),
	.datac(\bin~9_combout ),
	.datad(\bin~11_combout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(bin[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bin[3] .lut_mask = "ffe0";
defparam \bin[3] .operation_mode = "normal";
defparam \bin[3] .output_mode = "reg_only";
defparam \bin[3] .register_cascade_mode = "off";
defparam \bin[3] .sum_lutc_input = "datac";
defparam \bin[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[93]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[93]~10_combout  = (((\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20_combout  & \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~20_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[93]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[93]~10 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~10 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~10 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[93]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[93]~9_combout  = (!\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[87]~8_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[87]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[93]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[93]~9 .lut_mask = "00ec";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~9 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~9 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~9 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~9 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[92]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[92]~5_combout  = (((\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[92]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[92]~5 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~5 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~5 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[92]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[92]~0_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout  $ (out[4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_17|add_sub_cella[2]~0_combout ),
	.datac(out[4]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[92]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[92]~0 .lut_mask = "003c";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~0 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[92]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[91]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[91]~17_combout  = (((out[3] & !\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[3]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[91]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[91]~17 .lut_mask = "00f0";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~17 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~17 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[91]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[91]~18_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella [1] & \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella [1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[91]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[91]~18 .lut_mask = "0f00";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~18 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~18 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~18 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~18 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella [1] = ((out[2]))
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT  = CARRY(((out[2])))
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_33  = CARRY(((out[2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_33 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .lut_mask = "cccc";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout  = (((\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUT ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~COUTCOUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22_cout0  = CARRY((\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout ))
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_29  = CARRY((\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~27_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_29 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 .lut_mask = "ffaa";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22_cout0  $ (((!\Div0|auto_generated|divider|divider|StageOut[91]~17_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[91]~18_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[91]~17_combout  & (!\Div0|auto_generated|divider|divider|StageOut[91]~18_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[91]~17_combout  & (!\Div0|auto_generated|divider|divider|StageOut[91]~18_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_29 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[91]~17_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[91]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~22COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17  $ (((!\Div0|auto_generated|divider|divider|StageOut[92]~5_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[92]~0_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17  & ((\Div0|auto_generated|divider|divider|StageOut[92]~5_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[92]~0_combout ))))
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30  & ((\Div0|auto_generated|divider|divider|StageOut[92]~5_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[92]~0_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[92]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[92]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~17COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[93]~10_combout  & (!\Div0|auto_generated|divider|divider|StageOut[93]~9_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 )))
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_32  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[93]~10_combout  & (!\Div0|auto_generated|divider|divider|StageOut[93]~9_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[93]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[93]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \bin[1] (
// Equation(s):
// bin[1] = DFFEAS((\select~regout  & (((\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))) # (!\select~regout  & (out[1] $ (((\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ))))), GLOBAL(\clk~combout 
// ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\select~regout ),
	.datab(out[1]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_20|add_sub_cella[2]~0_combout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(bin[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bin[1] .lut_mask = "b1e4";
defparam \bin[1] .operation_mode = "normal";
defparam \bin[1] .output_mode = "reg_only";
defparam \bin[1] .register_cascade_mode = "off";
defparam \bin[1] .sum_lutc_input = "datac";
defparam \bin[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[98]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[98]~1_combout  = (!\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[92]~0_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & \Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~5_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[92]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[98]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[98]~1 .lut_mask = "0f08";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~1 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~1 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~1 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~1 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[98]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[98]~2_combout  = (((\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout  & \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[98]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[98]~2 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~2 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~2 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~2 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~2 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[98]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[97]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[97]~7_combout  = (((\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15_combout  & \Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~15_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[97]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[97]~7 .lut_mask = "f000";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~7 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~7 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~7 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[97]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[97]~6_combout  = (!\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & 
// ((!\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella [1]))) # (!\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout  & (out[3]))))

	.clk(gnd),
	.dataa(out[3]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella [1]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_18|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[97]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[97]~6 .lut_mask = "030a";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~6 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~6 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~6 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~6 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[97]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[96]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[96]~19_combout  = ((out[2] & (!\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(out[2]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[96]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[96]~19 .lut_mask = "0c0c";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~19 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~19 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~19 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~19 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[96]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[96]~20_combout  = ((!\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella [1] & (\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella [1]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[96]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[96]~20 .lut_mask = "3030";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~20 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~20 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[95]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[95]~30_combout  = (out[1] & (((!\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[1]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[95]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[95]~30 .lut_mask = "0a0a";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~30 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~30 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[95]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[95]~31_combout  = (out[1] & (((\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ))))

	.clk(gnd),
	.dataa(out[1]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_19|add_sub_cella[2]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[95]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[95]~31 .lut_mask = "a0a0";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~31 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~31 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~31 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~31 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \bin[0]~25 (
// Equation(s):
// \bin[0]~25COUT0_30  = CARRY((\Div0|auto_generated|divider|divider|StageOut[95]~30_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[95]~31_combout )))
// \bin[0]~25COUT1_31  = CARRY((\Div0|auto_generated|divider|divider|StageOut[95]~30_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[95]~31_combout )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[95]~30_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[95]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\bin[0]~25_cout ),
	.cout0(\bin[0]~25COUT0_30 ),
	.cout1(\bin[0]~25COUT1_31 ));
// synopsys translate_off
defparam \bin[0]~25 .lut_mask = "00ee";
defparam \bin[0]~25 .operation_mode = "arithmetic";
defparam \bin[0]~25 .output_mode = "none";
defparam \bin[0]~25 .register_cascade_mode = "off";
defparam \bin[0]~25 .sum_lutc_input = "datac";
defparam \bin[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \bin[0]~20 (
// Equation(s):
// \bin[0]~20COUT0_33  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[96]~19_combout  & (!\Div0|auto_generated|divider|divider|StageOut[96]~20_combout  & !\bin[0]~25COUT0_30 )))
// \bin[0]~20COUT1_34  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[96]~19_combout  & (!\Div0|auto_generated|divider|divider|StageOut[96]~20_combout  & !\bin[0]~25COUT1_31 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[96]~19_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[96]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\bin[0]~25COUT0_30 ),
	.cin1(\bin[0]~25COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\bin[0]~20_cout ),
	.cout0(\bin[0]~20COUT0_33 ),
	.cout1(\bin[0]~20COUT1_34 ));
// synopsys translate_off
defparam \bin[0]~20 .cin0_used = "true";
defparam \bin[0]~20 .cin1_used = "true";
defparam \bin[0]~20 .lut_mask = "0001";
defparam \bin[0]~20 .operation_mode = "arithmetic";
defparam \bin[0]~20 .output_mode = "none";
defparam \bin[0]~20 .register_cascade_mode = "off";
defparam \bin[0]~20 .sum_lutc_input = "cin";
defparam \bin[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \bin[0]~15 (
// Equation(s):
// \bin[0]~15COUT0_36  = CARRY((!\bin[0]~20COUT0_33  & ((\Div0|auto_generated|divider|divider|StageOut[97]~7_combout ) # (\Div0|auto_generated|divider|divider|StageOut[97]~6_combout ))))
// \bin[0]~15COUT1_37  = CARRY((!\bin[0]~20COUT1_34  & ((\Div0|auto_generated|divider|divider|StageOut[97]~7_combout ) # (\Div0|auto_generated|divider|divider|StageOut[97]~6_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[97]~7_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[97]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\bin[0]~20COUT0_33 ),
	.cin1(\bin[0]~20COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\bin[0]~15_cout ),
	.cout0(\bin[0]~15COUT0_36 ),
	.cout1(\bin[0]~15COUT1_37 ));
// synopsys translate_off
defparam \bin[0]~15 .cin0_used = "true";
defparam \bin[0]~15 .cin1_used = "true";
defparam \bin[0]~15 .lut_mask = "000e";
defparam \bin[0]~15 .operation_mode = "arithmetic";
defparam \bin[0]~15 .output_mode = "none";
defparam \bin[0]~15 .register_cascade_mode = "off";
defparam \bin[0]~15 .sum_lutc_input = "cin";
defparam \bin[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \bin[0]~4 (
// Equation(s):
// \bin[0]~4COUT0_39  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[98]~1_combout  & (!\Div0|auto_generated|divider|divider|StageOut[98]~2_combout  & !\bin[0]~15COUT0_36 )))
// \bin[0]~4COUT1_40  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[98]~1_combout  & (!\Div0|auto_generated|divider|divider|StageOut[98]~2_combout  & !\bin[0]~15COUT1_37 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[98]~1_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[98]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\bin[0]~15COUT0_36 ),
	.cin1(\bin[0]~15COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\bin[0]~4_cout ),
	.cout0(\bin[0]~4COUT0_39 ),
	.cout1(\bin[0]~4COUT1_40 ));
// synopsys translate_off
defparam \bin[0]~4 .cin0_used = "true";
defparam \bin[0]~4 .cin1_used = "true";
defparam \bin[0]~4 .lut_mask = "0001";
defparam \bin[0]~4 .operation_mode = "arithmetic";
defparam \bin[0]~4 .output_mode = "none";
defparam \bin[0]~4 .register_cascade_mode = "off";
defparam \bin[0]~4 .sum_lutc_input = "cin";
defparam \bin[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \bin[0] (
// Equation(s):
// bin[0] = DFFEAS((((!\bin[0]~4COUT0_39 ))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , out[0], , , !\select~regout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(out[0]),
	.datad(vcc),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\select~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\bin[0]~4COUT0_39 ),
	.cin1(\bin[0]~4COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(bin[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bin[0] .cin0_used = "true";
defparam \bin[0] .cin1_used = "true";
defparam \bin[0] .lut_mask = "0f0f";
defparam \bin[0] .operation_mode = "normal";
defparam \bin[0] .output_mode = "reg_only";
defparam \bin[0] .register_cascade_mode = "off";
defparam \bin[0] .sum_lutc_input = "cin";
defparam \bin[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (bin[1] & (((bin[3])))) # (!bin[1] & (bin[2] $ (((!bin[3] & bin[0])))))

	.clk(gnd),
	.dataa(bin[2]),
	.datab(bin[3]),
	.datac(bin[1]),
	.datad(bin[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = "c9ca";
defparam \WideOr6~0 .operation_mode = "normal";
defparam \WideOr6~0 .output_mode = "comb_only";
defparam \WideOr6~0 .register_cascade_mode = "off";
defparam \WideOr6~0 .sum_lutc_input = "datac";
defparam \WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (bin[2] & ((bin[3]) # (bin[1] $ (bin[0])))) # (!bin[2] & (bin[3] & (bin[1])))

	.clk(gnd),
	.dataa(bin[2]),
	.datab(bin[3]),
	.datac(bin[1]),
	.datad(bin[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = "cae8";
defparam \WideOr5~0 .operation_mode = "normal";
defparam \WideOr5~0 .output_mode = "comb_only";
defparam \WideOr5~0 .register_cascade_mode = "off";
defparam \WideOr5~0 .sum_lutc_input = "datac";
defparam \WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (bin[2] & (bin[3])) # (!bin[2] & (bin[1] & ((bin[3]) # (!bin[0]))))

	.clk(gnd),
	.dataa(bin[2]),
	.datab(bin[3]),
	.datac(bin[1]),
	.datad(bin[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = "c8d8";
defparam \WideOr4~0 .operation_mode = "normal";
defparam \WideOr4~0 .output_mode = "comb_only";
defparam \WideOr4~0 .register_cascade_mode = "off";
defparam \WideOr4~0 .sum_lutc_input = "datac";
defparam \WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (bin[1] & ((bin[3]) # ((bin[2] & bin[0])))) # (!bin[1] & (bin[2] $ (((!bin[3] & bin[0])))))

	.clk(gnd),
	.dataa(bin[2]),
	.datab(bin[3]),
	.datac(bin[1]),
	.datad(bin[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = "e9ca";
defparam \WideOr3~0 .operation_mode = "normal";
defparam \WideOr3~0 .output_mode = "comb_only";
defparam \WideOr3~0 .register_cascade_mode = "off";
defparam \WideOr3~0 .sum_lutc_input = "datac";
defparam \WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (bin[0]) # ((bin[1] & ((bin[3]))) # (!bin[1] & (bin[2])))

	.clk(gnd),
	.dataa(bin[2]),
	.datab(bin[3]),
	.datac(bin[1]),
	.datad(bin[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = "ffca";
defparam \WideOr2~0 .operation_mode = "normal";
defparam \WideOr2~0 .output_mode = "comb_only";
defparam \WideOr2~0 .register_cascade_mode = "off";
defparam \WideOr2~0 .sum_lutc_input = "datac";
defparam \WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (bin[2] & ((bin[3]) # ((bin[1] & bin[0])))) # (!bin[2] & ((bin[1]) # ((!bin[3] & bin[0]))))

	.clk(gnd),
	.dataa(bin[2]),
	.datab(bin[3]),
	.datac(bin[1]),
	.datad(bin[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = "f9d8";
defparam \WideOr1~0 .operation_mode = "normal";
defparam \WideOr1~0 .output_mode = "comb_only";
defparam \WideOr1~0 .register_cascade_mode = "off";
defparam \WideOr1~0 .sum_lutc_input = "datac";
defparam \WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (bin[2] & (!bin[3] & ((!bin[0]) # (!bin[1])))) # (!bin[2] & (bin[3] $ ((bin[1]))))

	.clk(gnd),
	.dataa(bin[2]),
	.datab(bin[3]),
	.datac(bin[1]),
	.datad(bin[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = "1636";
defparam \WideOr0~0 .operation_mode = "normal";
defparam \WideOr0~0 .output_mode = "comb_only";
defparam \WideOr0~0 .register_cascade_mode = "off";
defparam \WideOr0~0 .sum_lutc_input = "datac";
defparam \WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \cat[0]~reg0 (
// Equation(s):
// \cat[0]~reg0_regout  = DFFEAS((((!\select~regout ))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\select~regout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cat[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cat[0]~reg0 .lut_mask = "00ff";
defparam \cat[0]~reg0 .operation_mode = "normal";
defparam \cat[0]~reg0 .output_mode = "reg_only";
defparam \cat[0]~reg0 .register_cascade_mode = "off";
defparam \cat[0]~reg0 .sum_lutc_input = "datac";
defparam \cat[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \cat[1]~reg0 (
// Equation(s):
// \cat[1]~reg0_regout  = DFFEAS((((\select~regout ))), GLOBAL(\clk~combout ), !GLOBAL(\bnt0~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\select~regout ),
	.aclr(\bnt0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cat[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cat[1]~reg0 .lut_mask = "ff00";
defparam \cat[1]~reg0 .operation_mode = "normal";
defparam \cat[1]~reg0 .output_mode = "reg_only";
defparam \cat[1]~reg0 .register_cascade_mode = "off";
defparam \cat[1]~reg0 .sum_lutc_input = "datac";
defparam \cat[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[0]~I (
	.datain(!\WideOr6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[0]));
// synopsys translate_off
defparam \seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[1]~I (
	.datain(!\WideOr5~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[1]));
// synopsys translate_off
defparam \seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[2]~I (
	.datain(!\WideOr4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[2]));
// synopsys translate_off
defparam \seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[3]~I (
	.datain(!\WideOr3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[3]));
// synopsys translate_off
defparam \seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[4]~I (
	.datain(!\WideOr2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[4]));
// synopsys translate_off
defparam \seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[5]~I (
	.datain(!\WideOr1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[5]));
// synopsys translate_off
defparam \seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[6]~I (
	.datain(\WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[6]));
// synopsys translate_off
defparam \seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[0]~I (
	.datain(!\cat[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(cat[0]));
// synopsys translate_off
defparam \cat[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[1]~I (
	.datain(!\cat[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(cat[1]));
// synopsys translate_off
defparam \cat[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(cat[2]));
// synopsys translate_off
defparam \cat[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(cat[3]));
// synopsys translate_off
defparam \cat[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(cat[4]));
// synopsys translate_off
defparam \cat[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(cat[5]));
// synopsys translate_off
defparam \cat[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(cat[6]));
// synopsys translate_off
defparam \cat[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cat[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(cat[7]));
// synopsys translate_off
defparam \cat[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_out[0]~I (
	.datain(out[0]),
	.oe(vcc),
	.combout(),
	.padio(count_out[0]));
// synopsys translate_off
defparam \count_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_out[1]~I (
	.datain(out[1]),
	.oe(vcc),
	.combout(),
	.padio(count_out[1]));
// synopsys translate_off
defparam \count_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_out[2]~I (
	.datain(out[2]),
	.oe(vcc),
	.combout(),
	.padio(count_out[2]));
// synopsys translate_off
defparam \count_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_out[3]~I (
	.datain(out[3]),
	.oe(vcc),
	.combout(),
	.padio(count_out[3]));
// synopsys translate_off
defparam \count_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_out[4]~I (
	.datain(out[4]),
	.oe(vcc),
	.combout(),
	.padio(count_out[4]));
// synopsys translate_off
defparam \count_out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_out[5]~I (
	.datain(out[5]),
	.oe(vcc),
	.combout(),
	.padio(count_out[5]));
// synopsys translate_off
defparam \count_out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_out[6]~I (
	.datain(out[6]),
	.oe(vcc),
	.combout(),
	.padio(count_out[6]));
// synopsys translate_off
defparam \count_out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_out[7]~I (
	.datain(out[7]),
	.oe(vcc),
	.combout(),
	.padio(count_out[7]));
// synopsys translate_off
defparam \count_out[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
