./sim-outorder -max:inst 100000000 -redir:sim trcbimod/out1.txt  -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -issue:wrongpath false -commit:width 1 -bpred bimod -fetch:mplat 1 ../../../simplescalar/automotive/basicmath/basicmath_small
./sim-outorder -max:inst 100000000 -redir:sim trcbimod/out2.txt  -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -issue:wrongpath false -commit:width 1 -bpred bimod -fetch:mplat 1 ../../../simplescalar/automotive/basicmath/basicmath_large
./sim-outorder -max:inst 100000000 -redir:sim trcbimod/out3.txt  -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -issue:wrongpath false -commit:width 1 -bpred bimod -fetch:mplat 1 ../../../simplescalar/automotive/bitcount/bitcnts 75000
./sim-outorder -max:inst 100000000 -redir:sim trcbimod/out4.txt  -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -issue:wrongpath false -commit:width 1 -bpred bimod -fetch:mplat 1 ../../../simplescalar/automotive/qsort/qsort_small ../../../simplescalar/automotive/qsort/input_small.dat
./sim-outorder -max:inst 100000000 -redir:sim trcbimod/out5.txt  -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -issue:wrongpath false -commit:width 1 -bpred bimod -fetch:mplat 1 ../../../simplescalar/automotive/qsort/qsort_large ../../../simplescalar/automotive/qsort/input_large.dat
