$date
   Tue Nov 25 02:08:21 2025 UTC
$end
$version
    MyHDL 0.11.51
$end
$timescale
    1ns
$end

  $scope module tb $end
    $var reg 3 ! flgs $end
    $var reg 9 " lft $end
    $var reg 9 # rht $end
    $var reg 9 $ sam $end
    $var reg 1 % clock $end
    $var reg 1 & upd $end
    $var reg 1 ' done $end
    $var reg 10 ( lift $end
    $scope module instance_lift $end
      $var reg 3 ! flgs $end
      $var reg 9 " lft $end
      $var reg 9 # rht $end
      $var reg 9 $ sam $end
      $var reg 1 % clock $end
      $var reg 1 & upd $end
      $var reg 1 ' done $end
      $var reg 10 ( lift $end
    $upscope $end
  $upscope $end

$enddefinitions $end

$dumpvars
b000 !
b000000000 "
b000000000 #
b000000000 $
0%
0&
0'
b0000000000 (
$end
b010100000 "
#10
1%
1'
b010100010 $
#20
0%
#30
1%
b010100001 #
#40
0%
#50
1%
b111 !
#60
0%
#70
1%
1&
#80
0%
#90
1%
0'
b0000000010 (
0&
#100
0%
#110
1%
b000000010 $
1'
#120
0%
#130
1%
b101 !
#140
0%
#150
1%
1&
#160
0%
#170
1%
0'
b0010100010 (
0&
#180
0%
#190
1%
1'
#200
0%
#210
1%
b010011110 "
#220
0%
#230
1%
b010011111 $
#240
0%
#250
1%
#260
0%
#270
1%
b111 !
#280
0%
#290
1%
1&
#300
0%
#310
1%
0&
0'
b0000000000 (
#320
0%
#330
1%
1'
b000000000 $
#340
0%
#350
1%
b101 !
#360
0%
#370
1%
1&
#380
0%
#390
1%
0&
0'
b0010011111 (
#400
0%
#410
1%
1'
#420
0%
#430
1%
