// Seed: 912989471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_6 = 0;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd80,
    parameter id_6 = 32'd86
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire _id_6;
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10,
      id_11
  );
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  wire [id_6 : 1  !=  id_2] id_14 = id_1;
  logic [-1 'b0 : -1 'h0] id_15;
endmodule
