#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001beb014c410 .scope module, "tb_mem_stage" "tb_mem_stage" 2 3;
 .timescale 0 0;
P_000001beb02606c0 .param/l "AWIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_000001beb02606f8 .param/l "DWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_000001beb0260730 .param/l "FUNCT_WIDTH" 0 2 6, +C4<00000000000000000000000000000011>;
v000001beb02b99b0_0 .var/i "i", 31 0;
v000001beb02b8e70_0 .var "me_clk", 0 0;
v000001beb02b9190_0 .var "me_i_alu_value", 31 0;
v000001beb02b81f0_0 .var "me_i_ce", 0 0;
v000001beb02b95f0_0 .var "me_i_flush", 0 0;
v000001beb02b92d0_0 .var "me_i_funct3", 2 0;
v000001beb02b9af0_0 .var "me_i_opcode", 10 0;
v000001beb02b8830_0 .var "me_i_rd_addr", 4 0;
v000001beb02b8790_0 .var "me_i_rd_data", 31 0;
v000001beb02b8b50_0 .var "me_i_rs2_data", 31 0;
v000001beb02b9870_0 .var "me_i_stall", 0 0;
v000001beb02b8330_0 .net "me_o_ce", 0 0, v000001beb02b6e60_0;  1 drivers
v000001beb02b8470_0 .net "me_o_flush", 0 0, v000001beb02b6aa0_0;  1 drivers
v000001beb02b9cd0_0 .net "me_o_funct3", 2 0, v000001beb02b61e0_0;  1 drivers
v000001beb02b9eb0_0 .net "me_o_load_data", 31 0, v000001beb02b6c80_0;  1 drivers
v000001beb02b8bf0_0 .net "me_o_opcode", 10 0, v000001beb02b6d20_0;  1 drivers
v000001beb02b8fb0_0 .net "me_o_rd_addr", 4 0, v000001beb02b6f00_0;  1 drivers
v000001beb02b94b0_0 .net "me_o_rd_data", 31 0, v000001beb02b7040_0;  1 drivers
v000001beb02b8dd0_0 .net "me_o_rd_we", 0 0, v000001beb02b75e0_0;  1 drivers
v000001beb02b9c30_0 .net "me_o_stall", 0 0, v000001beb02b6640_0;  1 drivers
v000001beb02b8290_0 .var "me_rst", 0 0;
v000001beb02b83d0_0 .var "me_we_reg_n", 0 0;
S_000001beb0287b30 .scope module, "UUT" "mem_stage" 2 38, 3 335 0, S_000001beb014c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 11 "me_o_opcode";
    .port_info 1 /INPUT 11 "me_i_opcode";
    .port_info 2 /OUTPUT 32 "me_o_load_data";
    .port_info 3 /INPUT 32 "me_i_rs2_data";
    .port_info 4 /INPUT 32 "me_i_alu_value";
    .port_info 5 /OUTPUT 1 "me_o_flush";
    .port_info 6 /INPUT 1 "me_i_flush";
    .port_info 7 /OUTPUT 1 "me_o_stall";
    .port_info 8 /INPUT 1 "me_i_stall";
    .port_info 9 /OUTPUT 1 "me_o_ce";
    .port_info 10 /INPUT 1 "me_i_ce";
    .port_info 11 /INPUT 1 "me_rst";
    .port_info 12 /INPUT 1 "me_clk";
    .port_info 13 /INPUT 32 "me_i_rd_data";
    .port_info 14 /INPUT 5 "me_i_rd_addr";
    .port_info 15 /OUTPUT 3 "me_o_funct3";
    .port_info 16 /OUTPUT 5 "me_o_rd_addr";
    .port_info 17 /OUTPUT 32 "me_o_rd_data";
    .port_info 18 /OUTPUT 1 "me_o_rd_we";
    .port_info 19 /INPUT 3 "me_i_funct3";
    .port_info 20 /INPUT 1 "me_we_reg_n";
    .port_info 21 /INPUT 1 "me_stall_from_alu";
P_000001beb0260980 .param/l "AWIDTH" 0 3 337, +C4<00000000000000000000000000000101>;
P_000001beb02609b8 .param/l "DWIDTH" 0 3 336, +C4<00000000000000000000000000100000>;
P_000001beb02609f0 .param/l "FUNCT_WIDTH" 0 3 338, +C4<00000000000000000000000000000011>;
L_000001beb0279d20 .functor OR 1, v000001beb02b9870_0, v000001beb02b6640_0, C4<0>, C4<0>;
L_000001beb0279e70 .functor OR 1, L_000001beb0279d20, v000001beb02b5df0_0, C4<0>, C4<0>;
v000001beb02b4450_0 .net *"_ivl_0", 31 0, L_000001beb02b8510;  1 drivers
v000001beb02b5490_0 .net *"_ivl_2", 29 0, L_000001beb02b9050;  1 drivers
v000001beb02b4590_0 .net *"_ivl_25", 0 0, L_000001beb0279d20;  1 drivers
v000001beb02b5850_0 .net *"_ivl_30", 31 0, L_000001beb02b97d0;  1 drivers
L_000001beb02f0400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001beb02b44f0_0 .net *"_ivl_33", 29 0, L_000001beb02f0400;  1 drivers
L_000001beb02f0448 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001beb02b50d0_0 .net/2u *"_ivl_34", 31 0, L_000001beb02f0448;  1 drivers
v000001beb02b5530_0 .net *"_ivl_37", 31 0, L_000001beb02b9a50;  1 drivers
L_000001beb02f03b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001beb02b58f0_0 .net *"_ivl_4", 1 0, L_000001beb02f03b8;  1 drivers
v000001beb02b5210_0 .var "byte_enable", 3 0;
v000001beb02b46d0_0 .var "byte_enable_d", 3 0;
v000001beb02b5990_0 .var "byte_off_q", 1 0;
v000001beb02b4d10_0 .net "byte_offset_d", 1 0, L_000001beb02b9410;  1 drivers
v000001beb02b4770_0 .var "final_load", 31 0;
v000001beb02b55d0_0 .var "funct_q", 2 0;
v000001beb02b52b0_0 .net "m_i_stall", 0 0, v000001beb02b5df0_0;  1 drivers
v000001beb02b5a30_0 .net "me_clk", 0 0, v000001beb02b8e70_0;  1 drivers
v000001beb02b49f0_0 .net "me_i_ack", 0 0, v000001beb02b4e50_0;  1 drivers
v000001beb02b4950_0 .net "me_i_alu_value", 31 0, v000001beb02b9190_0;  1 drivers
v000001beb02b4a90_0 .net "me_i_ce", 0 0, v000001beb02b81f0_0;  1 drivers
v000001beb02b5c10_0 .net "me_i_flush", 0 0, v000001beb02b95f0_0;  1 drivers
v000001beb02b5cb0_0 .net "me_i_funct3", 2 0, v000001beb02b92d0_0;  1 drivers
v000001beb02b4db0_0 .net "me_i_load_data", 31 0, v000001beb02b5030_0;  1 drivers
v000001beb02b5350_0 .net "me_i_opcode", 10 0, v000001beb02b9af0_0;  1 drivers
v000001beb02b7cc0_0 .net "me_i_rd_addr", 4 0, v000001beb02b8830_0;  1 drivers
v000001beb02b7540_0 .net "me_i_rd_data", 31 0, v000001beb02b8790_0;  1 drivers
v000001beb02b7f40_0 .net "me_i_rs2_data", 31 0, v000001beb02b8b50_0;  1 drivers
v000001beb02b6fa0_0 .net "me_i_stall", 0 0, v000001beb02b9870_0;  1 drivers
v000001beb02b6e60_0 .var "me_o_ce", 0 0;
v000001beb02b6b40_0 .var "me_o_cyc", 0 0;
v000001beb02b6aa0_0 .var "me_o_flush", 0 0;
v000001beb02b61e0_0 .var "me_o_funct3", 2 0;
v000001beb02b70e0_0 .var "me_o_load_addr", 4 0;
v000001beb02b6c80_0 .var "me_o_load_data", 31 0;
v000001beb02b6d20_0 .var "me_o_opcode", 10 0;
v000001beb02b6dc0_0 .var "me_o_rd", 0 0;
v000001beb02b6f00_0 .var "me_o_rd_addr", 4 0;
v000001beb02b7040_0 .var "me_o_rd_data", 31 0;
v000001beb02b75e0_0 .var "me_o_rd_we", 0 0;
v000001beb02b6640_0 .var "me_o_stall", 0 0;
v000001beb02b7ea0_0 .var "me_o_stb", 0 0;
v000001beb02b77c0_0 .var "me_o_store_addr", 4 0;
v000001beb02b7680_0 .var "me_o_store_data", 31 0;
v000001beb02b66e0_0 .var "me_o_we", 0 0;
v000001beb02b7400_0 .net "me_rst", 0 0, v000001beb02b8290_0;  1 drivers
o000001beb02c0e68 .functor BUFZ 1, C4<z>; HiZ drive
v000001beb02b7fe0_0 .net "me_stall_from_alu", 0 0, o000001beb02c0e68;  0 drivers
v000001beb02b74a0_0 .net "me_we_reg_n", 0 0, v000001beb02b83d0_0;  1 drivers
v000001beb02b7d60_0 .net "mem_addr", 4 0, L_000001beb02b85b0;  1 drivers
v000001beb02b7e00_0 .net "op_auipc", 0 0, L_000001beb02b9550;  1 drivers
v000001beb02b7180_0 .net "op_itype", 0 0, L_000001beb02b9f50;  1 drivers
v000001beb02b63c0_0 .net "op_jal", 0 0, L_000001beb02b9ff0;  1 drivers
v000001beb02b7860_0 .net "op_jalr", 0 0, L_000001beb02b90f0;  1 drivers
v000001beb02b7220_0 .net "op_load", 0 0, L_000001beb02b9730;  1 drivers
v000001beb02b72c0_0 .var "op_load_q", 0 0;
v000001beb02b7360_0 .net "op_lui", 0 0, L_000001beb02b88d0;  1 drivers
v000001beb02b6500_0 .net "op_rtype", 0 0, L_000001beb02b9e10;  1 drivers
v000001beb02b7720_0 .net "op_store", 0 0, L_000001beb02b9d70;  1 drivers
v000001beb02b6a00_0 .var "opcode_q", 10 0;
v000001beb02b6be0_0 .var "pending_request", 0 0;
v000001beb02b7c20_0 .net "raw", 31 0, L_000001beb0348b40;  1 drivers
v000001beb02b8080_0 .var "rd_addr_d", 4 0;
v000001beb02b7900_0 .var "rd_addr_q", 4 0;
v000001beb02b79a0_0 .var "rd_data_d", 31 0;
v000001beb02b7a40_0 .var "rd_we_d", 0 0;
v000001beb02b7ae0_0 .net "stall_bit", 0 0, L_000001beb0279e70;  1 drivers
v000001beb02b7b80_0 .var "store_data_aligned", 31 0;
v000001beb02b6280_0 .var "store_data_aligned_d", 31 0;
v000001beb02b6320_0 .var "temp_pending_request", 0 0;
E_000001beb027d510 .event anyedge, v000001beb02b5cb0_0, v000001beb02b7f40_0, v000001beb02b4d10_0;
E_000001beb027d950 .event anyedge, v000001beb02b55d0_0, v000001beb02b7c20_0;
E_000001beb027dd90/0 .event anyedge, v000001beb02b4a90_0, v000001beb02b6320_0, v000001beb02b7220_0, v000001beb02b7d60_0;
E_000001beb027dd90/1 .event anyedge, v000001beb02b7720_0, v000001beb02b7b80_0, v000001beb02b74a0_0, v000001beb02b6500_0;
E_000001beb027dd90/2 .event anyedge, v000001beb02b7180_0, v000001beb02b63c0_0, v000001beb02b7860_0, v000001beb02b7360_0;
E_000001beb027dd90/3 .event anyedge, v000001beb02b7e00_0, v000001beb02b7cc0_0, v000001beb02b4950_0;
E_000001beb027dd90 .event/or E_000001beb027dd90/0, E_000001beb027dd90/1, E_000001beb027dd90/2, E_000001beb027dd90/3;
E_000001beb027dd10/0 .event anyedge, v000001beb02b4a90_0, v000001beb02b6320_0, v000001beb02b7720_0, v000001beb02b7220_0;
E_000001beb027dd10/1 .event anyedge, v000001beb02b74a0_0, v000001beb02b6500_0, v000001beb02b7180_0, v000001beb02b63c0_0;
E_000001beb027dd10/2 .event anyedge, v000001beb02b7860_0, v000001beb02b7360_0, v000001beb02b7e00_0;
E_000001beb027dd10 .event/or E_000001beb027dd10/0, E_000001beb027dd10/1, E_000001beb027dd10/2;
L_000001beb02b9050 .part v000001beb02b9190_0, 2, 30;
L_000001beb02b8510 .concat [ 30 2 0 0], L_000001beb02b9050, L_000001beb02f03b8;
L_000001beb02b85b0 .part L_000001beb02b8510, 0, 5;
L_000001beb02b9730 .part v000001beb02b9af0_0, 2, 1;
L_000001beb02b9d70 .part v000001beb02b9af0_0, 3, 1;
L_000001beb02b9e10 .part v000001beb02b9af0_0, 0, 1;
L_000001beb02b9f50 .part v000001beb02b9af0_0, 1, 1;
L_000001beb02b9ff0 .part v000001beb02b9af0_0, 5, 1;
L_000001beb02b90f0 .part v000001beb02b9af0_0, 6, 1;
L_000001beb02b88d0 .part v000001beb02b9af0_0, 7, 1;
L_000001beb02b9550 .part v000001beb02b9af0_0, 8, 1;
L_000001beb02b9410 .part v000001beb02b9190_0, 0, 2;
L_000001beb02b97d0 .concat [ 2 30 0 0], v000001beb02b5990_0, L_000001beb02f0400;
L_000001beb02b9a50 .arith/mult 32, L_000001beb02b97d0, L_000001beb02f0448;
L_000001beb0348b40 .shift/r 32, v000001beb02b5030_0, L_000001beb02b9a50;
S_000001beb0287410 .scope module, "m" "memory" 3 397, 4 3 0, S_000001beb0287b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m_clk";
    .port_info 1 /INPUT 1 "m_rst";
    .port_info 2 /INPUT 1 "m_i_cyc";
    .port_info 3 /INPUT 1 "m_i_stb";
    .port_info 4 /INPUT 1 "m_i_we";
    .port_info 5 /INPUT 1 "m_i_rd";
    .port_info 6 /INPUT 5 "m_i_load_addr";
    .port_info 7 /INPUT 5 "m_i_store_addr";
    .port_info 8 /INPUT 32 "m_i_data_store";
    .port_info 9 /OUTPUT 32 "m_o_read_data";
    .port_info 10 /OUTPUT 1 "m_o_ack";
    .port_info 11 /INPUT 4 "m_i_byte_enable";
    .port_info 12 /OUTPUT 1 "m_o_stall";
P_000001beb0260ae0 .param/l "AWIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
P_000001beb0260b18 .param/l "DEPTH" 0 4 6, +C4<0000000000000000000000000000000100000>;
P_000001beb0260b50 .param/l "DWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001beb026b0a0_0 .net *"_ivl_1", 0 0, L_000001beb02b8970;  1 drivers
v000001beb026b1e0_0 .net *"_ivl_10", 7 0, L_000001beb02b9910;  1 drivers
v000001beb026b5a0_0 .net *"_ivl_13", 0 0, L_000001beb02ba090;  1 drivers
v000001beb026b640_0 .net *"_ivl_14", 7 0, L_000001beb02b8d30;  1 drivers
v000001beb02b4270_0 .net *"_ivl_2", 7 0, L_000001beb02b8c90;  1 drivers
v000001beb02b5b70_0 .net *"_ivl_5", 0 0, L_000001beb02b9230;  1 drivers
v000001beb02b6070_0 .net *"_ivl_6", 7 0, L_000001beb02b8ab0;  1 drivers
v000001beb02b5ad0_0 .net *"_ivl_9", 0 0, L_000001beb02b9690;  1 drivers
v000001beb02b4bd0 .array "data", 0 31, 31 0;
v000001beb02b5710_0 .var "data_reg", 31 0;
v000001beb02b5d50_0 .var/i "i", 31 0;
v000001beb02b5670_0 .var "load_addr_reg", 4 0;
v000001beb02b41d0_0 .net "m_clk", 0 0, v000001beb02b8e70_0;  alias, 1 drivers
v000001beb02b4f90_0 .net "m_i_byte_enable", 3 0, v000001beb02b5210_0;  1 drivers
v000001beb02b5e90_0 .net "m_i_cyc", 0 0, v000001beb02b6b40_0;  1 drivers
v000001beb02b5f30_0 .net "m_i_data_store", 31 0, v000001beb02b7680_0;  1 drivers
v000001beb02b4b30_0 .net "m_i_load_addr", 4 0, v000001beb02b70e0_0;  1 drivers
v000001beb02b48b0_0 .net "m_i_rd", 0 0, v000001beb02b6dc0_0;  1 drivers
v000001beb02b5fd0_0 .net "m_i_stb", 0 0, v000001beb02b7ea0_0;  1 drivers
v000001beb02b4630_0 .net "m_i_store_addr", 4 0, v000001beb02b77c0_0;  1 drivers
v000001beb02b4310_0 .net "m_i_we", 0 0, v000001beb02b66e0_0;  1 drivers
v000001beb02b4e50_0 .var "m_o_ack", 0 0;
v000001beb02b5030_0 .var "m_o_read_data", 31 0;
v000001beb02b5df0_0 .var "m_o_stall", 0 0;
v000001beb02b53f0_0 .net "m_rst", 0 0, v000001beb02b8290_0;  alias, 1 drivers
v000001beb02b57b0_0 .net "mask", 31 0, L_000001beb02b9370;  1 drivers
v000001beb02b4ef0_0 .var "mask_reg", 31 0;
v000001beb02b4c70_0 .var "rd_reg", 0 0;
v000001beb02b4810_0 .var "req_active", 0 0;
v000001beb02b43b0_0 .var "store_addr_reg", 4 0;
v000001beb02b5170_0 .var "we_reg", 0 0;
E_000001beb027dad0/0 .event negedge, v000001beb02b53f0_0;
E_000001beb027dad0/1 .event posedge, v000001beb02b41d0_0;
E_000001beb027dad0 .event/or E_000001beb027dad0/0, E_000001beb027dad0/1;
L_000001beb02b8970 .part v000001beb02b5210_0, 3, 1;
LS_000001beb02b8c90_0_0 .concat [ 1 1 1 1], L_000001beb02b8970, L_000001beb02b8970, L_000001beb02b8970, L_000001beb02b8970;
LS_000001beb02b8c90_0_4 .concat [ 1 1 1 1], L_000001beb02b8970, L_000001beb02b8970, L_000001beb02b8970, L_000001beb02b8970;
L_000001beb02b8c90 .concat [ 4 4 0 0], LS_000001beb02b8c90_0_0, LS_000001beb02b8c90_0_4;
L_000001beb02b9230 .part v000001beb02b5210_0, 2, 1;
LS_000001beb02b8ab0_0_0 .concat [ 1 1 1 1], L_000001beb02b9230, L_000001beb02b9230, L_000001beb02b9230, L_000001beb02b9230;
LS_000001beb02b8ab0_0_4 .concat [ 1 1 1 1], L_000001beb02b9230, L_000001beb02b9230, L_000001beb02b9230, L_000001beb02b9230;
L_000001beb02b8ab0 .concat [ 4 4 0 0], LS_000001beb02b8ab0_0_0, LS_000001beb02b8ab0_0_4;
L_000001beb02b9690 .part v000001beb02b5210_0, 1, 1;
LS_000001beb02b9910_0_0 .concat [ 1 1 1 1], L_000001beb02b9690, L_000001beb02b9690, L_000001beb02b9690, L_000001beb02b9690;
LS_000001beb02b9910_0_4 .concat [ 1 1 1 1], L_000001beb02b9690, L_000001beb02b9690, L_000001beb02b9690, L_000001beb02b9690;
L_000001beb02b9910 .concat [ 4 4 0 0], LS_000001beb02b9910_0_0, LS_000001beb02b9910_0_4;
L_000001beb02ba090 .part v000001beb02b5210_0, 0, 1;
LS_000001beb02b8d30_0_0 .concat [ 1 1 1 1], L_000001beb02ba090, L_000001beb02ba090, L_000001beb02ba090, L_000001beb02ba090;
LS_000001beb02b8d30_0_4 .concat [ 1 1 1 1], L_000001beb02ba090, L_000001beb02ba090, L_000001beb02ba090, L_000001beb02ba090;
L_000001beb02b8d30 .concat [ 4 4 0 0], LS_000001beb02b8d30_0_0, LS_000001beb02b8d30_0_4;
L_000001beb02b9370 .concat [ 8 8 8 8], L_000001beb02b8d30, L_000001beb02b9910, L_000001beb02b8ab0, L_000001beb02b8c90;
S_000001beb023f750 .scope task, "do_load" "do_load" 2 133, 2 133 0, S_000001beb014c410;
 .timescale 0 0;
v000001beb02b6960_0 .var "addr", 4 0;
v000001beb02b6460_0 .var "funct3", 2 0;
E_000001beb027de90 .event posedge, v000001beb02b41d0_0;
TD_tb_mem_stage.do_load ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001beb02b8a10_0, 0, 32;
    %callf/vec4 TD_tb_mem_stage.opc, S_000001beb02f0220;
    %store/vec4 v000001beb02b9af0_0, 0, 11;
    %load/vec4 v000001beb02b6460_0;
    %store/vec4 v000001beb02b92d0_0, 0, 3;
    %load/vec4 v000001beb02b6960_0;
    %pad/u 32;
    %store/vec4 v000001beb02b9190_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b81f0_0, 0, 1;
    %wait E_000001beb027de90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b81f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001beb027de90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call 2 143 "$display", "%0t LOAD Complete funct = %0d, addr = %0d, data = %h, me_o_stall = %b, UUT.me_o_cyc = %b, UUT.me_o_stb = %b", $time, v000001beb02b6460_0, v000001beb02b6960_0, v000001beb02b9eb0_0, v000001beb02b9c30_0, v000001beb02b6b40_0, v000001beb02b7ea0_0 {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001beb02b9af0_0, 0, 11;
    %end;
S_000001beb023f8e0 .scope task, "do_reset" "do_reset" 2 97, 2 97 0, S_000001beb014c410;
 .timescale 0 0;
TD_tb_mem_stage.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b8290_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b8290_0, 0, 1;
    %wait E_000001beb027de90;
    %end;
S_000001beb020ff50 .scope task, "do_rtype" "do_rtype" 2 150, 2 150 0, S_000001beb014c410;
 .timescale 0 0;
v000001beb02b65a0_0 .var "rd_addr", 4 0;
v000001beb02b6780_0 .var "rd_data", 31 0;
TD_tb_mem_stage.do_rtype ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b8a10_0, 0, 32;
    %callf/vec4 TD_tb_mem_stage.opc, S_000001beb02f0220;
    %store/vec4 v000001beb02b9af0_0, 0, 11;
    %load/vec4 v000001beb02b65a0_0;
    %store/vec4 v000001beb02b8830_0, 0, 5;
    %load/vec4 v000001beb02b6780_0;
    %store/vec4 v000001beb02b8790_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b81f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b83d0_0, 0, 1;
    %wait E_000001beb027de90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b81f0_0, 0, 1;
    %wait E_000001beb027de90;
    %vpi_call 2 160 "$display", "RTYPE Writeback at time %0t: rd_addr = %0d, rd_data = %0d, we = %b, o_rd_addr = %0d, o_rd_data = %0d", $time, v000001beb02b65a0_0, v000001beb02b6780_0, v000001beb02b8dd0_0, v000001beb02b8fb0_0, v000001beb02b94b0_0 {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001beb02b9af0_0, 0, 11;
    %end;
S_000001beb02100e0 .scope task, "do_store" "do_store" 2 115, 2 115 0, S_000001beb014c410;
 .timescale 0 0;
v000001beb02b6820_0 .var "addr", 4 0;
v000001beb02b68c0_0 .var "data", 31 0;
v000001beb02b86f0_0 .var "funct3", 2 0;
TD_tb_mem_stage.do_store ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001beb02b8a10_0, 0, 32;
    %callf/vec4 TD_tb_mem_stage.opc, S_000001beb02f0220;
    %store/vec4 v000001beb02b9af0_0, 0, 11;
    %load/vec4 v000001beb02b86f0_0;
    %store/vec4 v000001beb02b92d0_0, 0, 3;
    %load/vec4 v000001beb02b6820_0;
    %pad/u 32;
    %store/vec4 v000001beb02b9190_0, 0, 32;
    %load/vec4 v000001beb02b68c0_0;
    %store/vec4 v000001beb02b8b50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b81f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b83d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001beb027de90;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b81f0_0, 0, 1;
    %vpi_call 2 127 "$display", "STORE Complete at time %0t: funct = %0d, addr = %0d, data = %h, byte_enable = %b, me_o_rd_we = %b, opcode = %b, me_o_stall = %b", $time, v000001beb02b86f0_0, v000001beb02b6820_0, v000001beb02b7680_0, v000001beb02b5210_0, v000001beb02b8dd0_0, v000001beb02b8bf0_0, v000001beb02b9c30_0 {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001beb02b9af0_0, 0, 11;
    %end;
S_000001beb02f0090 .scope task, "introduce_stall" "introduce_stall" 2 84, 2 84 0, S_000001beb014c410;
 .timescale 0 0;
v000001beb02b8650_0 .var/i "cycles", 31 0;
v000001beb02b9b90_0 .var/i "j", 31 0;
TD_tb_mem_stage.introduce_stall ;
    %vpi_call 2 87 "$display", ">>> TB: introducing input stall for %0d cycles at time %0t", v000001beb02b8650_0, $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b9870_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b9b90_0, 0, 32;
T_4.4 ;
    %load/vec4 v000001beb02b9b90_0;
    %load/vec4 v000001beb02b8650_0;
    %cmp/s;
    %jmp/0xz T_4.5, 5;
    %wait E_000001beb027de90;
    %load/vec4 v000001beb02b9b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001beb02b9b90_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b9870_0, 0, 1;
    %wait E_000001beb027de90;
    %vpi_call 2 92 "$display", ">>> TB: input stall cleared at time %0t", $time {0 0 0};
    %end;
S_000001beb02f0220 .scope function.vec4.s11, "opc" "opc" 2 106, 2 106 0, S_000001beb014c410;
 .timescale 0 0;
v000001beb02b8a10_0 .var/i "idx", 31 0;
; Variable opc is vec4 return value of scope S_000001beb02f0220
TD_tb_mem_stage.opc ;
    %pushi/vec4 0, 0, 11;
    %ret/vec4 0, 0, 11;  Assign to opc (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v000001beb02b8a10_0;
    %ret/vec4 0, 4, 1; Assign to opc (store_vec4_to_lval)
    %end;
    .scope S_000001beb0287410;
T_6 ;
    %wait E_000001beb027dad0;
    %load/vec4 v000001beb02b53f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b4e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b5df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b4810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001beb02b5030_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b5d50_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001beb02b5d50_0;
    %pad/s 37;
    %cmpi/s 32, 0, 37;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001beb02b5d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001beb02b4bd0, 0, 4;
    %load/vec4 v000001beb02b5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001beb02b5d50_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b4e50_0, 0;
    %load/vec4 v000001beb02b4810_0;
    %assign/vec4 v000001beb02b5df0_0, 0;
    %load/vec4 v000001beb02b4810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001beb02b5e90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.8, 9;
    %load/vec4 v000001beb02b5fd0_0;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v000001beb02b4b30_0;
    %assign/vec4 v000001beb02b5670_0, 0;
    %load/vec4 v000001beb02b4630_0;
    %assign/vec4 v000001beb02b43b0_0, 0;
    %load/vec4 v000001beb02b5f30_0;
    %assign/vec4 v000001beb02b5710_0, 0;
    %load/vec4 v000001beb02b57b0_0;
    %assign/vec4 v000001beb02b4ef0_0, 0;
    %load/vec4 v000001beb02b4310_0;
    %assign/vec4 v000001beb02b5170_0, 0;
    %load/vec4 v000001beb02b48b0_0;
    %assign/vec4 v000001beb02b4c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001beb02b4810_0, 0;
T_6.6 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001beb02b5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v000001beb02b43b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001beb02b4bd0, 4;
    %load/vec4 v000001beb02b4ef0_0;
    %inv;
    %and;
    %load/vec4 v000001beb02b5710_0;
    %load/vec4 v000001beb02b4ef0_0;
    %and;
    %or;
    %load/vec4 v000001beb02b43b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001beb02b4bd0, 0, 4;
T_6.9 ;
    %load/vec4 v000001beb02b4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v000001beb02b5670_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001beb02b4bd0, 4;
    %assign/vec4 v000001beb02b5030_0, 0;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001beb02b4e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b4810_0, 0;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001beb0287b30;
T_7 ;
    %wait E_000001beb027dad0;
    %load/vec4 v000001beb02b7400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001beb02b6d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001beb02b6c80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001beb02b6f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001beb02b7040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b75e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001beb02b61e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6be0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001beb02b55d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001beb02b5990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b72c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001beb02b7900_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001beb02b6a00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001beb02b6be0_0;
    %assign/vec4 v000001beb02b6320_0, 0;
    %load/vec4 v000001beb02b6be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v000001beb02b49f0_0;
    %nor/r;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/1 T_7.5, 8;
    %load/vec4 v000001beb02b52b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.5;
    %jmp/1 T_7.4, 8;
    %load/vec4 v000001beb02b6fa0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/1 T_7.3, 8;
    %load/vec4 v000001beb02b7fe0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v000001beb02b4a90_0;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.3;
    %flag_get/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v000001beb02b5c10_0;
    %nor/r;
    %and;
T_7.2;
    %assign/vec4 v000001beb02b6640_0, 0;
    %load/vec4 v000001beb02b6be0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v000001beb02b4a90_0;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v000001beb02b5c10_0;
    %nor/r;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v000001beb02b7220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_7.14, 9;
    %load/vec4 v000001beb02b7720_0;
    %or;
T_7.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v000001beb02b5350_0;
    %assign/vec4 v000001beb02b6d20_0, 0;
    %load/vec4 v000001beb02b5cb0_0;
    %assign/vec4 v000001beb02b61e0_0, 0;
    %load/vec4 v000001beb02b7cc0_0;
    %assign/vec4 v000001beb02b6f00_0, 0;
    %load/vec4 v000001beb02b7540_0;
    %assign/vec4 v000001beb02b7040_0, 0;
    %load/vec4 v000001beb02b74a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.17, 9;
    %load/vec4 v000001beb02b6500_0;
    %flag_set/vec4 9;
    %jmp/1 T_7.22, 9;
    %load/vec4 v000001beb02b7180_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.22;
    %jmp/1 T_7.21, 9;
    %load/vec4 v000001beb02b63c0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.21;
    %jmp/1 T_7.20, 9;
    %load/vec4 v000001beb02b7860_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.20;
    %jmp/1 T_7.19, 9;
    %load/vec4 v000001beb02b7360_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.19;
    %flag_get/vec4 9;
    %jmp/1 T_7.18, 9;
    %load/vec4 v000001beb02b7e00_0;
    %or;
T_7.18;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %assign/vec4 v000001beb02b75e0_0, 0;
T_7.12 ;
T_7.8 ;
    %load/vec4 v000001beb02b5c10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.25, 9;
    %load/vec4 v000001beb02b49f0_0;
    %and;
T_7.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %load/vec4 v000001beb02b4a90_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.28, 8;
    %load/vec4 v000001beb02b7ae0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.28;
    %jmp/0xz  T_7.26, 8;
    %load/vec4 v000001beb02b6a00_0;
    %assign/vec4 v000001beb02b6d20_0, 0;
    %load/vec4 v000001beb02b55d0_0;
    %assign/vec4 v000001beb02b61e0_0, 0;
    %load/vec4 v000001beb02b8080_0;
    %assign/vec4 v000001beb02b6f00_0, 0;
    %load/vec4 v000001beb02b79a0_0;
    %assign/vec4 v000001beb02b7040_0, 0;
    %load/vec4 v000001beb02b7a40_0;
    %assign/vec4 v000001beb02b75e0_0, 0;
    %load/vec4 v000001beb02b72c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %load/vec4 v000001beb02b7900_0;
    %assign/vec4 v000001beb02b6f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001beb02b75e0_0, 0;
    %load/vec4 v000001beb02b4770_0;
    %assign/vec4 v000001beb02b6c80_0, 0;
    %load/vec4 v000001beb02b4770_0;
    %assign/vec4 v000001beb02b7040_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b75e0_0, 0;
T_7.30 ;
T_7.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b7a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6be0_0, 0;
T_7.23 ;
    %load/vec4 v000001beb02b4a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.34, 10;
    %load/vec4 v000001beb02b6be0_0;
    %nor/r;
    %and;
T_7.34;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.33, 9;
    %load/vec4 v000001beb02b7220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_7.35, 9;
    %load/vec4 v000001beb02b7720_0;
    %or;
T_7.35;
    %and;
T_7.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001beb02b6be0_0, 0;
    %load/vec4 v000001beb02b5cb0_0;
    %assign/vec4 v000001beb02b55d0_0, 0;
    %load/vec4 v000001beb02b7220_0;
    %assign/vec4 v000001beb02b72c0_0, 0;
    %load/vec4 v000001beb02b5350_0;
    %assign/vec4 v000001beb02b6a00_0, 0;
    %load/vec4 v000001beb02b7cc0_0;
    %assign/vec4 v000001beb02b7900_0, 0;
    %load/vec4 v000001beb02b4950_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000001beb02b5990_0, 0;
T_7.31 ;
    %load/vec4 v000001beb02b5c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.36, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001beb02b6aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6be0_0, 0;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v000001beb02b7ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.38, 8;
    %load/vec4 v000001beb02b4a90_0;
    %assign/vec4 v000001beb02b6e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6aa0_0, 0;
    %jmp T_7.39;
T_7.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001beb02b6e60_0, 0;
T_7.39 ;
T_7.37 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001beb0287b30;
T_8 ;
    %wait E_000001beb027dd10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b66e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b6dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b6b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b7ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b7a40_0, 0, 1;
    %load/vec4 v000001beb02b4a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v000001beb02b6320_0;
    %nor/r;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001beb02b7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b66e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b6b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b7ea0_0, 0, 1;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000001beb02b7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b6dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b6b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b7ea0_0, 0, 1;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v000001beb02b74a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v000001beb02b6500_0;
    %flag_set/vec4 9;
    %jmp/1 T_8.14, 9;
    %load/vec4 v000001beb02b7180_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_8.14;
    %jmp/1 T_8.13, 9;
    %load/vec4 v000001beb02b63c0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_8.13;
    %jmp/1 T_8.12, 9;
    %load/vec4 v000001beb02b7860_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_8.12;
    %jmp/1 T_8.11, 9;
    %load/vec4 v000001beb02b7360_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_8.11;
    %flag_get/vec4 9;
    %jmp/1 T_8.10, 9;
    %load/vec4 v000001beb02b7e00_0;
    %or;
T_8.10;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b7a40_0, 0, 1;
T_8.7 ;
T_8.6 ;
T_8.4 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001beb0287b30;
T_9 ;
    %wait E_000001beb027dd90;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b70e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b77c0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b7680_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b8080_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b79a0_0, 0, 32;
    %load/vec4 v000001beb02b4a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v000001beb02b6320_0;
    %nor/r;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v000001beb02b7220_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001beb02b7d60_0;
    %store/vec4 v000001beb02b70e0_0, 0, 5;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001beb02b4a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.7, 10;
    %load/vec4 v000001beb02b6320_0;
    %nor/r;
    %and;
T_9.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v000001beb02b7720_0;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000001beb02b7d60_0;
    %store/vec4 v000001beb02b77c0_0, 0, 5;
    %load/vec4 v000001beb02b7b80_0;
    %store/vec4 v000001beb02b7680_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001beb02b74a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.10, 9;
    %load/vec4 v000001beb02b6500_0;
    %flag_set/vec4 9;
    %jmp/1 T_9.15, 9;
    %load/vec4 v000001beb02b7180_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.15;
    %jmp/1 T_9.14, 9;
    %load/vec4 v000001beb02b63c0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.14;
    %jmp/1 T_9.13, 9;
    %load/vec4 v000001beb02b7860_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.13;
    %jmp/1 T_9.12, 9;
    %load/vec4 v000001beb02b7360_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.12;
    %flag_get/vec4 9;
    %jmp/1 T_9.11, 9;
    %load/vec4 v000001beb02b7e00_0;
    %or;
T_9.11;
    %and;
T_9.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v000001beb02b7cc0_0;
    %store/vec4 v000001beb02b8080_0, 0, 5;
    %load/vec4 v000001beb02b4950_0;
    %store/vec4 v000001beb02b79a0_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b70e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b77c0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b7680_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b8080_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b79a0_0, 0, 32;
T_9.9 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001beb0287b30;
T_10 ;
    %wait E_000001beb027d950;
    %load/vec4 v000001beb02b55d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b4770_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v000001beb02b7c20_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001beb02b7c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001beb02b4770_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001beb02b7c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001beb02b4770_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v000001beb02b7c20_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001beb02b7c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001beb02b4770_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001beb02b7c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001beb02b4770_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v000001beb02b7c20_0;
    %store/vec4 v000001beb02b4770_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001beb0287b30;
T_11 ;
    %wait E_000001beb027d510;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001beb02b5210_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001beb02b46d0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b7b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b6280_0, 0, 32;
    %load/vec4 v000001beb02b5cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b7b80_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001beb02b5210_0, 0, 4;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000001beb02b7f40_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %load/vec4 v000001beb02b4d10_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001beb02b7b80_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v000001beb02b4d10_0;
    %shiftl 4;
    %store/vec4 v000001beb02b5210_0, 0, 4;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000001beb02b4d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000001beb02b7f40_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v000001beb02b7b80_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001beb02b5210_0, 0, 4;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000001beb02b7f40_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001beb02b7b80_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001beb02b5210_0, 0, 4;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000001beb02b7f40_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001beb02b7b80_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001beb02b5210_0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v000001beb02b7f40_0;
    %parti/s 8, 8, 5;
    %replicate 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001beb02b7b80_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001beb02b5210_0, 0, 4;
    %load/vec4 v000001beb02b7f40_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v000001beb02b6280_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001beb02b46d0_0, 0, 4;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000001beb02b7f40_0;
    %store/vec4 v000001beb02b7b80_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001beb02b5210_0, 0, 4;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001beb014c410;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b8e70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001beb02b92d0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b8830_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b8790_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b81f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b95f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b9190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b8b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b99b0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000001beb014c410;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001beb02b8e70_0;
    %inv;
    %store/vec4 v000001beb02b8e70_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001beb014c410;
T_14 ;
    %vpi_call 2 78 "$dumpfile", "./waveform/mem_stage.vcd" {0 0 0};
    %vpi_call 2 79 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001beb014c410 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001beb014c410;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b95f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b8b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b9190_0, 0, 32;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001beb02b9af0_0, 0, 11;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b8830_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001beb02b8790_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001beb02b92d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b83d0_0, 0, 1;
    %fork TD_tb_mem_stage.do_reset, S_000001beb023f8e0;
    %join;
    %vpi_call 2 185 "$display", "\012--- STORE tests with stall scenarios ---\012" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001beb02b8650_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000001beb02f0090;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b6820_0, 0, 5;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v000001beb02b68c0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001beb02b86f0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000001beb02100e0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001beb02b6820_0, 0, 5;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v000001beb02b68c0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001beb02b86f0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000001beb02100e0;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001beb02b8650_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000001beb02f0090;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001beb02b6820_0, 0, 5;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v000001beb02b68c0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001beb02b86f0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000001beb02100e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001beb02b8650_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000001beb02f0090;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001beb02b6820_0, 0, 5;
    %pushi/vec4 21862, 0, 32;
    %store/vec4 v000001beb02b68c0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001beb02b86f0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000001beb02100e0;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001beb02b6820_0, 0, 5;
    %pushi/vec4 30600, 0, 32;
    %store/vec4 v000001beb02b68c0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001beb02b86f0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000001beb02100e0;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001beb02b6820_0, 0, 5;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v000001beb02b68c0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001beb02b86f0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000001beb02100e0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001beb02b8650_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000001beb02f0090;
    %join;
    %vpi_call 2 206 "$display", "\012--- LOAD tests with stall scenarios ---\012" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001beb02b6960_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001beb02b6460_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000001beb023f750;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001beb02b8650_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000001beb02f0090;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001beb02b6960_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001beb02b6460_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000001beb023f750;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001beb02b6960_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001beb02b6460_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000001beb023f750;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001beb02b8650_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000001beb02f0090;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001beb02b6960_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001beb02b6460_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000001beb023f750;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001beb02b6960_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001beb02b6460_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000001beb023f750;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001beb02b6960_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001beb02b6460_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000001beb023f750;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001beb02b8650_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000001beb02f0090;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001beb02b6960_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001beb02b6460_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000001beb023f750;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001beb02b6960_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001beb02b6460_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000001beb023f750;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001beb02b6960_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001beb02b6460_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000001beb023f750;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001beb02b65a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001beb02b6780_0, 0, 32;
    %fork TD_tb_mem_stage.do_rtype, S_000001beb020ff50;
    %join;
    %vpi_call 2 233 "$display", "Triggering flush..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001beb02b95f0_0, 0, 1;
    %wait E_000001beb027de90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001beb02b95f0_0, 0, 1;
    %vpi_call 2 238 "$display", "\012--- Final stall while idle ---\012" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001beb02b8650_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000001beb02f0090;
    %join;
    %delay 50, 0;
    %vpi_call 2 243 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\test\tb_memory_stage.v";
    "././source/memory_stage.v";
    "././source/memory.v";
