// Seed: 1344493731
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wor id_7
);
  wire id_9;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4
    , id_12,
    output wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10
);
  id_13(
      .id_0(1'd0), .id_1(id_0), .id_2(1), .id_3(1)
  );
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_3,
      id_8,
      id_9,
      id_9,
      id_9
  );
  wire id_14;
endmodule
