{
    "DESIGN_NAME": "test_sram_macro",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,

    "FP_ASPECT_RATIO": 2,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 500 1000",
    "FP_CORE_AREA": "50 50 500 1000",

    "FP_EXTRA_TCL": "regfile_constraints.tcl",

    "FP_ROUTE_DENSITY": 0.7,
    "FP_PDN_MULTILAYER": true,

    "EXTRA_LEFS":      "/openlane/pdks/sky130B/libs.ref/sky130_sram_macros/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef",
    "EXTRA_GDS_FILES": "/openlane/pdks/sky130B/libs.ref/sky130_sram_macros/gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds",
    "EXTRA_LIBS":      "/openlane/pdks/sky130B/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib",
    "VDD_NETS": "vccd1 vccd2",
    "GND_NETS": "vssd1 vssd2",
    "FP_PDN_MACRO_HOOKS": "submodule.sram0 vccd1 vssd1 vccd1 vssd1, submodule.sram1 vccd1 vssd1 vccd1 vssd1"


}
