// Seed: 3600649825
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    input id_8
);
  logic   id_9;
  supply1 id_10;
  logic   id_11;
  type_0 id_12 (
      .id_0(1),
      .id_1(id_11),
      .id_2(1),
      .id_3(1)
  );
  logic id_13 = 1;
  assign id_10[1] = 1;
endmodule
