-makelib ies_lib/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/dist_mem_gen_v8_0_12 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/d46a/simulation/dist_mem_gen_v8_0.v" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_1 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/67d8/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/lib_bmg_v1_0_10 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_traffic_gen_v3_0_1 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/aae0/hdl/axi_traffic_gen_v3_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_traffic_gen_v3_0_1 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/aae0/hdl/axi_traffic_gen_v3_0_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/uart/ip/uart_axi_traffic_gen_0_0/sim/uart_axi_traffic_gen_0_0.v" \
  "../../../bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v" \
  "../../../bd/uart/ipshared/5ff6/hdl/MASTER_v1_0.v" \
  "../../../bd/uart/ip/uart_MASTER_0_0/sim/uart_MASTER_0_0.v" \
  "../../../bd/uart/ipshared/9fd0/hdl/SLAVE_v1_0_S00_AXI.v" \
  "../../../bd/uart/ipshared/9fd0/hdl/SLAVE_v1_0.v" \
  "../../../bd/uart/ip/uart_SLAVE_0_0/sim/uart_SLAVE_0_0.v" \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/cc56/src/DATA_uart.v" \
  "../../../bd/uart/ip/uart_DATA_uart_0_0/sim/uart_DATA_uart_0_0.v" \
  "../../../bd/uart/ip/uart_clk_wiz_0_0/uart_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/uart/ip/uart_clk_wiz_0_0/uart_clk_wiz_0_0.v" \
-endlib
-makelib ies_lib/axi_lite_ipif_v3_0_4 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/lib_pkg_v1_0_2 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/lib_srl_fifo_v1_0_2 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_uartlite_v2_0_19 \
  "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/uart/ip/uart_axi_uartlite_0_0/sim/uart_axi_uartlite_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/uart/sim/uart.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

