ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.rodata.bmp388_fifo_receive_callback.str1.4,"aMS",%progbits,1
  20              		.align	2
  21              	.LC0:
  22 0000 626D7033 		.ascii	"bmp388: fifo read failed.\012\000"
  22      38383A20 
  22      6669666F 
  22      20726561 
  22      64206661 
  23 001b 00       		.align	2
  24              	.LC1:
  25 001c 626D7033 		.ascii	"bmp388: fifo %d/%d.\012\000"
  25      38383A20 
  25      6669666F 
  25      2025642F 
  25      25642E0A 
  26 0031 000000   		.align	2
  27              	.LC2:
  28 0034 626D7033 		.ascii	"bmp388: temperature is %0.2fC.\012\000"
  28      38383A20 
  28      74656D70 
  28      65726174 
  28      75726520 
  29              		.align	2
  30              	.LC3:
  31 0054 626D7033 		.ascii	"bmp388: pressure is %0.2fPa.\012\000"
  31      38383A20 
  31      70726573 
  31      73757265 
  31      20697320 
  32 0072 0000     		.align	2
  33              	.LC4:
  34 0074 626D7033 		.ascii	"bmp388: sensortime is %d.\012\000"
  34      38383A20 
  34      73656E73 
  34      6F727469 
  34      6D652069 
  35 008f 00       		.align	2
  36              	.LC5:
  37 0090 626D7033 		.ascii	"bmp388: unknow type.\012\000"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 2


  37      38383A20 
  37      756E6B6E 
  37      6F772074 
  37      7970652E 
  38              		.section	.text.bmp388_fifo_receive_callback,"ax",%progbits
  39              		.align	1
  40              		.global	bmp388_fifo_receive_callback
  41              		.syntax unified
  42              		.thumb
  43              		.thumb_func
  45              	bmp388_fifo_receive_callback:
  46              	.LVL0:
  47              	.LFB148:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** #include "usbd_cdc_if.h"
  27:Core/Src/main.c **** #include "athena.h"
  28:Core/Src/main.c **** #include "driver_bmp388_fifo.h"
  29:Core/Src/main.c **** #include "icp201xx_interface.h"
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** #define __FPU_USED 1U
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 3


  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** FDCAN_HandleTypeDef hfdcan1;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  53:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  54:Core/Src/main.c **** SPI_HandleTypeDef hspi4;
  55:Core/Src/main.c **** SPI_HandleTypeDef hspi6;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** UART_HandleTypeDef huart4;
  60:Core/Src/main.c **** UART_HandleTypeDef huart8;
  61:Core/Src/main.c **** UART_HandleTypeDef huart1;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE BEGIN PV */
  64:Core/Src/main.c **** Athena_LED_PinConfig led_pins = {
  65:Core/Src/main.c ****       .port_r = MPU_R_GPIO_Port,
  66:Core/Src/main.c ****       .pin_r = MPU_R_Pin,
  67:Core/Src/main.c ****       .port_g = MPU_G_GPIO_Port,
  68:Core/Src/main.c ****       .pin_g = MPU_G_Pin,
  69:Core/Src/main.c ****       .port_b = MPU_B_GPIO_Port,
  70:Core/Src/main.c ****       .pin_b = MPU_B_Pin
  71:Core/Src/main.c ****   };uint8_t gs_fifo_full_flag;
  72:Core/Src/main.c **** uint8_t gs_fifo_watermark_flag;
  73:Core/Src/main.c **** uint16_t i, timeout;
  74:Core/Src/main.c **** uint8_t gs_buf[512];
  75:Core/Src/main.c **** bmp388_frame_t gs_frame[256];
  76:Core/Src/main.c **** /* USER CODE END PV */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  79:Core/Src/main.c **** void SystemClock_Config(void);
  80:Core/Src/main.c **** static void MPU_Config(void);
  81:Core/Src/main.c **** static void MX_GPIO_Init(void);
  82:Core/Src/main.c **** static void MX_SPI1_Init(void);
  83:Core/Src/main.c **** static void MX_SPI3_Init(void);
  84:Core/Src/main.c **** static void MX_SPI4_Init(void);
  85:Core/Src/main.c **** static void MX_SPI6_Init(void);
  86:Core/Src/main.c **** static void MX_UART8_Init(void);
  87:Core/Src/main.c **** static void MX_UART4_Init(void);
  88:Core/Src/main.c **** static void MX_FDCAN1_Init(void);
  89:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  90:Core/Src/main.c **** static void MX_TIM1_Init(void);
  91:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  92:Core/Src/main.c **** void bmp388_fifo_receive_callback(uint8_t type)
  93:Core/Src/main.c **** {
  48              		.loc 1 93 1 view -0
  49              		.cfi_startproc
  50              		@ args = 0, pretend = 0, frame = 8
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		.loc 1 93 1 is_stmt 0 view .LVU1
  53 0000 30B5     		push	{r4, r5, lr}
  54              		.cfi_def_cfa_offset 12
  55              		.cfi_offset 4, -12
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 4


  56              		.cfi_offset 5, -8
  57              		.cfi_offset 14, -4
  58 0002 83B0     		sub	sp, sp, #12
  59              		.cfi_def_cfa_offset 24
  94:Core/Src/main.c ****     switch (type)
  60              		.loc 1 94 5 is_stmt 1 view .LVU2
  61 0004 0128     		cmp	r0, #1
  62 0006 03D0     		beq	.L2
  63 0008 0228     		cmp	r0, #2
  64 000a 64D0     		beq	.L3
  65              	.LVL1:
  66              	.L1:
  95:Core/Src/main.c ****     {
  96:Core/Src/main.c ****         case BMP388_INTERRUPT_STATUS_FIFO_WATERMARK :
  97:Core/Src/main.c ****         {
  98:Core/Src/main.c ****             uint8_t res;
  99:Core/Src/main.c ****             uint16_t len;
 100:Core/Src/main.c ****             uint16_t i, frame_len;
 101:Core/Src/main.c ****             
 102:Core/Src/main.c ****             len = 512;
 103:Core/Src/main.c ****             frame_len = 256;
 104:Core/Src/main.c ****             res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len)
 105:Core/Src/main.c ****             if (res != 0)
 106:Core/Src/main.c ****             {
 107:Core/Src/main.c ****                 bmp388_interface_debug_print("bmp388: fifo read failed.\n");
 108:Core/Src/main.c ****                 
 109:Core/Src/main.c ****                 return;
 110:Core/Src/main.c ****             }
 111:Core/Src/main.c ****             for (i = 0; i < frame_len; i++)
 112:Core/Src/main.c ****             {
 113:Core/Src/main.c ****                 if (gs_frame[i].type == BMP388_FRAME_TYPE_TEMPERATURE)
 114:Core/Src/main.c ****                 {
 115:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 116:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: temperature is %0.2fC.\n", gs_frame[i].da
 117:Core/Src/main.c ****                 }
 118:Core/Src/main.c ****                 else if (gs_frame[i].type == BMP388_FRAME_TYPE_PRESSURE)
 119:Core/Src/main.c ****                 {
 120:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 121:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: pressure is %0.2fPa.\n", gs_frame[i].data
 122:Core/Src/main.c ****                 }
 123:Core/Src/main.c ****                 else if (gs_frame[i].type == BMP388_FRAME_TYPE_SENSORTIME)
 124:Core/Src/main.c ****                 {
 125:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 126:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: sensortime is %d.\n", gs_frame[i].raw);
 127:Core/Src/main.c ****                 }
 128:Core/Src/main.c ****                 else
 129:Core/Src/main.c ****                 {
 130:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 131:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: unknow type.\n");
 132:Core/Src/main.c ****                 }
 133:Core/Src/main.c ****             }
 134:Core/Src/main.c ****             gs_fifo_watermark_flag = 1;
 135:Core/Src/main.c ****             
 136:Core/Src/main.c ****             break;
 137:Core/Src/main.c ****         }
 138:Core/Src/main.c ****         case BMP388_INTERRUPT_STATUS_FIFO_FULL :
 139:Core/Src/main.c ****         {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 5


 140:Core/Src/main.c ****             uint8_t res;
 141:Core/Src/main.c ****             uint16_t len;
 142:Core/Src/main.c ****             uint16_t i, frame_len;
 143:Core/Src/main.c ****             
 144:Core/Src/main.c ****             len = 512;
 145:Core/Src/main.c ****             frame_len = 256;
 146:Core/Src/main.c ****             res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len)
 147:Core/Src/main.c ****             if (res != 0)
 148:Core/Src/main.c ****             {
 149:Core/Src/main.c ****                 bmp388_interface_debug_print("bmp388: fifo read failed.\n");
 150:Core/Src/main.c ****                 
 151:Core/Src/main.c ****                 return;
 152:Core/Src/main.c ****             }
 153:Core/Src/main.c ****             for (i = 0; i < frame_len; i++)
 154:Core/Src/main.c ****             {
 155:Core/Src/main.c ****                 if (gs_frame[i].type == BMP388_FRAME_TYPE_TEMPERATURE)
 156:Core/Src/main.c ****                 {
 157:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 158:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: temperature is %0.2fC.\n", gs_frame[i].da
 159:Core/Src/main.c ****                 }
 160:Core/Src/main.c ****                 else if (gs_frame[i].type == BMP388_FRAME_TYPE_PRESSURE)
 161:Core/Src/main.c ****                 {
 162:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 163:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: pressure is %0.2fPa.\n", gs_frame[i].data
 164:Core/Src/main.c ****                 }
 165:Core/Src/main.c ****                 else if (gs_frame[i].type == BMP388_FRAME_TYPE_SENSORTIME)
 166:Core/Src/main.c ****                 {
 167:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 168:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: sensortime is %d.\n", gs_frame[i].raw);
 169:Core/Src/main.c ****                 }
 170:Core/Src/main.c ****                 else
 171:Core/Src/main.c ****                 {
 172:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: fifo %d/%d.\n", i+1, frame_len);
 173:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: unknow type.\n");
 174:Core/Src/main.c ****                 }
 175:Core/Src/main.c ****             }
 176:Core/Src/main.c ****             gs_fifo_full_flag = 1;
 177:Core/Src/main.c ****             
 178:Core/Src/main.c ****             break;
 179:Core/Src/main.c ****         }
 180:Core/Src/main.c ****         case BMP388_INTERRUPT_STATUS_DATA_READY :
 181:Core/Src/main.c ****         {
 182:Core/Src/main.c ****             break;
 183:Core/Src/main.c ****         }
 184:Core/Src/main.c ****         default :
 185:Core/Src/main.c ****         {
 186:Core/Src/main.c ****             break;
 187:Core/Src/main.c ****         }
 188:Core/Src/main.c ****     }
 189:Core/Src/main.c **** }
  67              		.loc 1 189 1 is_stmt 0 view .LVU3
  68 000c 03B0     		add	sp, sp, #12
  69              		.cfi_remember_state
  70              		.cfi_def_cfa_offset 12
  71              		@ sp needed
  72 000e 30BD     		pop	{r4, r5, pc}
  73              	.LVL2:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 6


  74              	.L2:
  75              		.cfi_restore_state
  76              	.LBB4:
  98:Core/Src/main.c ****             uint16_t len;
  77              		.loc 1 98 13 is_stmt 1 view .LVU4
  99:Core/Src/main.c ****             uint16_t i, frame_len;
  78              		.loc 1 99 13 view .LVU5
 100:Core/Src/main.c ****             
  79              		.loc 1 100 13 view .LVU6
 102:Core/Src/main.c ****             frame_len = 256;
  80              		.loc 1 102 13 view .LVU7
 103:Core/Src/main.c ****             res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len)
  81              		.loc 1 103 13 view .LVU8
 103:Core/Src/main.c ****             res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len)
  82              		.loc 1 103 23 is_stmt 0 view .LVU9
  83 0010 4FF48073 		mov	r3, #256
  84 0014 ADF80630 		strh	r3, [sp, #6]	@ movhi
 104:Core/Src/main.c ****             if (res != 0)
  85              		.loc 1 104 13 is_stmt 1 view .LVU10
 104:Core/Src/main.c ****             if (res != 0)
  86              		.loc 1 104 19 is_stmt 0 view .LVU11
  87 0018 0DF10603 		add	r3, sp, #6
  88 001c 5F4A     		ldr	r2, .L30
  89 001e 4FF40071 		mov	r1, #512
  90 0022 5F48     		ldr	r0, .L30+4
  91              	.LVL3:
 104:Core/Src/main.c ****             if (res != 0)
  92              		.loc 1 104 19 view .LVU12
  93 0024 FFF7FEFF 		bl	bmp388_fifo_read
  94              	.LVL4:
 105:Core/Src/main.c ****             {
  95              		.loc 1 105 13 is_stmt 1 view .LVU13
 105:Core/Src/main.c ****             {
  96              		.loc 1 105 16 is_stmt 0 view .LVU14
  97 0028 08B9     		cbnz	r0, .L20
 111:Core/Src/main.c ****             {
  98              		.loc 1 111 20 view .LVU15
  99 002a 0024     		movs	r4, #0
 100 002c 38E0     		b	.L5
 101              	.L20:
 107:Core/Src/main.c ****                 
 102              		.loc 1 107 17 is_stmt 1 view .LVU16
 103 002e 5D48     		ldr	r0, .L30+8
 104              	.LVL5:
 107:Core/Src/main.c ****                 
 105              		.loc 1 107 17 is_stmt 0 view .LVU17
 106 0030 FFF7FEFF 		bl	bmp388_interface_debug_print
 107              	.LVL6:
 109:Core/Src/main.c ****             }
 108              		.loc 1 109 17 is_stmt 1 view .LVU18
 109 0034 EAE7     		b	.L1
 110              	.LVL7:
 111              	.L22:
 115:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: temperature is %0.2fC.\n", gs_frame[i].da
 112              		.loc 1 115 21 view .LVU19
 113 0036 611C     		adds	r1, r4, #1
 114 0038 5B48     		ldr	r0, .L30+12
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 7


 115 003a FFF7FEFF 		bl	bmp388_interface_debug_print
 116              	.LVL8:
 116:Core/Src/main.c ****                 }
 117              		.loc 1 116 21 view .LVU20
 116:Core/Src/main.c ****                 }
 118              		.loc 1 116 97 is_stmt 0 view .LVU21
 119 003e 04EB4402 		add	r2, r4, r4, lsl #1
 120 0042 564B     		ldr	r3, .L30
 121 0044 03EB8203 		add	r3, r3, r2, lsl #2
 122 0048 D3ED027A 		vldr.32	s15, [r3, #8]
 116:Core/Src/main.c ****                 }
 123              		.loc 1 116 21 view .LVU22
 124 004c B7EEE77A 		vcvt.f64.f32	d7, s15
 125 0050 53EC172B 		vmov	r2, r3, d7
 126 0054 5548     		ldr	r0, .L30+16
 127 0056 FFF7FEFF 		bl	bmp388_interface_debug_print
 128              	.LVL9:
 129 005a 1FE0     		b	.L7
 130              	.L23:
 120:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: pressure is %0.2fPa.\n", gs_frame[i].data
 131              		.loc 1 120 21 is_stmt 1 view .LVU23
 132 005c 611C     		adds	r1, r4, #1
 133 005e 5248     		ldr	r0, .L30+12
 134 0060 FFF7FEFF 		bl	bmp388_interface_debug_print
 135              	.LVL10:
 121:Core/Src/main.c ****                 }
 136              		.loc 1 121 21 view .LVU24
 121:Core/Src/main.c ****                 }
 137              		.loc 1 121 95 is_stmt 0 view .LVU25
 138 0064 04EB4405 		add	r5, r4, r4, lsl #1
 139 0068 4C4B     		ldr	r3, .L30
 140 006a 03EB8503 		add	r3, r3, r5, lsl #2
 141 006e D3ED027A 		vldr.32	s15, [r3, #8]
 121:Core/Src/main.c ****                 }
 142              		.loc 1 121 21 view .LVU26
 143 0072 B7EEE77A 		vcvt.f64.f32	d7, s15
 144 0076 53EC172B 		vmov	r2, r3, d7
 145 007a 4D48     		ldr	r0, .L30+20
 146 007c FFF7FEFF 		bl	bmp388_interface_debug_print
 147              	.LVL11:
 148 0080 0CE0     		b	.L7
 149              	.L24:
 125:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: sensortime is %d.\n", gs_frame[i].raw);
 150              		.loc 1 125 21 is_stmt 1 view .LVU27
 151 0082 611C     		adds	r1, r4, #1
 152 0084 4848     		ldr	r0, .L30+12
 153 0086 FFF7FEFF 		bl	bmp388_interface_debug_print
 154              	.LVL12:
 126:Core/Src/main.c ****                 }
 155              		.loc 1 126 21 view .LVU28
 156 008a 04EB4405 		add	r5, r4, r4, lsl #1
 157 008e 434B     		ldr	r3, .L30
 158 0090 03EB8503 		add	r3, r3, r5, lsl #2
 159 0094 5968     		ldr	r1, [r3, #4]
 160 0096 4748     		ldr	r0, .L30+24
 161 0098 FFF7FEFF 		bl	bmp388_interface_debug_print
 162              	.LVL13:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 8


 163              	.L7:
 111:Core/Src/main.c ****             {
 164              		.loc 1 111 41 discriminator 2 view .LVU29
 165 009c 0134     		adds	r4, r4, #1
 166              	.LVL14:
 111:Core/Src/main.c ****             {
 167              		.loc 1 111 41 is_stmt 0 discriminator 2 view .LVU30
 168 009e A4B2     		uxth	r4, r4
 169              	.LVL15:
 170              	.L5:
 111:Core/Src/main.c ****             {
 171              		.loc 1 111 27 is_stmt 1 discriminator 1 view .LVU31
 172 00a0 BDF80620 		ldrh	r2, [sp, #6]
 173 00a4 A242     		cmp	r2, r4
 174 00a6 12D9     		bls	.L21
 113:Core/Src/main.c ****                 {
 175              		.loc 1 113 17 view .LVU32
 113:Core/Src/main.c ****                 {
 176              		.loc 1 113 32 is_stmt 0 view .LVU33
 177 00a8 04EB4403 		add	r3, r4, r4, lsl #1
 178 00ac 3B49     		ldr	r1, .L30
 179 00ae 11F82330 		ldrb	r3, [r1, r3, lsl #2]	@ zero_extendqisi2
 113:Core/Src/main.c ****                 {
 180              		.loc 1 113 20 view .LVU34
 181 00b2 012B     		cmp	r3, #1
 182 00b4 BFD0     		beq	.L22
 118:Core/Src/main.c ****                 {
 183              		.loc 1 118 22 is_stmt 1 view .LVU35
 118:Core/Src/main.c ****                 {
 184              		.loc 1 118 25 is_stmt 0 view .LVU36
 185 00b6 022B     		cmp	r3, #2
 186 00b8 D0D0     		beq	.L23
 123:Core/Src/main.c ****                 {
 187              		.loc 1 123 22 is_stmt 1 view .LVU37
 123:Core/Src/main.c ****                 {
 188              		.loc 1 123 25 is_stmt 0 view .LVU38
 189 00ba 032B     		cmp	r3, #3
 190 00bc E1D0     		beq	.L24
 130:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: unknow type.\n");
 191              		.loc 1 130 21 is_stmt 1 view .LVU39
 192 00be 611C     		adds	r1, r4, #1
 193 00c0 3948     		ldr	r0, .L30+12
 194 00c2 FFF7FEFF 		bl	bmp388_interface_debug_print
 195              	.LVL16:
 131:Core/Src/main.c ****                 }
 196              		.loc 1 131 21 view .LVU40
 197 00c6 3C48     		ldr	r0, .L30+28
 198 00c8 FFF7FEFF 		bl	bmp388_interface_debug_print
 199              	.LVL17:
 200 00cc E6E7     		b	.L7
 201              	.L21:
 134:Core/Src/main.c ****             
 202              		.loc 1 134 13 view .LVU41
 134:Core/Src/main.c ****             
 203              		.loc 1 134 36 is_stmt 0 view .LVU42
 204 00ce 3B4B     		ldr	r3, .L30+32
 205 00d0 0122     		movs	r2, #1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 9


 206 00d2 1A70     		strb	r2, [r3]
 136:Core/Src/main.c ****         }
 207              		.loc 1 136 13 is_stmt 1 view .LVU43
 208 00d4 9AE7     		b	.L1
 209              	.LVL18:
 210              	.L3:
 136:Core/Src/main.c ****         }
 211              		.loc 1 136 13 is_stmt 0 view .LVU44
 212              	.LBE4:
 213              	.LBB5:
 140:Core/Src/main.c ****             uint16_t len;
 214              		.loc 1 140 13 is_stmt 1 view .LVU45
 141:Core/Src/main.c ****             uint16_t i, frame_len;
 215              		.loc 1 141 13 view .LVU46
 142:Core/Src/main.c ****             
 216              		.loc 1 142 13 view .LVU47
 144:Core/Src/main.c ****             frame_len = 256;
 217              		.loc 1 144 13 view .LVU48
 145:Core/Src/main.c ****             res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len)
 218              		.loc 1 145 13 view .LVU49
 145:Core/Src/main.c ****             res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len)
 219              		.loc 1 145 23 is_stmt 0 view .LVU50
 220 00d6 4FF48073 		mov	r3, #256
 221 00da ADF80630 		strh	r3, [sp, #6]	@ movhi
 146:Core/Src/main.c ****             if (res != 0)
 222              		.loc 1 146 13 is_stmt 1 view .LVU51
 146:Core/Src/main.c ****             if (res != 0)
 223              		.loc 1 146 19 is_stmt 0 view .LVU52
 224 00de 0DF10603 		add	r3, sp, #6
 225 00e2 2E4A     		ldr	r2, .L30
 226 00e4 4FF40071 		mov	r1, #512
 227 00e8 2D48     		ldr	r0, .L30+4
 228              	.LVL19:
 146:Core/Src/main.c ****             if (res != 0)
 229              		.loc 1 146 19 view .LVU53
 230 00ea FFF7FEFF 		bl	bmp388_fifo_read
 231              	.LVL20:
 147:Core/Src/main.c ****             {
 232              		.loc 1 147 13 is_stmt 1 view .LVU54
 147:Core/Src/main.c ****             {
 233              		.loc 1 147 16 is_stmt 0 view .LVU55
 234 00ee 08B9     		cbnz	r0, .L25
 153:Core/Src/main.c ****             {
 235              		.loc 1 153 20 view .LVU56
 236 00f0 0024     		movs	r4, #0
 237 00f2 38E0     		b	.L11
 238              	.L25:
 149:Core/Src/main.c ****                 
 239              		.loc 1 149 17 is_stmt 1 view .LVU57
 240 00f4 2B48     		ldr	r0, .L30+8
 241              	.LVL21:
 149:Core/Src/main.c ****                 
 242              		.loc 1 149 17 is_stmt 0 view .LVU58
 243 00f6 FFF7FEFF 		bl	bmp388_interface_debug_print
 244              	.LVL22:
 151:Core/Src/main.c ****             }
 245              		.loc 1 151 17 is_stmt 1 view .LVU59
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 10


 246 00fa 87E7     		b	.L1
 247              	.LVL23:
 248              	.L27:
 157:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: temperature is %0.2fC.\n", gs_frame[i].da
 249              		.loc 1 157 21 view .LVU60
 250 00fc 611C     		adds	r1, r4, #1
 251 00fe 2A48     		ldr	r0, .L30+12
 252 0100 FFF7FEFF 		bl	bmp388_interface_debug_print
 253              	.LVL24:
 158:Core/Src/main.c ****                 }
 254              		.loc 1 158 21 view .LVU61
 158:Core/Src/main.c ****                 }
 255              		.loc 1 158 97 is_stmt 0 view .LVU62
 256 0104 04EB4402 		add	r2, r4, r4, lsl #1
 257 0108 244B     		ldr	r3, .L30
 258 010a 03EB8203 		add	r3, r3, r2, lsl #2
 259 010e D3ED027A 		vldr.32	s15, [r3, #8]
 158:Core/Src/main.c ****                 }
 260              		.loc 1 158 21 view .LVU63
 261 0112 B7EEE77A 		vcvt.f64.f32	d7, s15
 262 0116 53EC172B 		vmov	r2, r3, d7
 263 011a 2448     		ldr	r0, .L30+16
 264 011c FFF7FEFF 		bl	bmp388_interface_debug_print
 265              	.LVL25:
 266 0120 1FE0     		b	.L13
 267              	.L28:
 162:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: pressure is %0.2fPa.\n", gs_frame[i].data
 268              		.loc 1 162 21 is_stmt 1 view .LVU64
 269 0122 611C     		adds	r1, r4, #1
 270 0124 2048     		ldr	r0, .L30+12
 271 0126 FFF7FEFF 		bl	bmp388_interface_debug_print
 272              	.LVL26:
 163:Core/Src/main.c ****                 }
 273              		.loc 1 163 21 view .LVU65
 163:Core/Src/main.c ****                 }
 274              		.loc 1 163 95 is_stmt 0 view .LVU66
 275 012a 04EB4405 		add	r5, r4, r4, lsl #1
 276 012e 1B4B     		ldr	r3, .L30
 277 0130 03EB8503 		add	r3, r3, r5, lsl #2
 278 0134 D3ED027A 		vldr.32	s15, [r3, #8]
 163:Core/Src/main.c ****                 }
 279              		.loc 1 163 21 view .LVU67
 280 0138 B7EEE77A 		vcvt.f64.f32	d7, s15
 281 013c 53EC172B 		vmov	r2, r3, d7
 282 0140 1B48     		ldr	r0, .L30+20
 283 0142 FFF7FEFF 		bl	bmp388_interface_debug_print
 284              	.LVL27:
 285 0146 0CE0     		b	.L13
 286              	.L29:
 167:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: sensortime is %d.\n", gs_frame[i].raw);
 287              		.loc 1 167 21 is_stmt 1 view .LVU68
 288 0148 611C     		adds	r1, r4, #1
 289 014a 1748     		ldr	r0, .L30+12
 290 014c FFF7FEFF 		bl	bmp388_interface_debug_print
 291              	.LVL28:
 168:Core/Src/main.c ****                 }
 292              		.loc 1 168 21 view .LVU69
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 11


 293 0150 04EB4405 		add	r5, r4, r4, lsl #1
 294 0154 114B     		ldr	r3, .L30
 295 0156 03EB8503 		add	r3, r3, r5, lsl #2
 296 015a 5968     		ldr	r1, [r3, #4]
 297 015c 1548     		ldr	r0, .L30+24
 298 015e FFF7FEFF 		bl	bmp388_interface_debug_print
 299              	.LVL29:
 300              	.L13:
 153:Core/Src/main.c ****             {
 301              		.loc 1 153 41 discriminator 2 view .LVU70
 302 0162 0134     		adds	r4, r4, #1
 303              	.LVL30:
 153:Core/Src/main.c ****             {
 304              		.loc 1 153 41 is_stmt 0 discriminator 2 view .LVU71
 305 0164 A4B2     		uxth	r4, r4
 306              	.LVL31:
 307              	.L11:
 153:Core/Src/main.c ****             {
 308              		.loc 1 153 27 is_stmt 1 discriminator 1 view .LVU72
 309 0166 BDF80620 		ldrh	r2, [sp, #6]
 310 016a A242     		cmp	r2, r4
 311 016c 12D9     		bls	.L26
 155:Core/Src/main.c ****                 {
 312              		.loc 1 155 17 view .LVU73
 155:Core/Src/main.c ****                 {
 313              		.loc 1 155 32 is_stmt 0 view .LVU74
 314 016e 04EB4403 		add	r3, r4, r4, lsl #1
 315 0172 0A49     		ldr	r1, .L30
 316 0174 11F82330 		ldrb	r3, [r1, r3, lsl #2]	@ zero_extendqisi2
 155:Core/Src/main.c ****                 {
 317              		.loc 1 155 20 view .LVU75
 318 0178 012B     		cmp	r3, #1
 319 017a BFD0     		beq	.L27
 160:Core/Src/main.c ****                 {
 320              		.loc 1 160 22 is_stmt 1 view .LVU76
 160:Core/Src/main.c ****                 {
 321              		.loc 1 160 25 is_stmt 0 view .LVU77
 322 017c 022B     		cmp	r3, #2
 323 017e D0D0     		beq	.L28
 165:Core/Src/main.c ****                 {
 324              		.loc 1 165 22 is_stmt 1 view .LVU78
 165:Core/Src/main.c ****                 {
 325              		.loc 1 165 25 is_stmt 0 view .LVU79
 326 0180 032B     		cmp	r3, #3
 327 0182 E1D0     		beq	.L29
 172:Core/Src/main.c ****                     bmp388_interface_debug_print("bmp388: unknow type.\n");
 328              		.loc 1 172 21 is_stmt 1 view .LVU80
 329 0184 611C     		adds	r1, r4, #1
 330 0186 0848     		ldr	r0, .L30+12
 331 0188 FFF7FEFF 		bl	bmp388_interface_debug_print
 332              	.LVL32:
 173:Core/Src/main.c ****                 }
 333              		.loc 1 173 21 view .LVU81
 334 018c 0A48     		ldr	r0, .L30+28
 335 018e FFF7FEFF 		bl	bmp388_interface_debug_print
 336              	.LVL33:
 337 0192 E6E7     		b	.L13
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 12


 338              	.L26:
 176:Core/Src/main.c ****             
 339              		.loc 1 176 13 view .LVU82
 176:Core/Src/main.c ****             
 340              		.loc 1 176 31 is_stmt 0 view .LVU83
 341 0194 0A4B     		ldr	r3, .L30+36
 342 0196 0122     		movs	r2, #1
 343 0198 1A70     		strb	r2, [r3]
 178:Core/Src/main.c ****         }
 344              		.loc 1 178 13 is_stmt 1 view .LVU84
 345 019a 37E7     		b	.L1
 346              	.L31:
 347              		.align	2
 348              	.L30:
 349 019c 00000000 		.word	gs_frame
 350 01a0 00000000 		.word	gs_buf
 351 01a4 00000000 		.word	.LC0
 352 01a8 1C000000 		.word	.LC1
 353 01ac 34000000 		.word	.LC2
 354 01b0 54000000 		.word	.LC3
 355 01b4 74000000 		.word	.LC4
 356 01b8 90000000 		.word	.LC5
 357 01bc 00000000 		.word	gs_fifo_watermark_flag
 358 01c0 00000000 		.word	gs_fifo_full_flag
 359              	.LBE5:
 360              		.cfi_endproc
 361              	.LFE148:
 363              		.section	.text.MPU_Config,"ax",%progbits
 364              		.align	1
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 369              	MPU_Config:
 370              	.LFB161:
 190:Core/Src/main.c **** /* USER CODE END PFP */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 193:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c **** /* USER CODE END 0 */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** /**
 198:Core/Src/main.c ****   * @brief  The application entry point.
 199:Core/Src/main.c ****   * @retval int
 200:Core/Src/main.c ****   */
 201:Core/Src/main.c **** int main(void)
 202:Core/Src/main.c **** {
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 205:Core/Src/main.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 206:Core/Src/main.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 207:Core/Src/main.c ****   #endif
 208:Core/Src/main.c ****   /* USER CODE END 1 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
 211:Core/Src/main.c ****   MPU_Config();
 212:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 13


 213:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 216:Core/Src/main.c ****   HAL_Init();
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE END Init */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* Configure the system clock */
 225:Core/Src/main.c ****   SystemClock_Config();
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 228:Core/Src/main.c ****     Athena_Init(&led_pins);
 229:Core/Src/main.c ****   /* USER CODE END SysInit */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* Initialize all configured peripherals */
 232:Core/Src/main.c ****   MX_GPIO_Init();
 233:Core/Src/main.c ****   MX_SPI1_Init();
 234:Core/Src/main.c ****   MX_SPI3_Init();
 235:Core/Src/main.c ****   MX_SPI4_Init();
 236:Core/Src/main.c ****   MX_SPI6_Init();
 237:Core/Src/main.c ****   MX_UART8_Init();
 238:Core/Src/main.c ****   MX_UART4_Init();
 239:Core/Src/main.c ****   MX_FDCAN1_Init();
 240:Core/Src/main.c ****   MX_USART1_UART_Init();
 241:Core/Src/main.c ****   MX_TIM1_Init();
 242:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 243:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   HAL_Delay(2000);
 246:Core/Src/main.c ****   
 247:Core/Src/main.c ****   // BMP388 BASIC CONFIGURATION
 248:Core/Src/main.c ****   int bmp_res;
 249:Core/Src/main.c ****   float bmp_temperature_c;
 250:Core/Src/main.c ****   float bmp_pressure_pa;
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   // bmp_res = bmp388_basic_init(BMP388_INTERFACE_SPI, BMP388_ADDRESS_ADO_LOW);
 253:Core/Src/main.c ****   // if (bmp_res != 0)
 254:Core/Src/main.c ****   // {
 255:Core/Src/main.c ****   //     char buffer[64];
 256:Core/Src/main.c ****   //     int len = sprintf(buffer, "BMP388 initialization failed, code: %d\r\n", bmp_res);
 257:Core/Src/main.c ****   //     CDC_Transmit_FS((uint8_t *)buffer, len);
 258:Core/Src/main.c ****   // }
 259:Core/Src/main.c ****   // else
 260:Core/Src/main.c ****   // {
 261:Core/Src/main.c ****   //     CDC_Transmit_FS((uint8_t *)"BMP388 initialized successfully!\r\n", 35);
 262:Core/Src/main.c ****   // }
 263:Core/Src/main.c **** // bmp_res = gpio_interrupt_init();
 264:Core/Src/main.c **** // if (bmp_res != 0)
 265:Core/Src/main.c **** // {
 266:Core/Src/main.c **** //     return 1;
 267:Core/Src/main.c **** // }
 268:Core/Src/main.c **** bmp_res = bmp388_fifo_init(BMP388_INTERFACE_SPI, BMP388_ADDRESS_ADO_LOW, bmp388_fifo_receive_callba
 269:Core/Src/main.c **** if (bmp_res != 0)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 14


 270:Core/Src/main.c **** {
 271:Core/Src/main.c ****     char buffer[64];
 272:Core/Src/main.c ****     int len = sprintf(buffer, "BMP388 FIFO initialization failed, code: %d\r\n", bmp_res);
 273:Core/Src/main.c ****     CDC_Transmit_FS((uint8_t *)buffer, len);
 274:Core/Src/main.c **** }
 275:Core/Src/main.c **** else
 276:Core/Src/main.c **** {
 277:Core/Src/main.c ****     CDC_Transmit_FS((uint8_t *)"BMP388 FIFO initialized successfully!\r\n", 39);
 278:Core/Src/main.c **** }
 279:Core/Src/main.c ****   // ICP201xx CONFIGURATION
 280:Core/Src/main.c ****   // ICP201xx_t icp_device;
 281:Core/Src/main.c ****   // int icp_res;
 282:Core/Src/main.c ****   // float icp_temperature_c;
 283:Core/Src/main.c ****   // float icp_pressure_kpa;
 284:Core/Src/main.c ****   
 285:Core/Src/main.c ****   // ICP201xx_init_spi(&icp_device);
 286:Core/Src/main.c ****   // icp_res = ICP201xx_begin(&icp_device);
 287:Core/Src/main.c ****   // if (icp_res != 0)
 288:Core/Src/main.c ****   // {
 289:Core/Src/main.c ****   //     char buffer[64];
 290:Core/Src/main.c ****   //     int len = sprintf(buffer, "ICP201xx initialization failed, code: %d\r\n", icp_res);
 291:Core/Src/main.c ****   //     CDC_Transmit_FS((uint8_t *)buffer, len);
 292:Core/Src/main.c ****   // }
 293:Core/Src/main.c ****   // else
 294:Core/Src/main.c ****   // {
 295:Core/Src/main.c ****   //     CDC_Transmit_FS((uint8_t *)"ICP201xx initialized successfully!\r\n", 37);
 296:Core/Src/main.c ****   //     icp_res = ICP201xx_start(&icp_device);
 297:Core/Src/main.c ****   //     if (icp_res != 0)
 298:Core/Src/main.c ****   //     {
 299:Core/Src/main.c ****   //         char buffer[64];
 300:Core/Src/main.c ****   //         int len = sprintf(buffer, "ICP201xx start failed, code: %d\r\n", icp_res);
 301:Core/Src/main.c ****   //         CDC_Transmit_FS((uint8_t *)buffer, len);
 302:Core/Src/main.c ****   //     }
 303:Core/Src/main.c ****   // }
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   
 306:Core/Src/main.c ****   // MX_USB_DEVICE_Init();
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   // HAL_Delay(2000);
 309:Core/Src/main.c ****   // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 310:Core/Src/main.c ****   // HAL_Delay(500);
 311:Core/Src/main.c ****   // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 312:Core/Src/main.c ****   // HAL_Delay(500);
 313:Core/Src/main.c ****   /* USER CODE END 2 */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* Infinite loop */
 316:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 317:Core/Src/main.c ****   while (1)
 318:Core/Src/main.c ****   {
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****     Set_LED_Color(LED_GREEN);
 321:Core/Src/main.c ****     
 322:Core/Src/main.c ****     // Wait for FIFO to accumulate data (polling mode, no interrupts needed)
 323:Core/Src/main.c ****     HAL_Delay(1000);
 324:Core/Src/main.c ****     
 325:Core/Src/main.c ****     // Read BMP388 FIFO
 326:Core/Src/main.c ****     if (bmp_res == 0) {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 15


 327:Core/Src/main.c ****         uint8_t res;
 328:Core/Src/main.c ****         uint16_t len;
 329:Core/Src/main.c ****         uint16_t frame_len;
 330:Core/Src/main.c ****         
 331:Core/Src/main.c ****         len = 512;
 332:Core/Src/main.c ****         frame_len = 256;
 333:Core/Src/main.c ****         res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len);
 334:Core/Src/main.c ****         if (res != 0)
 335:Core/Src/main.c ****         {
 336:Core/Src/main.c ****             print("BMP388: FIFO read failed.\r\n");
 337:Core/Src/main.c ****         }
 338:Core/Src/main.c ****         else
 339:Core/Src/main.c ****         {
 340:Core/Src/main.c ****             print("BMP388: Read %d frames from FIFO\r\n", frame_len);
 341:Core/Src/main.c ****             if (frame_len > 0) {
 342:Core/Src/main.c ****                 // Print first frame
 343:Core/Src/main.c ****                 if (gs_frame[0].type == BMP388_FRAME_TYPE_TEMPERATURE)
 344:Core/Src/main.c ****                 {
 345:Core/Src/main.c ****                     print("BMP388: First temp = %0.2fC\r\n", gs_frame[0].data);
 346:Core/Src/main.c ****                 }
 347:Core/Src/main.c ****                 else if (gs_frame[0].type == BMP388_FRAME_TYPE_PRESSURE)
 348:Core/Src/main.c ****                 {
 349:Core/Src/main.c ****                     print("BMP388: First pressure = %0.2fPa\r\n", gs_frame[0].data);
 350:Core/Src/main.c ****                 }
 351:Core/Src/main.c ****                 
 352:Core/Src/main.c ****                 // Print last frame
 353:Core/Src/main.c ****                 if (frame_len > 1 && gs_frame[frame_len-1].type == BMP388_FRAME_TYPE_TEMPERATURE)
 354:Core/Src/main.c ****                 {
 355:Core/Src/main.c ****                     print("BMP388: Last temp = %0.2fC\r\n", gs_frame[frame_len-1].data);
 356:Core/Src/main.c ****                 }
 357:Core/Src/main.c ****                 else if (frame_len > 1 && gs_frame[frame_len-1].type == BMP388_FRAME_TYPE_PRESSURE)
 358:Core/Src/main.c ****                 {
 359:Core/Src/main.c ****                     print("BMP388: Last pressure = %0.2fPa\r\n", gs_frame[frame_len-1].data);
 360:Core/Src/main.c ****                 }
 361:Core/Src/main.c ****             }
 362:Core/Src/main.c ****         }
 363:Core/Src/main.c ****     }
 364:Core/Src/main.c ****     
 365:Core/Src/main.c ****     // Read ICP201xx sensor
 366:Core/Src/main.c ****     // if (icp_res == 0) {
 367:Core/Src/main.c ****     //   icp_res = ICP201xx_getData(&icp_device, &icp_pressure_kpa, &icp_temperature_c);
 368:Core/Src/main.c ****     //   if (icp_res != 0)
 369:Core/Src/main.c ****     //   {
 370:Core/Src/main.c ****     //       print("ICP201xx: read failed, code: %d\r\n", icp_res);
 371:Core/Src/main.c ****     //   }
 372:Core/Src/main.c ****     //   else
 373:Core/Src/main.c ****     //   {
 374:Core/Src/main.c ****     //       print("ICP201xx: temperature is %0.2fC, pressure is %0.3fkPa\r\n", 
 375:Core/Src/main.c ****     //             icp_temperature_c, icp_pressure_kpa);
 376:Core/Src/main.c ****     //   }
 377:Core/Src/main.c ****     // }
 378:Core/Src/main.c ****     
 379:Core/Src/main.c ****     Set_LED_Color(LED_BLUE);
 380:Core/Src/main.c ****     // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 381:Core/Src/main.c ****     // HAL_Delay(1000);
 382:Core/Src/main.c ****     // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 383:Core/Src/main.c ****     // HAL_Delay(1000);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 16


 384:Core/Src/main.c ****     /* USER CODE END WHILE */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 387:Core/Src/main.c ****   }
 388:Core/Src/main.c ****   /* USER CODE END 3 */
 389:Core/Src/main.c **** }
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** /**
 392:Core/Src/main.c ****   * @brief System Clock Configuration
 393:Core/Src/main.c ****   * @retval None
 394:Core/Src/main.c ****   */
 395:Core/Src/main.c **** void SystemClock_Config(void)
 396:Core/Src/main.c **** {
 397:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 398:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /** Supply configuration update enable
 401:Core/Src/main.c ****   */
 402:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 405:Core/Src/main.c ****   */
 406:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 411:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 412:Core/Src/main.c ****   */
 413:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 414:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 415:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 416:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 417:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 418:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 419:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 420:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 421:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 422:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 423:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 424:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 425:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 426:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 427:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 428:Core/Src/main.c ****   {
 429:Core/Src/main.c ****     Error_Handler();
 430:Core/Src/main.c ****   }
 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 433:Core/Src/main.c ****   */
 434:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 435:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 436:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 437:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 438:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 439:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 440:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 17


 441:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 442:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 443:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 446:Core/Src/main.c ****   {
 447:Core/Src/main.c ****     Error_Handler();
 448:Core/Src/main.c ****   }
 449:Core/Src/main.c **** }
 450:Core/Src/main.c **** 
 451:Core/Src/main.c **** /**
 452:Core/Src/main.c ****   * @brief FDCAN1 Initialization Function
 453:Core/Src/main.c ****   * @param None
 454:Core/Src/main.c ****   * @retval None
 455:Core/Src/main.c ****   */
 456:Core/Src/main.c **** static void MX_FDCAN1_Init(void)
 457:Core/Src/main.c **** {
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 0 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 1 */
 466:Core/Src/main.c ****   hfdcan1.Instance = FDCAN1;
 467:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 468:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 469:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 470:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 471:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 472:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 473:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 474:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 475:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 476:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 477:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 478:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 479:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 480:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 481:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 482:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 483:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 484:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 485:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 486:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 487:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 488:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 489:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 490:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 491:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 492:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 493:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 494:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 495:Core/Src/main.c ****   {
 496:Core/Src/main.c ****     Error_Handler();
 497:Core/Src/main.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 18


 498:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 2 */
 501:Core/Src/main.c **** 
 502:Core/Src/main.c **** }
 503:Core/Src/main.c **** 
 504:Core/Src/main.c **** /**
 505:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 506:Core/Src/main.c ****   * @param None
 507:Core/Src/main.c ****   * @retval None
 508:Core/Src/main.c ****   */
 509:Core/Src/main.c **** static void MX_SPI1_Init(void)
 510:Core/Src/main.c **** {
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 519:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 520:Core/Src/main.c ****   hspi1.Instance = SPI1;
 521:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 522:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 523:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 524:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 525:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 526:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 527:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 528:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 529:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 530:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 531:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 532:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 533:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 534:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 535:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 536:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 537:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 538:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 539:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 540:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 541:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 542:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 543:Core/Src/main.c ****   {
 544:Core/Src/main.c ****     Error_Handler();
 545:Core/Src/main.c ****   }
 546:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 549:Core/Src/main.c **** 
 550:Core/Src/main.c **** }
 551:Core/Src/main.c **** 
 552:Core/Src/main.c **** /**
 553:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 554:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 19


 555:Core/Src/main.c ****   * @retval None
 556:Core/Src/main.c ****   */
 557:Core/Src/main.c **** static void MX_SPI3_Init(void)
 558:Core/Src/main.c **** {
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 567:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 568:Core/Src/main.c ****   hspi3.Instance = SPI3;
 569:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 570:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 571:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 572:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 573:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 574:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 575:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 576:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 577:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 578:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 579:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 580:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 581:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 582:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 583:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 584:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 585:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 586:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 587:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 588:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 589:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 590:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 591:Core/Src/main.c ****   {
 592:Core/Src/main.c ****     Error_Handler();
 593:Core/Src/main.c ****   }
 594:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 597:Core/Src/main.c **** 
 598:Core/Src/main.c **** }
 599:Core/Src/main.c **** 
 600:Core/Src/main.c **** /**
 601:Core/Src/main.c ****   * @brief SPI4 Initialization Function
 602:Core/Src/main.c ****   * @param None
 603:Core/Src/main.c ****   * @retval None
 604:Core/Src/main.c ****   */
 605:Core/Src/main.c **** static void MX_SPI4_Init(void)
 606:Core/Src/main.c **** {
 607:Core/Src/main.c **** 
 608:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 0 */
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /* USER CODE END SPI4_Init 0 */
 611:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 20


 612:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 1 */
 613:Core/Src/main.c **** 
 614:Core/Src/main.c ****   /* USER CODE END SPI4_Init 1 */
 615:Core/Src/main.c ****   /* SPI4 parameter configuration*/
 616:Core/Src/main.c ****   hspi4.Instance = SPI4;
 617:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 618:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 619:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 620:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 621:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 622:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 623:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 624:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 625:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 626:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 627:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 628:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 629:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 630:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 631:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 632:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 633:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 634:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 635:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 636:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 637:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 638:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 639:Core/Src/main.c ****   {
 640:Core/Src/main.c ****     Error_Handler();
 641:Core/Src/main.c ****   }
 642:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 2 */
 643:Core/Src/main.c **** 
 644:Core/Src/main.c ****   /* USER CODE END SPI4_Init 2 */
 645:Core/Src/main.c **** 
 646:Core/Src/main.c **** }
 647:Core/Src/main.c **** 
 648:Core/Src/main.c **** /**
 649:Core/Src/main.c ****   * @brief SPI6 Initialization Function
 650:Core/Src/main.c ****   * @param None
 651:Core/Src/main.c ****   * @retval None
 652:Core/Src/main.c ****   */
 653:Core/Src/main.c **** static void MX_SPI6_Init(void)
 654:Core/Src/main.c **** {
 655:Core/Src/main.c **** 
 656:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 0 */
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****   /* USER CODE END SPI6_Init 0 */
 659:Core/Src/main.c **** 
 660:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 1 */
 661:Core/Src/main.c **** 
 662:Core/Src/main.c ****   /* USER CODE END SPI6_Init 1 */
 663:Core/Src/main.c ****   /* SPI6 parameter configuration*/
 664:Core/Src/main.c ****   hspi6.Instance = SPI6;
 665:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 666:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 667:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 668:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 21


 669:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 670:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 671:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 672:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 673:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 674:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 675:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 676:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 677:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 678:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 679:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 680:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 681:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 682:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 683:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 684:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 685:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 686:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 687:Core/Src/main.c ****   {
 688:Core/Src/main.c ****     Error_Handler();
 689:Core/Src/main.c ****   }
 690:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 2 */
 691:Core/Src/main.c **** 
 692:Core/Src/main.c ****   /* USER CODE END SPI6_Init 2 */
 693:Core/Src/main.c **** 
 694:Core/Src/main.c **** }
 695:Core/Src/main.c **** 
 696:Core/Src/main.c **** /**
 697:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 698:Core/Src/main.c ****   * @param None
 699:Core/Src/main.c ****   * @retval None
 700:Core/Src/main.c ****   */
 701:Core/Src/main.c **** static void MX_TIM1_Init(void)
 702:Core/Src/main.c **** {
 703:Core/Src/main.c **** 
 704:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 705:Core/Src/main.c **** 
 706:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 707:Core/Src/main.c **** 
 708:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 709:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 710:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 711:Core/Src/main.c **** 
 712:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 713:Core/Src/main.c **** 
 714:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 715:Core/Src/main.c ****   htim1.Instance = TIM1;
 716:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 717:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 718:Core/Src/main.c ****   htim1.Init.Period = 65535;
 719:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 720:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 721:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 722:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 723:Core/Src/main.c ****   {
 724:Core/Src/main.c ****     Error_Handler();
 725:Core/Src/main.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 22


 726:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 727:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 728:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 729:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 730:Core/Src/main.c ****   {
 731:Core/Src/main.c ****     Error_Handler();
 732:Core/Src/main.c ****   }
 733:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 734:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 735:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 736:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 737:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 738:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 739:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 740:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 741:Core/Src/main.c ****   {
 742:Core/Src/main.c ****     Error_Handler();
 743:Core/Src/main.c ****   }
 744:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 745:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 746:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 747:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 748:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 749:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 750:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 751:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 752:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 753:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 754:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 755:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 756:Core/Src/main.c ****   {
 757:Core/Src/main.c ****     Error_Handler();
 758:Core/Src/main.c ****   }
 759:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 760:Core/Src/main.c **** 
 761:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 762:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 763:Core/Src/main.c **** 
 764:Core/Src/main.c **** }
 765:Core/Src/main.c **** 
 766:Core/Src/main.c **** /**
 767:Core/Src/main.c ****   * @brief UART4 Initialization Function
 768:Core/Src/main.c ****   * @param None
 769:Core/Src/main.c ****   * @retval None
 770:Core/Src/main.c ****   */
 771:Core/Src/main.c **** static void MX_UART4_Init(void)
 772:Core/Src/main.c **** {
 773:Core/Src/main.c **** 
 774:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 775:Core/Src/main.c **** 
 776:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 777:Core/Src/main.c **** 
 778:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 779:Core/Src/main.c **** 
 780:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 781:Core/Src/main.c ****   huart4.Instance = UART4;
 782:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 23


 783:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 784:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 785:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 786:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 787:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 788:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 789:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 790:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 791:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 792:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 793:Core/Src/main.c ****   {
 794:Core/Src/main.c ****     Error_Handler();
 795:Core/Src/main.c ****   }
 796:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 797:Core/Src/main.c ****   {
 798:Core/Src/main.c ****     Error_Handler();
 799:Core/Src/main.c ****   }
 800:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 801:Core/Src/main.c ****   {
 802:Core/Src/main.c ****     Error_Handler();
 803:Core/Src/main.c ****   }
 804:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 805:Core/Src/main.c ****   {
 806:Core/Src/main.c ****     Error_Handler();
 807:Core/Src/main.c ****   }
 808:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 809:Core/Src/main.c **** 
 810:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 811:Core/Src/main.c **** 
 812:Core/Src/main.c **** }
 813:Core/Src/main.c **** 
 814:Core/Src/main.c **** /**
 815:Core/Src/main.c ****   * @brief UART8 Initialization Function
 816:Core/Src/main.c ****   * @param None
 817:Core/Src/main.c ****   * @retval None
 818:Core/Src/main.c ****   */
 819:Core/Src/main.c **** static void MX_UART8_Init(void)
 820:Core/Src/main.c **** {
 821:Core/Src/main.c **** 
 822:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 0 */
 823:Core/Src/main.c **** 
 824:Core/Src/main.c ****   /* USER CODE END UART8_Init 0 */
 825:Core/Src/main.c **** 
 826:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 1 */
 827:Core/Src/main.c **** 
 828:Core/Src/main.c ****   /* USER CODE END UART8_Init 1 */
 829:Core/Src/main.c ****   huart8.Instance = UART8;
 830:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 831:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 832:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 833:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 834:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 835:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 836:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 837:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 838:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 839:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 24


 840:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 841:Core/Src/main.c ****   {
 842:Core/Src/main.c ****     Error_Handler();
 843:Core/Src/main.c ****   }
 844:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 845:Core/Src/main.c ****   {
 846:Core/Src/main.c ****     Error_Handler();
 847:Core/Src/main.c ****   }
 848:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 849:Core/Src/main.c ****   {
 850:Core/Src/main.c ****     Error_Handler();
 851:Core/Src/main.c ****   }
 852:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 853:Core/Src/main.c ****   {
 854:Core/Src/main.c ****     Error_Handler();
 855:Core/Src/main.c ****   }
 856:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 2 */
 857:Core/Src/main.c **** 
 858:Core/Src/main.c ****   /* USER CODE END UART8_Init 2 */
 859:Core/Src/main.c **** 
 860:Core/Src/main.c **** }
 861:Core/Src/main.c **** 
 862:Core/Src/main.c **** /**
 863:Core/Src/main.c ****   * @brief USART1 Initialization Function
 864:Core/Src/main.c ****   * @param None
 865:Core/Src/main.c ****   * @retval None
 866:Core/Src/main.c ****   */
 867:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 868:Core/Src/main.c **** {
 869:Core/Src/main.c **** 
 870:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 871:Core/Src/main.c **** 
 872:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 873:Core/Src/main.c **** 
 874:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 875:Core/Src/main.c **** 
 876:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 877:Core/Src/main.c ****   huart1.Instance = USART1;
 878:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 879:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 880:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 881:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 882:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 883:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 884:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 885:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 886:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 887:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 888:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 889:Core/Src/main.c ****   {
 890:Core/Src/main.c ****     Error_Handler();
 891:Core/Src/main.c ****   }
 892:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 893:Core/Src/main.c ****   {
 894:Core/Src/main.c ****     Error_Handler();
 895:Core/Src/main.c ****   }
 896:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 25


 897:Core/Src/main.c ****   {
 898:Core/Src/main.c ****     Error_Handler();
 899:Core/Src/main.c ****   }
 900:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 901:Core/Src/main.c ****   {
 902:Core/Src/main.c ****     Error_Handler();
 903:Core/Src/main.c ****   }
 904:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 905:Core/Src/main.c **** 
 906:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 907:Core/Src/main.c **** 
 908:Core/Src/main.c **** }
 909:Core/Src/main.c **** 
 910:Core/Src/main.c **** /**
 911:Core/Src/main.c ****   * @brief GPIO Initialization Function
 912:Core/Src/main.c ****   * @param None
 913:Core/Src/main.c ****   * @retval None
 914:Core/Src/main.c ****   */
 915:Core/Src/main.c **** static void MX_GPIO_Init(void)
 916:Core/Src/main.c **** {
 917:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 918:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 919:Core/Src/main.c **** 
 920:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 921:Core/Src/main.c **** 
 922:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 923:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 924:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 925:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 926:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 927:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 928:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 929:Core/Src/main.c **** 
 930:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 931:Core/Src/main.c ****   HAL_GPIO_WritePin(TPU_SELECT_GPIO_Port, TPU_SELECT_Pin, GPIO_PIN_RESET);
 932:Core/Src/main.c **** 
 933:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 934:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 935:Core/Src/main.c ****                           |SPU_SELECT_Pin, GPIO_PIN_RESET);
 936:Core/Src/main.c **** 
 937:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 938:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin, GPIO_PIN_RESET);
 939:Core/Src/main.c **** 
 940:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 941:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, MPU_CAN_S_Pin|ICP_INT_Pin, GPIO_PIN_RESET);
 942:Core/Src/main.c **** 
 943:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 944:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, BMP_CS_Pin|ICP_CS_Pin, GPIO_PIN_SET);
 945:Core/Src/main.c **** 
 946:Core/Src/main.c ****   /*Configure GPIO pin : TPU_SELECT_Pin */
 947:Core/Src/main.c ****   GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 948:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 949:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 950:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 951:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 952:Core/Src/main.c **** 
 953:Core/Src/main.c ****   /*Configure GPIO pins : MAG_CS_Pin MPU_R_Pin MPU_G_Pin MPU_B_Pin
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 26


 954:Core/Src/main.c ****                            SPU_SELECT_Pin */
 955:Core/Src/main.c ****   GPIO_InitStruct.Pin = MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 956:Core/Src/main.c ****                           |SPU_SELECT_Pin;
 957:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 958:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 959:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 960:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 961:Core/Src/main.c **** 
 962:Core/Src/main.c ****   /*Configure GPIO pins : IMU1_INT_Pin IMU1_CS_Pin IMU2_INT_Pin */
 963:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin;
 964:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 965:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 966:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 967:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 968:Core/Src/main.c **** 
 969:Core/Src/main.c ****   /*Configure GPIO pins : IMU2_CS_Pin IMU3_INT_Pin IMU3_CS_Pin */
 970:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU2_CS_Pin|IMU3_INT_Pin|IMU3_CS_Pin;
 971:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 972:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 973:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 974:Core/Src/main.c **** 
 975:Core/Src/main.c ****   /*Configure GPIO pins : MPU_CAN_S_Pin BMP_CS_Pin ICP_CS_Pin ICP_INT_Pin */
 976:Core/Src/main.c ****   GPIO_InitStruct.Pin = MPU_CAN_S_Pin|BMP_CS_Pin|ICP_CS_Pin|ICP_INT_Pin;
 977:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 978:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 979:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 980:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 981:Core/Src/main.c **** 
 982:Core/Src/main.c ****   /*Configure GPIO pin : BMP_INT_Pin */
 983:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_INT_Pin;
 984:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 985:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 986:Core/Src/main.c ****   HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 987:Core/Src/main.c **** 
 988:Core/Src/main.c ****   /* EXTI interrupt init*/
 989:Core/Src/main.c ****   HAL_NVIC_SetPriority(BMP_INT_EXTI_IRQn, 0, 0);
 990:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(BMP_INT_EXTI_IRQn);
 991:Core/Src/main.c **** 
 992:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 993:Core/Src/main.c **** 
 994:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 995:Core/Src/main.c **** }
 996:Core/Src/main.c **** 
 997:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 998:Core/Src/main.c **** 
 999:Core/Src/main.c **** /* USER CODE END 4 */
1000:Core/Src/main.c **** 
1001:Core/Src/main.c ****  /* MPU Configuration */
1002:Core/Src/main.c **** 
1003:Core/Src/main.c **** void MPU_Config(void)
1004:Core/Src/main.c **** {
 371              		.loc 1 1004 1 view -0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 16
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375 0000 30B5     		push	{r4, r5, lr}
 376              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 27


 377              		.cfi_offset 4, -12
 378              		.cfi_offset 5, -8
 379              		.cfi_offset 14, -4
 380 0002 85B0     		sub	sp, sp, #20
 381              		.cfi_def_cfa_offset 32
1005:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
 382              		.loc 1 1005 3 view .LVU86
 383              		.loc 1 1005 26 is_stmt 0 view .LVU87
 384 0004 0024     		movs	r4, #0
 385 0006 0094     		str	r4, [sp]
 386 0008 0194     		str	r4, [sp, #4]
 387 000a 0294     		str	r4, [sp, #8]
 388 000c 0394     		str	r4, [sp, #12]
1006:Core/Src/main.c **** 
1007:Core/Src/main.c ****   /* Disables the MPU */
1008:Core/Src/main.c ****   HAL_MPU_Disable();
 389              		.loc 1 1008 3 is_stmt 1 view .LVU88
 390 000e FFF7FEFF 		bl	HAL_MPU_Disable
 391              	.LVL34:
1009:Core/Src/main.c **** 
1010:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
1011:Core/Src/main.c ****   */
1012:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 392              		.loc 1 1012 3 view .LVU89
 393              		.loc 1 1012 25 is_stmt 0 view .LVU90
 394 0012 0123     		movs	r3, #1
 395 0014 8DF80030 		strb	r3, [sp]
1013:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 396              		.loc 1 1013 3 is_stmt 1 view .LVU91
 397              		.loc 1 1013 25 is_stmt 0 view .LVU92
 398 0018 8DF80140 		strb	r4, [sp, #1]
1014:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
 399              		.loc 1 1014 3 is_stmt 1 view .LVU93
 400              		.loc 1 1014 30 is_stmt 0 view .LVU94
 401 001c 0194     		str	r4, [sp, #4]
1015:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 402              		.loc 1 1015 3 is_stmt 1 view .LVU95
 403              		.loc 1 1015 23 is_stmt 0 view .LVU96
 404 001e 1F22     		movs	r2, #31
 405 0020 8DF80820 		strb	r2, [sp, #8]
1016:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
 406              		.loc 1 1016 3 is_stmt 1 view .LVU97
 407              		.loc 1 1016 35 is_stmt 0 view .LVU98
 408 0024 8722     		movs	r2, #135
 409 0026 8DF80920 		strb	r2, [sp, #9]
1017:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 410              		.loc 1 1017 3 is_stmt 1 view .LVU99
 411              		.loc 1 1017 31 is_stmt 0 view .LVU100
 412 002a 8DF80A40 		strb	r4, [sp, #10]
1018:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 413              		.loc 1 1018 3 is_stmt 1 view .LVU101
 414              		.loc 1 1018 35 is_stmt 0 view .LVU102
 415 002e 8DF80B40 		strb	r4, [sp, #11]
1019:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 416              		.loc 1 1019 3 is_stmt 1 view .LVU103
 417              		.loc 1 1019 30 is_stmt 0 view .LVU104
 418 0032 8DF80C30 		strb	r3, [sp, #12]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 28


1020:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 419              		.loc 1 1020 3 is_stmt 1 view .LVU105
 420              		.loc 1 1020 30 is_stmt 0 view .LVU106
 421 0036 8DF80D30 		strb	r3, [sp, #13]
1021:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 422              		.loc 1 1021 3 is_stmt 1 view .LVU107
 423              		.loc 1 1021 30 is_stmt 0 view .LVU108
 424 003a 8DF80E40 		strb	r4, [sp, #14]
1022:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 425              		.loc 1 1022 3 is_stmt 1 view .LVU109
 426              		.loc 1 1022 31 is_stmt 0 view .LVU110
 427 003e 8DF80F40 		strb	r4, [sp, #15]
1023:Core/Src/main.c **** 
1024:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 428              		.loc 1 1024 3 is_stmt 1 view .LVU111
 429 0042 6846     		mov	r0, sp
 430 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 431              	.LVL35:
1025:Core/Src/main.c ****   /* Enables the MPU */
1026:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 432              		.loc 1 1026 3 view .LVU112
 433 0048 0420     		movs	r0, #4
 434 004a FFF7FEFF 		bl	HAL_MPU_Enable
 435              	.LVL36:
1027:Core/Src/main.c **** 
1028:Core/Src/main.c **** }
 436              		.loc 1 1028 1 is_stmt 0 view .LVU113
 437 004e 05B0     		add	sp, sp, #20
 438              		.cfi_def_cfa_offset 12
 439              		@ sp needed
 440 0050 30BD     		pop	{r4, r5, pc}
 441              		.cfi_endproc
 442              	.LFE161:
 444              		.section	.text.MX_GPIO_Init,"ax",%progbits
 445              		.align	1
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 450              	MX_GPIO_Init:
 451              	.LFB160:
 916:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 452              		.loc 1 916 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 48
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 457              		.cfi_def_cfa_offset 36
 458              		.cfi_offset 4, -36
 459              		.cfi_offset 5, -32
 460              		.cfi_offset 6, -28
 461              		.cfi_offset 7, -24
 462              		.cfi_offset 8, -20
 463              		.cfi_offset 9, -16
 464              		.cfi_offset 10, -12
 465              		.cfi_offset 11, -8
 466              		.cfi_offset 14, -4
 467 0004 8DB0     		sub	sp, sp, #52
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 29


 468              		.cfi_def_cfa_offset 88
 917:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 469              		.loc 1 917 3 view .LVU115
 917:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 470              		.loc 1 917 20 is_stmt 0 view .LVU116
 471 0006 07AD     		add	r5, sp, #28
 472 0008 0024     		movs	r4, #0
 473 000a 0794     		str	r4, [sp, #28]
 474 000c 0894     		str	r4, [sp, #32]
 475 000e 0994     		str	r4, [sp, #36]
 476 0010 0A94     		str	r4, [sp, #40]
 477 0012 0B94     		str	r4, [sp, #44]
 923:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 478              		.loc 1 923 3 is_stmt 1 view .LVU117
 479              	.LBB6:
 923:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 480              		.loc 1 923 3 view .LVU118
 923:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 481              		.loc 1 923 3 view .LVU119
 482 0014 594B     		ldr	r3, .L36
 483 0016 D3F8E020 		ldr	r2, [r3, #224]
 484 001a 42F01002 		orr	r2, r2, #16
 485 001e C3F8E020 		str	r2, [r3, #224]
 923:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 486              		.loc 1 923 3 view .LVU120
 487 0022 D3F8E020 		ldr	r2, [r3, #224]
 488 0026 02F01002 		and	r2, r2, #16
 489 002a 0192     		str	r2, [sp, #4]
 923:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 490              		.loc 1 923 3 view .LVU121
 491 002c 019A     		ldr	r2, [sp, #4]
 492              	.LBE6:
 923:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 493              		.loc 1 923 3 view .LVU122
 924:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 494              		.loc 1 924 3 view .LVU123
 495              	.LBB7:
 924:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 496              		.loc 1 924 3 view .LVU124
 924:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 497              		.loc 1 924 3 view .LVU125
 498 002e D3F8E020 		ldr	r2, [r3, #224]
 499 0032 42F00402 		orr	r2, r2, #4
 500 0036 C3F8E020 		str	r2, [r3, #224]
 924:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 501              		.loc 1 924 3 view .LVU126
 502 003a D3F8E020 		ldr	r2, [r3, #224]
 503 003e 02F00402 		and	r2, r2, #4
 504 0042 0292     		str	r2, [sp, #8]
 924:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 505              		.loc 1 924 3 view .LVU127
 506 0044 029A     		ldr	r2, [sp, #8]
 507              	.LBE7:
 924:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 508              		.loc 1 924 3 view .LVU128
 925:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 509              		.loc 1 925 3 view .LVU129
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 30


 510              	.LBB8:
 925:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 511              		.loc 1 925 3 view .LVU130
 925:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 512              		.loc 1 925 3 view .LVU131
 513 0046 D3F8E020 		ldr	r2, [r3, #224]
 514 004a 42F08002 		orr	r2, r2, #128
 515 004e C3F8E020 		str	r2, [r3, #224]
 925:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 516              		.loc 1 925 3 view .LVU132
 517 0052 D3F8E020 		ldr	r2, [r3, #224]
 518 0056 02F08002 		and	r2, r2, #128
 519 005a 0392     		str	r2, [sp, #12]
 925:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 520              		.loc 1 925 3 view .LVU133
 521 005c 039A     		ldr	r2, [sp, #12]
 522              	.LBE8:
 925:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 523              		.loc 1 925 3 view .LVU134
 926:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 524              		.loc 1 926 3 view .LVU135
 525              	.LBB9:
 926:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 526              		.loc 1 926 3 view .LVU136
 926:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 527              		.loc 1 926 3 view .LVU137
 528 005e D3F8E020 		ldr	r2, [r3, #224]
 529 0062 42F00102 		orr	r2, r2, #1
 530 0066 C3F8E020 		str	r2, [r3, #224]
 926:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 531              		.loc 1 926 3 view .LVU138
 532 006a D3F8E020 		ldr	r2, [r3, #224]
 533 006e 02F00102 		and	r2, r2, #1
 534 0072 0492     		str	r2, [sp, #16]
 926:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 535              		.loc 1 926 3 view .LVU139
 536 0074 049A     		ldr	r2, [sp, #16]
 537              	.LBE9:
 926:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 538              		.loc 1 926 3 view .LVU140
 927:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 539              		.loc 1 927 3 view .LVU141
 540              	.LBB10:
 927:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 541              		.loc 1 927 3 view .LVU142
 927:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 542              		.loc 1 927 3 view .LVU143
 543 0076 D3F8E020 		ldr	r2, [r3, #224]
 544 007a 42F00202 		orr	r2, r2, #2
 545 007e C3F8E020 		str	r2, [r3, #224]
 927:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 546              		.loc 1 927 3 view .LVU144
 547 0082 D3F8E020 		ldr	r2, [r3, #224]
 548 0086 02F00202 		and	r2, r2, #2
 549 008a 0592     		str	r2, [sp, #20]
 927:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 550              		.loc 1 927 3 view .LVU145
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 31


 551 008c 059A     		ldr	r2, [sp, #20]
 552              	.LBE10:
 927:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 553              		.loc 1 927 3 view .LVU146
 928:Core/Src/main.c **** 
 554              		.loc 1 928 3 view .LVU147
 555              	.LBB11:
 928:Core/Src/main.c **** 
 556              		.loc 1 928 3 view .LVU148
 928:Core/Src/main.c **** 
 557              		.loc 1 928 3 view .LVU149
 558 008e D3F8E020 		ldr	r2, [r3, #224]
 559 0092 42F00802 		orr	r2, r2, #8
 560 0096 C3F8E020 		str	r2, [r3, #224]
 928:Core/Src/main.c **** 
 561              		.loc 1 928 3 view .LVU150
 562 009a D3F8E030 		ldr	r3, [r3, #224]
 563 009e 03F00803 		and	r3, r3, #8
 564 00a2 0693     		str	r3, [sp, #24]
 928:Core/Src/main.c **** 
 565              		.loc 1 928 3 view .LVU151
 566 00a4 069B     		ldr	r3, [sp, #24]
 567              	.LBE11:
 928:Core/Src/main.c **** 
 568              		.loc 1 928 3 view .LVU152
 931:Core/Src/main.c **** 
 569              		.loc 1 931 3 view .LVU153
 570 00a6 DFF8DCB0 		ldr	fp, .L36+8
 571 00aa 2246     		mov	r2, r4
 572 00ac 1021     		movs	r1, #16
 573 00ae 5846     		mov	r0, fp
 574 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 575              	.LVL37:
 934:Core/Src/main.c ****                           |SPU_SELECT_Pin, GPIO_PIN_RESET);
 576              		.loc 1 934 3 view .LVU154
 577 00b4 DFF8D090 		ldr	r9, .L36+12
 578 00b8 2246     		mov	r2, r4
 579 00ba 47F20221 		movw	r1, #29186
 580 00be 4846     		mov	r0, r9
 581 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 582              	.LVL38:
 938:Core/Src/main.c **** 
 583              		.loc 1 938 3 view .LVU155
 584 00c4 DFF8C480 		ldr	r8, .L36+16
 585 00c8 2246     		mov	r2, r4
 586 00ca 4FF4E051 		mov	r1, #7168
 587 00ce 4046     		mov	r0, r8
 588 00d0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 589              	.LVL39:
 941:Core/Src/main.c **** 
 590              		.loc 1 941 3 view .LVU156
 591 00d4 2A4E     		ldr	r6, .L36+4
 592 00d6 2246     		mov	r2, r4
 593 00d8 4421     		movs	r1, #68
 594 00da 3046     		mov	r0, r6
 595 00dc FFF7FEFF 		bl	HAL_GPIO_WritePin
 596              	.LVL40:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 32


 944:Core/Src/main.c **** 
 597              		.loc 1 944 3 view .LVU157
 598 00e0 0122     		movs	r2, #1
 599 00e2 2821     		movs	r1, #40
 600 00e4 3046     		mov	r0, r6
 601 00e6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 602              	.LVL41:
 947:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 603              		.loc 1 947 3 view .LVU158
 947:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 604              		.loc 1 947 23 is_stmt 0 view .LVU159
 605 00ea 4FF0100A 		mov	r10, #16
 606 00ee CDF81CA0 		str	r10, [sp, #28]
 948:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 607              		.loc 1 948 3 is_stmt 1 view .LVU160
 948:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 608              		.loc 1 948 24 is_stmt 0 view .LVU161
 609 00f2 0127     		movs	r7, #1
 610 00f4 0897     		str	r7, [sp, #32]
 949:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 611              		.loc 1 949 3 is_stmt 1 view .LVU162
 949:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 612              		.loc 1 949 24 is_stmt 0 view .LVU163
 613 00f6 0994     		str	r4, [sp, #36]
 950:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 614              		.loc 1 950 3 is_stmt 1 view .LVU164
 950:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 615              		.loc 1 950 25 is_stmt 0 view .LVU165
 616 00f8 0A94     		str	r4, [sp, #40]
 951:Core/Src/main.c **** 
 617              		.loc 1 951 3 is_stmt 1 view .LVU166
 618 00fa 2946     		mov	r1, r5
 619 00fc 5846     		mov	r0, fp
 620 00fe FFF7FEFF 		bl	HAL_GPIO_Init
 621              	.LVL42:
 955:Core/Src/main.c ****                           |SPU_SELECT_Pin;
 622              		.loc 1 955 3 view .LVU167
 955:Core/Src/main.c ****                           |SPU_SELECT_Pin;
 623              		.loc 1 955 23 is_stmt 0 view .LVU168
 624 0102 47F20223 		movw	r3, #29186
 625 0106 0793     		str	r3, [sp, #28]
 957:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 626              		.loc 1 957 3 is_stmt 1 view .LVU169
 957:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 627              		.loc 1 957 24 is_stmt 0 view .LVU170
 628 0108 0897     		str	r7, [sp, #32]
 958:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 629              		.loc 1 958 3 is_stmt 1 view .LVU171
 958:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 630              		.loc 1 958 24 is_stmt 0 view .LVU172
 631 010a 0994     		str	r4, [sp, #36]
 959:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 632              		.loc 1 959 3 is_stmt 1 view .LVU173
 959:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 633              		.loc 1 959 25 is_stmt 0 view .LVU174
 634 010c 0A94     		str	r4, [sp, #40]
 960:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 33


 635              		.loc 1 960 3 is_stmt 1 view .LVU175
 636 010e 2946     		mov	r1, r5
 637 0110 4846     		mov	r0, r9
 638 0112 FFF7FEFF 		bl	HAL_GPIO_Init
 639              	.LVL43:
 963:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 640              		.loc 1 963 3 view .LVU176
 963:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 641              		.loc 1 963 23 is_stmt 0 view .LVU177
 642 0116 4FF4E053 		mov	r3, #7168
 643 011a 0793     		str	r3, [sp, #28]
 964:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 644              		.loc 1 964 3 is_stmt 1 view .LVU178
 964:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 645              		.loc 1 964 24 is_stmt 0 view .LVU179
 646 011c 0897     		str	r7, [sp, #32]
 965:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 647              		.loc 1 965 3 is_stmt 1 view .LVU180
 965:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 648              		.loc 1 965 24 is_stmt 0 view .LVU181
 649 011e 0994     		str	r4, [sp, #36]
 966:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 650              		.loc 1 966 3 is_stmt 1 view .LVU182
 966:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 651              		.loc 1 966 25 is_stmt 0 view .LVU183
 652 0120 0A94     		str	r4, [sp, #40]
 967:Core/Src/main.c **** 
 653              		.loc 1 967 3 is_stmt 1 view .LVU184
 654 0122 2946     		mov	r1, r5
 655 0124 4046     		mov	r0, r8
 656 0126 FFF7FEFF 		bl	HAL_GPIO_Init
 657              	.LVL44:
 970:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 658              		.loc 1 970 3 view .LVU185
 970:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 659              		.loc 1 970 23 is_stmt 0 view .LVU186
 660 012a 4FF46043 		mov	r3, #57344
 661 012e 0793     		str	r3, [sp, #28]
 971:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 662              		.loc 1 971 3 is_stmt 1 view .LVU187
 971:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 663              		.loc 1 971 24 is_stmt 0 view .LVU188
 664 0130 4FF48819 		mov	r9, #1114112
 665 0134 CDF82090 		str	r9, [sp, #32]
 972:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 666              		.loc 1 972 3 is_stmt 1 view .LVU189
 972:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 667              		.loc 1 972 24 is_stmt 0 view .LVU190
 668 0138 0994     		str	r4, [sp, #36]
 973:Core/Src/main.c **** 
 669              		.loc 1 973 3 is_stmt 1 view .LVU191
 670 013a 2946     		mov	r1, r5
 671 013c 4046     		mov	r0, r8
 672 013e FFF7FEFF 		bl	HAL_GPIO_Init
 673              	.LVL45:
 976:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 674              		.loc 1 976 3 view .LVU192
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 34


 976:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 675              		.loc 1 976 23 is_stmt 0 view .LVU193
 676 0142 6C23     		movs	r3, #108
 677 0144 0793     		str	r3, [sp, #28]
 977:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 678              		.loc 1 977 3 is_stmt 1 view .LVU194
 977:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 679              		.loc 1 977 24 is_stmt 0 view .LVU195
 680 0146 0897     		str	r7, [sp, #32]
 978:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 681              		.loc 1 978 3 is_stmt 1 view .LVU196
 978:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 682              		.loc 1 978 24 is_stmt 0 view .LVU197
 683 0148 0994     		str	r4, [sp, #36]
 979:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 684              		.loc 1 979 3 is_stmt 1 view .LVU198
 979:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 685              		.loc 1 979 25 is_stmt 0 view .LVU199
 686 014a 0A94     		str	r4, [sp, #40]
 980:Core/Src/main.c **** 
 687              		.loc 1 980 3 is_stmt 1 view .LVU200
 688 014c 2946     		mov	r1, r5
 689 014e 3046     		mov	r0, r6
 690 0150 FFF7FEFF 		bl	HAL_GPIO_Init
 691              	.LVL46:
 983:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 692              		.loc 1 983 3 view .LVU201
 983:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 693              		.loc 1 983 23 is_stmt 0 view .LVU202
 694 0154 CDF81CA0 		str	r10, [sp, #28]
 984:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 695              		.loc 1 984 3 is_stmt 1 view .LVU203
 984:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 696              		.loc 1 984 24 is_stmt 0 view .LVU204
 697 0158 CDF82090 		str	r9, [sp, #32]
 985:Core/Src/main.c ****   HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 698              		.loc 1 985 3 is_stmt 1 view .LVU205
 985:Core/Src/main.c ****   HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 699              		.loc 1 985 24 is_stmt 0 view .LVU206
 700 015c 0994     		str	r4, [sp, #36]
 986:Core/Src/main.c **** 
 701              		.loc 1 986 3 is_stmt 1 view .LVU207
 702 015e 2946     		mov	r1, r5
 703 0160 3046     		mov	r0, r6
 704 0162 FFF7FEFF 		bl	HAL_GPIO_Init
 705              	.LVL47:
 989:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(BMP_INT_EXTI_IRQn);
 706              		.loc 1 989 3 view .LVU208
 707 0166 2246     		mov	r2, r4
 708 0168 2146     		mov	r1, r4
 709 016a 0A20     		movs	r0, #10
 710 016c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 711              	.LVL48:
 990:Core/Src/main.c **** 
 712              		.loc 1 990 3 view .LVU209
 713 0170 0A20     		movs	r0, #10
 714 0172 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 35


 715              	.LVL49:
 995:Core/Src/main.c **** 
 716              		.loc 1 995 1 is_stmt 0 view .LVU210
 717 0176 0DB0     		add	sp, sp, #52
 718              		.cfi_def_cfa_offset 36
 719              		@ sp needed
 720 0178 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 721              	.L37:
 722              		.align	2
 723              	.L36:
 724 017c 00440258 		.word	1476543488
 725 0180 000C0258 		.word	1476529152
 726 0184 00080258 		.word	1476528128
 727 0188 00040258 		.word	1476527104
 728 018c 00100258 		.word	1476530176
 729              		.cfi_endproc
 730              	.LFE160:
 732              		.section	.text.Error_Handler,"ax",%progbits
 733              		.align	1
 734              		.global	Error_Handler
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 739              	Error_Handler:
 740              	.LFB162:
1029:Core/Src/main.c **** 
1030:Core/Src/main.c **** /**
1031:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1032:Core/Src/main.c ****   * @retval None
1033:Core/Src/main.c ****   */
1034:Core/Src/main.c **** void Error_Handler(void)
1035:Core/Src/main.c **** {
 741              		.loc 1 1035 1 is_stmt 1 view -0
 742              		.cfi_startproc
 743              		@ Volatile: function does not return.
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              		@ link register save eliminated.
1036:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1037:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1038:Core/Src/main.c ****   __disable_irq();
 747              		.loc 1 1038 3 view .LVU212
 748              	.LBB12:
 749              	.LBI12:
 750              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 36


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 37


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 38


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 39


 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 751              		.loc 2 207 27 view .LVU213
 752              	.LBB13:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 753              		.loc 2 209 3 view .LVU214
 754              		.syntax unified
 755              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 756 0000 72B6     		cpsid i
 757              	@ 0 "" 2
 758              		.thumb
 759              		.syntax unified
 760              	.L39:
 761              	.LBE13:
 762              	.LBE12:
1039:Core/Src/main.c ****   while (1)
 763              		.loc 1 1039 3 view .LVU215
1040:Core/Src/main.c ****   {
1041:Core/Src/main.c ****   }
 764              		.loc 1 1041 3 view .LVU216
1039:Core/Src/main.c ****   while (1)
 765              		.loc 1 1039 9 view .LVU217
 766 0002 FEE7     		b	.L39
 767              		.cfi_endproc
 768              	.LFE162:
 770              		.section	.text.MX_SPI1_Init,"ax",%progbits
 771              		.align	1
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	MX_SPI1_Init:
 777              	.LFB152:
 510:Core/Src/main.c **** 
 778              		.loc 1 510 1 view -0
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 40


 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 0
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782 0000 08B5     		push	{r3, lr}
 783              		.cfi_def_cfa_offset 8
 784              		.cfi_offset 3, -8
 785              		.cfi_offset 14, -4
 520:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 786              		.loc 1 520 3 view .LVU219
 520:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 787              		.loc 1 520 18 is_stmt 0 view .LVU220
 788 0002 1348     		ldr	r0, .L44
 789 0004 134B     		ldr	r3, .L44+4
 790 0006 0360     		str	r3, [r0]
 521:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 791              		.loc 1 521 3 is_stmt 1 view .LVU221
 521:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 792              		.loc 1 521 19 is_stmt 0 view .LVU222
 793 0008 4FF48003 		mov	r3, #4194304
 794 000c 4360     		str	r3, [r0, #4]
 522:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 795              		.loc 1 522 3 is_stmt 1 view .LVU223
 522:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 796              		.loc 1 522 24 is_stmt 0 view .LVU224
 797 000e 0023     		movs	r3, #0
 798 0010 8360     		str	r3, [r0, #8]
 523:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 799              		.loc 1 523 3 is_stmt 1 view .LVU225
 523:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800              		.loc 1 523 23 is_stmt 0 view .LVU226
 801 0012 0322     		movs	r2, #3
 802 0014 C260     		str	r2, [r0, #12]
 524:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 803              		.loc 1 524 3 is_stmt 1 view .LVU227
 524:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 804              		.loc 1 524 26 is_stmt 0 view .LVU228
 805 0016 0361     		str	r3, [r0, #16]
 525:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 806              		.loc 1 525 3 is_stmt 1 view .LVU229
 525:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 807              		.loc 1 525 23 is_stmt 0 view .LVU230
 808 0018 4361     		str	r3, [r0, #20]
 526:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 809              		.loc 1 526 3 is_stmt 1 view .LVU231
 526:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 810              		.loc 1 526 18 is_stmt 0 view .LVU232
 811 001a 4FF08062 		mov	r2, #67108864
 812 001e 8261     		str	r2, [r0, #24]
 527:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 813              		.loc 1 527 3 is_stmt 1 view .LVU233
 527:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 814              		.loc 1 527 32 is_stmt 0 view .LVU234
 815 0020 C361     		str	r3, [r0, #28]
 528:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 816              		.loc 1 528 3 is_stmt 1 view .LVU235
 528:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 817              		.loc 1 528 23 is_stmt 0 view .LVU236
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 41


 818 0022 0362     		str	r3, [r0, #32]
 529:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 819              		.loc 1 529 3 is_stmt 1 view .LVU237
 529:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 820              		.loc 1 529 21 is_stmt 0 view .LVU238
 821 0024 4362     		str	r3, [r0, #36]
 530:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 822              		.loc 1 530 3 is_stmt 1 view .LVU239
 530:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 823              		.loc 1 530 29 is_stmt 0 view .LVU240
 824 0026 8362     		str	r3, [r0, #40]
 531:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 825              		.loc 1 531 3 is_stmt 1 view .LVU241
 531:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 826              		.loc 1 531 28 is_stmt 0 view .LVU242
 827 0028 C362     		str	r3, [r0, #44]
 532:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 828              		.loc 1 532 3 is_stmt 1 view .LVU243
 532:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 829              		.loc 1 532 23 is_stmt 0 view .LVU244
 830 002a 4FF08042 		mov	r2, #1073741824
 831 002e 4263     		str	r2, [r0, #52]
 533:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 832              		.loc 1 533 3 is_stmt 1 view .LVU245
 533:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 833              		.loc 1 533 26 is_stmt 0 view .LVU246
 834 0030 8363     		str	r3, [r0, #56]
 534:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 835              		.loc 1 534 3 is_stmt 1 view .LVU247
 534:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 836              		.loc 1 534 28 is_stmt 0 view .LVU248
 837 0032 C363     		str	r3, [r0, #60]
 535:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 838              		.loc 1 535 3 is_stmt 1 view .LVU249
 535:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 839              		.loc 1 535 41 is_stmt 0 view .LVU250
 840 0034 0364     		str	r3, [r0, #64]
 536:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 841              		.loc 1 536 3 is_stmt 1 view .LVU251
 536:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 842              		.loc 1 536 41 is_stmt 0 view .LVU252
 843 0036 4364     		str	r3, [r0, #68]
 537:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 844              		.loc 1 537 3 is_stmt 1 view .LVU253
 537:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 845              		.loc 1 537 31 is_stmt 0 view .LVU254
 846 0038 8364     		str	r3, [r0, #72]
 538:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 847              		.loc 1 538 3 is_stmt 1 view .LVU255
 538:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 848              		.loc 1 538 38 is_stmt 0 view .LVU256
 849 003a C364     		str	r3, [r0, #76]
 539:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 850              		.loc 1 539 3 is_stmt 1 view .LVU257
 539:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 851              		.loc 1 539 37 is_stmt 0 view .LVU258
 852 003c 0365     		str	r3, [r0, #80]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 42


 540:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 853              		.loc 1 540 3 is_stmt 1 view .LVU259
 540:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 854              		.loc 1 540 32 is_stmt 0 view .LVU260
 855 003e 4365     		str	r3, [r0, #84]
 541:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 856              		.loc 1 541 3 is_stmt 1 view .LVU261
 541:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 857              		.loc 1 541 21 is_stmt 0 view .LVU262
 858 0040 8365     		str	r3, [r0, #88]
 542:Core/Src/main.c ****   {
 859              		.loc 1 542 3 is_stmt 1 view .LVU263
 542:Core/Src/main.c ****   {
 860              		.loc 1 542 7 is_stmt 0 view .LVU264
 861 0042 FFF7FEFF 		bl	HAL_SPI_Init
 862              	.LVL50:
 542:Core/Src/main.c ****   {
 863              		.loc 1 542 6 discriminator 1 view .LVU265
 864 0046 00B9     		cbnz	r0, .L43
 550:Core/Src/main.c **** 
 865              		.loc 1 550 1 view .LVU266
 866 0048 08BD     		pop	{r3, pc}
 867              	.L43:
 544:Core/Src/main.c ****   }
 868              		.loc 1 544 5 is_stmt 1 view .LVU267
 869 004a FFF7FEFF 		bl	Error_Handler
 870              	.LVL51:
 871              	.L45:
 872 004e 00BF     		.align	2
 873              	.L44:
 874 0050 00000000 		.word	hspi1
 875 0054 00300140 		.word	1073819648
 876              		.cfi_endproc
 877              	.LFE152:
 879              		.section	.text.MX_SPI3_Init,"ax",%progbits
 880              		.align	1
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	MX_SPI3_Init:
 886              	.LFB153:
 558:Core/Src/main.c **** 
 887              		.loc 1 558 1 view -0
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 0
 890              		@ frame_needed = 0, uses_anonymous_args = 0
 891 0000 08B5     		push	{r3, lr}
 892              		.cfi_def_cfa_offset 8
 893              		.cfi_offset 3, -8
 894              		.cfi_offset 14, -4
 568:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 895              		.loc 1 568 3 view .LVU269
 568:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 896              		.loc 1 568 18 is_stmt 0 view .LVU270
 897 0002 1348     		ldr	r0, .L50
 898 0004 134B     		ldr	r3, .L50+4
 899 0006 0360     		str	r3, [r0]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 43


 569:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 900              		.loc 1 569 3 is_stmt 1 view .LVU271
 569:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 901              		.loc 1 569 19 is_stmt 0 view .LVU272
 902 0008 4FF48003 		mov	r3, #4194304
 903 000c 4360     		str	r3, [r0, #4]
 570:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 904              		.loc 1 570 3 is_stmt 1 view .LVU273
 570:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 905              		.loc 1 570 24 is_stmt 0 view .LVU274
 906 000e 0023     		movs	r3, #0
 907 0010 8360     		str	r3, [r0, #8]
 571:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 908              		.loc 1 571 3 is_stmt 1 view .LVU275
 571:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 909              		.loc 1 571 23 is_stmt 0 view .LVU276
 910 0012 0322     		movs	r2, #3
 911 0014 C260     		str	r2, [r0, #12]
 572:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 912              		.loc 1 572 3 is_stmt 1 view .LVU277
 572:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 913              		.loc 1 572 26 is_stmt 0 view .LVU278
 914 0016 0361     		str	r3, [r0, #16]
 573:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 915              		.loc 1 573 3 is_stmt 1 view .LVU279
 573:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 916              		.loc 1 573 23 is_stmt 0 view .LVU280
 917 0018 4361     		str	r3, [r0, #20]
 574:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 918              		.loc 1 574 3 is_stmt 1 view .LVU281
 574:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 919              		.loc 1 574 18 is_stmt 0 view .LVU282
 920 001a 4FF08062 		mov	r2, #67108864
 921 001e 8261     		str	r2, [r0, #24]
 575:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 922              		.loc 1 575 3 is_stmt 1 view .LVU283
 575:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 923              		.loc 1 575 32 is_stmt 0 view .LVU284
 924 0020 C361     		str	r3, [r0, #28]
 576:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 925              		.loc 1 576 3 is_stmt 1 view .LVU285
 576:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 926              		.loc 1 576 23 is_stmt 0 view .LVU286
 927 0022 0362     		str	r3, [r0, #32]
 577:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 928              		.loc 1 577 3 is_stmt 1 view .LVU287
 577:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 929              		.loc 1 577 21 is_stmt 0 view .LVU288
 930 0024 4362     		str	r3, [r0, #36]
 578:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 931              		.loc 1 578 3 is_stmt 1 view .LVU289
 578:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 932              		.loc 1 578 29 is_stmt 0 view .LVU290
 933 0026 8362     		str	r3, [r0, #40]
 579:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 934              		.loc 1 579 3 is_stmt 1 view .LVU291
 579:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 44


 935              		.loc 1 579 28 is_stmt 0 view .LVU292
 936 0028 C362     		str	r3, [r0, #44]
 580:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 937              		.loc 1 580 3 is_stmt 1 view .LVU293
 580:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 938              		.loc 1 580 23 is_stmt 0 view .LVU294
 939 002a 4FF08042 		mov	r2, #1073741824
 940 002e 4263     		str	r2, [r0, #52]
 581:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 941              		.loc 1 581 3 is_stmt 1 view .LVU295
 581:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 942              		.loc 1 581 26 is_stmt 0 view .LVU296
 943 0030 8363     		str	r3, [r0, #56]
 582:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 944              		.loc 1 582 3 is_stmt 1 view .LVU297
 582:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 945              		.loc 1 582 28 is_stmt 0 view .LVU298
 946 0032 C363     		str	r3, [r0, #60]
 583:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 947              		.loc 1 583 3 is_stmt 1 view .LVU299
 583:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 948              		.loc 1 583 41 is_stmt 0 view .LVU300
 949 0034 0364     		str	r3, [r0, #64]
 584:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 950              		.loc 1 584 3 is_stmt 1 view .LVU301
 584:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 951              		.loc 1 584 41 is_stmt 0 view .LVU302
 952 0036 4364     		str	r3, [r0, #68]
 585:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 953              		.loc 1 585 3 is_stmt 1 view .LVU303
 585:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 954              		.loc 1 585 31 is_stmt 0 view .LVU304
 955 0038 8364     		str	r3, [r0, #72]
 586:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 956              		.loc 1 586 3 is_stmt 1 view .LVU305
 586:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 957              		.loc 1 586 38 is_stmt 0 view .LVU306
 958 003a C364     		str	r3, [r0, #76]
 587:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 959              		.loc 1 587 3 is_stmt 1 view .LVU307
 587:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 960              		.loc 1 587 37 is_stmt 0 view .LVU308
 961 003c 0365     		str	r3, [r0, #80]
 588:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 962              		.loc 1 588 3 is_stmt 1 view .LVU309
 588:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 963              		.loc 1 588 32 is_stmt 0 view .LVU310
 964 003e 4365     		str	r3, [r0, #84]
 589:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 965              		.loc 1 589 3 is_stmt 1 view .LVU311
 589:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 966              		.loc 1 589 21 is_stmt 0 view .LVU312
 967 0040 8365     		str	r3, [r0, #88]
 590:Core/Src/main.c ****   {
 968              		.loc 1 590 3 is_stmt 1 view .LVU313
 590:Core/Src/main.c ****   {
 969              		.loc 1 590 7 is_stmt 0 view .LVU314
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 45


 970 0042 FFF7FEFF 		bl	HAL_SPI_Init
 971              	.LVL52:
 590:Core/Src/main.c ****   {
 972              		.loc 1 590 6 discriminator 1 view .LVU315
 973 0046 00B9     		cbnz	r0, .L49
 598:Core/Src/main.c **** 
 974              		.loc 1 598 1 view .LVU316
 975 0048 08BD     		pop	{r3, pc}
 976              	.L49:
 592:Core/Src/main.c ****   }
 977              		.loc 1 592 5 is_stmt 1 view .LVU317
 978 004a FFF7FEFF 		bl	Error_Handler
 979              	.LVL53:
 980              	.L51:
 981 004e 00BF     		.align	2
 982              	.L50:
 983 0050 00000000 		.word	hspi3
 984 0054 003C0040 		.word	1073757184
 985              		.cfi_endproc
 986              	.LFE153:
 988              		.section	.text.MX_SPI4_Init,"ax",%progbits
 989              		.align	1
 990              		.syntax unified
 991              		.thumb
 992              		.thumb_func
 994              	MX_SPI4_Init:
 995              	.LFB154:
 606:Core/Src/main.c **** 
 996              		.loc 1 606 1 view -0
 997              		.cfi_startproc
 998              		@ args = 0, pretend = 0, frame = 0
 999              		@ frame_needed = 0, uses_anonymous_args = 0
 1000 0000 08B5     		push	{r3, lr}
 1001              		.cfi_def_cfa_offset 8
 1002              		.cfi_offset 3, -8
 1003              		.cfi_offset 14, -4
 616:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 1004              		.loc 1 616 3 view .LVU319
 616:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 1005              		.loc 1 616 18 is_stmt 0 view .LVU320
 1006 0002 1348     		ldr	r0, .L56
 1007 0004 134B     		ldr	r3, .L56+4
 1008 0006 0360     		str	r3, [r0]
 617:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 1009              		.loc 1 617 3 is_stmt 1 view .LVU321
 617:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 1010              		.loc 1 617 19 is_stmt 0 view .LVU322
 1011 0008 4FF48003 		mov	r3, #4194304
 1012 000c 4360     		str	r3, [r0, #4]
 618:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 1013              		.loc 1 618 3 is_stmt 1 view .LVU323
 618:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 1014              		.loc 1 618 24 is_stmt 0 view .LVU324
 1015 000e 0023     		movs	r3, #0
 1016 0010 8360     		str	r3, [r0, #8]
 619:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 1017              		.loc 1 619 3 is_stmt 1 view .LVU325
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 46


 619:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 1018              		.loc 1 619 23 is_stmt 0 view .LVU326
 1019 0012 0722     		movs	r2, #7
 1020 0014 C260     		str	r2, [r0, #12]
 620:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 1021              		.loc 1 620 3 is_stmt 1 view .LVU327
 620:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 1022              		.loc 1 620 26 is_stmt 0 view .LVU328
 1023 0016 0361     		str	r3, [r0, #16]
 621:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 1024              		.loc 1 621 3 is_stmt 1 view .LVU329
 621:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 1025              		.loc 1 621 23 is_stmt 0 view .LVU330
 1026 0018 4361     		str	r3, [r0, #20]
 622:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1027              		.loc 1 622 3 is_stmt 1 view .LVU331
 622:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1028              		.loc 1 622 18 is_stmt 0 view .LVU332
 1029 001a 4FF08062 		mov	r2, #67108864
 1030 001e 8261     		str	r2, [r0, #24]
 623:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1031              		.loc 1 623 3 is_stmt 1 view .LVU333
 623:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1032              		.loc 1 623 32 is_stmt 0 view .LVU334
 1033 0020 C361     		str	r3, [r0, #28]
 624:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 1034              		.loc 1 624 3 is_stmt 1 view .LVU335
 624:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 1035              		.loc 1 624 23 is_stmt 0 view .LVU336
 1036 0022 0362     		str	r3, [r0, #32]
 625:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1037              		.loc 1 625 3 is_stmt 1 view .LVU337
 625:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1038              		.loc 1 625 21 is_stmt 0 view .LVU338
 1039 0024 4362     		str	r3, [r0, #36]
 626:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 1040              		.loc 1 626 3 is_stmt 1 view .LVU339
 626:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 1041              		.loc 1 626 29 is_stmt 0 view .LVU340
 1042 0026 8362     		str	r3, [r0, #40]
 627:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1043              		.loc 1 627 3 is_stmt 1 view .LVU341
 627:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1044              		.loc 1 627 28 is_stmt 0 view .LVU342
 1045 0028 C362     		str	r3, [r0, #44]
 628:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 1046              		.loc 1 628 3 is_stmt 1 view .LVU343
 628:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 1047              		.loc 1 628 23 is_stmt 0 view .LVU344
 1048 002a 4FF08042 		mov	r2, #1073741824
 1049 002e 4263     		str	r2, [r0, #52]
 629:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 1050              		.loc 1 629 3 is_stmt 1 view .LVU345
 629:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 1051              		.loc 1 629 26 is_stmt 0 view .LVU346
 1052 0030 8363     		str	r3, [r0, #56]
 630:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 47


 1053              		.loc 1 630 3 is_stmt 1 view .LVU347
 630:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1054              		.loc 1 630 28 is_stmt 0 view .LVU348
 1055 0032 C363     		str	r3, [r0, #60]
 631:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1056              		.loc 1 631 3 is_stmt 1 view .LVU349
 631:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1057              		.loc 1 631 41 is_stmt 0 view .LVU350
 1058 0034 0364     		str	r3, [r0, #64]
 632:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 1059              		.loc 1 632 3 is_stmt 1 view .LVU351
 632:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 1060              		.loc 1 632 41 is_stmt 0 view .LVU352
 1061 0036 4364     		str	r3, [r0, #68]
 633:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 1062              		.loc 1 633 3 is_stmt 1 view .LVU353
 633:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 1063              		.loc 1 633 31 is_stmt 0 view .LVU354
 1064 0038 8364     		str	r3, [r0, #72]
 634:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 1065              		.loc 1 634 3 is_stmt 1 view .LVU355
 634:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 1066              		.loc 1 634 38 is_stmt 0 view .LVU356
 1067 003a C364     		str	r3, [r0, #76]
 635:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 1068              		.loc 1 635 3 is_stmt 1 view .LVU357
 635:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 1069              		.loc 1 635 37 is_stmt 0 view .LVU358
 1070 003c 0365     		str	r3, [r0, #80]
 636:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 1071              		.loc 1 636 3 is_stmt 1 view .LVU359
 636:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 1072              		.loc 1 636 32 is_stmt 0 view .LVU360
 1073 003e 4365     		str	r3, [r0, #84]
 637:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 1074              		.loc 1 637 3 is_stmt 1 view .LVU361
 637:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 1075              		.loc 1 637 21 is_stmt 0 view .LVU362
 1076 0040 8365     		str	r3, [r0, #88]
 638:Core/Src/main.c ****   {
 1077              		.loc 1 638 3 is_stmt 1 view .LVU363
 638:Core/Src/main.c ****   {
 1078              		.loc 1 638 7 is_stmt 0 view .LVU364
 1079 0042 FFF7FEFF 		bl	HAL_SPI_Init
 1080              	.LVL54:
 638:Core/Src/main.c ****   {
 1081              		.loc 1 638 6 discriminator 1 view .LVU365
 1082 0046 00B9     		cbnz	r0, .L55
 646:Core/Src/main.c **** 
 1083              		.loc 1 646 1 view .LVU366
 1084 0048 08BD     		pop	{r3, pc}
 1085              	.L55:
 640:Core/Src/main.c ****   }
 1086              		.loc 1 640 5 is_stmt 1 view .LVU367
 1087 004a FFF7FEFF 		bl	Error_Handler
 1088              	.LVL55:
 1089              	.L57:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 48


 1090 004e 00BF     		.align	2
 1091              	.L56:
 1092 0050 00000000 		.word	hspi4
 1093 0054 00340140 		.word	1073820672
 1094              		.cfi_endproc
 1095              	.LFE154:
 1097              		.section	.text.MX_SPI6_Init,"ax",%progbits
 1098              		.align	1
 1099              		.syntax unified
 1100              		.thumb
 1101              		.thumb_func
 1103              	MX_SPI6_Init:
 1104              	.LFB155:
 654:Core/Src/main.c **** 
 1105              		.loc 1 654 1 view -0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109 0000 08B5     		push	{r3, lr}
 1110              		.cfi_def_cfa_offset 8
 1111              		.cfi_offset 3, -8
 1112              		.cfi_offset 14, -4
 664:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 1113              		.loc 1 664 3 view .LVU369
 664:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 1114              		.loc 1 664 18 is_stmt 0 view .LVU370
 1115 0002 1348     		ldr	r0, .L62
 1116 0004 134B     		ldr	r3, .L62+4
 1117 0006 0360     		str	r3, [r0]
 665:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 1118              		.loc 1 665 3 is_stmt 1 view .LVU371
 665:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 1119              		.loc 1 665 19 is_stmt 0 view .LVU372
 1120 0008 4FF48003 		mov	r3, #4194304
 1121 000c 4360     		str	r3, [r0, #4]
 666:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 1122              		.loc 1 666 3 is_stmt 1 view .LVU373
 666:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 1123              		.loc 1 666 24 is_stmt 0 view .LVU374
 1124 000e 0023     		movs	r3, #0
 1125 0010 8360     		str	r3, [r0, #8]
 667:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 1126              		.loc 1 667 3 is_stmt 1 view .LVU375
 667:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 1127              		.loc 1 667 23 is_stmt 0 view .LVU376
 1128 0012 0322     		movs	r2, #3
 1129 0014 C260     		str	r2, [r0, #12]
 668:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 1130              		.loc 1 668 3 is_stmt 1 view .LVU377
 668:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 1131              		.loc 1 668 26 is_stmt 0 view .LVU378
 1132 0016 0361     		str	r3, [r0, #16]
 669:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 1133              		.loc 1 669 3 is_stmt 1 view .LVU379
 669:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 1134              		.loc 1 669 23 is_stmt 0 view .LVU380
 1135 0018 4361     		str	r3, [r0, #20]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 49


 670:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1136              		.loc 1 670 3 is_stmt 1 view .LVU381
 670:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1137              		.loc 1 670 18 is_stmt 0 view .LVU382
 1138 001a 4FF08062 		mov	r2, #67108864
 1139 001e 8261     		str	r2, [r0, #24]
 671:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1140              		.loc 1 671 3 is_stmt 1 view .LVU383
 671:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1141              		.loc 1 671 32 is_stmt 0 view .LVU384
 1142 0020 C361     		str	r3, [r0, #28]
 672:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 1143              		.loc 1 672 3 is_stmt 1 view .LVU385
 672:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 1144              		.loc 1 672 23 is_stmt 0 view .LVU386
 1145 0022 0362     		str	r3, [r0, #32]
 673:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1146              		.loc 1 673 3 is_stmt 1 view .LVU387
 673:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1147              		.loc 1 673 21 is_stmt 0 view .LVU388
 1148 0024 4362     		str	r3, [r0, #36]
 674:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 1149              		.loc 1 674 3 is_stmt 1 view .LVU389
 674:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 1150              		.loc 1 674 29 is_stmt 0 view .LVU390
 1151 0026 8362     		str	r3, [r0, #40]
 675:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1152              		.loc 1 675 3 is_stmt 1 view .LVU391
 675:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1153              		.loc 1 675 28 is_stmt 0 view .LVU392
 1154 0028 C362     		str	r3, [r0, #44]
 676:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 1155              		.loc 1 676 3 is_stmt 1 view .LVU393
 676:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 1156              		.loc 1 676 23 is_stmt 0 view .LVU394
 1157 002a 4FF08042 		mov	r2, #1073741824
 1158 002e 4263     		str	r2, [r0, #52]
 677:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 1159              		.loc 1 677 3 is_stmt 1 view .LVU395
 677:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 1160              		.loc 1 677 26 is_stmt 0 view .LVU396
 1161 0030 8363     		str	r3, [r0, #56]
 678:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1162              		.loc 1 678 3 is_stmt 1 view .LVU397
 678:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1163              		.loc 1 678 28 is_stmt 0 view .LVU398
 1164 0032 C363     		str	r3, [r0, #60]
 679:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1165              		.loc 1 679 3 is_stmt 1 view .LVU399
 679:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1166              		.loc 1 679 41 is_stmt 0 view .LVU400
 1167 0034 0364     		str	r3, [r0, #64]
 680:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 1168              		.loc 1 680 3 is_stmt 1 view .LVU401
 680:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 1169              		.loc 1 680 41 is_stmt 0 view .LVU402
 1170 0036 4364     		str	r3, [r0, #68]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 50


 681:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 1171              		.loc 1 681 3 is_stmt 1 view .LVU403
 681:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 1172              		.loc 1 681 31 is_stmt 0 view .LVU404
 1173 0038 8364     		str	r3, [r0, #72]
 682:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 1174              		.loc 1 682 3 is_stmt 1 view .LVU405
 682:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 1175              		.loc 1 682 38 is_stmt 0 view .LVU406
 1176 003a C364     		str	r3, [r0, #76]
 683:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 1177              		.loc 1 683 3 is_stmt 1 view .LVU407
 683:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 1178              		.loc 1 683 37 is_stmt 0 view .LVU408
 1179 003c 0365     		str	r3, [r0, #80]
 684:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 1180              		.loc 1 684 3 is_stmt 1 view .LVU409
 684:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 1181              		.loc 1 684 32 is_stmt 0 view .LVU410
 1182 003e 4365     		str	r3, [r0, #84]
 685:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 1183              		.loc 1 685 3 is_stmt 1 view .LVU411
 685:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 1184              		.loc 1 685 21 is_stmt 0 view .LVU412
 1185 0040 8365     		str	r3, [r0, #88]
 686:Core/Src/main.c ****   {
 1186              		.loc 1 686 3 is_stmt 1 view .LVU413
 686:Core/Src/main.c ****   {
 1187              		.loc 1 686 7 is_stmt 0 view .LVU414
 1188 0042 FFF7FEFF 		bl	HAL_SPI_Init
 1189              	.LVL56:
 686:Core/Src/main.c ****   {
 1190              		.loc 1 686 6 discriminator 1 view .LVU415
 1191 0046 00B9     		cbnz	r0, .L61
 694:Core/Src/main.c **** 
 1192              		.loc 1 694 1 view .LVU416
 1193 0048 08BD     		pop	{r3, pc}
 1194              	.L61:
 688:Core/Src/main.c ****   }
 1195              		.loc 1 688 5 is_stmt 1 view .LVU417
 1196 004a FFF7FEFF 		bl	Error_Handler
 1197              	.LVL57:
 1198              	.L63:
 1199 004e 00BF     		.align	2
 1200              	.L62:
 1201 0050 00000000 		.word	hspi6
 1202 0054 00140058 		.word	1476400128
 1203              		.cfi_endproc
 1204              	.LFE155:
 1206              		.section	.text.MX_UART8_Init,"ax",%progbits
 1207              		.align	1
 1208              		.syntax unified
 1209              		.thumb
 1210              		.thumb_func
 1212              	MX_UART8_Init:
 1213              	.LFB158:
 820:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 51


 1214              		.loc 1 820 1 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218 0000 08B5     		push	{r3, lr}
 1219              		.cfi_def_cfa_offset 8
 1220              		.cfi_offset 3, -8
 1221              		.cfi_offset 14, -4
 829:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 1222              		.loc 1 829 3 view .LVU419
 829:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 1223              		.loc 1 829 19 is_stmt 0 view .LVU420
 1224 0002 1648     		ldr	r0, .L74
 1225 0004 164B     		ldr	r3, .L74+4
 1226 0006 0360     		str	r3, [r0]
 830:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 1227              		.loc 1 830 3 is_stmt 1 view .LVU421
 830:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 1228              		.loc 1 830 24 is_stmt 0 view .LVU422
 1229 0008 4FF4E133 		mov	r3, #115200
 1230 000c 4360     		str	r3, [r0, #4]
 831:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 1231              		.loc 1 831 3 is_stmt 1 view .LVU423
 831:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 1232              		.loc 1 831 26 is_stmt 0 view .LVU424
 1233 000e 0021     		movs	r1, #0
 1234 0010 8160     		str	r1, [r0, #8]
 832:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 1235              		.loc 1 832 3 is_stmt 1 view .LVU425
 832:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 1236              		.loc 1 832 24 is_stmt 0 view .LVU426
 1237 0012 C160     		str	r1, [r0, #12]
 833:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 1238              		.loc 1 833 3 is_stmt 1 view .LVU427
 833:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 1239              		.loc 1 833 22 is_stmt 0 view .LVU428
 1240 0014 0161     		str	r1, [r0, #16]
 834:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1241              		.loc 1 834 3 is_stmt 1 view .LVU429
 834:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1242              		.loc 1 834 20 is_stmt 0 view .LVU430
 1243 0016 0C23     		movs	r3, #12
 1244 0018 4361     		str	r3, [r0, #20]
 835:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 1245              		.loc 1 835 3 is_stmt 1 view .LVU431
 835:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 1246              		.loc 1 835 25 is_stmt 0 view .LVU432
 1247 001a 8161     		str	r1, [r0, #24]
 836:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1248              		.loc 1 836 3 is_stmt 1 view .LVU433
 836:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1249              		.loc 1 836 28 is_stmt 0 view .LVU434
 1250 001c C161     		str	r1, [r0, #28]
 837:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1251              		.loc 1 837 3 is_stmt 1 view .LVU435
 837:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1252              		.loc 1 837 30 is_stmt 0 view .LVU436
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 52


 1253 001e 0162     		str	r1, [r0, #32]
 838:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1254              		.loc 1 838 3 is_stmt 1 view .LVU437
 838:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1255              		.loc 1 838 30 is_stmt 0 view .LVU438
 1256 0020 4162     		str	r1, [r0, #36]
 839:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 1257              		.loc 1 839 3 is_stmt 1 view .LVU439
 839:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 1258              		.loc 1 839 38 is_stmt 0 view .LVU440
 1259 0022 8162     		str	r1, [r0, #40]
 840:Core/Src/main.c ****   {
 1260              		.loc 1 840 3 is_stmt 1 view .LVU441
 840:Core/Src/main.c ****   {
 1261              		.loc 1 840 7 is_stmt 0 view .LVU442
 1262 0024 0A46     		mov	r2, r1
 1263 0026 FFF7FEFF 		bl	HAL_MultiProcessor_Init
 1264              	.LVL58:
 840:Core/Src/main.c ****   {
 1265              		.loc 1 840 6 discriminator 1 view .LVU443
 1266 002a 70B9     		cbnz	r0, .L70
 844:Core/Src/main.c ****   {
 1267              		.loc 1 844 3 is_stmt 1 view .LVU444
 844:Core/Src/main.c ****   {
 1268              		.loc 1 844 7 is_stmt 0 view .LVU445
 1269 002c 0021     		movs	r1, #0
 1270 002e 0B48     		ldr	r0, .L74
 1271 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1272              	.LVL59:
 844:Core/Src/main.c ****   {
 1273              		.loc 1 844 6 discriminator 1 view .LVU446
 1274 0034 58B9     		cbnz	r0, .L71
 848:Core/Src/main.c ****   {
 1275              		.loc 1 848 3 is_stmt 1 view .LVU447
 848:Core/Src/main.c ****   {
 1276              		.loc 1 848 7 is_stmt 0 view .LVU448
 1277 0036 0021     		movs	r1, #0
 1278 0038 0848     		ldr	r0, .L74
 1279 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1280              	.LVL60:
 848:Core/Src/main.c ****   {
 1281              		.loc 1 848 6 discriminator 1 view .LVU449
 1282 003e 40B9     		cbnz	r0, .L72
 852:Core/Src/main.c ****   {
 1283              		.loc 1 852 3 is_stmt 1 view .LVU450
 852:Core/Src/main.c ****   {
 1284              		.loc 1 852 7 is_stmt 0 view .LVU451
 1285 0040 0648     		ldr	r0, .L74
 1286 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1287              	.LVL61:
 852:Core/Src/main.c ****   {
 1288              		.loc 1 852 6 discriminator 1 view .LVU452
 1289 0046 30B9     		cbnz	r0, .L73
 860:Core/Src/main.c **** 
 1290              		.loc 1 860 1 view .LVU453
 1291 0048 08BD     		pop	{r3, pc}
 1292              	.L70:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 53


 842:Core/Src/main.c ****   }
 1293              		.loc 1 842 5 is_stmt 1 view .LVU454
 1294 004a FFF7FEFF 		bl	Error_Handler
 1295              	.LVL62:
 1296              	.L71:
 846:Core/Src/main.c ****   }
 1297              		.loc 1 846 5 view .LVU455
 1298 004e FFF7FEFF 		bl	Error_Handler
 1299              	.LVL63:
 1300              	.L72:
 850:Core/Src/main.c ****   }
 1301              		.loc 1 850 5 view .LVU456
 1302 0052 FFF7FEFF 		bl	Error_Handler
 1303              	.LVL64:
 1304              	.L73:
 854:Core/Src/main.c ****   }
 1305              		.loc 1 854 5 view .LVU457
 1306 0056 FFF7FEFF 		bl	Error_Handler
 1307              	.LVL65:
 1308              	.L75:
 1309 005a 00BF     		.align	2
 1310              	.L74:
 1311 005c 00000000 		.word	huart8
 1312 0060 007C0040 		.word	1073773568
 1313              		.cfi_endproc
 1314              	.LFE158:
 1316              		.section	.text.MX_UART4_Init,"ax",%progbits
 1317              		.align	1
 1318              		.syntax unified
 1319              		.thumb
 1320              		.thumb_func
 1322              	MX_UART4_Init:
 1323              	.LFB157:
 772:Core/Src/main.c **** 
 1324              		.loc 1 772 1 view -0
 1325              		.cfi_startproc
 1326              		@ args = 0, pretend = 0, frame = 0
 1327              		@ frame_needed = 0, uses_anonymous_args = 0
 1328 0000 08B5     		push	{r3, lr}
 1329              		.cfi_def_cfa_offset 8
 1330              		.cfi_offset 3, -8
 1331              		.cfi_offset 14, -4
 781:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1332              		.loc 1 781 3 view .LVU459
 781:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1333              		.loc 1 781 19 is_stmt 0 view .LVU460
 1334 0002 1648     		ldr	r0, .L86
 1335 0004 164B     		ldr	r3, .L86+4
 1336 0006 0360     		str	r3, [r0]
 782:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1337              		.loc 1 782 3 is_stmt 1 view .LVU461
 782:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1338              		.loc 1 782 24 is_stmt 0 view .LVU462
 1339 0008 4FF4E133 		mov	r3, #115200
 1340 000c 4360     		str	r3, [r0, #4]
 783:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1341              		.loc 1 783 3 is_stmt 1 view .LVU463
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 54


 783:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1342              		.loc 1 783 26 is_stmt 0 view .LVU464
 1343 000e 0021     		movs	r1, #0
 1344 0010 8160     		str	r1, [r0, #8]
 784:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1345              		.loc 1 784 3 is_stmt 1 view .LVU465
 784:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1346              		.loc 1 784 24 is_stmt 0 view .LVU466
 1347 0012 C160     		str	r1, [r0, #12]
 785:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1348              		.loc 1 785 3 is_stmt 1 view .LVU467
 785:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1349              		.loc 1 785 22 is_stmt 0 view .LVU468
 1350 0014 0161     		str	r1, [r0, #16]
 786:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1351              		.loc 1 786 3 is_stmt 1 view .LVU469
 786:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1352              		.loc 1 786 20 is_stmt 0 view .LVU470
 1353 0016 0C23     		movs	r3, #12
 1354 0018 4361     		str	r3, [r0, #20]
 787:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1355              		.loc 1 787 3 is_stmt 1 view .LVU471
 787:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1356              		.loc 1 787 25 is_stmt 0 view .LVU472
 1357 001a 8161     		str	r1, [r0, #24]
 788:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1358              		.loc 1 788 3 is_stmt 1 view .LVU473
 788:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1359              		.loc 1 788 28 is_stmt 0 view .LVU474
 1360 001c C161     		str	r1, [r0, #28]
 789:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1361              		.loc 1 789 3 is_stmt 1 view .LVU475
 789:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1362              		.loc 1 789 30 is_stmt 0 view .LVU476
 1363 001e 0162     		str	r1, [r0, #32]
 790:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1364              		.loc 1 790 3 is_stmt 1 view .LVU477
 790:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1365              		.loc 1 790 30 is_stmt 0 view .LVU478
 1366 0020 4162     		str	r1, [r0, #36]
 791:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 1367              		.loc 1 791 3 is_stmt 1 view .LVU479
 791:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 1368              		.loc 1 791 38 is_stmt 0 view .LVU480
 1369 0022 8162     		str	r1, [r0, #40]
 792:Core/Src/main.c ****   {
 1370              		.loc 1 792 3 is_stmt 1 view .LVU481
 792:Core/Src/main.c ****   {
 1371              		.loc 1 792 7 is_stmt 0 view .LVU482
 1372 0024 0A46     		mov	r2, r1
 1373 0026 FFF7FEFF 		bl	HAL_MultiProcessor_Init
 1374              	.LVL66:
 792:Core/Src/main.c ****   {
 1375              		.loc 1 792 6 discriminator 1 view .LVU483
 1376 002a 70B9     		cbnz	r0, .L82
 796:Core/Src/main.c ****   {
 1377              		.loc 1 796 3 is_stmt 1 view .LVU484
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 55


 796:Core/Src/main.c ****   {
 1378              		.loc 1 796 7 is_stmt 0 view .LVU485
 1379 002c 0021     		movs	r1, #0
 1380 002e 0B48     		ldr	r0, .L86
 1381 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1382              	.LVL67:
 796:Core/Src/main.c ****   {
 1383              		.loc 1 796 6 discriminator 1 view .LVU486
 1384 0034 58B9     		cbnz	r0, .L83
 800:Core/Src/main.c ****   {
 1385              		.loc 1 800 3 is_stmt 1 view .LVU487
 800:Core/Src/main.c ****   {
 1386              		.loc 1 800 7 is_stmt 0 view .LVU488
 1387 0036 0021     		movs	r1, #0
 1388 0038 0848     		ldr	r0, .L86
 1389 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1390              	.LVL68:
 800:Core/Src/main.c ****   {
 1391              		.loc 1 800 6 discriminator 1 view .LVU489
 1392 003e 40B9     		cbnz	r0, .L84
 804:Core/Src/main.c ****   {
 1393              		.loc 1 804 3 is_stmt 1 view .LVU490
 804:Core/Src/main.c ****   {
 1394              		.loc 1 804 7 is_stmt 0 view .LVU491
 1395 0040 0648     		ldr	r0, .L86
 1396 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1397              	.LVL69:
 804:Core/Src/main.c ****   {
 1398              		.loc 1 804 6 discriminator 1 view .LVU492
 1399 0046 30B9     		cbnz	r0, .L85
 812:Core/Src/main.c **** 
 1400              		.loc 1 812 1 view .LVU493
 1401 0048 08BD     		pop	{r3, pc}
 1402              	.L82:
 794:Core/Src/main.c ****   }
 1403              		.loc 1 794 5 is_stmt 1 view .LVU494
 1404 004a FFF7FEFF 		bl	Error_Handler
 1405              	.LVL70:
 1406              	.L83:
 798:Core/Src/main.c ****   }
 1407              		.loc 1 798 5 view .LVU495
 1408 004e FFF7FEFF 		bl	Error_Handler
 1409              	.LVL71:
 1410              	.L84:
 802:Core/Src/main.c ****   }
 1411              		.loc 1 802 5 view .LVU496
 1412 0052 FFF7FEFF 		bl	Error_Handler
 1413              	.LVL72:
 1414              	.L85:
 806:Core/Src/main.c ****   }
 1415              		.loc 1 806 5 view .LVU497
 1416 0056 FFF7FEFF 		bl	Error_Handler
 1417              	.LVL73:
 1418              	.L87:
 1419 005a 00BF     		.align	2
 1420              	.L86:
 1421 005c 00000000 		.word	huart4
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 56


 1422 0060 004C0040 		.word	1073761280
 1423              		.cfi_endproc
 1424              	.LFE157:
 1426              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
 1427              		.align	1
 1428              		.syntax unified
 1429              		.thumb
 1430              		.thumb_func
 1432              	MX_FDCAN1_Init:
 1433              	.LFB151:
 457:Core/Src/main.c **** 
 1434              		.loc 1 457 1 view -0
 1435              		.cfi_startproc
 1436              		@ args = 0, pretend = 0, frame = 0
 1437              		@ frame_needed = 0, uses_anonymous_args = 0
 1438 0000 08B5     		push	{r3, lr}
 1439              		.cfi_def_cfa_offset 8
 1440              		.cfi_offset 3, -8
 1441              		.cfi_offset 14, -4
 466:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 1442              		.loc 1 466 3 view .LVU499
 466:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 1443              		.loc 1 466 20 is_stmt 0 view .LVU500
 1444 0002 1448     		ldr	r0, .L92
 1445 0004 144B     		ldr	r3, .L92+4
 1446 0006 0360     		str	r3, [r0]
 467:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 1447              		.loc 1 467 3 is_stmt 1 view .LVU501
 467:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 1448              		.loc 1 467 28 is_stmt 0 view .LVU502
 1449 0008 0023     		movs	r3, #0
 1450 000a 8360     		str	r3, [r0, #8]
 468:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 1451              		.loc 1 468 3 is_stmt 1 view .LVU503
 468:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 1452              		.loc 1 468 21 is_stmt 0 view .LVU504
 1453 000c C360     		str	r3, [r0, #12]
 469:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 1454              		.loc 1 469 3 is_stmt 1 view .LVU505
 469:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 1455              		.loc 1 469 35 is_stmt 0 view .LVU506
 1456 000e 0374     		strb	r3, [r0, #16]
 470:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 1457              		.loc 1 470 3 is_stmt 1 view .LVU507
 470:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 1458              		.loc 1 470 30 is_stmt 0 view .LVU508
 1459 0010 4374     		strb	r3, [r0, #17]
 471:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 1460              		.loc 1 471 3 is_stmt 1 view .LVU509
 471:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 1461              		.loc 1 471 34 is_stmt 0 view .LVU510
 1462 0012 8374     		strb	r3, [r0, #18]
 472:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 1463              		.loc 1 472 3 is_stmt 1 view .LVU511
 472:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 1464              		.loc 1 472 33 is_stmt 0 view .LVU512
 1465 0014 1022     		movs	r2, #16
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 57


 1466 0016 4261     		str	r2, [r0, #20]
 473:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 1467              		.loc 1 473 3 is_stmt 1 view .LVU513
 473:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 1468              		.loc 1 473 37 is_stmt 0 view .LVU514
 1469 0018 0122     		movs	r2, #1
 1470 001a 8261     		str	r2, [r0, #24]
 474:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 1471              		.loc 1 474 3 is_stmt 1 view .LVU515
 474:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 1472              		.loc 1 474 32 is_stmt 0 view .LVU516
 1473 001c C261     		str	r2, [r0, #28]
 475:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 1474              		.loc 1 475 3 is_stmt 1 view .LVU517
 475:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 1475              		.loc 1 475 32 is_stmt 0 view .LVU518
 1476 001e 0262     		str	r2, [r0, #32]
 476:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 1477              		.loc 1 476 3 is_stmt 1 view .LVU519
 476:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 1478              		.loc 1 476 30 is_stmt 0 view .LVU520
 1479 0020 4262     		str	r2, [r0, #36]
 477:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 1480              		.loc 1 477 3 is_stmt 1 view .LVU521
 477:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 1481              		.loc 1 477 34 is_stmt 0 view .LVU522
 1482 0022 8262     		str	r2, [r0, #40]
 478:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 1483              		.loc 1 478 3 is_stmt 1 view .LVU523
 478:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 1484              		.loc 1 478 29 is_stmt 0 view .LVU524
 1485 0024 C262     		str	r2, [r0, #44]
 479:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 1486              		.loc 1 479 3 is_stmt 1 view .LVU525
 479:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 1487              		.loc 1 479 29 is_stmt 0 view .LVU526
 1488 0026 0263     		str	r2, [r0, #48]
 480:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 1489              		.loc 1 480 3 is_stmt 1 view .LVU527
 480:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 1490              		.loc 1 480 33 is_stmt 0 view .LVU528
 1491 0028 4363     		str	r3, [r0, #52]
 481:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 1492              		.loc 1 481 3 is_stmt 1 view .LVU529
 481:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 1493              		.loc 1 481 30 is_stmt 0 view .LVU530
 1494 002a 8363     		str	r3, [r0, #56]
 482:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 1495              		.loc 1 482 3 is_stmt 1 view .LVU531
 482:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 1496              		.loc 1 482 30 is_stmt 0 view .LVU532
 1497 002c C363     		str	r3, [r0, #60]
 483:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 1498              		.loc 1 483 3 is_stmt 1 view .LVU533
 483:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 1499              		.loc 1 483 32 is_stmt 0 view .LVU534
 1500 002e 0364     		str	r3, [r0, #64]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 58


 484:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 1501              		.loc 1 484 3 is_stmt 1 view .LVU535
 484:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 1502              		.loc 1 484 32 is_stmt 0 view .LVU536
 1503 0030 0422     		movs	r2, #4
 1504 0032 4264     		str	r2, [r0, #68]
 485:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 1505              		.loc 1 485 3 is_stmt 1 view .LVU537
 485:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 1506              		.loc 1 485 32 is_stmt 0 view .LVU538
 1507 0034 8364     		str	r3, [r0, #72]
 486:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 1508              		.loc 1 486 3 is_stmt 1 view .LVU539
 486:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 1509              		.loc 1 486 32 is_stmt 0 view .LVU540
 1510 0036 C264     		str	r2, [r0, #76]
 487:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 1511              		.loc 1 487 3 is_stmt 1 view .LVU541
 487:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 1512              		.loc 1 487 29 is_stmt 0 view .LVU542
 1513 0038 0365     		str	r3, [r0, #80]
 488:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 1514              		.loc 1 488 3 is_stmt 1 view .LVU543
 488:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 1515              		.loc 1 488 29 is_stmt 0 view .LVU544
 1516 003a 4265     		str	r2, [r0, #84]
 489:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 1517              		.loc 1 489 3 is_stmt 1 view .LVU545
 489:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 1518              		.loc 1 489 28 is_stmt 0 view .LVU546
 1519 003c 8365     		str	r3, [r0, #88]
 490:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 1520              		.loc 1 490 3 is_stmt 1 view .LVU547
 490:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 1521              		.loc 1 490 29 is_stmt 0 view .LVU548
 1522 003e C365     		str	r3, [r0, #92]
 491:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1523              		.loc 1 491 3 is_stmt 1 view .LVU549
 491:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1524              		.loc 1 491 36 is_stmt 0 view .LVU550
 1525 0040 0366     		str	r3, [r0, #96]
 492:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 1526              		.loc 1 492 3 is_stmt 1 view .LVU551
 492:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 1527              		.loc 1 492 32 is_stmt 0 view .LVU552
 1528 0042 4366     		str	r3, [r0, #100]
 493:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 1529              		.loc 1 493 3 is_stmt 1 view .LVU553
 493:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 1530              		.loc 1 493 27 is_stmt 0 view .LVU554
 1531 0044 8266     		str	r2, [r0, #104]
 494:Core/Src/main.c ****   {
 1532              		.loc 1 494 3 is_stmt 1 view .LVU555
 494:Core/Src/main.c ****   {
 1533              		.loc 1 494 7 is_stmt 0 view .LVU556
 1534 0046 FFF7FEFF 		bl	HAL_FDCAN_Init
 1535              	.LVL74:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 59


 494:Core/Src/main.c ****   {
 1536              		.loc 1 494 6 discriminator 1 view .LVU557
 1537 004a 00B9     		cbnz	r0, .L91
 502:Core/Src/main.c **** 
 1538              		.loc 1 502 1 view .LVU558
 1539 004c 08BD     		pop	{r3, pc}
 1540              	.L91:
 496:Core/Src/main.c ****   }
 1541              		.loc 1 496 5 is_stmt 1 view .LVU559
 1542 004e FFF7FEFF 		bl	Error_Handler
 1543              	.LVL75:
 1544              	.L93:
 1545 0052 00BF     		.align	2
 1546              	.L92:
 1547 0054 00000000 		.word	hfdcan1
 1548 0058 00A00040 		.word	1073782784
 1549              		.cfi_endproc
 1550              	.LFE151:
 1552              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1553              		.align	1
 1554              		.syntax unified
 1555              		.thumb
 1556              		.thumb_func
 1558              	MX_USART1_UART_Init:
 1559              	.LFB159:
 868:Core/Src/main.c **** 
 1560              		.loc 1 868 1 view -0
 1561              		.cfi_startproc
 1562              		@ args = 0, pretend = 0, frame = 0
 1563              		@ frame_needed = 0, uses_anonymous_args = 0
 1564 0000 08B5     		push	{r3, lr}
 1565              		.cfi_def_cfa_offset 8
 1566              		.cfi_offset 3, -8
 1567              		.cfi_offset 14, -4
 877:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1568              		.loc 1 877 3 view .LVU561
 877:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1569              		.loc 1 877 19 is_stmt 0 view .LVU562
 1570 0002 1548     		ldr	r0, .L104
 1571 0004 154B     		ldr	r3, .L104+4
 1572 0006 0360     		str	r3, [r0]
 878:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1573              		.loc 1 878 3 is_stmt 1 view .LVU563
 878:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1574              		.loc 1 878 24 is_stmt 0 view .LVU564
 1575 0008 4FF4E133 		mov	r3, #115200
 1576 000c 4360     		str	r3, [r0, #4]
 879:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1577              		.loc 1 879 3 is_stmt 1 view .LVU565
 879:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1578              		.loc 1 879 26 is_stmt 0 view .LVU566
 1579 000e 0023     		movs	r3, #0
 1580 0010 8360     		str	r3, [r0, #8]
 880:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1581              		.loc 1 880 3 is_stmt 1 view .LVU567
 880:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1582              		.loc 1 880 24 is_stmt 0 view .LVU568
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 60


 1583 0012 C360     		str	r3, [r0, #12]
 881:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1584              		.loc 1 881 3 is_stmt 1 view .LVU569
 881:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1585              		.loc 1 881 22 is_stmt 0 view .LVU570
 1586 0014 0361     		str	r3, [r0, #16]
 882:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1587              		.loc 1 882 3 is_stmt 1 view .LVU571
 882:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1588              		.loc 1 882 20 is_stmt 0 view .LVU572
 1589 0016 0C22     		movs	r2, #12
 1590 0018 4261     		str	r2, [r0, #20]
 883:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1591              		.loc 1 883 3 is_stmt 1 view .LVU573
 883:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1592              		.loc 1 883 25 is_stmt 0 view .LVU574
 1593 001a 8361     		str	r3, [r0, #24]
 884:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1594              		.loc 1 884 3 is_stmt 1 view .LVU575
 884:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1595              		.loc 1 884 28 is_stmt 0 view .LVU576
 1596 001c C361     		str	r3, [r0, #28]
 885:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1597              		.loc 1 885 3 is_stmt 1 view .LVU577
 885:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1598              		.loc 1 885 30 is_stmt 0 view .LVU578
 1599 001e 0362     		str	r3, [r0, #32]
 886:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1600              		.loc 1 886 3 is_stmt 1 view .LVU579
 886:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1601              		.loc 1 886 30 is_stmt 0 view .LVU580
 1602 0020 4362     		str	r3, [r0, #36]
 887:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1603              		.loc 1 887 3 is_stmt 1 view .LVU581
 887:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1604              		.loc 1 887 38 is_stmt 0 view .LVU582
 1605 0022 8362     		str	r3, [r0, #40]
 888:Core/Src/main.c ****   {
 1606              		.loc 1 888 3 is_stmt 1 view .LVU583
 888:Core/Src/main.c ****   {
 1607              		.loc 1 888 7 is_stmt 0 view .LVU584
 1608 0024 FFF7FEFF 		bl	HAL_UART_Init
 1609              	.LVL76:
 888:Core/Src/main.c ****   {
 1610              		.loc 1 888 6 discriminator 1 view .LVU585
 1611 0028 70B9     		cbnz	r0, .L100
 892:Core/Src/main.c ****   {
 1612              		.loc 1 892 3 is_stmt 1 view .LVU586
 892:Core/Src/main.c ****   {
 1613              		.loc 1 892 7 is_stmt 0 view .LVU587
 1614 002a 0021     		movs	r1, #0
 1615 002c 0A48     		ldr	r0, .L104
 1616 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1617              	.LVL77:
 892:Core/Src/main.c ****   {
 1618              		.loc 1 892 6 discriminator 1 view .LVU588
 1619 0032 58B9     		cbnz	r0, .L101
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 61


 896:Core/Src/main.c ****   {
 1620              		.loc 1 896 3 is_stmt 1 view .LVU589
 896:Core/Src/main.c ****   {
 1621              		.loc 1 896 7 is_stmt 0 view .LVU590
 1622 0034 0021     		movs	r1, #0
 1623 0036 0848     		ldr	r0, .L104
 1624 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1625              	.LVL78:
 896:Core/Src/main.c ****   {
 1626              		.loc 1 896 6 discriminator 1 view .LVU591
 1627 003c 40B9     		cbnz	r0, .L102
 900:Core/Src/main.c ****   {
 1628              		.loc 1 900 3 is_stmt 1 view .LVU592
 900:Core/Src/main.c ****   {
 1629              		.loc 1 900 7 is_stmt 0 view .LVU593
 1630 003e 0648     		ldr	r0, .L104
 1631 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1632              	.LVL79:
 900:Core/Src/main.c ****   {
 1633              		.loc 1 900 6 discriminator 1 view .LVU594
 1634 0044 30B9     		cbnz	r0, .L103
 908:Core/Src/main.c **** 
 1635              		.loc 1 908 1 view .LVU595
 1636 0046 08BD     		pop	{r3, pc}
 1637              	.L100:
 890:Core/Src/main.c ****   }
 1638              		.loc 1 890 5 is_stmt 1 view .LVU596
 1639 0048 FFF7FEFF 		bl	Error_Handler
 1640              	.LVL80:
 1641              	.L101:
 894:Core/Src/main.c ****   }
 1642              		.loc 1 894 5 view .LVU597
 1643 004c FFF7FEFF 		bl	Error_Handler
 1644              	.LVL81:
 1645              	.L102:
 898:Core/Src/main.c ****   }
 1646              		.loc 1 898 5 view .LVU598
 1647 0050 FFF7FEFF 		bl	Error_Handler
 1648              	.LVL82:
 1649              	.L103:
 902:Core/Src/main.c ****   }
 1650              		.loc 1 902 5 view .LVU599
 1651 0054 FFF7FEFF 		bl	Error_Handler
 1652              	.LVL83:
 1653              	.L105:
 1654              		.align	2
 1655              	.L104:
 1656 0058 00000000 		.word	huart1
 1657 005c 00100140 		.word	1073811456
 1658              		.cfi_endproc
 1659              	.LFE159:
 1661              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1662              		.align	1
 1663              		.syntax unified
 1664              		.thumb
 1665              		.thumb_func
 1667              	MX_TIM1_Init:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 62


 1668              	.LFB156:
 702:Core/Src/main.c **** 
 1669              		.loc 1 702 1 view -0
 1670              		.cfi_startproc
 1671              		@ args = 0, pretend = 0, frame = 88
 1672              		@ frame_needed = 0, uses_anonymous_args = 0
 1673 0000 10B5     		push	{r4, lr}
 1674              		.cfi_def_cfa_offset 8
 1675              		.cfi_offset 4, -8
 1676              		.cfi_offset 14, -4
 1677 0002 96B0     		sub	sp, sp, #88
 1678              		.cfi_def_cfa_offset 96
 708:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1679              		.loc 1 708 3 view .LVU601
 708:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1680              		.loc 1 708 27 is_stmt 0 view .LVU602
 1681 0004 0024     		movs	r4, #0
 1682 0006 1394     		str	r4, [sp, #76]
 1683 0008 1494     		str	r4, [sp, #80]
 1684 000a 1594     		str	r4, [sp, #84]
 709:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1685              		.loc 1 709 3 is_stmt 1 view .LVU603
 709:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1686              		.loc 1 709 22 is_stmt 0 view .LVU604
 1687 000c 0C94     		str	r4, [sp, #48]
 1688 000e 0D94     		str	r4, [sp, #52]
 1689 0010 0E94     		str	r4, [sp, #56]
 1690 0012 0F94     		str	r4, [sp, #60]
 1691 0014 1094     		str	r4, [sp, #64]
 1692 0016 1194     		str	r4, [sp, #68]
 1693 0018 1294     		str	r4, [sp, #72]
 710:Core/Src/main.c **** 
 1694              		.loc 1 710 3 is_stmt 1 view .LVU605
 710:Core/Src/main.c **** 
 1695              		.loc 1 710 34 is_stmt 0 view .LVU606
 1696 001a 2C22     		movs	r2, #44
 1697 001c 2146     		mov	r1, r4
 1698 001e 01A8     		add	r0, sp, #4
 1699 0020 FFF7FEFF 		bl	memset
 1700              	.LVL84:
 715:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1701              		.loc 1 715 3 is_stmt 1 view .LVU607
 715:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1702              		.loc 1 715 18 is_stmt 0 view .LVU608
 1703 0024 2448     		ldr	r0, .L116
 1704 0026 254B     		ldr	r3, .L116+4
 1705 0028 0360     		str	r3, [r0]
 716:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1706              		.loc 1 716 3 is_stmt 1 view .LVU609
 716:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1707              		.loc 1 716 24 is_stmt 0 view .LVU610
 1708 002a 4460     		str	r4, [r0, #4]
 717:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1709              		.loc 1 717 3 is_stmt 1 view .LVU611
 717:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1710              		.loc 1 717 26 is_stmt 0 view .LVU612
 1711 002c 8460     		str	r4, [r0, #8]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 63


 718:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1712              		.loc 1 718 3 is_stmt 1 view .LVU613
 718:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1713              		.loc 1 718 21 is_stmt 0 view .LVU614
 1714 002e 4FF6FF73 		movw	r3, #65535
 1715 0032 C360     		str	r3, [r0, #12]
 719:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1716              		.loc 1 719 3 is_stmt 1 view .LVU615
 719:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1717              		.loc 1 719 28 is_stmt 0 view .LVU616
 1718 0034 0461     		str	r4, [r0, #16]
 720:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1719              		.loc 1 720 3 is_stmt 1 view .LVU617
 720:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1720              		.loc 1 720 32 is_stmt 0 view .LVU618
 1721 0036 4461     		str	r4, [r0, #20]
 721:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1722              		.loc 1 721 3 is_stmt 1 view .LVU619
 721:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1723              		.loc 1 721 32 is_stmt 0 view .LVU620
 1724 0038 8461     		str	r4, [r0, #24]
 722:Core/Src/main.c ****   {
 1725              		.loc 1 722 3 is_stmt 1 view .LVU621
 722:Core/Src/main.c ****   {
 1726              		.loc 1 722 7 is_stmt 0 view .LVU622
 1727 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1728              	.LVL85:
 722:Core/Src/main.c ****   {
 1729              		.loc 1 722 6 discriminator 1 view .LVU623
 1730 003e 0028     		cmp	r0, #0
 1731 0040 31D1     		bne	.L112
 726:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1732              		.loc 1 726 3 is_stmt 1 view .LVU624
 726:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1733              		.loc 1 726 37 is_stmt 0 view .LVU625
 1734 0042 0023     		movs	r3, #0
 1735 0044 1393     		str	r3, [sp, #76]
 727:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1736              		.loc 1 727 3 is_stmt 1 view .LVU626
 727:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1737              		.loc 1 727 38 is_stmt 0 view .LVU627
 1738 0046 1493     		str	r3, [sp, #80]
 728:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1739              		.loc 1 728 3 is_stmt 1 view .LVU628
 728:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1740              		.loc 1 728 33 is_stmt 0 view .LVU629
 1741 0048 1593     		str	r3, [sp, #84]
 729:Core/Src/main.c ****   {
 1742              		.loc 1 729 3 is_stmt 1 view .LVU630
 729:Core/Src/main.c ****   {
 1743              		.loc 1 729 7 is_stmt 0 view .LVU631
 1744 004a 13A9     		add	r1, sp, #76
 1745 004c 1A48     		ldr	r0, .L116
 1746 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1747              	.LVL86:
 729:Core/Src/main.c ****   {
 1748              		.loc 1 729 6 discriminator 1 view .LVU632
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 64


 1749 0052 0028     		cmp	r0, #0
 1750 0054 29D1     		bne	.L113
 733:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1751              		.loc 1 733 3 is_stmt 1 view .LVU633
 733:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1752              		.loc 1 733 20 is_stmt 0 view .LVU634
 1753 0056 6023     		movs	r3, #96
 1754 0058 0C93     		str	r3, [sp, #48]
 734:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1755              		.loc 1 734 3 is_stmt 1 view .LVU635
 734:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1756              		.loc 1 734 19 is_stmt 0 view .LVU636
 1757 005a 0022     		movs	r2, #0
 1758 005c 0D92     		str	r2, [sp, #52]
 735:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1759              		.loc 1 735 3 is_stmt 1 view .LVU637
 735:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1760              		.loc 1 735 24 is_stmt 0 view .LVU638
 1761 005e 0E92     		str	r2, [sp, #56]
 736:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1762              		.loc 1 736 3 is_stmt 1 view .LVU639
 736:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1763              		.loc 1 736 25 is_stmt 0 view .LVU640
 1764 0060 0F92     		str	r2, [sp, #60]
 737:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1765              		.loc 1 737 3 is_stmt 1 view .LVU641
 737:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1766              		.loc 1 737 24 is_stmt 0 view .LVU642
 1767 0062 1092     		str	r2, [sp, #64]
 738:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1768              		.loc 1 738 3 is_stmt 1 view .LVU643
 738:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1769              		.loc 1 738 25 is_stmt 0 view .LVU644
 1770 0064 1192     		str	r2, [sp, #68]
 739:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1771              		.loc 1 739 3 is_stmt 1 view .LVU645
 739:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1772              		.loc 1 739 26 is_stmt 0 view .LVU646
 1773 0066 1292     		str	r2, [sp, #72]
 740:Core/Src/main.c ****   {
 1774              		.loc 1 740 3 is_stmt 1 view .LVU647
 740:Core/Src/main.c ****   {
 1775              		.loc 1 740 7 is_stmt 0 view .LVU648
 1776 0068 0CA9     		add	r1, sp, #48
 1777 006a 1348     		ldr	r0, .L116
 1778 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1779              	.LVL87:
 740:Core/Src/main.c ****   {
 1780              		.loc 1 740 6 discriminator 1 view .LVU649
 1781 0070 E8B9     		cbnz	r0, .L114
 744:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1782              		.loc 1 744 3 is_stmt 1 view .LVU650
 744:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1783              		.loc 1 744 40 is_stmt 0 view .LVU651
 1784 0072 0023     		movs	r3, #0
 1785 0074 0193     		str	r3, [sp, #4]
 745:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 65


 1786              		.loc 1 745 3 is_stmt 1 view .LVU652
 745:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1787              		.loc 1 745 41 is_stmt 0 view .LVU653
 1788 0076 0293     		str	r3, [sp, #8]
 746:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1789              		.loc 1 746 3 is_stmt 1 view .LVU654
 746:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1790              		.loc 1 746 34 is_stmt 0 view .LVU655
 1791 0078 0393     		str	r3, [sp, #12]
 747:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1792              		.loc 1 747 3 is_stmt 1 view .LVU656
 747:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1793              		.loc 1 747 33 is_stmt 0 view .LVU657
 1794 007a 0493     		str	r3, [sp, #16]
 748:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1795              		.loc 1 748 3 is_stmt 1 view .LVU658
 748:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1796              		.loc 1 748 35 is_stmt 0 view .LVU659
 1797 007c 0593     		str	r3, [sp, #20]
 749:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1798              		.loc 1 749 3 is_stmt 1 view .LVU660
 749:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1799              		.loc 1 749 38 is_stmt 0 view .LVU661
 1800 007e 4FF40052 		mov	r2, #8192
 1801 0082 0692     		str	r2, [sp, #24]
 750:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1802              		.loc 1 750 3 is_stmt 1 view .LVU662
 750:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1803              		.loc 1 750 36 is_stmt 0 view .LVU663
 1804 0084 0793     		str	r3, [sp, #28]
 751:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1805              		.loc 1 751 3 is_stmt 1 view .LVU664
 751:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1806              		.loc 1 751 36 is_stmt 0 view .LVU665
 1807 0086 0893     		str	r3, [sp, #32]
 752:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1808              		.loc 1 752 3 is_stmt 1 view .LVU666
 752:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1809              		.loc 1 752 39 is_stmt 0 view .LVU667
 1810 0088 4FF00072 		mov	r2, #33554432
 1811 008c 0992     		str	r2, [sp, #36]
 753:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1812              		.loc 1 753 3 is_stmt 1 view .LVU668
 753:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1813              		.loc 1 753 37 is_stmt 0 view .LVU669
 1814 008e 0A93     		str	r3, [sp, #40]
 754:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1815              		.loc 1 754 3 is_stmt 1 view .LVU670
 754:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1816              		.loc 1 754 40 is_stmt 0 view .LVU671
 1817 0090 0B93     		str	r3, [sp, #44]
 755:Core/Src/main.c ****   {
 1818              		.loc 1 755 3 is_stmt 1 view .LVU672
 755:Core/Src/main.c ****   {
 1819              		.loc 1 755 7 is_stmt 0 view .LVU673
 1820 0092 01A9     		add	r1, sp, #4
 1821 0094 0848     		ldr	r0, .L116
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 66


 1822 0096 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1823              	.LVL88:
 755:Core/Src/main.c ****   {
 1824              		.loc 1 755 6 discriminator 1 view .LVU674
 1825 009a 50B9     		cbnz	r0, .L115
 762:Core/Src/main.c **** 
 1826              		.loc 1 762 3 is_stmt 1 view .LVU675
 1827 009c 0648     		ldr	r0, .L116
 1828 009e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1829              	.LVL89:
 764:Core/Src/main.c **** 
 1830              		.loc 1 764 1 is_stmt 0 view .LVU676
 1831 00a2 16B0     		add	sp, sp, #88
 1832              		.cfi_remember_state
 1833              		.cfi_def_cfa_offset 8
 1834              		@ sp needed
 1835 00a4 10BD     		pop	{r4, pc}
 1836              	.L112:
 1837              		.cfi_restore_state
 724:Core/Src/main.c ****   }
 1838              		.loc 1 724 5 is_stmt 1 view .LVU677
 1839 00a6 FFF7FEFF 		bl	Error_Handler
 1840              	.LVL90:
 1841              	.L113:
 731:Core/Src/main.c ****   }
 1842              		.loc 1 731 5 view .LVU678
 1843 00aa FFF7FEFF 		bl	Error_Handler
 1844              	.LVL91:
 1845              	.L114:
 742:Core/Src/main.c ****   }
 1846              		.loc 1 742 5 view .LVU679
 1847 00ae FFF7FEFF 		bl	Error_Handler
 1848              	.LVL92:
 1849              	.L115:
 757:Core/Src/main.c ****   }
 1850              		.loc 1 757 5 view .LVU680
 1851 00b2 FFF7FEFF 		bl	Error_Handler
 1852              	.LVL93:
 1853              	.L117:
 1854 00b6 00BF     		.align	2
 1855              	.L116:
 1856 00b8 00000000 		.word	htim1
 1857 00bc 00000140 		.word	1073807360
 1858              		.cfi_endproc
 1859              	.LFE156:
 1861              		.section	.text.SystemClock_Config,"ax",%progbits
 1862              		.align	1
 1863              		.global	SystemClock_Config
 1864              		.syntax unified
 1865              		.thumb
 1866              		.thumb_func
 1868              	SystemClock_Config:
 1869              	.LFB150:
 396:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1870              		.loc 1 396 1 view -0
 1871              		.cfi_startproc
 1872              		@ args = 0, pretend = 0, frame = 112
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 67


 1873              		@ frame_needed = 0, uses_anonymous_args = 0
 1874 0000 00B5     		push	{lr}
 1875              		.cfi_def_cfa_offset 4
 1876              		.cfi_offset 14, -4
 1877 0002 9DB0     		sub	sp, sp, #116
 1878              		.cfi_def_cfa_offset 120
 397:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1879              		.loc 1 397 3 view .LVU682
 397:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1880              		.loc 1 397 22 is_stmt 0 view .LVU683
 1881 0004 4C22     		movs	r2, #76
 1882 0006 0021     		movs	r1, #0
 1883 0008 09A8     		add	r0, sp, #36
 1884 000a FFF7FEFF 		bl	memset
 1885              	.LVL94:
 398:Core/Src/main.c **** 
 1886              		.loc 1 398 3 is_stmt 1 view .LVU684
 398:Core/Src/main.c **** 
 1887              		.loc 1 398 22 is_stmt 0 view .LVU685
 1888 000e 2022     		movs	r2, #32
 1889 0010 0021     		movs	r1, #0
 1890 0012 01A8     		add	r0, sp, #4
 1891 0014 FFF7FEFF 		bl	memset
 1892              	.LVL95:
 402:Core/Src/main.c **** 
 1893              		.loc 1 402 3 is_stmt 1 view .LVU686
 1894 0018 0220     		movs	r0, #2
 1895 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 1896              	.LVL96:
 406:Core/Src/main.c **** 
 1897              		.loc 1 406 3 view .LVU687
 1898              	.LBB14:
 406:Core/Src/main.c **** 
 1899              		.loc 1 406 3 view .LVU688
 1900 001e 0023     		movs	r3, #0
 1901 0020 0093     		str	r3, [sp]
 406:Core/Src/main.c **** 
 1902              		.loc 1 406 3 view .LVU689
 406:Core/Src/main.c **** 
 1903              		.loc 1 406 3 discriminator 2 view .LVU690
 1904 0022 274B     		ldr	r3, .L125
 1905 0024 DA6A     		ldr	r2, [r3, #44]
 1906 0026 22F00102 		bic	r2, r2, #1
 1907 002a DA62     		str	r2, [r3, #44]
 406:Core/Src/main.c **** 
 1908              		.loc 1 406 3 view .LVU691
 406:Core/Src/main.c **** 
 1909              		.loc 1 406 3 is_stmt 0 discriminator 2 view .LVU692
 1910 002c DB6A     		ldr	r3, [r3, #44]
 1911 002e 03F00103 		and	r3, r3, #1
 1912 0032 0093     		str	r3, [sp]
 406:Core/Src/main.c **** 
 1913              		.loc 1 406 3 is_stmt 1 view .LVU693
 406:Core/Src/main.c **** 
 1914              		.loc 1 406 3 is_stmt 0 discriminator 2 view .LVU694
 1915 0034 234A     		ldr	r2, .L125+4
 1916 0036 9369     		ldr	r3, [r2, #24]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 68


 1917 0038 23F44043 		bic	r3, r3, #49152
 1918 003c 43F48043 		orr	r3, r3, #16384
 1919 0040 9361     		str	r3, [r2, #24]
 406:Core/Src/main.c **** 
 1920              		.loc 1 406 3 is_stmt 1 view .LVU695
 406:Core/Src/main.c **** 
 1921              		.loc 1 406 3 is_stmt 0 discriminator 2 view .LVU696
 1922 0042 9369     		ldr	r3, [r2, #24]
 1923 0044 03F44043 		and	r3, r3, #49152
 1924 0048 0093     		str	r3, [sp]
 406:Core/Src/main.c **** 
 1925              		.loc 1 406 3 is_stmt 1 discriminator 4 view .LVU697
 1926 004a 009B     		ldr	r3, [sp]
 1927              	.LBE14:
 406:Core/Src/main.c **** 
 1928              		.loc 1 406 3 view .LVU698
 408:Core/Src/main.c **** 
 1929              		.loc 1 408 3 view .LVU699
 1930              	.L119:
 408:Core/Src/main.c **** 
 1931              		.loc 1 408 48 discriminator 1 view .LVU700
 408:Core/Src/main.c **** 
 1932              		.loc 1 408 9 discriminator 1 view .LVU701
 408:Core/Src/main.c **** 
 1933              		.loc 1 408 10 is_stmt 0 discriminator 1 view .LVU702
 1934 004c 1D4B     		ldr	r3, .L125+4
 1935 004e 9B69     		ldr	r3, [r3, #24]
 408:Core/Src/main.c **** 
 1936              		.loc 1 408 9 discriminator 1 view .LVU703
 1937 0050 13F4005F 		tst	r3, #8192
 1938 0054 FAD0     		beq	.L119
 413:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1939              		.loc 1 413 3 is_stmt 1 view .LVU704
 413:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1940              		.loc 1 413 36 is_stmt 0 view .LVU705
 1941 0056 2223     		movs	r3, #34
 1942 0058 0993     		str	r3, [sp, #36]
 414:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1943              		.loc 1 414 3 is_stmt 1 view .LVU706
 414:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1944              		.loc 1 414 30 is_stmt 0 view .LVU707
 1945 005a 0123     		movs	r3, #1
 1946 005c 0C93     		str	r3, [sp, #48]
 415:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1947              		.loc 1 415 3 is_stmt 1 view .LVU708
 415:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1948              		.loc 1 415 41 is_stmt 0 view .LVU709
 1949 005e 4022     		movs	r2, #64
 1950 0060 0D92     		str	r2, [sp, #52]
 416:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1951              		.loc 1 416 3 is_stmt 1 view .LVU710
 416:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1952              		.loc 1 416 32 is_stmt 0 view .LVU711
 1953 0062 0F93     		str	r3, [sp, #60]
 417:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1954              		.loc 1 417 3 is_stmt 1 view .LVU712
 417:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 69


 1955              		.loc 1 417 34 is_stmt 0 view .LVU713
 1956 0064 0223     		movs	r3, #2
 1957 0066 1293     		str	r3, [sp, #72]
 418:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1958              		.loc 1 418 3 is_stmt 1 view .LVU714
 418:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1959              		.loc 1 418 35 is_stmt 0 view .LVU715
 1960 0068 0022     		movs	r2, #0
 1961 006a 1392     		str	r2, [sp, #76]
 419:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 1962              		.loc 1 419 3 is_stmt 1 view .LVU716
 419:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 1963              		.loc 1 419 30 is_stmt 0 view .LVU717
 1964 006c 0421     		movs	r1, #4
 1965 006e 1491     		str	r1, [sp, #80]
 420:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1966              		.loc 1 420 3 is_stmt 1 view .LVU718
 420:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1967              		.loc 1 420 30 is_stmt 0 view .LVU719
 1968 0070 0A21     		movs	r1, #10
 1969 0072 1591     		str	r1, [sp, #84]
 421:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 1970              		.loc 1 421 3 is_stmt 1 view .LVU720
 421:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 1971              		.loc 1 421 30 is_stmt 0 view .LVU721
 1972 0074 1693     		str	r3, [sp, #88]
 422:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1973              		.loc 1 422 3 is_stmt 1 view .LVU722
 422:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1974              		.loc 1 422 30 is_stmt 0 view .LVU723
 1975 0076 1221     		movs	r1, #18
 1976 0078 1791     		str	r1, [sp, #92]
 423:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1977              		.loc 1 423 3 is_stmt 1 view .LVU724
 423:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1978              		.loc 1 423 30 is_stmt 0 view .LVU725
 1979 007a 1893     		str	r3, [sp, #96]
 424:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 1980              		.loc 1 424 3 is_stmt 1 view .LVU726
 424:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 1981              		.loc 1 424 32 is_stmt 0 view .LVU727
 1982 007c 0C21     		movs	r1, #12
 1983 007e 1991     		str	r1, [sp, #100]
 425:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1984              		.loc 1 425 3 is_stmt 1 view .LVU728
 425:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1985              		.loc 1 425 35 is_stmt 0 view .LVU729
 1986 0080 1A93     		str	r3, [sp, #104]
 426:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1987              		.loc 1 426 3 is_stmt 1 view .LVU730
 426:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1988              		.loc 1 426 34 is_stmt 0 view .LVU731
 1989 0082 1B92     		str	r2, [sp, #108]
 427:Core/Src/main.c ****   {
 1990              		.loc 1 427 3 is_stmt 1 view .LVU732
 427:Core/Src/main.c ****   {
 1991              		.loc 1 427 7 is_stmt 0 view .LVU733
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 70


 1992 0084 09A8     		add	r0, sp, #36
 1993 0086 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1994              	.LVL97:
 427:Core/Src/main.c ****   {
 1995              		.loc 1 427 6 discriminator 1 view .LVU734
 1996 008a A8B9     		cbnz	r0, .L123
 434:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1997              		.loc 1 434 3 is_stmt 1 view .LVU735
 434:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1998              		.loc 1 434 31 is_stmt 0 view .LVU736
 1999 008c 3F23     		movs	r3, #63
 2000 008e 0193     		str	r3, [sp, #4]
 437:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2001              		.loc 1 437 3 is_stmt 1 view .LVU737
 437:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2002              		.loc 1 437 34 is_stmt 0 view .LVU738
 2003 0090 0323     		movs	r3, #3
 2004 0092 0293     		str	r3, [sp, #8]
 438:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2005              		.loc 1 438 3 is_stmt 1 view .LVU739
 438:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2006              		.loc 1 438 35 is_stmt 0 view .LVU740
 2007 0094 0023     		movs	r3, #0
 2008 0096 0393     		str	r3, [sp, #12]
 439:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 2009              		.loc 1 439 3 is_stmt 1 view .LVU741
 439:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 2010              		.loc 1 439 35 is_stmt 0 view .LVU742
 2011 0098 0493     		str	r3, [sp, #16]
 440:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 2012              		.loc 1 440 3 is_stmt 1 view .LVU743
 440:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 2013              		.loc 1 440 36 is_stmt 0 view .LVU744
 2014 009a 0593     		str	r3, [sp, #20]
 441:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 2015              		.loc 1 441 3 is_stmt 1 view .LVU745
 441:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 2016              		.loc 1 441 36 is_stmt 0 view .LVU746
 2017 009c 4023     		movs	r3, #64
 2018 009e 0693     		str	r3, [sp, #24]
 442:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 2019              		.loc 1 442 3 is_stmt 1 view .LVU747
 442:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 2020              		.loc 1 442 36 is_stmt 0 view .LVU748
 2021 00a0 4FF48062 		mov	r2, #1024
 2022 00a4 0792     		str	r2, [sp, #28]
 443:Core/Src/main.c **** 
 2023              		.loc 1 443 3 is_stmt 1 view .LVU749
 443:Core/Src/main.c **** 
 2024              		.loc 1 443 36 is_stmt 0 view .LVU750
 2025 00a6 0893     		str	r3, [sp, #32]
 445:Core/Src/main.c ****   {
 2026              		.loc 1 445 3 is_stmt 1 view .LVU751
 445:Core/Src/main.c ****   {
 2027              		.loc 1 445 7 is_stmt 0 view .LVU752
 2028 00a8 0121     		movs	r1, #1
 2029 00aa 01A8     		add	r0, sp, #4
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 71


 2030 00ac FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2031              	.LVL98:
 445:Core/Src/main.c ****   {
 2032              		.loc 1 445 6 discriminator 1 view .LVU753
 2033 00b0 20B9     		cbnz	r0, .L124
 449:Core/Src/main.c **** 
 2034              		.loc 1 449 1 view .LVU754
 2035 00b2 1DB0     		add	sp, sp, #116
 2036              		.cfi_remember_state
 2037              		.cfi_def_cfa_offset 4
 2038              		@ sp needed
 2039 00b4 5DF804FB 		ldr	pc, [sp], #4
 2040              	.L123:
 2041              		.cfi_restore_state
 429:Core/Src/main.c ****   }
 2042              		.loc 1 429 5 is_stmt 1 view .LVU755
 2043 00b8 FFF7FEFF 		bl	Error_Handler
 2044              	.LVL99:
 2045              	.L124:
 447:Core/Src/main.c ****   }
 2046              		.loc 1 447 5 view .LVU756
 2047 00bc FFF7FEFF 		bl	Error_Handler
 2048              	.LVL100:
 2049              	.L126:
 2050              		.align	2
 2051              	.L125:
 2052 00c0 00040058 		.word	1476396032
 2053 00c4 00480258 		.word	1476544512
 2054              		.cfi_endproc
 2055              	.LFE150:
 2057              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2058              		.align	2
 2059              	.LC6:
 2060 0000 424D5033 		.ascii	"BMP388 FIFO initialization failed, code: %d\015\012"
 2060      38382046 
 2060      49464F20 
 2060      696E6974 
 2060      69616C69 
 2061 002d 00       		.ascii	"\000"
 2062 002e 0000     		.align	2
 2063              	.LC7:
 2064 0030 424D5033 		.ascii	"BMP388 FIFO initialized successfully!\015\012\000"
 2064      38382046 
 2064      49464F20 
 2064      696E6974 
 2064      69616C69 
 2065              		.align	2
 2066              	.LC8:
 2067 0058 424D5033 		.ascii	"BMP388: FIFO read failed.\015\012\000"
 2067      38383A20 
 2067      4649464F 
 2067      20726561 
 2067      64206661 
 2068              		.align	2
 2069              	.LC9:
 2070 0074 424D5033 		.ascii	"BMP388: Read %d frames from FIFO\015\012\000"
 2070      38383A20 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 72


 2070      52656164 
 2070      20256420 
 2070      6672616D 
 2071 0097 00       		.align	2
 2072              	.LC10:
 2073 0098 424D5033 		.ascii	"BMP388: First temp = %0.2fC\015\012\000"
 2073      38383A20 
 2073      46697273 
 2073      74207465 
 2073      6D70203D 
 2074 00b6 0000     		.align	2
 2075              	.LC11:
 2076 00b8 424D5033 		.ascii	"BMP388: First pressure = %0.2fPa\015\012\000"
 2076      38383A20 
 2076      46697273 
 2076      74207072 
 2076      65737375 
 2077 00db 00       		.align	2
 2078              	.LC12:
 2079 00dc 424D5033 		.ascii	"BMP388: Last temp = %0.2fC\015\012\000"
 2079      38383A20 
 2079      4C617374 
 2079      2074656D 
 2079      70203D20 
 2080 00f9 000000   		.align	2
 2081              	.LC13:
 2082 00fc 424D5033 		.ascii	"BMP388: Last pressure = %0.2fPa\015\012\000"
 2082      38383A20 
 2082      4C617374 
 2082      20707265 
 2082      73737572 
 2083              		.section	.text.main,"ax",%progbits
 2084              		.align	1
 2085              		.global	main
 2086              		.syntax unified
 2087              		.thumb
 2088              		.thumb_func
 2090              	main:
 2091              	.LFB149:
 202:Core/Src/main.c **** 
 2092              		.loc 1 202 1 view -0
 2093              		.cfi_startproc
 2094              		@ args = 0, pretend = 0, frame = 64
 2095              		@ frame_needed = 0, uses_anonymous_args = 0
 2096 0000 30B5     		push	{r4, r5, lr}
 2097              		.cfi_def_cfa_offset 12
 2098              		.cfi_offset 4, -12
 2099              		.cfi_offset 5, -8
 2100              		.cfi_offset 14, -4
 2101 0002 91B0     		sub	sp, sp, #68
 2102              		.cfi_def_cfa_offset 80
 206:Core/Src/main.c ****   #endif
 2103              		.loc 1 206 5 view .LVU758
 206:Core/Src/main.c ****   #endif
 2104              		.loc 1 206 8 is_stmt 0 view .LVU759
 2105 0004 584A     		ldr	r2, .L142
 2106 0006 D2F88830 		ldr	r3, [r2, #136]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 73


 206:Core/Src/main.c ****   #endif
 2107              		.loc 1 206 16 view .LVU760
 2108 000a 43F47003 		orr	r3, r3, #15728640
 2109 000e C2F88830 		str	r3, [r2, #136]
 211:Core/Src/main.c **** 
 2110              		.loc 1 211 3 is_stmt 1 view .LVU761
 2111 0012 FFF7FEFF 		bl	MPU_Config
 2112              	.LVL101:
 216:Core/Src/main.c **** 
 2113              		.loc 1 216 3 view .LVU762
 2114 0016 FFF7FEFF 		bl	HAL_Init
 2115              	.LVL102:
 225:Core/Src/main.c **** 
 2116              		.loc 1 225 3 view .LVU763
 2117 001a FFF7FEFF 		bl	SystemClock_Config
 2118              	.LVL103:
 228:Core/Src/main.c ****   /* USER CODE END SysInit */
 2119              		.loc 1 228 5 view .LVU764
 2120 001e 5348     		ldr	r0, .L142+4
 2121 0020 FFF7FEFF 		bl	Athena_Init
 2122              	.LVL104:
 232:Core/Src/main.c ****   MX_SPI1_Init();
 2123              		.loc 1 232 3 view .LVU765
 2124 0024 FFF7FEFF 		bl	MX_GPIO_Init
 2125              	.LVL105:
 233:Core/Src/main.c ****   MX_SPI3_Init();
 2126              		.loc 1 233 3 view .LVU766
 2127 0028 FFF7FEFF 		bl	MX_SPI1_Init
 2128              	.LVL106:
 234:Core/Src/main.c ****   MX_SPI4_Init();
 2129              		.loc 1 234 3 view .LVU767
 2130 002c FFF7FEFF 		bl	MX_SPI3_Init
 2131              	.LVL107:
 235:Core/Src/main.c ****   MX_SPI6_Init();
 2132              		.loc 1 235 3 view .LVU768
 2133 0030 FFF7FEFF 		bl	MX_SPI4_Init
 2134              	.LVL108:
 236:Core/Src/main.c ****   MX_UART8_Init();
 2135              		.loc 1 236 3 view .LVU769
 2136 0034 FFF7FEFF 		bl	MX_SPI6_Init
 2137              	.LVL109:
 237:Core/Src/main.c ****   MX_UART4_Init();
 2138              		.loc 1 237 3 view .LVU770
 2139 0038 FFF7FEFF 		bl	MX_UART8_Init
 2140              	.LVL110:
 238:Core/Src/main.c ****   MX_FDCAN1_Init();
 2141              		.loc 1 238 3 view .LVU771
 2142 003c FFF7FEFF 		bl	MX_UART4_Init
 2143              	.LVL111:
 239:Core/Src/main.c ****   MX_USART1_UART_Init();
 2144              		.loc 1 239 3 view .LVU772
 2145 0040 FFF7FEFF 		bl	MX_FDCAN1_Init
 2146              	.LVL112:
 240:Core/Src/main.c ****   MX_TIM1_Init();
 2147              		.loc 1 240 3 view .LVU773
 2148 0044 FFF7FEFF 		bl	MX_USART1_UART_Init
 2149              	.LVL113:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 74


 241:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 2150              		.loc 1 241 3 view .LVU774
 2151 0048 FFF7FEFF 		bl	MX_TIM1_Init
 2152              	.LVL114:
 242:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2153              		.loc 1 242 3 view .LVU775
 2154 004c FFF7FEFF 		bl	MX_USB_DEVICE_Init
 2155              	.LVL115:
 245:Core/Src/main.c ****   
 2156              		.loc 1 245 3 view .LVU776
 2157 0050 4FF4FA60 		mov	r0, #2000
 2158 0054 FFF7FEFF 		bl	HAL_Delay
 2159              	.LVL116:
 248:Core/Src/main.c ****   float bmp_temperature_c;
 2160              		.loc 1 248 3 view .LVU777
 249:Core/Src/main.c ****   float bmp_pressure_pa;
 2161              		.loc 1 249 3 view .LVU778
 250:Core/Src/main.c **** 
 2162              		.loc 1 250 3 view .LVU779
 268:Core/Src/main.c **** if (bmp_res != 0)
 2163              		.loc 1 268 1 view .LVU780
 268:Core/Src/main.c **** if (bmp_res != 0)
 2164              		.loc 1 268 11 is_stmt 0 view .LVU781
 2165 0058 454A     		ldr	r2, .L142+8
 2166 005a EC21     		movs	r1, #236
 2167 005c 0120     		movs	r0, #1
 2168 005e FFF7FEFF 		bl	bmp388_fifo_init
 2169              	.LVL117:
 269:Core/Src/main.c **** {
 2170              		.loc 1 269 1 is_stmt 1 view .LVU782
 269:Core/Src/main.c **** {
 2171              		.loc 1 269 4 is_stmt 0 view .LVU783
 2172 0062 0446     		mov	r4, r0
 2173 0064 48B1     		cbz	r0, .L128
 2174              	.LBB15:
 271:Core/Src/main.c ****     int len = sprintf(buffer, "BMP388 FIFO initialization failed, code: %d\r\n", bmp_res);
 2175              		.loc 1 271 5 is_stmt 1 view .LVU784
 272:Core/Src/main.c ****     CDC_Transmit_FS((uint8_t *)buffer, len);
 2176              		.loc 1 272 5 view .LVU785
 272:Core/Src/main.c ****     CDC_Transmit_FS((uint8_t *)buffer, len);
 2177              		.loc 1 272 15 is_stmt 0 view .LVU786
 2178 0066 0246     		mov	r2, r0
 2179 0068 4249     		ldr	r1, .L142+12
 2180 006a 6846     		mov	r0, sp
 2181              	.LVL118:
 272:Core/Src/main.c ****     CDC_Transmit_FS((uint8_t *)buffer, len);
 2182              		.loc 1 272 15 view .LVU787
 2183 006c FFF7FEFF 		bl	sprintf
 2184              	.LVL119:
 273:Core/Src/main.c **** }
 2185              		.loc 1 273 5 is_stmt 1 view .LVU788
 2186 0070 81B2     		uxth	r1, r0
 2187 0072 6846     		mov	r0, sp
 2188              	.LVL120:
 273:Core/Src/main.c **** }
 2189              		.loc 1 273 5 is_stmt 0 view .LVU789
 2190 0074 FFF7FEFF 		bl	CDC_Transmit_FS
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 75


 2191              	.LVL121:
 2192              	.LBE15:
 2193 0078 2BE0     		b	.L136
 2194              	.LVL122:
 2195              	.L128:
 277:Core/Src/main.c **** }
 2196              		.loc 1 277 5 is_stmt 1 view .LVU790
 2197 007a 2721     		movs	r1, #39
 2198 007c 3E48     		ldr	r0, .L142+16
 2199              	.LVL123:
 277:Core/Src/main.c **** }
 2200              		.loc 1 277 5 is_stmt 0 view .LVU791
 2201 007e FFF7FEFF 		bl	CDC_Transmit_FS
 2202              	.LVL124:
 2203 0082 26E0     		b	.L136
 2204              	.LVL125:
 2205              	.L131:
 2206              	.LBB16:
 340:Core/Src/main.c ****             if (frame_len > 0) {
 2207              		.loc 1 340 13 is_stmt 1 view .LVU792
 2208 0084 BDF80010 		ldrh	r1, [sp]
 2209 0088 3C48     		ldr	r0, .L142+20
 2210              	.LVL126:
 340:Core/Src/main.c ****             if (frame_len > 0) {
 2211              		.loc 1 340 13 is_stmt 0 view .LVU793
 2212 008a FFF7FEFF 		bl	print
 2213              	.LVL127:
 341:Core/Src/main.c ****                 // Print first frame
 2214              		.loc 1 341 13 is_stmt 1 view .LVU794
 341:Core/Src/main.c ****                 // Print first frame
 2215              		.loc 1 341 27 is_stmt 0 view .LVU795
 2216 008e BDF80030 		ldrh	r3, [sp]
 341:Core/Src/main.c ****                 // Print first frame
 2217              		.loc 1 341 16 view .LVU796
 2218 0092 DBB1     		cbz	r3, .L130
 343:Core/Src/main.c ****                 {
 2219              		.loc 1 343 17 is_stmt 1 view .LVU797
 343:Core/Src/main.c ****                 {
 2220              		.loc 1 343 32 is_stmt 0 view .LVU798
 2221 0094 3A4B     		ldr	r3, .L142+24
 2222 0096 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 343:Core/Src/main.c ****                 {
 2223              		.loc 1 343 20 view .LVU799
 2224 0098 012B     		cmp	r3, #1
 2225 009a 34D0     		beq	.L138
 347:Core/Src/main.c ****                 {
 2226              		.loc 1 347 22 is_stmt 1 view .LVU800
 347:Core/Src/main.c ****                 {
 2227              		.loc 1 347 25 is_stmt 0 view .LVU801
 2228 009c 022B     		cmp	r3, #2
 2229 009e 3DD0     		beq	.L139
 2230              	.L134:
 353:Core/Src/main.c ****                 {
 2231              		.loc 1 353 17 is_stmt 1 view .LVU802
 353:Core/Src/main.c ****                 {
 2232              		.loc 1 353 31 is_stmt 0 view .LVU803
 2233 00a0 BDF80030 		ldrh	r3, [sp]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 76


 353:Core/Src/main.c ****                 {
 2234              		.loc 1 353 20 view .LVU804
 2235 00a4 012B     		cmp	r3, #1
 2236 00a6 07D9     		bls	.L135
 353:Core/Src/main.c ****                 {
 2237              		.loc 1 353 56 discriminator 1 view .LVU805
 2238 00a8 5A1E     		subs	r2, r3, #1
 353:Core/Src/main.c ****                 {
 2239              		.loc 1 353 59 discriminator 1 view .LVU806
 2240 00aa 02EB4200 		add	r0, r2, r2, lsl #1
 2241 00ae 3449     		ldr	r1, .L142+24
 2242 00b0 11F82010 		ldrb	r1, [r1, r0, lsl #2]	@ zero_extendqisi2
 353:Core/Src/main.c ****                 {
 2243              		.loc 1 353 35 discriminator 1 view .LVU807
 2244 00b4 0129     		cmp	r1, #1
 2245 00b6 3CD0     		beq	.L140
 2246              	.L135:
 357:Core/Src/main.c ****                 {
 2247              		.loc 1 357 22 is_stmt 1 view .LVU808
 357:Core/Src/main.c ****                 {
 2248              		.loc 1 357 25 is_stmt 0 view .LVU809
 2249 00b8 012B     		cmp	r3, #1
 2250 00ba 07D9     		bls	.L130
 357:Core/Src/main.c ****                 {
 2251              		.loc 1 357 61 discriminator 1 view .LVU810
 2252 00bc 013B     		subs	r3, r3, #1
 357:Core/Src/main.c ****                 {
 2253              		.loc 1 357 64 discriminator 1 view .LVU811
 2254 00be 03EB4301 		add	r1, r3, r3, lsl #1
 2255 00c2 2F4A     		ldr	r2, .L142+24
 2256 00c4 12F82120 		ldrb	r2, [r2, r1, lsl #2]	@ zero_extendqisi2
 357:Core/Src/main.c ****                 {
 2257              		.loc 1 357 40 discriminator 1 view .LVU812
 2258 00c8 022A     		cmp	r2, #2
 2259 00ca 3FD0     		beq	.L141
 2260              	.LVL128:
 2261              	.L130:
 357:Core/Src/main.c ****                 {
 2262              		.loc 1 357 40 discriminator 1 view .LVU813
 2263              	.LBE16:
 379:Core/Src/main.c ****     // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 2264              		.loc 1 379 5 is_stmt 1 view .LVU814
 2265 00cc 0320     		movs	r0, #3
 2266 00ce FFF7FEFF 		bl	Set_LED_Color
 2267              	.LVL129:
 317:Core/Src/main.c ****   {
 2268              		.loc 1 317 9 view .LVU815
 2269              	.L136:
 317:Core/Src/main.c ****   {
 2270              		.loc 1 317 3 view .LVU816
 320:Core/Src/main.c ****     
 2271              		.loc 1 320 5 view .LVU817
 2272 00d2 0220     		movs	r0, #2
 2273 00d4 FFF7FEFF 		bl	Set_LED_Color
 2274              	.LVL130:
 323:Core/Src/main.c ****     
 2275              		.loc 1 323 5 view .LVU818
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 77


 2276 00d8 4FF47A70 		mov	r0, #1000
 2277 00dc FFF7FEFF 		bl	HAL_Delay
 2278              	.LVL131:
 326:Core/Src/main.c ****         uint8_t res;
 2279              		.loc 1 326 5 view .LVU819
 326:Core/Src/main.c ****         uint8_t res;
 2280              		.loc 1 326 8 is_stmt 0 view .LVU820
 2281 00e0 002C     		cmp	r4, #0
 2282 00e2 F3D1     		bne	.L130
 2283              	.LBB17:
 327:Core/Src/main.c ****         uint16_t len;
 2284              		.loc 1 327 9 is_stmt 1 view .LVU821
 328:Core/Src/main.c ****         uint16_t frame_len;
 2285              		.loc 1 328 9 view .LVU822
 329:Core/Src/main.c ****         
 2286              		.loc 1 329 9 view .LVU823
 331:Core/Src/main.c ****         frame_len = 256;
 2287              		.loc 1 331 9 view .LVU824
 2288              	.LVL132:
 332:Core/Src/main.c ****         res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len);
 2289              		.loc 1 332 9 view .LVU825
 332:Core/Src/main.c ****         res = bmp388_fifo_read(gs_buf, len, (bmp388_frame_t *)gs_frame, (uint16_t *)&frame_len);
 2290              		.loc 1 332 19 is_stmt 0 view .LVU826
 2291 00e4 4FF48073 		mov	r3, #256
 2292 00e8 ADF80030 		strh	r3, [sp]	@ movhi
 333:Core/Src/main.c ****         if (res != 0)
 2293              		.loc 1 333 9 is_stmt 1 view .LVU827
 333:Core/Src/main.c ****         if (res != 0)
 2294              		.loc 1 333 15 is_stmt 0 view .LVU828
 2295 00ec 6B46     		mov	r3, sp
 2296 00ee 244A     		ldr	r2, .L142+24
 2297 00f0 4FF40071 		mov	r1, #512
 2298 00f4 2348     		ldr	r0, .L142+28
 2299 00f6 FFF7FEFF 		bl	bmp388_fifo_read
 2300              	.LVL133:
 334:Core/Src/main.c ****         {
 2301              		.loc 1 334 9 is_stmt 1 view .LVU829
 334:Core/Src/main.c ****         {
 2302              		.loc 1 334 12 is_stmt 0 view .LVU830
 2303 00fa 0028     		cmp	r0, #0
 2304 00fc C2D0     		beq	.L131
 336:Core/Src/main.c ****         }
 2305              		.loc 1 336 13 is_stmt 1 view .LVU831
 2306 00fe 2248     		ldr	r0, .L142+32
 2307              	.LVL134:
 336:Core/Src/main.c ****         }
 2308              		.loc 1 336 13 is_stmt 0 view .LVU832
 2309 0100 FFF7FEFF 		bl	print
 2310              	.LVL135:
 2311 0104 E2E7     		b	.L130
 2312              	.L138:
 345:Core/Src/main.c ****                 }
 2313              		.loc 1 345 21 is_stmt 1 view .LVU833
 345:Core/Src/main.c ****                 }
 2314              		.loc 1 345 73 is_stmt 0 view .LVU834
 2315 0106 1E4B     		ldr	r3, .L142+24
 2316 0108 D3ED027A 		vldr.32	s15, [r3, #8]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 78


 345:Core/Src/main.c ****                 }
 2317              		.loc 1 345 21 view .LVU835
 2318 010c B7EEE77A 		vcvt.f64.f32	d7, s15
 2319 0110 53EC172B 		vmov	r2, r3, d7
 2320 0114 1D48     		ldr	r0, .L142+36
 2321 0116 FFF7FEFF 		bl	print
 2322              	.LVL136:
 2323 011a C1E7     		b	.L134
 2324              	.L139:
 349:Core/Src/main.c ****                 }
 2325              		.loc 1 349 21 is_stmt 1 view .LVU836
 349:Core/Src/main.c ****                 }
 2326              		.loc 1 349 78 is_stmt 0 view .LVU837
 2327 011c 184B     		ldr	r3, .L142+24
 2328 011e D3ED027A 		vldr.32	s15, [r3, #8]
 349:Core/Src/main.c ****                 }
 2329              		.loc 1 349 21 view .LVU838
 2330 0122 B7EEE77A 		vcvt.f64.f32	d7, s15
 2331 0126 53EC172B 		vmov	r2, r3, d7
 2332 012a 1948     		ldr	r0, .L142+40
 2333 012c FFF7FEFF 		bl	print
 2334              	.LVL137:
 2335 0130 B6E7     		b	.L134
 2336              	.L140:
 355:Core/Src/main.c ****                 }
 2337              		.loc 1 355 21 is_stmt 1 view .LVU839
 355:Core/Src/main.c ****                 }
 2338              		.loc 1 355 82 is_stmt 0 view .LVU840
 2339 0132 134B     		ldr	r3, .L142+24
 2340 0134 03EB8003 		add	r3, r3, r0, lsl #2
 2341 0138 D3ED027A 		vldr.32	s15, [r3, #8]
 355:Core/Src/main.c ****                 }
 2342              		.loc 1 355 21 view .LVU841
 2343 013c B7EEE77A 		vcvt.f64.f32	d7, s15
 2344 0140 53EC172B 		vmov	r2, r3, d7
 2345 0144 1348     		ldr	r0, .L142+44
 2346 0146 FFF7FEFF 		bl	print
 2347              	.LVL138:
 2348 014a BFE7     		b	.L130
 2349              	.L141:
 359:Core/Src/main.c ****                 }
 2350              		.loc 1 359 21 is_stmt 1 view .LVU842
 359:Core/Src/main.c ****                 }
 2351              		.loc 1 359 87 is_stmt 0 view .LVU843
 2352 014c 0C4A     		ldr	r2, .L142+24
 2353 014e 02EB8103 		add	r3, r2, r1, lsl #2
 2354 0152 D3ED027A 		vldr.32	s15, [r3, #8]
 359:Core/Src/main.c ****                 }
 2355              		.loc 1 359 21 view .LVU844
 2356 0156 B7EEE77A 		vcvt.f64.f32	d7, s15
 2357 015a 53EC172B 		vmov	r2, r3, d7
 2358 015e 0E48     		ldr	r0, .L142+48
 2359 0160 FFF7FEFF 		bl	print
 2360              	.LVL139:
 2361 0164 B2E7     		b	.L130
 2362              	.L143:
 2363 0166 00BF     		.align	2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 79


 2364              	.L142:
 2365 0168 00ED00E0 		.word	-536810240
 2366 016c 00000000 		.word	led_pins
 2367 0170 00000000 		.word	bmp388_fifo_receive_callback
 2368 0174 00000000 		.word	.LC6
 2369 0178 30000000 		.word	.LC7
 2370 017c 74000000 		.word	.LC9
 2371 0180 00000000 		.word	gs_frame
 2372 0184 00000000 		.word	gs_buf
 2373 0188 58000000 		.word	.LC8
 2374 018c 98000000 		.word	.LC10
 2375 0190 B8000000 		.word	.LC11
 2376 0194 DC000000 		.word	.LC12
 2377 0198 FC000000 		.word	.LC13
 2378              	.LBE17:
 2379              		.cfi_endproc
 2380              	.LFE149:
 2382              		.global	gs_frame
 2383              		.section	.bss.gs_frame,"aw",%nobits
 2384              		.align	2
 2387              	gs_frame:
 2388 0000 00000000 		.space	3072
 2388      00000000 
 2388      00000000 
 2388      00000000 
 2388      00000000 
 2389              		.global	gs_buf
 2390              		.section	.bss.gs_buf,"aw",%nobits
 2391              		.align	2
 2394              	gs_buf:
 2395 0000 00000000 		.space	512
 2395      00000000 
 2395      00000000 
 2395      00000000 
 2395      00000000 
 2396              		.global	timeout
 2397              		.section	.bss.timeout,"aw",%nobits
 2398              		.align	1
 2401              	timeout:
 2402 0000 0000     		.space	2
 2403              		.global	i
 2404              		.section	.bss.i,"aw",%nobits
 2405              		.align	1
 2408              	i:
 2409 0000 0000     		.space	2
 2410              		.global	gs_fifo_watermark_flag
 2411              		.section	.bss.gs_fifo_watermark_flag,"aw",%nobits
 2414              	gs_fifo_watermark_flag:
 2415 0000 00       		.space	1
 2416              		.global	gs_fifo_full_flag
 2417              		.section	.bss.gs_fifo_full_flag,"aw",%nobits
 2420              	gs_fifo_full_flag:
 2421 0000 00       		.space	1
 2422              		.global	led_pins
 2423              		.section	.data.led_pins,"aw"
 2424              		.align	2
 2427              	led_pins:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 80


 2428 0000 00040258 		.word	1476527104
 2429 0004 0010     		.short	4096
 2430 0006 0000     		.space	2
 2431 0008 00040258 		.word	1476527104
 2432 000c 0020     		.short	8192
 2433 000e 0000     		.space	2
 2434 0010 00040258 		.word	1476527104
 2435 0014 0040     		.short	16384
 2436 0016 0000     		.space	2
 2437              		.global	huart1
 2438              		.section	.bss.huart1,"aw",%nobits
 2439              		.align	2
 2442              	huart1:
 2443 0000 00000000 		.space	148
 2443      00000000 
 2443      00000000 
 2443      00000000 
 2443      00000000 
 2444              		.global	huart8
 2445              		.section	.bss.huart8,"aw",%nobits
 2446              		.align	2
 2449              	huart8:
 2450 0000 00000000 		.space	148
 2450      00000000 
 2450      00000000 
 2450      00000000 
 2450      00000000 
 2451              		.global	huart4
 2452              		.section	.bss.huart4,"aw",%nobits
 2453              		.align	2
 2456              	huart4:
 2457 0000 00000000 		.space	148
 2457      00000000 
 2457      00000000 
 2457      00000000 
 2457      00000000 
 2458              		.global	htim1
 2459              		.section	.bss.htim1,"aw",%nobits
 2460              		.align	2
 2463              	htim1:
 2464 0000 00000000 		.space	76
 2464      00000000 
 2464      00000000 
 2464      00000000 
 2464      00000000 
 2465              		.global	hspi6
 2466              		.section	.bss.hspi6,"aw",%nobits
 2467              		.align	2
 2470              	hspi6:
 2471 0000 00000000 		.space	136
 2471      00000000 
 2471      00000000 
 2471      00000000 
 2471      00000000 
 2472              		.global	hspi4
 2473              		.section	.bss.hspi4,"aw",%nobits
 2474              		.align	2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 81


 2477              	hspi4:
 2478 0000 00000000 		.space	136
 2478      00000000 
 2478      00000000 
 2478      00000000 
 2478      00000000 
 2479              		.global	hspi3
 2480              		.section	.bss.hspi3,"aw",%nobits
 2481              		.align	2
 2484              	hspi3:
 2485 0000 00000000 		.space	136
 2485      00000000 
 2485      00000000 
 2485      00000000 
 2485      00000000 
 2486              		.global	hspi1
 2487              		.section	.bss.hspi1,"aw",%nobits
 2488              		.align	2
 2491              	hspi1:
 2492 0000 00000000 		.space	136
 2492      00000000 
 2492      00000000 
 2492      00000000 
 2492      00000000 
 2493              		.global	hfdcan1
 2494              		.section	.bss.hfdcan1,"aw",%nobits
 2495              		.align	2
 2498              	hfdcan1:
 2499 0000 00000000 		.space	160
 2499      00000000 
 2499      00000000 
 2499      00000000 
 2499      00000000 
 2500              		.text
 2501              	.Letext0:
 2502              		.file 3 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 2503              		.file 4 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 2504              		.file 5 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 2505              		.file 6 "Drivers/CMSIS/Include/core_cm7.h"
 2506              		.file 7 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2507              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2508              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 2509              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2510              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2511              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 2512              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_fdcan.h"
 2513              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 2514              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2515              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2516              		.file 17 "../Athena/athena.h"
 2517              		.file 18 "Drivers/BMP388/driver_bmp388.h"
 2518              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 2519              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 2520              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 2521              		.file 22 "Core/Inc/main.h"
 2522              		.file 23 "USB_DEVICE/App/usbd_cdc_if.h"
 2523              		.file 24 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 82


 2524              		.file 25 "Drivers/BMP388/driver_bmp388_fifo.h"
 2525              		.file 26 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2526              		.file 27 "USB_DEVICE/App/usb_device.h"
 2527              		.file 28 "Drivers/BMP388/driver_bmp388_interface.h"
 2528              		.file 29 "<built-in>"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 83


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:20     .rodata.bmp388_fifo_receive_callback.str1.4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:39     .text.bmp388_fifo_receive_callback:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:45     .text.bmp388_fifo_receive_callback:00000000 bmp388_fifo_receive_callback
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:349    .text.bmp388_fifo_receive_callback:0000019c $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2387   .bss.gs_frame:00000000 gs_frame
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2394   .bss.gs_buf:00000000 gs_buf
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2414   .bss.gs_fifo_watermark_flag:00000000 gs_fifo_watermark_flag
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2420   .bss.gs_fifo_full_flag:00000000 gs_fifo_full_flag
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:364    .text.MPU_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:369    .text.MPU_Config:00000000 MPU_Config
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:445    .text.MX_GPIO_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:450    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:724    .text.MX_GPIO_Init:0000017c $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:733    .text.Error_Handler:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:739    .text.Error_Handler:00000000 Error_Handler
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:771    .text.MX_SPI1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:776    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:874    .text.MX_SPI1_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2491   .bss.hspi1:00000000 hspi1
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:880    .text.MX_SPI3_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:885    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:983    .text.MX_SPI3_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2484   .bss.hspi3:00000000 hspi3
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:989    .text.MX_SPI4_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:994    .text.MX_SPI4_Init:00000000 MX_SPI4_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1092   .text.MX_SPI4_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2477   .bss.hspi4:00000000 hspi4
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1098   .text.MX_SPI6_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1103   .text.MX_SPI6_Init:00000000 MX_SPI6_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1201   .text.MX_SPI6_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2470   .bss.hspi6:00000000 hspi6
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1207   .text.MX_UART8_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1212   .text.MX_UART8_Init:00000000 MX_UART8_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1311   .text.MX_UART8_Init:0000005c $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2449   .bss.huart8:00000000 huart8
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1317   .text.MX_UART4_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1322   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1421   .text.MX_UART4_Init:0000005c $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2456   .bss.huart4:00000000 huart4
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1427   .text.MX_FDCAN1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1432   .text.MX_FDCAN1_Init:00000000 MX_FDCAN1_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1547   .text.MX_FDCAN1_Init:00000054 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2498   .bss.hfdcan1:00000000 hfdcan1
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1553   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1558   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1656   .text.MX_USART1_UART_Init:00000058 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2442   .bss.huart1:00000000 huart1
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1662   .text.MX_TIM1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1667   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1856   .text.MX_TIM1_Init:000000b8 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2463   .bss.htim1:00000000 htim1
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1862   .text.SystemClock_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:1868   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2052   .text.SystemClock_Config:000000c0 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2058   .rodata.main.str1.4:00000000 $d
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 84


C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2084   .text.main:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2090   .text.main:00000000 main
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2365   .text.main:00000168 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2427   .data.led_pins:00000000 led_pins
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2384   .bss.gs_frame:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2391   .bss.gs_buf:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2401   .bss.timeout:00000000 timeout
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2398   .bss.timeout:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2408   .bss.i:00000000 i
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2405   .bss.i:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2415   .bss.gs_fifo_watermark_flag:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2421   .bss.gs_fifo_full_flag:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2424   .data.led_pins:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2439   .bss.huart1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2446   .bss.huart8:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2453   .bss.huart4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2460   .bss.htim1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2467   .bss.hspi6:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2474   .bss.hspi4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2481   .bss.hspi3:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2488   .bss.hspi1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s:2495   .bss.hfdcan1:00000000 $d

UNDEFINED SYMBOLS
bmp388_fifo_read
bmp388_interface_debug_print
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_SPI_Init
HAL_MultiProcessor_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_FDCAN_Init
HAL_UART_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
Athena_Init
MX_USB_DEVICE_Init
HAL_Delay
bmp388_fifo_init
sprintf
CDC_Transmit_FS
print
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccFCpcM5.s 			page 85


Set_LED_Color
