//  csg65ce02_mmu.c
//
//  Created by elmerucr on 16/06/2018.
//  Copyright Â© 2018 elmerucr. All rights reserved.

#include <stdint.h>
#include <stdlib.h>
#include "csg65ce02_mmu.h"
#include "defs.h"

uint8_t csg65ce02_mmu_registers[16];	// internal mem registers of mmu
									    // will be memory addressable from 65ce02 cpu

void csg65ce02_mmu_init() {
	csg65ce02_ram = malloc(1024 * 1024 * sizeof(uint8_t));			// get 1mb of ram storage space
                                                                    // that's 256 blocks of 4k
	// fill ram with alternating 0x00's and 0xff's
	for(int i=0; i<(1024*1024*sizeof(uint8_t)); i++) {
		csg65ce02_ram[i] = (i & 64) ? 0xff : 0x00;
	}
	for(int i=0; i<16; i++) {                   // 16 registers, each one for 4kb of addressable memory
                                                // as seen from the csg65ce02 (64kb)
		csg65ce02_mmu_registers[i] = i;         // each register contains an 8bit pointer to a 4kb block
                                                // in 1mb of ram (as seen from the mmu)
	}
	csg65ce02_mmu_registers[0x0f] = 0x80;
}

void csg65ce02_mmu_cleanup() {
	free(csg65ce02_ram);
}

// memory access functions implementation:
uint8_t csg65ce02_read_byte(uint16_t address) {
	uint8_t result;
	switch((address & 0xff00) >> 8) {
		case IO_MMU_PAGE :
			result = csg65ce02_mmu_registers[address & 0x000f];
			break;
		default :
			result = csg65ce02_ram[(csg65ce02_mmu_registers[address >> 12] << 12) | (address & 0x0fff)];
	}
	return result;
}

inline void csg65ce02_write_byte(uint16_t address, uint8_t byte) {
	uint32_t phys_addr = (csg65ce02_mmu_registers[address >> 12] << 12) | (address & 0x0fff);
	if(!(phys_addr & 0x00080000)) csg65ce02_ram[phys_addr] = byte;
}
