--
-- VHDL Architecture ADD_SingleCycle_lib.cachedata_V2.Behavior
--
-- Created:
--          by - Rebecca.UNKNOWN (ATHENA)
--          at - 21:34:07 03/28/2013
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY cachedata_V2 IS
END ENTITY cachedata_V2;

--
ARCHITECTURE Behavior OF cachedata_V2 IS
BEGIN
END ARCHITECTURE Behavior;

