#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue May 31 18:47:49 2016
# Process ID: 6972
# Log file: C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/planAhead_run_1/planAhead.log
# Journal file: C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {a[3]}]]
startgroup
set_property package_pin M7 [get_ports {a[0]}]
endgroup
startgroup
set_property package_pin L6 [get_ports {a[1]}]
endgroup
set_property package_pin "" [get_ports [list  {a[2]}]]
startgroup
set_property package_pin L6 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin L7 [get_ports {a[2]}]
endgroup
startgroup
set_property package_pin K5 [get_ports {a[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports clk]
endgroup
startgroup
set_property package_pin M6 [get_ports load]
endgroup
startgroup
set_property package_pin D1 [get_ports q]
endgroup
save_constraints
