

================================================================
== Vivado HLS Report for 'update_knn'
================================================================
* Date:           Tue Feb 20 22:55:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        test_3-nn.prj
* Solution:       test_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    542|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    315|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    318|
|Register         |        -|      -|     468|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     468|   1175|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |digitrec_mux_124_cud_U9   |digitrec_mux_124_cud  |        0|      0|  0|  21|
    |digitrec_mux_124_cud_U10  |digitrec_mux_124_cud  |        0|      0|  0|  21|
    |digitrec_mux_124_cud_U11  |digitrec_mux_124_cud  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U1   |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U2   |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U3   |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U4   |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U5   |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U6   |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U7   |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U8   |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U12  |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U13  |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U14  |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    |digitrec_mux_42_1bkb_U15  |digitrec_mux_42_1bkb  |        0|      0|  0|  21|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0| 315|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |min_distances_V3_fu_1590_p2  |     +    |      0|  0|  15|           6|           6|
    |tmp48_fu_1172_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp49_fu_1178_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp50_fu_1188_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp51_fu_1360_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp52_fu_1256_p2             |     +    |      0|  0|  13|           4|           4|
    |tmp53_fu_1204_p2             |     +    |      0|  0|  12|           3|           3|
    |tmp54_fu_1194_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp55_fu_1214_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp56_fu_1220_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp57_fu_1230_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp58_fu_1246_p2             |     +    |      0|  0|  12|           3|           3|
    |tmp59_fu_1236_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp60_fu_1266_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp61_fu_1272_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp62_fu_1282_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp63_fu_1350_p2             |     +    |      0|  0|  13|           4|           4|
    |tmp64_fu_1298_p2             |     +    |      0|  0|  12|           3|           3|
    |tmp65_fu_1288_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp66_fu_1308_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp67_fu_1314_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp68_fu_1324_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp69_fu_1340_p2             |     +    |      0|  0|  12|           3|           3|
    |tmp70_fu_1330_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp71_fu_1366_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp72_fu_1372_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp73_fu_1382_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp74_fu_1580_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp75_fu_1450_p2             |     +    |      0|  0|  13|           4|           4|
    |tmp76_fu_1398_p2             |     +    |      0|  0|  12|           3|           3|
    |tmp77_fu_1388_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp78_fu_1408_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp79_fu_1414_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp80_fu_1424_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp81_fu_1440_p2             |     +    |      0|  0|  12|           3|           3|
    |tmp82_fu_1430_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp83_fu_1456_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp84_fu_1462_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp85_fu_1472_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp86_fu_1550_p2             |     +    |      0|  0|  13|           4|           4|
    |tmp87_fu_1488_p2             |     +    |      0|  0|  12|           3|           3|
    |tmp88_fu_1478_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp89_fu_1498_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp90_fu_1504_p2             |     +    |      0|  0|   5|           2|           2|
    |tmp91_fu_1514_p2             |     +    |      0|  0|  10|           2|           2|
    |tmp92_fu_1540_p2             |     +    |      0|  0|   5|           3|           3|
    |tmp93_fu_1524_p2             |     +    |      0|  0|  10|           2|           2|
    |tmp94_fu_1534_p2             |     +    |      0|  0|   5|           3|           3|
    |tmp_5_fu_1652_p2             |   icmp   |      0|  0|  11|           6|           6|
    |tmp_6_fu_1683_p2             |   icmp   |      0|  0|  11|           6|           6|
    |tmp_7_fu_576_p2              |   icmp   |      0|  0|   8|           2|           2|
    |tmp_fu_1621_p2               |   icmp   |      0|  0|  11|           6|           6|
    |mrv_sel1_fu_1808_p3          |  select  |      0|  0|   6|           1|           6|
    |mrv_sel2_fu_1815_p3          |  select  |      0|  0|   6|           1|           6|
    |mrv_sel3_fu_1822_p3          |  select  |      0|  0|   6|           1|           6|
    |mrv_sel6_fu_1780_p3          |  select  |      0|  0|   6|           1|           6|
    |mrv_sel7_fu_1787_p3          |  select  |      0|  0|   6|           1|           6|
    |mrv_sel8_fu_1794_p3          |  select  |      0|  0|   6|           1|           6|
    |mrv_sel9_fu_1801_p3          |  select  |      0|  0|   6|           1|           6|
    |mrv_sel_fu_1773_p3           |  select  |      0|  0|   6|           1|           6|
    |newIndex_cast_fu_1556_p3     |  select  |      0|  0|   2|           1|           1|
    |phitmp4_fu_1752_p3           |  select  |      0|  0|   6|           1|           6|
    |phitmp5_fu_1759_p3           |  select  |      0|  0|   6|           1|           6|
    |phitmp6_fu_1766_p3           |  select  |      0|  0|   6|           1|           6|
    |phitmp_fu_1745_p3            |  select  |      0|  0|   6|           1|           6|
    |tmp_8_fu_1603_p13            |  select  |      0|  0|   2|           1|           1|
    |tmp_9_fu_1634_p13            |  select  |      0|  0|   3|           1|           3|
    |tmp_s_fu_1665_p13            |  select  |      0|  0|   5|           1|           5|
    |r_V_fu_582_p2                |    xor   |      0|  0|  56|          49|          49|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 542|         208|         274|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278  |  15|          3|    6|         18|
    |ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380  |  15|          3|    6|         18|
    |ap_phi_reg_pp0_iter2_write_flag12_1_reg_307       |  15|          3|    6|         18|
    |ap_phi_reg_pp0_iter2_write_flag15_3_reg_262       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_write_flag18_3_reg_291       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_write_flag21_3_reg_320       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_write_flag24_3_reg_336       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_write_flag27_4_reg_365       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_write_flag31_4_reg_393       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_write_flag36_4_reg_421       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_write_flag40_4_reg_436       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_write_flag4_1_reg_408        |  15|          3|    6|         18|
    |ap_phi_reg_pp0_iter2_write_flag8_1_reg_352        |  15|          3|    6|         18|
    |ap_phi_reg_pp0_iter2_write_flag_1_reg_451         |  15|          3|    6|         18|
    |ap_return_0                                       |   9|          2|    6|         12|
    |ap_return_1                                       |   9|          2|    6|         12|
    |ap_return_10                                      |   9|          2|    6|         12|
    |ap_return_11                                      |   9|          2|    6|         12|
    |ap_return_2                                       |   9|          2|    6|         12|
    |ap_return_3                                       |   9|          2|    6|         12|
    |ap_return_4                                       |   9|          2|    6|         12|
    |ap_return_5                                       |   9|          2|    6|         12|
    |ap_return_6                                       |   9|          2|    6|         12|
    |ap_return_7                                       |   9|          2|    6|         12|
    |ap_return_8                                       |   9|          2|    6|         12|
    |ap_return_9                                       |   9|          2|    6|         12|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 318|         66|  116|        276|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_ce_reg                                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_min_distances_V14_3_reg_278  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_min_distances_V28_4_reg_380  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_write_flag12_1_reg_307       |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_write_flag15_3_reg_262       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_write_flag18_3_reg_291       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_write_flag21_3_reg_320       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_write_flag24_3_reg_336       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_write_flag27_4_reg_365       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_write_flag31_4_reg_393       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_write_flag36_4_reg_421       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_write_flag40_4_reg_436       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_write_flag4_1_reg_408        |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_write_flag8_1_reg_352        |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_write_flag_1_reg_451         |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_write_flag12_1_reg_307       |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_write_flag15_3_reg_262       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_write_flag18_3_reg_291       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_write_flag21_3_reg_320       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_write_flag24_3_reg_336       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_write_flag27_4_reg_365       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_write_flag31_4_reg_393       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_write_flag36_4_reg_421       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_write_flag40_4_reg_436       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_write_flag4_1_reg_408        |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_write_flag8_1_reg_352        |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_write_flag_1_reg_451         |   6|   0|    6|          0|
    |ap_reg_pp0_iter1_min_distances_V14_re_reg_1957    |   6|   0|    6|          0|
    |ap_reg_pp0_iter1_min_distances_V15_re_reg_1949    |   6|   0|    6|          0|
    |ap_reg_pp0_iter1_min_distances_V16_re_reg_1941    |   6|   0|    6|          0|
    |ap_reg_pp0_iter1_min_distances_V17_re_reg_1933    |   6|   0|    6|          0|
    |ap_reg_pp0_iter1_min_distances_V210_r_reg_1909    |   6|   0|    6|          0|
    |ap_reg_pp0_iter1_min_distances_V211_r_reg_1901    |   6|   0|    6|          0|
    |ap_reg_pp0_iter1_min_distances_V28_re_reg_1925    |   6|   0|    6|          0|
    |ap_reg_pp0_iter1_min_distances_V29_re_reg_1917    |   6|   0|    6|          0|
    |ap_return_0_int_reg                               |   6|   0|    6|          0|
    |ap_return_10_int_reg                              |   6|   0|    6|          0|
    |ap_return_11_int_reg                              |   6|   0|    6|          0|
    |ap_return_1_int_reg                               |   6|   0|    6|          0|
    |ap_return_2_int_reg                               |   6|   0|    6|          0|
    |ap_return_3_int_reg                               |   6|   0|    6|          0|
    |ap_return_4_int_reg                               |   6|   0|    6|          0|
    |ap_return_5_int_reg                               |   6|   0|    6|          0|
    |ap_return_6_int_reg                               |   6|   0|    6|          0|
    |ap_return_7_int_reg                               |   6|   0|    6|          0|
    |ap_return_8_int_reg                               |   6|   0|    6|          0|
    |ap_return_9_int_reg                               |   6|   0|    6|          0|
    |min_distances_V12_re_reg_1987                     |   6|   0|    6|          0|
    |min_distances_V12_read_int_reg                    |   6|   0|    6|          0|
    |min_distances_V14_re_reg_1957                     |   6|   0|    6|          0|
    |min_distances_V14_read_int_reg                    |   6|   0|    6|          0|
    |min_distances_V15_re_reg_1949                     |   6|   0|    6|          0|
    |min_distances_V15_read_int_reg                    |   6|   0|    6|          0|
    |min_distances_V16_re_reg_1941                     |   6|   0|    6|          0|
    |min_distances_V16_read_int_reg                    |   6|   0|    6|          0|
    |min_distances_V17_re_reg_1933                     |   6|   0|    6|          0|
    |min_distances_V17_read_int_reg                    |   6|   0|    6|          0|
    |min_distances_V210_r_reg_1909                     |   6|   0|    6|          0|
    |min_distances_V210_read_int_reg                   |   6|   0|    6|          0|
    |min_distances_V211_r_reg_1901                     |   6|   0|    6|          0|
    |min_distances_V211_read_int_reg                   |   6|   0|    6|          0|
    |min_distances_V28_re_reg_1925                     |   6|   0|    6|          0|
    |min_distances_V28_read_int_reg                    |   6|   0|    6|          0|
    |min_distances_V29_re_reg_1917                     |   6|   0|    6|          0|
    |min_distances_V29_read_int_reg                    |   6|   0|    6|          0|
    |min_distances_V2_rea_reg_1976                     |   6|   0|    6|          0|
    |min_distances_V2_read_int_reg                     |   6|   0|    6|          0|
    |min_distances_V3_rea_reg_1965                     |   6|   0|    6|          0|
    |min_distances_V3_read_int_reg                     |   6|   0|    6|          0|
    |min_distances_V_offset_int_reg                    |   4|   0|    4|          0|
    |min_distances_V_read_2_reg_1998                   |   6|   0|    6|          0|
    |min_distances_V_read_int_reg                      |   6|   0|    6|          0|
    |test_inst_V_int_reg                               |  49|   0|   49|          0|
    |tmp51_reg_2017                                    |   5|   0|    5|          0|
    |tmp75_reg_2022                                    |   4|   0|    4|          0|
    |tmp86_reg_2027                                    |   4|   0|    4|          0|
    |tmp_7_reg_2009                                    |   1|   0|    1|          0|
    |train_inst_V_int_reg                              |  48|   0|   48|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 468|   0|  468|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |        update_knn       | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |        update_knn       | return value |
|ap_return_0              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_1              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_2              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_3              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_4              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_5              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_6              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_7              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_8              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_9              | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_10             | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_return_11             | out |    6| ap_ctrl_hs |        update_knn       | return value |
|ap_ce                    |  in |    1| ap_ctrl_hs |        update_knn       | return value |
|test_inst_V              |  in |   49|   ap_none  |       test_inst_V       |    scalar    |
|train_inst_V             |  in |   48|   ap_none  |       train_inst_V      |    scalar    |
|min_distances_V_read     |  in |    6|   ap_none  |   min_distances_V_read  |    scalar    |
|min_distances_V12_read   |  in |    6|   ap_none  |  min_distances_V12_read |    scalar    |
|min_distances_V2_read    |  in |    6|   ap_none  |  min_distances_V2_read  |    scalar    |
|min_distances_V3_read    |  in |    6|   ap_none  |  min_distances_V3_read  |    scalar    |
|min_distances_V14_read   |  in |    6|   ap_none  |  min_distances_V14_read |    scalar    |
|min_distances_V15_read   |  in |    6|   ap_none  |  min_distances_V15_read |    scalar    |
|min_distances_V16_read   |  in |    6|   ap_none  |  min_distances_V16_read |    scalar    |
|min_distances_V17_read   |  in |    6|   ap_none  |  min_distances_V17_read |    scalar    |
|min_distances_V28_read   |  in |    6|   ap_none  |  min_distances_V28_read |    scalar    |
|min_distances_V29_read   |  in |    6|   ap_none  |  min_distances_V29_read |    scalar    |
|min_distances_V210_read  |  in |    6|   ap_none  | min_distances_V210_read |    scalar    |
|min_distances_V211_read  |  in |    6|   ap_none  | min_distances_V211_read |    scalar    |
|min_distances_V_offset   |  in |    4|   ap_none  |  min_distances_V_offset |    scalar    |
+-------------------------+-----+-----+------------+-------------------------+--------------+

