// Seed: 3800900511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  parameter id_10 = 1;
endmodule
module module_1 #(
    parameter id_18 = 32'd17,
    parameter id_20 = 32'd6
) (
    input tri1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input supply0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input wor id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    output supply0 id_12,
    input tri id_13,
    output tri0 id_14,
    input uwire id_15,
    output wor id_16,
    output tri0 id_17,
    input supply0 _id_18,
    output uwire id_19,
    input tri _id_20,
    input tri1 id_21,
    input wire id_22,
    output supply1 id_23,
    output tri0 id_24
);
  logic [id_18 : id_20] id_26;
  ;
  logic [-1 : 1 'b0] id_27;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_27,
      id_27,
      id_26,
      id_27,
      id_26,
      id_27
  );
endmodule
