// Seed: 2507112078
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5
);
  assign id_1 = id_0;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  =  id_3  ,  id_21  ;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input tri1 id_4
);
  assign id_0 = 1;
  module_0(
      id_4, id_3, id_3, id_4, id_4, id_1
  );
endmodule
