Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 18 18:35:59 2020
| Host         : AK113-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u3/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 80 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.764        0.000                      0                  142        0.107        0.000                      0                  142        3.000        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.764        0.000                      0                  123        0.202        0.000                      0                  123       19.500        0.000                       0                    68  
  clk_out2_clk_wiz_0         96.580        0.000                      0                   19        0.239        0.000                      0                   19       49.500        0.000                       0                    16  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       34.768        0.000                      0                  123        0.202        0.000                      0                  123       19.500        0.000                       0                    68  
  clk_out2_clk_wiz_0_1       96.585        0.000                      0                   19        0.239        0.000                      0                   19       49.500        0.000                       0                    16  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.764        0.000                      0                  123        0.107        0.000                      0                  123  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         96.580        0.000                      0                   19        0.129        0.000                      0                   19  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.764        0.000                      0                  123        0.107        0.000                      0                  123  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       96.580        0.000                      0                   19        0.129        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.764ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.058ns (23.035%)  route 3.535ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.939     3.706    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X60Y30         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                 34.764    

Slack (MET) :             35.043ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.058ns (24.527%)  route 3.256ns (75.473%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.659     3.427    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X60Y28         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.524    38.470    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                 35.043    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.409%)  route 3.106ns (74.591%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.602    39.113    
                         clock uncertainty           -0.095    39.019    
    SLICE_X59Y30         FDRE (Setup_fdre_C_R)       -0.429    38.590    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.409%)  route 3.106ns (74.591%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.602    39.113    
                         clock uncertainty           -0.095    39.019    
    SLICE_X59Y30         FDRE (Setup_fdre_C_R)       -0.429    38.590    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.418ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.058ns (26.229%)  route 2.976ns (73.771%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.379     3.147    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X58Y28         FDRE (Setup_fdre_C_R)       -0.429    38.565    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                 35.418    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.058ns (26.258%)  route 2.971ns (73.742%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.375     3.143    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X59Y28         FDRE (Setup_fdre_C_R)       -0.429    38.565    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                 35.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.121    -0.335    u1/u2/hcount[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    u1/u2/plusOp[5]
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.092    -0.492    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.120    -0.336    u1/u2/hcount[1]
    SLICE_X59Y28         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  u1/u2/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u1/u2/plusOp[4]
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.091    -0.493    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 b1/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.632%)  route 0.167ns (47.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  b1/out_reg/Q
                         net (fo=7, routed)           0.167    -0.285    u1/u
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  u1/vertPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u1/vertPos[1]_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u1/clk_out1
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[1]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.121    -0.458    u1/vertPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.217%)  route 0.159ns (42.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.159    -0.274    b2/currState[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.048    -0.226 r  b2/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    b2/out_i_1__0_n_0
    SLICE_X64Y30         FDRE                                         r  b2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b2/clk_out1
    SLICE_X64Y30         FDRE                                         r  b2/out_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.133    -0.447    b2/out_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 b1/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.043%)  route 0.171ns (47.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  b1/out_reg/Q
                         net (fo=7, routed)           0.171    -0.281    u1/u
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  u1/vertPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u1/vertPos[2]_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u1/clk_out1
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[2]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.120    -0.459    u1/vertPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.631%)  route 0.148ns (44.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.148    -0.307    u1/u2/hcount[6]
    SLICE_X59Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  u1/u2/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u1/u2/plusOp[9]
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.092    -0.489    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    b1/clk_out1
    SLICE_X62Y32         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.166    -0.286    b1/currState[0]
    SLICE_X62Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.241    b1/out_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091    -0.488    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.257    b2/currState[0]
    SLICE_X64Y28         LUT3 (Prop_lut3_I2_O)        0.043    -0.214 r  b2/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    b2/nextState[1]
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.131    -0.465    b2/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/vcounter_reg[3]/Q
                         net (fo=9, routed)           0.180    -0.276    u1/u2/vcount[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.042    -0.234 r  u1/u2/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u1/u2/plusOp__0[4]
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[4]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.107    -0.490    u1/u2/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u3/clk_out1
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u3/SEL_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.272    u3/SEL[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.042    -0.230 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    u3/SEL[1]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u3/clk_out1
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.107    -0.486    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y32     b1/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y32     b1/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y31     b1/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y28     b2/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y28     b2/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y30     b2/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y32     b3/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y31     u1/horPos_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     b1/out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y30     b2/out_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y31     u1/horPos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     u1/horPos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     u1/horPos_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     u1/horPos_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     u1/horPos_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     u1/pressed_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y30     u1/u2/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y30     u1/u2/hcounter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y32     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y32     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     b1/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     b1/out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y28     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y28     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y28     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y28     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y30     b2/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y30     b2/out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[4]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             97.072ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.890ns (31.543%)  route 1.932ns (68.457%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.817     1.812    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124     1.936 r  d1/shiftState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    d1/shiftState[0]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.029    99.007    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                 97.072    

Slack (MET) :             97.076ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.890ns (31.565%)  route 1.930ns (68.435%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.815     1.810    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I0_O)        0.124     1.934 r  d1/shiftState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    d1/shiftState[2]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.031    99.009    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                          -1.934    
  -------------------------------------------------------------------
                         slack                                 97.076    

Slack (MET) :             97.089ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.890ns (31.706%)  route 1.917ns (68.294%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.803     1.797    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y93         LUT3 (Prop_lut3_I1_O)        0.124     1.921 r  d1/sync_i_1/O
                         net (fo=1, routed)           0.000     1.921    d1/sync_i_1_n_0
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
                         clock pessimism              0.579    99.092    
                         clock uncertainty           -0.111    98.981    
    SLICE_X65Y93         FDPE (Setup_fdpe_C_D)        0.029    99.010    d1/sync_reg
  -------------------------------------------------------------------
                         required time                         99.010    
                         arrival time                          -1.921    
  -------------------------------------------------------------------
                         slack                                 97.089    

Slack (MET) :             97.092ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.916ns (32.168%)  route 1.932ns (67.832%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.817     1.812    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I0_O)        0.150     1.962 r  d1/shiftState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    d1/shiftState[1]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.075    99.053    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                         99.053    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 97.092    

Slack (MET) :             97.094ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.916ns (32.190%)  route 1.930ns (67.810%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.815     1.810    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.150     1.960 r  d1/shiftState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.960    d1/shiftState[3]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.075    99.053    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                         99.053    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                 97.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 d1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.348%)  route 0.137ns (39.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  d1/count_reg[5]/Q
                         net (fo=5, routed)           0.137    -0.287    d1/count_reg_n_0_[5]
    SLICE_X63Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  d1/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    d1/count[2]
    SLICE_X63Y93         FDRE                                         r  d1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X63Y93         FDRE                                         r  d1/count_reg[2]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.091    -0.481    d1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  d1/shiftState_reg[3]/Q
                         net (fo=3, routed)           0.115    -0.346    d1/shiftState_reg_n_0_[3]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.098    -0.248 r  d1/shiftState[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    d1/shiftState[4]_i_2_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.092    -0.496    d1/shiftState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 d1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  d1/count_reg[5]/Q
                         net (fo=5, routed)           0.161    -0.263    d1/count_reg_n_0_[5]
    SLICE_X64Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.218 r  d1/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    d1/count[5]
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121    -0.467    d1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.268    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.042    -0.226 r  d1/shiftState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    d1/shiftState[1]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.107    -0.481    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.266    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT5 (Prop_lut5_I2_O)        0.043    -0.223 r  d1/shiftState[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    d1/shiftState[3]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.107    -0.481    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  d1/count_reg[7]/Q
                         net (fo=3, routed)           0.168    -0.279    d1/count_reg_n_0_[7]
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  d1/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    d1/count[7]
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091    -0.497    d1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.268    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  d1/shiftState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    d1/shiftState[0]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.091    -0.497    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  d1/count_reg[0]/Q
                         net (fo=9, routed)           0.198    -0.226    d1/count_reg_n_0_[0]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.043    -0.183 r  d1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    d1/count[1]
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[1]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.131    -0.457    d1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.266    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.045    -0.221 r  d1/shiftState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    d1/shiftState[2]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.092    -0.496    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 d1/sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  d1/sync_reg/Q
                         net (fo=3, routed)           0.181    -0.267    d1/sync_OBUF
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.222 r  d1/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.222    d1/sync_i_1_n_0
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y93         FDPE (Hold_fdpe_C_D)         0.091    -0.497    d1/sync_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y93     d1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y93     d1/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y93     d1/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y93     d1/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y94     d1/shiftState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y94     d1/shiftState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y94     d1/shiftState_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y94     d1/shiftState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y93     d1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X65Y93     d1/sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y93     d1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y93     d1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.768ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.058ns (23.035%)  route 3.535ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.939     3.706    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X60Y30         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524    38.474    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                 34.768    

Slack (MET) :             35.046ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.058ns (24.527%)  route 3.256ns (75.473%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.659     3.427    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X60Y28         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.091    38.997    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.524    38.473    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                 35.046    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.569    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.569    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.316ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.409%)  route 3.106ns (74.591%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.602    39.113    
                         clock uncertainty           -0.091    39.022    
    SLICE_X59Y30         FDRE (Setup_fdre_C_R)       -0.429    38.593    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.316    

Slack (MET) :             35.316ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.409%)  route 3.106ns (74.591%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.602    39.113    
                         clock uncertainty           -0.091    39.022    
    SLICE_X59Y30         FDRE (Setup_fdre_C_R)       -0.429    38.593    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.316    

Slack (MET) :             35.421ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.058ns (26.229%)  route 2.976ns (73.771%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.379     3.147    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.091    38.997    
    SLICE_X58Y28         FDRE (Setup_fdre_C_R)       -0.429    38.568    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                 35.421    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.058ns (26.258%)  route 2.971ns (73.742%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.375     3.143    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.091    38.997    
    SLICE_X59Y28         FDRE (Setup_fdre_C_R)       -0.429    38.568    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                 35.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.121    -0.335    u1/u2/hcount[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    u1/u2/plusOp[5]
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.092    -0.492    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.120    -0.336    u1/u2/hcount[1]
    SLICE_X59Y28         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  u1/u2/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u1/u2/plusOp[4]
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.091    -0.493    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 b1/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.632%)  route 0.167ns (47.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  b1/out_reg/Q
                         net (fo=7, routed)           0.167    -0.285    u1/u
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  u1/vertPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u1/vertPos[1]_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u1/clk_out1
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[1]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.121    -0.458    u1/vertPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.217%)  route 0.159ns (42.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.159    -0.274    b2/currState[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.048    -0.226 r  b2/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    b2/out_i_1__0_n_0
    SLICE_X64Y30         FDRE                                         r  b2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b2/clk_out1
    SLICE_X64Y30         FDRE                                         r  b2/out_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.133    -0.447    b2/out_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 b1/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.043%)  route 0.171ns (47.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  b1/out_reg/Q
                         net (fo=7, routed)           0.171    -0.281    u1/u
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  u1/vertPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u1/vertPos[2]_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u1/clk_out1
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[2]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.120    -0.459    u1/vertPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.631%)  route 0.148ns (44.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.148    -0.307    u1/u2/hcount[6]
    SLICE_X59Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  u1/u2/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u1/u2/plusOp[9]
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.092    -0.489    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    b1/clk_out1
    SLICE_X62Y32         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.166    -0.286    b1/currState[0]
    SLICE_X62Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.241    b1/out_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.253    -0.579    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091    -0.488    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.257    b2/currState[0]
    SLICE_X64Y28         LUT3 (Prop_lut3_I2_O)        0.043    -0.214 r  b2/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    b2/nextState[1]
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.131    -0.465    b2/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/vcounter_reg[3]/Q
                         net (fo=9, routed)           0.180    -0.276    u1/u2/vcount[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.042    -0.234 r  u1/u2/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u1/u2/plusOp__0[4]
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[4]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.107    -0.490    u1/u2/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u3/clk_out1
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u3/SEL_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.272    u3/SEL[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.042    -0.230 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    u3/SEL[1]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u3/clk_out1
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.107    -0.486    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y32     b1/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y32     b1/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y31     b1/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y28     b2/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y28     b2/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y30     b2/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y32     b3/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y31     u1/horPos_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     b1/out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y30     b2/out_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y31     u1/horPos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     u1/horPos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     u1/horPos_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     u1/horPos_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     u1/horPos_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     u1/pressed_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y30     u1/u2/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y30     u1/u2/hcounter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y32     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y32     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     b1/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     b1/out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y28     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y28     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y28     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y28     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y30     b2/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y30     b2/out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.585ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.778    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.585    

Slack (MET) :             96.585ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.778    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.585    

Slack (MET) :             96.585ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.778    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.585    

Slack (MET) :             96.585ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.778    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.585    

Slack (MET) :             96.585ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.778    d1/shiftState_reg[4]
  -------------------------------------------------------------------
                         required time                         98.778    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.585    

Slack (MET) :             97.076ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.890ns (31.543%)  route 1.932ns (68.457%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.817     1.812    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124     1.936 r  d1/shiftState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    d1/shiftState[0]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.029    99.012    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                 97.076    

Slack (MET) :             97.080ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.890ns (31.565%)  route 1.930ns (68.435%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.815     1.810    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I0_O)        0.124     1.934 r  d1/shiftState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    d1/shiftState[2]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.031    99.014    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                         99.014    
                         arrival time                          -1.934    
  -------------------------------------------------------------------
                         slack                                 97.080    

Slack (MET) :             97.094ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.890ns (31.706%)  route 1.917ns (68.294%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.803     1.797    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y93         LUT3 (Prop_lut3_I1_O)        0.124     1.921 r  d1/sync_i_1/O
                         net (fo=1, routed)           0.000     1.921    d1/sync_i_1_n_0
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
                         clock pessimism              0.579    99.092    
                         clock uncertainty           -0.106    98.986    
    SLICE_X65Y93         FDPE (Setup_fdpe_C_D)        0.029    99.015    d1/sync_reg
  -------------------------------------------------------------------
                         required time                         99.015    
                         arrival time                          -1.921    
  -------------------------------------------------------------------
                         slack                                 97.094    

Slack (MET) :             97.096ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.916ns (32.168%)  route 1.932ns (67.832%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.817     1.812    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I0_O)        0.150     1.962 r  d1/shiftState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    d1/shiftState[1]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.075    99.058    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                         99.058    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 97.096    

Slack (MET) :             97.098ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.916ns (32.190%)  route 1.930ns (67.810%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.815     1.810    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.150     1.960 r  d1/shiftState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.960    d1/shiftState[3]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.075    99.058    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                         99.058    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                 97.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 d1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.348%)  route 0.137ns (39.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  d1/count_reg[5]/Q
                         net (fo=5, routed)           0.137    -0.287    d1/count_reg_n_0_[5]
    SLICE_X63Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  d1/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    d1/count[2]
    SLICE_X63Y93         FDRE                                         r  d1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X63Y93         FDRE                                         r  d1/count_reg[2]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.091    -0.481    d1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  d1/shiftState_reg[3]/Q
                         net (fo=3, routed)           0.115    -0.346    d1/shiftState_reg_n_0_[3]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.098    -0.248 r  d1/shiftState[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    d1/shiftState[4]_i_2_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.092    -0.496    d1/shiftState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 d1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  d1/count_reg[5]/Q
                         net (fo=5, routed)           0.161    -0.263    d1/count_reg_n_0_[5]
    SLICE_X64Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.218 r  d1/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    d1/count[5]
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121    -0.467    d1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.268    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.042    -0.226 r  d1/shiftState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    d1/shiftState[1]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.107    -0.481    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.266    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT5 (Prop_lut5_I2_O)        0.043    -0.223 r  d1/shiftState[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    d1/shiftState[3]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.107    -0.481    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  d1/count_reg[7]/Q
                         net (fo=3, routed)           0.168    -0.279    d1/count_reg_n_0_[7]
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  d1/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    d1/count[7]
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091    -0.497    d1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.268    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  d1/shiftState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    d1/shiftState[0]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.091    -0.497    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  d1/count_reg[0]/Q
                         net (fo=9, routed)           0.198    -0.226    d1/count_reg_n_0_[0]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.043    -0.183 r  d1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    d1/count[1]
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[1]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.131    -0.457    d1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.266    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.045    -0.221 r  d1/shiftState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    d1/shiftState[2]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.092    -0.496    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 d1/sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  d1/sync_reg/Q
                         net (fo=3, routed)           0.181    -0.267    d1/sync_OBUF
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.222 r  d1/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.222    d1/sync_i_1_n_0
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
                         clock pessimism              0.238    -0.588    
    SLICE_X65Y93         FDPE (Hold_fdpe_C_D)         0.091    -0.497    d1/sync_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y93     d1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y93     d1/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y93     d1/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y93     d1/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y94     d1/shiftState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y94     d1/shiftState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y94     d1/shiftState_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y94     d1/shiftState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y93     d1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X65Y93     d1/sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y93     d1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y93     d1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y93     d1/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X65Y94     d1/shiftState_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.764ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.058ns (23.035%)  route 3.535ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.939     3.706    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X60Y30         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                 34.764    

Slack (MET) :             35.043ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.058ns (24.527%)  route 3.256ns (75.473%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.659     3.427    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X60Y28         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.524    38.470    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                 35.043    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.409%)  route 3.106ns (74.591%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.602    39.113    
                         clock uncertainty           -0.095    39.019    
    SLICE_X59Y30         FDRE (Setup_fdre_C_R)       -0.429    38.590    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.409%)  route 3.106ns (74.591%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.602    39.113    
                         clock uncertainty           -0.095    39.019    
    SLICE_X59Y30         FDRE (Setup_fdre_C_R)       -0.429    38.590    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.418ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.058ns (26.229%)  route 2.976ns (73.771%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.379     3.147    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X58Y28         FDRE (Setup_fdre_C_R)       -0.429    38.565    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                 35.418    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.058ns (26.258%)  route 2.971ns (73.742%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.375     3.143    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X59Y28         FDRE (Setup_fdre_C_R)       -0.429    38.565    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                 35.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.121    -0.335    u1/u2/hcount[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    u1/u2/plusOp[5]
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.092    -0.398    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.120    -0.336    u1/u2/hcount[1]
    SLICE_X59Y28         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  u1/u2/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u1/u2/plusOp[4]
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.091    -0.399    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 b1/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.632%)  route 0.167ns (47.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  b1/out_reg/Q
                         net (fo=7, routed)           0.167    -0.285    u1/u
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  u1/vertPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u1/vertPos[1]_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u1/clk_out1
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[1]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.121    -0.364    u1/vertPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.217%)  route 0.159ns (42.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.159    -0.274    b2/currState[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.048    -0.226 r  b2/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    b2/out_i_1__0_n_0
    SLICE_X64Y30         FDRE                                         r  b2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b2/clk_out1
    SLICE_X64Y30         FDRE                                         r  b2/out_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.133    -0.353    b2/out_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 b1/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.043%)  route 0.171ns (47.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  b1/out_reg/Q
                         net (fo=7, routed)           0.171    -0.281    u1/u
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  u1/vertPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u1/vertPos[2]_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u1/clk_out1
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[2]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.120    -0.365    u1/vertPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.631%)  route 0.148ns (44.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.148    -0.307    u1/u2/hcount[6]
    SLICE_X59Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  u1/u2/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u1/u2/plusOp[9]
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.092    -0.395    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    b1/clk_out1
    SLICE_X62Y32         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.166    -0.286    b1/currState[0]
    SLICE_X62Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.241    b1/out_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091    -0.394    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.257    b2/currState[0]
    SLICE_X64Y28         LUT3 (Prop_lut3_I2_O)        0.043    -0.214 r  b2/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    b2/nextState[1]
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.095    -0.502    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.131    -0.371    b2/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/vcounter_reg[3]/Q
                         net (fo=9, routed)           0.180    -0.276    u1/u2/vcount[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.042    -0.234 r  u1/u2/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u1/u2/plusOp__0[4]
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[4]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.095    -0.503    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.107    -0.396    u1/u2/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u3/clk_out1
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u3/SEL_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.272    u3/SEL[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.042    -0.230 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    u3/SEL[1]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u3/clk_out1
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.095    -0.499    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.107    -0.392    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[4]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             97.072ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.890ns (31.543%)  route 1.932ns (68.457%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.817     1.812    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124     1.936 r  d1/shiftState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    d1/shiftState[0]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.029    99.007    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                 97.072    

Slack (MET) :             97.076ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.890ns (31.565%)  route 1.930ns (68.435%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.815     1.810    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I0_O)        0.124     1.934 r  d1/shiftState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    d1/shiftState[2]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.031    99.009    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                          -1.934    
  -------------------------------------------------------------------
                         slack                                 97.076    

Slack (MET) :             97.089ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.890ns (31.706%)  route 1.917ns (68.294%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.803     1.797    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y93         LUT3 (Prop_lut3_I1_O)        0.124     1.921 r  d1/sync_i_1/O
                         net (fo=1, routed)           0.000     1.921    d1/sync_i_1_n_0
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
                         clock pessimism              0.579    99.092    
                         clock uncertainty           -0.111    98.981    
    SLICE_X65Y93         FDPE (Setup_fdpe_C_D)        0.029    99.010    d1/sync_reg
  -------------------------------------------------------------------
                         required time                         99.010    
                         arrival time                          -1.921    
  -------------------------------------------------------------------
                         slack                                 97.089    

Slack (MET) :             97.092ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.916ns (32.168%)  route 1.932ns (67.832%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.817     1.812    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I0_O)        0.150     1.962 r  d1/shiftState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    d1/shiftState[1]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.075    99.053    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                         99.053    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 97.092    

Slack (MET) :             97.094ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.916ns (32.190%)  route 1.930ns (67.810%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.815     1.810    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.150     1.960 r  d1/shiftState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.960    d1/shiftState[3]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.075    99.053    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                         99.053    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                 97.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 d1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.348%)  route 0.137ns (39.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  d1/count_reg[5]/Q
                         net (fo=5, routed)           0.137    -0.287    d1/count_reg_n_0_[5]
    SLICE_X63Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  d1/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    d1/count[2]
    SLICE_X63Y93         FDRE                                         r  d1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X63Y93         FDRE                                         r  d1/count_reg[2]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.111    -0.462    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.091    -0.371    d1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  d1/shiftState_reg[3]/Q
                         net (fo=3, routed)           0.115    -0.346    d1/shiftState_reg_n_0_[3]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.098    -0.248 r  d1/shiftState[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    d1/shiftState[4]_i_2_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.092    -0.386    d1/shiftState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 d1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  d1/count_reg[5]/Q
                         net (fo=5, routed)           0.161    -0.263    d1/count_reg_n_0_[5]
    SLICE_X64Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.218 r  d1/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    d1/count[5]
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121    -0.357    d1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.268    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.042    -0.226 r  d1/shiftState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    d1/shiftState[1]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.107    -0.371    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.266    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT5 (Prop_lut5_I2_O)        0.043    -0.223 r  d1/shiftState[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    d1/shiftState[3]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.107    -0.371    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 d1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  d1/count_reg[7]/Q
                         net (fo=3, routed)           0.168    -0.279    d1/count_reg_n_0_[7]
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  d1/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    d1/count[7]
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091    -0.387    d1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.268    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  d1/shiftState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    d1/shiftState[0]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.091    -0.387    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 d1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  d1/count_reg[0]/Q
                         net (fo=9, routed)           0.198    -0.226    d1/count_reg_n_0_[0]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.043    -0.183 r  d1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    d1/count[1]
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[1]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.131    -0.347    d1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.266    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.045    -0.221 r  d1/shiftState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    d1/shiftState[2]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.092    -0.386    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 d1/sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  d1/sync_reg/Q
                         net (fo=3, routed)           0.181    -0.267    d1/sync_OBUF
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.222 r  d1/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.222    d1/sync_i_1_n_0
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y93         FDPE (Hold_fdpe_C_D)         0.091    -0.387    d1/sync_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.764ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.058ns (23.035%)  route 3.535ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.939     3.706    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X60Y30         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                 34.764    

Slack (MET) :             35.043ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.058ns (24.527%)  route 3.256ns (75.473%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.659     3.427    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X60Y28         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.524    38.470    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.470    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                 35.043    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.410%)  route 3.106ns (74.590%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.429    38.566    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.409%)  route 3.106ns (74.591%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.602    39.113    
                         clock uncertainty           -0.095    39.019    
    SLICE_X59Y30         FDRE (Setup_fdre_C_R)       -0.429    38.590    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.058ns (25.409%)  route 3.106ns (74.591%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.509     3.277    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.602    39.113    
                         clock uncertainty           -0.095    39.019    
    SLICE_X59Y30         FDRE (Setup_fdre_C_R)       -0.429    38.590    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.590    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.418ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.058ns (26.229%)  route 2.976ns (73.771%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.379     3.147    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X58Y28         FDRE (Setup_fdre_C_R)       -0.429    38.565    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                 35.418    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.058ns (26.258%)  route 2.971ns (73.742%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.625    -0.887    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.901     0.470    u1/u2/hcount[9]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.152     0.622 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           1.094     1.716    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.326     2.042 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.602     2.644    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     2.768 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.375     3.143    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.506    38.511    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X59Y28         FDRE (Setup_fdre_C_R)       -0.429    38.565    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                 35.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.121    -0.335    u1/u2/hcount[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    u1/u2/plusOp[5]
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.092    -0.398    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X58Y28         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.120    -0.336    u1/u2/hcount[1]
    SLICE_X59Y28         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  u1/u2/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u1/u2/plusOp[4]
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X59Y28         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.091    -0.399    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 b1/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.632%)  route 0.167ns (47.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  b1/out_reg/Q
                         net (fo=7, routed)           0.167    -0.285    u1/u
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.240 r  u1/vertPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    u1/vertPos[1]_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u1/clk_out1
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[1]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.121    -0.364    u1/vertPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.217%)  route 0.159ns (42.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.159    -0.274    b2/currState[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.048    -0.226 r  b2/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    b2/out_i_1__0_n_0
    SLICE_X64Y30         FDRE                                         r  b2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b2/clk_out1
    SLICE_X64Y30         FDRE                                         r  b2/out_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.133    -0.353    b2/out_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 b1/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.043%)  route 0.171ns (47.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  b1/out_reg/Q
                         net (fo=7, routed)           0.171    -0.281    u1/u
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  u1/vertPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u1/vertPos[2]_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u1/clk_out1
    SLICE_X64Y31         FDCE                                         r  u1/vertPos_reg[2]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.120    -0.365    u1/vertPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.631%)  route 0.148ns (44.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X59Y29         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.148    -0.307    u1/u2/hcount[6]
    SLICE_X59Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  u1/u2/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u1/u2/plusOp[9]
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/u2/clk_out1
    SLICE_X59Y30         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.092    -0.395    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.589    -0.592    b1/clk_out1
    SLICE_X62Y32         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.166    -0.286    b1/currState[0]
    SLICE_X62Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.241    b1/out_i_1_n_0
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    b1/clk_out1
    SLICE_X62Y31         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091    -0.394    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.257    b2/currState[0]
    SLICE_X64Y28         LUT3 (Prop_lut3_I2_O)        0.043    -0.214 r  b2/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    b2/nextState[1]
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    b2/clk_out1
    SLICE_X64Y28         FDCE                                         r  b2/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.095    -0.502    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.131    -0.371    b2/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/u2/clk_out1
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u1/u2/vcounter_reg[3]/Q
                         net (fo=9, routed)           0.180    -0.276    u1/u2/vcount[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.042    -0.234 r  u1/u2/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    u1/u2/plusOp__0[4]
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X61Y27         FDRE                                         r  u1/u2/vcounter_reg[4]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.095    -0.503    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.107    -0.396    u1/u2/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u3/clk_out1
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u3/SEL_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.272    u3/SEL[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.042    -0.230 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    u3/SEL[1]_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.857    -0.833    u3/clk_out1
    SLICE_X65Y31         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.095    -0.499    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.107    -0.392    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.890ns (28.903%)  route 2.189ns (71.097%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.744     1.738    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.862 r  d1/shiftState[4]_i_1/O
                         net (fo=5, routed)           0.331     2.193    d1/shiftState
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_CE)      -0.205    98.773    d1/shiftState_reg[4]
  -------------------------------------------------------------------
                         required time                         98.773    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             97.072ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.890ns (31.543%)  route 1.932ns (68.457%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 f  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 f  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.817     1.812    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124     1.936 r  d1/shiftState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    d1/shiftState[0]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.029    99.007    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                 97.072    

Slack (MET) :             97.076ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.890ns (31.565%)  route 1.930ns (68.435%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.815     1.810    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I0_O)        0.124     1.934 r  d1/shiftState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    d1/shiftState[2]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.031    99.009    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                          -1.934    
  -------------------------------------------------------------------
                         slack                                 97.076    

Slack (MET) :             97.089ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.890ns (31.706%)  route 1.917ns (68.294%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.803     1.797    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y93         LUT3 (Prop_lut3_I1_O)        0.124     1.921 r  d1/sync_i_1/O
                         net (fo=1, routed)           0.000     1.921    d1/sync_i_1_n_0
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
                         clock pessimism              0.579    99.092    
                         clock uncertainty           -0.111    98.981    
    SLICE_X65Y93         FDPE (Setup_fdpe_C_D)        0.029    99.010    d1/sync_reg
  -------------------------------------------------------------------
                         required time                         99.010    
                         arrival time                          -1.921    
  -------------------------------------------------------------------
                         slack                                 97.089    

Slack (MET) :             97.092ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.916ns (32.168%)  route 1.932ns (67.832%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.817     1.812    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I0_O)        0.150     1.962 r  d1/shiftState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    d1/shiftState[1]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.075    99.053    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                         99.053    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 97.092    

Slack (MET) :             97.094ns  (required time - arrival time)
  Source:                 d1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.916ns (32.190%)  route 1.930ns (67.810%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.626    -0.886    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  d1/count_reg[3]/Q
                         net (fo=7, routed)           0.839     0.471    d1/count_reg_n_0_[3]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.124     0.595 r  d1/count[2]_i_2/O
                         net (fo=2, routed)           0.275     0.870    d1/count[2]_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     0.994 r  d1/shiftState[4]_i_3/O
                         net (fo=7, routed)           0.815     1.810    d1/shiftState[4]_i_3_n_0
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.150     1.960 r  d1/shiftState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.960    d1/shiftState[3]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000   100.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          1.509    98.513    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.576    99.089    
                         clock uncertainty           -0.111    98.978    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.075    99.053    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                         99.053    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                 97.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 d1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.348%)  route 0.137ns (39.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  d1/count_reg[5]/Q
                         net (fo=5, routed)           0.137    -0.287    d1/count_reg_n_0_[5]
    SLICE_X63Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  d1/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    d1/count[2]
    SLICE_X63Y93         FDRE                                         r  d1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X63Y93         FDRE                                         r  d1/count_reg[2]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.111    -0.462    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.091    -0.371    d1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  d1/shiftState_reg[3]/Q
                         net (fo=3, routed)           0.115    -0.346    d1/shiftState_reg_n_0_[3]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.098    -0.248 r  d1/shiftState[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    d1/shiftState[4]_i_2_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[4]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.092    -0.386    d1/shiftState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 d1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  d1/count_reg[5]/Q
                         net (fo=5, routed)           0.161    -0.263    d1/count_reg_n_0_[5]
    SLICE_X64Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.218 r  d1/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    d1/count[5]
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[5]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121    -0.357    d1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.268    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.042    -0.226 r  d1/shiftState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    d1/shiftState[1]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[1]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.107    -0.371    d1/shiftState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.266    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT5 (Prop_lut5_I2_O)        0.043    -0.223 r  d1/shiftState[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    d1/shiftState[3]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[3]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.107    -0.371    d1/shiftState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 d1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  d1/count_reg[7]/Q
                         net (fo=3, routed)           0.168    -0.279    d1/count_reg_n_0_[7]
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  d1/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    d1/count[7]
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X63Y94         FDRE                                         r  d1/count_reg[7]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091    -0.387    d1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.179    -0.268    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.223 r  d1/shiftState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    d1/shiftState[0]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.091    -0.387    d1/shiftState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 d1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  d1/count_reg[0]/Q
                         net (fo=9, routed)           0.198    -0.226    d1/count_reg_n_0_[0]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.043    -0.183 r  d1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    d1/count[1]
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X64Y93         FDRE                                         r  d1/count_reg[1]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.131    -0.347    d1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 d1/shiftState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shiftState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  d1/shiftState_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.266    d1/shiftState_reg_n_0_[0]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.045    -0.221 r  d1/shiftState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    d1/shiftState[2]_i_1_n_0
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y94         FDCE                                         r  d1/shiftState_reg[2]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.092    -0.386    d1/shiftState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 d1/sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.593    -0.588    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  d1/sync_reg/Q
                         net (fo=3, routed)           0.181    -0.267    d1/sync_OBUF
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.222 r  d1/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.222    d1/sync_i_1_n_0
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout2_buf/O
                         net (fo=15, routed)          0.863    -0.826    d1/CLK
    SLICE_X65Y93         FDPE                                         r  d1/sync_reg/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.111    -0.478    
    SLICE_X65Y93         FDPE (Hold_fdpe_C_D)         0.091    -0.387    d1/sync_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.165    





