--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o
optohybrid_top.twr optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50MHz_i
---------------------+------------+------------+------------+------------+------------------+--------+
                     |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source               | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------+------------+------------------+--------+
vfat2_0_data_out_n_i |    1.091(R)|      SLOW  |    0.068(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_0_data_out_p_i |    1.091(R)|      SLOW  |    0.068(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_1_data_out_n_i |    1.166(R)|      SLOW  |    0.014(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_1_data_out_p_i |    1.166(R)|      SLOW  |    0.014(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_2_data_out_n_i |    2.748(R)|      SLOW  |   -0.711(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_2_data_out_p_i |    2.748(R)|      SLOW  |   -0.711(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_3_data_out_n_i |    0.221(R)|      FAST  |    1.135(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_3_data_out_p_i |    0.221(R)|      FAST  |    1.135(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_4_data_out_n_i |    0.872(R)|      FAST  |    0.355(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_4_data_out_p_i |    0.872(R)|      FAST  |    0.355(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_5_data_out_n_i |    1.104(R)|      SLOW  |    0.073(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_5_data_out_p_i |    1.104(R)|      SLOW  |    0.073(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_6_data_out_n_i |    1.189(R)|      SLOW  |    0.082(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_6_data_out_p_i |    1.189(R)|      SLOW  |    0.082(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_7_data_out_n_i |    1.794(R)|      SLOW  |   -0.380(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_7_data_out_p_i |    1.794(R)|      SLOW  |   -0.380(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_8_data_out_n_i |   -0.389(R)|      FAST  |    1.988(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_8_data_out_p_i |   -0.389(R)|      FAST  |    1.988(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_9_data_out_n_i |    1.818(R)|      SLOW  |   -0.512(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_9_data_out_p_i |    1.818(R)|      SLOW  |   -0.512(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_10_data_out_n_i|    1.457(R)|      SLOW  |   -0.047(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_10_data_out_p_i|    1.457(R)|      SLOW  |   -0.047(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_11_data_out_n_i|    1.986(R)|      SLOW  |   -0.455(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_11_data_out_p_i|    1.986(R)|      SLOW  |   -0.455(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_12_data_out_n_i|    0.496(R)|      FAST  |    0.773(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_12_data_out_p_i|    0.496(R)|      FAST  |    0.773(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_13_data_out_n_i|    2.344(R)|      SLOW  |   -0.892(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_13_data_out_p_i|    2.344(R)|      SLOW  |   -0.892(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_14_data_out_n_i|    2.685(R)|      SLOW  |   -1.154(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_14_data_out_p_i|    2.685(R)|      SLOW  |   -1.154(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_15_data_out_n_i|    3.075(R)|      SLOW  |   -1.046(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_15_data_out_p_i|    3.075(R)|      SLOW  |   -1.046(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_16_data_out_n_i|    1.229(R)|      SLOW  |    0.129(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_16_data_out_p_i|    1.229(R)|      SLOW  |    0.129(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_17_data_out_n_i|    2.037(R)|      SLOW  |   -0.470(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_17_data_out_p_i|    2.037(R)|      SLOW  |   -0.470(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_18_data_out_n_i|    1.624(R)|      SLOW  |   -0.183(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_18_data_out_p_i|    1.624(R)|      SLOW  |   -0.183(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_19_data_out_n_i|    2.425(R)|      SLOW  |   -0.696(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_19_data_out_p_i|    2.425(R)|      SLOW  |   -0.696(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_20_data_out_n_i|    2.771(R)|      SLOW  |   -0.846(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_20_data_out_p_i|    2.771(R)|      SLOW  |   -0.846(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_21_data_out_n_i|    2.511(R)|      SLOW  |   -0.997(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_21_data_out_p_i|    2.511(R)|      SLOW  |   -0.997(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_22_data_out_n_i|    3.349(R)|      SLOW  |   -1.154(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_22_data_out_p_i|    3.349(R)|      SLOW  |   -1.154(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_23_data_out_n_i|    1.536(R)|      SLOW  |   -0.123(R)|      SLOW  |clk_40MHz         |   0.000|
vfat2_23_data_out_p_i|    1.536(R)|      SLOW  |   -0.123(R)|      SLOW  |clk_40MHz         |   0.000|
---------------------+------------+------------+------------+------------+------------------+--------+

Clock clk_50MHz_i to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
vfat2_mclk_n_o<0>|         6.555(R)|      SLOW  |         3.035(R)|      FAST  |clk_40MHz         |   0.000|
                 |         6.555(F)|      SLOW  |         3.035(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_n_o<1>|         6.638(R)|      SLOW  |         3.043(R)|      FAST  |clk_40MHz         |   0.000|
                 |         6.638(F)|      SLOW  |         3.043(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_n_o<2>|         6.719(R)|      SLOW  |         3.073(R)|      FAST  |clk_40MHz         |   0.000|
                 |         6.719(F)|      SLOW  |         3.073(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_p_o<0>|         6.554(R)|      SLOW  |         3.034(R)|      FAST  |clk_40MHz         |   0.000|
                 |         6.554(F)|      SLOW  |         3.034(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_p_o<1>|         6.637(R)|      SLOW  |         3.042(R)|      FAST  |clk_40MHz         |   0.000|
                 |         6.637(F)|      SLOW  |         3.042(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_p_o<2>|         6.718(R)|      SLOW  |         3.072(R)|      FAST  |clk_40MHz         |   0.000|
                 |         6.718(F)|      SLOW  |         3.072(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_n_o<0>  |        13.288(R)|      SLOW  |         6.646(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_n_o<1>  |        14.098(R)|      SLOW  |         7.150(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_n_o<2>  |        12.947(R)|      SLOW  |         6.495(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_p_o<0>  |        13.287(R)|      SLOW  |         6.645(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_p_o<1>  |        14.097(R)|      SLOW  |         7.149(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_p_o<2>  |        12.946(R)|      SLOW  |         6.494(R)|      FAST  |clk_40MHz         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz_i    |   12.092|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk_50MHz_i    |cdce_pri_n_o   |    7.250|
clk_50MHz_i    |cdce_pri_p_o   |    7.249|
---------------+---------------+---------+


Analysis completed Thu Jul 30 16:41:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 791 MB



