# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1A.srcs/sources_1/new/decoder3_8.vhd" \
"../../../../project_1A.srcs/sources_1/imports/new/mux2_1_16bit.vhd" \
"../../../../project_1A.srcs/sources_1/imports/new/mux8_3_16bit.vhd" \
"../../../../project_1A.srcs/sources_1/imports/new/register_16bit.vhd" \
"../../../../project_1A.srcs/sources_1/new/register_file_16bit.vhd" \

# Do not sort compile order
nosort
