<div id="pf279" class="pf w0 h0" data-page-no="279"><div class="pc pc279 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg279.png"/><div class="t m0 x9e h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">USB<span class="ff7">x</span><span class="ws0">_ERREN field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x33 h7 yff7 ff2 fs4 fc0 sc0 ls0">BTOERREN</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">BTOERR Interrupt Enable</div><div class="t m0 x83 h7 y12b3 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disables the BTOERR interrupt.</div><div class="t m0 x83 h7 y375d ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables the BTOERR interrupt.</div><div class="t m0 x97 h7 y11cf ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x50 h7 y375e ff2 fs4 fc0 sc0 ls0">DFN8EN</div><div class="t m0 x83 h7 y11cf ff2 fs4 fc0 sc0 ls0 ws0">DFN8 Interrupt Enable</div><div class="t m0 x83 h7 y155f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disables the DFN8 interrupt.</div><div class="t m0 x83 h7 y1647 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables the DFN8 interrupt.</div><div class="t m0 x97 h7 y37fe ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 xb9 h7 y375f ff2 fs4 fc0 sc0 ls0">CRC16EN</div><div class="t m0 x83 h7 y37fe ff2 fs4 fc0 sc0 ls0 ws0">CRC16 Interrupt Enable</div><div class="t m0 x83 h7 y37ff ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disables the CRC16 interrupt.</div><div class="t m0 x83 h7 y3800 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables the CRC16 interrupt.</div><div class="t m0 x97 h7 y3801 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x88 h7 y12b9 ff2 fs4 fc0 sc0 ls0">CRC5EOFEN</div><div class="t m0 x83 h7 y3801 ff2 fs4 fc0 sc0 ls0 ws0">CRC5/EOF Interrupt Enable</div><div class="t m0 x83 h7 y3802 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disables the CRC5/EOF interrupt.</div><div class="t m0 x83 h7 y3803 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables the CRC5/EOF interrupt.</div><div class="t m0 x97 h7 y3804 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x52 h7 y3805 ff2 fs4 fc0 sc0 ls0">PIDERREN</div><div class="t m0 x83 h7 y3804 ff2 fs4 fc0 sc0 ls0 ws0">PIDERR Interrupt Enable</div><div class="t m0 x83 h7 y3806 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disables the PIDERR interrupt.</div><div class="t m0 x83 h7 y3807 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enters the PIDERR interrupt.</div><div class="t m0 x9 h1b y3808 ff1 fsc fc0 sc0 ls0 ws0">35.4.13<span class="_ _b"> </span>Status register (USB<span class="ff7 ws24e">x</span>_STAT)</div><div class="t m0 x9 hf y3809 ff3 fs5 fc0 sc0 ls0 ws0">Reports the transaction status within the USB module. When the processor&apos;s interrupt</div><div class="t m0 x9 hf y380a ff3 fs5 fc0 sc0 ls0 ws0">controller has received a TOKDNE, interrupt the Status Register must be read to</div><div class="t m0 x9 hf y380b ff3 fs5 fc0 sc0 ls0 ws0">determine the status of the previous endpoint communication. The data in the status</div><div class="t m0 x9 hf y380c ff3 fs5 fc0 sc0 ls0 ws0">register is valid when TOKDNE interrupt is asserted. The Status register is actually a</div><div class="t m0 x9 hf y380d ff3 fs5 fc0 sc0 ls0 ws0">read window into a status FIFO maintained by the USB module. When the USB module</div><div class="t m0 x9 hf y380e ff3 fs5 fc0 sc0 ls0 ws0">uses a BD, it updates the Status register. If another USB transaction is performed before</div><div class="t m0 x9 hf y380f ff3 fs5 fc0 sc0 ls0 ws0">the TOKDNE interrupt is serviced, the USB module stores the status of the next</div><div class="t m0 x9 hf y3810 ff3 fs5 fc0 sc0 ls0 ws0">transaction in the STAT FIFO. Thus STAT is actually a four byte FIFO that allows the</div><div class="t m0 x9 hf y3811 ff3 fs5 fc0 sc0 ls0 ws0">processor core to process one transaction while the SIE is processing the next transaction.</div><div class="t m0 x9 hf y3812 ff3 fs5 fc0 sc0 ls0 ws0">Clearing the TOKDNE bit in the ISTAT register causes the SIE to update STAT with the</div><div class="t m0 x9 hf y3813 ff3 fs5 fc0 sc0 ls0 ws0">contents of the next STAT value. If the data in the STAT holding register is valid, the</div><div class="t m0 x9 hf y3814 ff3 fs5 fc0 sc0 ls0 ws0">SIE immediately reasserts to TOKDNE interrupt.</div><div class="t m0 x9 h7 y3815 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_2000h base + 90h offset = 4007_2090h</div><div class="t m0 x81 h1d y3816 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y3817 ff2 fs4 fc0 sc0 ls0 ws450">Read<span class="_ _1cc"> </span>ENDP<span class="_ _169"> </span>TX ODD<span class="_ _2a"> </span>0</div><div class="t m0 x8b h7 y3818 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y3819 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 xea h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 35 Universal Serial Bus OTG Controller (USBOTG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>633</div><a class="l" href="#pf27a" data-dest-detail='[634,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:209.499000px;bottom:121.767000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf27a" data-dest-detail='[634,"XYZ",null,659.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:356.249000px;bottom:121.767000px;width:11.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf27a" data-dest-detail='[634,"XYZ",null,609.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:408.001000px;bottom:121.767000px;width:19.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf27a" data-dest-detail='[634,"XYZ",null,583.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:499.498000px;bottom:121.767000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
