============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Sat Oct  8 17:24:30 2022

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project uart.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll_test.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll_test.v(79)
HDL-1007 : analyze verilog file ../../source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ANSI port 'rx_int' is not allowed in ../../source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file ../../source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file ../../source/rtl/speed_setting.v
HDL-1007 : analyze verilog file ../../source/rtl/uart_top.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/uart_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net my_uart_rx/clk driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_dup_1 is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_dup_1 is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net ext_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net my_uart_rx/clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 174 instances
RUN-0007 : 82 luts, 72 seqs, 7 mslices, 4 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 201 nets
RUN-1001 : 131 nets have 2 pins
RUN-1001 : 53 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     56      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     16      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   3   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 172 instances, 82 luts, 72 seqs, 11 slices, 2 macros(11 instances: 7 mslices 4 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 735, tnet num: 199, tinst num: 172, tnode num: 967, tedge num: 1138.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.047298s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60439.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 172.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 37766, overlap = 0
PHY-3002 : Step(2): len = 28266.8, overlap = 0
PHY-3002 : Step(3): len = 14698, overlap = 0
PHY-3002 : Step(4): len = 10884.8, overlap = 0
PHY-3002 : Step(5): len = 8478.7, overlap = 0
PHY-3002 : Step(6): len = 6854.3, overlap = 0
PHY-3002 : Step(7): len = 6380.5, overlap = 0
PHY-3002 : Step(8): len = 5641.1, overlap = 0
PHY-3002 : Step(9): len = 5565.5, overlap = 0
PHY-3002 : Step(10): len = 5653.1, overlap = 0
PHY-3002 : Step(11): len = 5332.7, overlap = 0
PHY-3002 : Step(12): len = 5218.6, overlap = 0
PHY-3002 : Step(13): len = 4844.9, overlap = 0
PHY-3002 : Step(14): len = 4742.4, overlap = 0
PHY-3002 : Step(15): len = 4770.9, overlap = 0
PHY-3002 : Step(16): len = 4303.3, overlap = 0
PHY-3002 : Step(17): len = 4398.5, overlap = 0
PHY-3002 : Step(18): len = 4548.4, overlap = 0
PHY-3002 : Step(19): len = 4323.6, overlap = 0
PHY-3002 : Step(20): len = 4000.4, overlap = 0
PHY-3002 : Step(21): len = 4059.5, overlap = 0
PHY-3002 : Step(22): len = 4001.9, overlap = 0
PHY-3002 : Step(23): len = 4059.9, overlap = 0
PHY-3002 : Step(24): len = 3664.3, overlap = 0
PHY-3002 : Step(25): len = 3828, overlap = 0
PHY-3002 : Step(26): len = 3977.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002627s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (594.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(27): len = 3425, overlap = 0
PHY-3002 : Step(28): len = 3442.6, overlap = 0
PHY-3002 : Step(29): len = 3461.8, overlap = 0
PHY-3002 : Step(30): len = 3473.4, overlap = 0
PHY-3002 : Step(31): len = 3486.1, overlap = 0
PHY-3002 : Step(32): len = 3516.6, overlap = 0
PHY-3002 : Step(33): len = 3544.1, overlap = 0
PHY-3002 : Step(34): len = 3587.5, overlap = 0
PHY-3002 : Step(35): len = 3353.6, overlap = 0
PHY-3002 : Step(36): len = 3399.7, overlap = 0
PHY-3002 : Step(37): len = 3197.3, overlap = 0
PHY-3002 : Step(38): len = 2967.5, overlap = 0
PHY-3002 : Step(39): len = 2738.4, overlap = 0
PHY-3002 : Step(40): len = 2681, overlap = 0
PHY-3002 : Step(41): len = 2603.3, overlap = 0
PHY-3002 : Step(42): len = 2570.5, overlap = 0
PHY-3002 : Step(43): len = 2364.4, overlap = 0
PHY-3002 : Step(44): len = 2357.1, overlap = 0
PHY-3002 : Step(45): len = 2367.3, overlap = 0
PHY-3002 : Step(46): len = 2406.5, overlap = 0
PHY-3002 : Step(47): len = 2401.8, overlap = 0
PHY-3002 : Step(48): len = 2398, overlap = 0
PHY-3002 : Step(49): len = 2275.2, overlap = 0
PHY-3002 : Step(50): len = 2223.4, overlap = 0
PHY-3002 : Step(51): len = 2245.7, overlap = 0
PHY-3002 : Step(52): len = 2227.5, overlap = 0
PHY-3002 : Step(53): len = 2286, overlap = 0
PHY-3002 : Step(54): len = 2360.8, overlap = 0
PHY-3002 : Step(55): len = 2448.8, overlap = 0.875
PHY-3002 : Step(56): len = 2469.1, overlap = 0.9375
PHY-3002 : Step(57): len = 2458.7, overlap = 2.5
PHY-3002 : Step(58): len = 2492.4, overlap = 2.59375
PHY-3002 : Step(59): len = 2409.7, overlap = 0
PHY-3002 : Step(60): len = 2504.3, overlap = 0.0625
PHY-3002 : Step(61): len = 2189, overlap = 0.1875
PHY-3002 : Step(62): len = 2138, overlap = 0
PHY-3002 : Step(63): len = 2223.9, overlap = 0
PHY-3002 : Step(64): len = 2044.7, overlap = 0
PHY-3002 : Step(65): len = 2082.7, overlap = 0
PHY-3002 : Step(66): len = 2115.7, overlap = 0
PHY-3002 : Step(67): len = 2009.3, overlap = 0
PHY-3002 : Step(68): len = 2013.6, overlap = 0
PHY-3002 : Step(69): len = 2036.3, overlap = 0
PHY-3002 : Step(70): len = 1842.4, overlap = 0
PHY-3002 : Step(71): len = 1871.8, overlap = 0
PHY-3002 : Step(72): len = 1936.3, overlap = 0
PHY-3002 : Step(73): len = 1722.5, overlap = 0
PHY-3002 : Step(74): len = 1774.3, overlap = 0
PHY-3002 : Step(75): len = 1761.7, overlap = 0
PHY-3002 : Step(76): len = 1737.1, overlap = 0
PHY-3002 : Step(77): len = 1711.8, overlap = 0
PHY-3002 : Step(78): len = 1733.4, overlap = 0
PHY-3002 : Step(79): len = 1755.7, overlap = 0
PHY-3002 : Step(80): len = 1796.7, overlap = 0
PHY-3002 : Step(81): len = 1885.7, overlap = 0
PHY-3002 : Step(82): len = 1811.4, overlap = 0
PHY-3002 : Step(83): len = 1720.7, overlap = 0
PHY-3002 : Step(84): len = 1591.8, overlap = 0
PHY-3002 : Step(85): len = 1439.4, overlap = 0
PHY-3002 : Step(86): len = 1452.9, overlap = 0
PHY-3002 : Step(87): len = 1388, overlap = 0
PHY-3002 : Step(88): len = 1342.6, overlap = 0
PHY-3002 : Step(89): len = 1332.9, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002765s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.33773e-05
PHY-3002 : Step(90): len = 1258.5, overlap = 8.40625
PHY-3002 : Step(91): len = 1258.5, overlap = 8.40625
PHY-3002 : Step(92): len = 1221.5, overlap = 8.09375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.31526e-05
PHY-3002 : Step(93): len = 1331.5, overlap = 6.90625
PHY-3002 : Step(94): len = 1331.5, overlap = 6.90625
PHY-3002 : Step(95): len = 1223, overlap = 6.90625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.9821e-05
PHY-3002 : Step(96): len = 1307.5, overlap = 4.9375
PHY-3002 : Step(97): len = 1343.8, overlap = 3.5625
PHY-3002 : Step(98): len = 1321.4, overlap = 3.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 735, tnet num: 199, tinst num: 172, tnode num: 967, tedge num: 1138.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 7.47 peak overflow 2.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/201.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1448, over cnt = 9(0%), over = 40, worst = 12
PHY-1001 : End global iterations;  0.007681s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (203.4%)

PHY-1001 : Congestion index: top1 = 5.69, top5 = 1.13, top10 = 0.56, top15 = 0.37.
PHY-1001 : End incremental global routing;  0.059928s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003157s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.065214s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.8%)

OPT-1001 : Current memory(MB): used = 127, reserve = 100, peak = 127.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 82/201.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1448, over cnt = 9(0%), over = 40, worst = 12
PHY-1002 : len = 1936, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 2000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012926s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.9%)

PHY-1001 : Congestion index: top1 = 6.98, top5 = 1.42, top10 = 0.71, top15 = 0.47.
OPT-1001 : End congestion update;  0.057804s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002687s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.060588s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.2%)

OPT-1001 : Current memory(MB): used = 127, reserve = 101, peak = 127.
OPT-1001 : End physical optimization;  0.161700s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 49 SEQ to BLE.
SYN-4003 : Packing 23 remaining SEQ's ...
SYN-4005 : Packed 20 SEQ with LUT/SLICE
SYN-4006 : 13 single LUT's are left
SYN-4006 : 3 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 85/105 primitive instances ...
PHY-3001 : End packing;  0.005909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 68 instances
RUN-1001 : 29 mslices, 30 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 152 nets
RUN-1001 : 82 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : design contains 66 instances, 59 slices, 2 macros(11 instances: 7 mslices 4 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : After packing: Len = 1205, Over = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 588, tnet num: 150, tinst num: 66, tnode num: 755, tedge num: 971.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034200s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69754e-05
PHY-3002 : Step(99): len = 1154.7, overlap = 5.75
PHY-3002 : Step(100): len = 1151.8, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.39508e-05
PHY-3002 : Step(101): len = 1153.8, overlap = 5.5
PHY-3002 : Step(102): len = 1184.6, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.79016e-05
PHY-3002 : Step(103): len = 1195.6, overlap = 4.25
PHY-3002 : Step(104): len = 1222.7, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 3823
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002756s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.97008
PHY-3002 : Step(105): len = 3248.1, overlap = 0
PHY-3002 : Step(106): len = 2510.8, overlap = 1.75
PHY-3002 : Step(107): len = 2167.8, overlap = 2.25
PHY-3002 : Step(108): len = 2167.8, overlap = 2.25
PHY-3002 : Step(109): len = 2167.8, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005458s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2888, Over = 0
PHY-3001 : End spreading;  0.002337s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (668.7%)

PHY-3001 : Final: Len = 2888, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 588, tnet num: 150, tinst num: 66, tnode num: 755, tedge num: 971.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5/152.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3184, over cnt = 8(0%), over = 12, worst = 3
PHY-1002 : len = 3256, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 3288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021794s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.4%)

PHY-1001 : Congestion index: top1 = 12.28, top5 = 2.56, top10 = 1.28, top15 = 0.85.
PHY-1001 : End incremental global routing;  0.065965s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002949s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.071260s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (109.6%)

OPT-1001 : Current memory(MB): used = 127, reserve = 101, peak = 129.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 131/152.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001812s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.28, top5 = 2.56, top10 = 1.28, top15 = 0.85.
OPT-1001 : End congestion update;  0.044219s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002052s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (761.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.046337s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.2%)

OPT-1001 : Current memory(MB): used = 127, reserve = 101, peak = 129.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 131/152.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001313s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.28, top5 = 2.56, top10 = 1.28, top15 = 0.85.
PHY-1001 : End incremental global routing;  0.043826s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002878s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 131/152.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001666s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 12.28, top5 = 2.56, top10 = 1.28, top15 = 0.85.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002969s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 11.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.252125s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.2%)

RUN-1003 : finish command "place" in  1.999191s wall, 2.703125s user + 1.703125s system = 4.406250s CPU (220.4%)

RUN-1004 : used memory is 123 MB, reserved memory is 97 MB, peak memory is 129 MB
RUN-1002 : start command "export_db uart_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 68 instances
RUN-1001 : 29 mslices, 30 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 152 nets
RUN-1001 : 82 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 588, tnet num: 150, tinst num: 66, tnode num: 755, tedge num: 971.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 29 mslices, 30 lslices, 4 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3120, over cnt = 9(0%), over = 13, worst = 3
PHY-1002 : len = 3200, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 3232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023829s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.1%)

PHY-1001 : Congestion index: top1 = 12.08, top5 = 2.52, top10 = 1.25, top15 = 0.84.
PHY-1001 : End global routing;  0.063552s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 143, reserve = 117, peak = 147.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net ext_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : clock net my_uart_rx/clk will be merged with clock u_pll_test/clk0_buf
PHY-1001 : Current memory(MB): used = 407, reserve = 385, peak = 407.
PHY-1001 : End build detailed router design. 4.293059s wall, 4.281250s user + 0.015625s system = 4.296875s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 3456, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.298572s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 436, reserve = 415, peak = 436.
PHY-1001 : End phase 1; 0.303839s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Patch 25 net; 0.010604s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.4%)

PHY-1022 : len = 8848, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 436, reserve = 415, peak = 436.
PHY-1001 : End initial routed; 0.036176s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/137(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.043126s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.7%)

PHY-1001 : Current memory(MB): used = 437, reserve = 415, peak = 437.
PHY-1001 : End phase 2; 0.079373s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 8848, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.003670s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 8928, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.017276s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 8968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.009753s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/137(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.043373s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.019757s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (158.2%)

PHY-1001 : Current memory(MB): used = 446, reserve = 424, peak = 446.
PHY-1001 : End phase 3; 0.212519s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.9%)

PHY-1003 : Routed, final wirelength = 8968
PHY-1001 : Current memory(MB): used = 446, reserve = 424, peak = 446.
PHY-1001 : End export database. 0.005285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.168096s wall, 5.156250s user + 0.015625s system = 5.171875s CPU (100.1%)

RUN-1003 : finish command "route" in  5.332859s wall, 5.312500s user + 0.015625s system = 5.328125s CPU (99.9%)

RUN-1004 : used memory is 410 MB, reserved memory is 387 MB, peak memory is 446 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top Device: EG4S20BG256***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      108   out of  19600    0.55%
#reg                       72   out of  19600    0.37%
#le                       111
  #lut only                39   out of    111   35.14%
  #reg only                 3   out of    111    2.70%
  #lut&reg                 69   out of    111   62.16%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_pll_test/clk0_buf    GCLK               pll                u_pll_test/pll_inst.clkc0    43
#2        ext_clk_25m_dup_1      GeneralRouting     io                 ext_clk_25m_syn_2.di         1


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ext_clk_25m      INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   ext_rst_n       INPUT        L12        LVCMOS25          N/A          PULLUP      NONE    
    uart_rx        INPUT        F16        LVCMOS25          N/A          PULLUP      NONE    
    uart_tx       OUTPUT        E16        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------+
|Instance     |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------+
|top          |uart_top      |111    |97      |11      |72      |0       |0       |
|  my_uart_rx |my_uart_rx    |30     |27      |0       |29      |0       |0       |
|  my_uart_tx |my_uart_tx    |16     |16      |0       |15      |0       |0       |
|  speed_rx   |speed_setting |33     |29      |4       |18      |0       |0       |
|  speed_tx   |speed_setting |31     |24      |7       |10      |0       |0       |
|  u_pll_test |pll_test      |1      |1       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        77   
    #2         2        20   
    #3         3        25   
    #4         4        5    
    #5        5-10      12   
    #6       11-50      5    
  Average     2.70           

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid uart_inst.bid"
RUN-1002 : start command "bitgen -bit uart.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 66
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 152, pip num: 1110
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 105 valid insts, and 3315 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_172430.log"
