

================================================================
== Vitis HLS Report for 'array_copy_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Sun Feb 18 18:05:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_array_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.547 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.540 us|  0.540 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |       25|       25|        11|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     159|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     159|      93|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+----+---+----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_6_no_dsp_1_U2  |fdiv_32ns_32ns_32_6_no_dsp_1  |        0|   0|  0|   0|    0|
    |fptoui_32ns_32_2_no_dsp_1_U3     |fptoui_32ns_32_2_no_dsp_1     |        0|   0|  0|   0|    0|
    |sitofp_32ns_32_2_no_dsp_1_U4     |sitofp_32ns_32_2_no_dsp_1     |        0|   0|  0|   0|    0|
    +---------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                            |                              |        0|   0|  0|   0|    0|
    +---------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |indvars_iv_next12_fu_88_p2  |         +|   0|  0|  13|           5|           1|
    |exitcond133_fu_82_p2        |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  25|          11|           9|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv11_load  |   9|          2|    5|         10|
    |indvars_iv11_fu_34                  |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|   12|         24|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |conv_reg_138                      |  32|   0|   32|          0|
    |div_reg_143                       |  32|   0|   32|          0|
    |indvars_iv11_fu_34                |   5|   0|    5|          0|
    |indvars_iv11_load_reg_124         |   5|   0|    5|          0|
    |indvars_iv11_load_reg_124         |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 159|  32|  100|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|grp_fu_146_p_din0        |  out|   32|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|grp_fu_146_p_din1        |  out|   32|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|grp_fu_146_p_dout0       |   in|   32|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|grp_fu_146_p_ce          |  out|    1|  ap_ctrl_hs|  array_copy_Pipeline_VITIS_LOOP_35_1|  return value|
|alpha                    |   in|   32|     ap_none|                                alpha|        scalar|
|vla_u3_29fixp1_address0  |  out|    4|   ap_memory|                       vla_u3_29fixp1|         array|
|vla_u3_29fixp1_ce0       |  out|    1|   ap_memory|                       vla_u3_29fixp1|         array|
|vla_u3_29fixp1_we0       |  out|    1|   ap_memory|                       vla_u3_29fixp1|         array|
|vla_u3_29fixp1_d0        |  out|   32|   ap_memory|                       vla_u3_29fixp1|         array|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

