#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000013690084d80 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v00000136901127e0_0 .var "CLK", 0 0;
v0000013690112100_0 .net "INSTRUCTION", 31 0, L_0000013690113960;  1 drivers
v0000013690112920_0 .net "PC", 31 0, v000001369010ebf0_0;  1 drivers
v0000013690112f60_0 .var "RESET", 0 0;
v0000013690112600_0 .net *"_ivl_0", 7 0, L_00000136901122e0;  1 drivers
v00000136901136e0_0 .net *"_ivl_10", 31 0, L_0000013690112380;  1 drivers
v00000136901131e0_0 .net *"_ivl_12", 7 0, L_0000013690112420;  1 drivers
L_0000013690160118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000013690113280_0 .net/2u *"_ivl_14", 31 0, L_0000013690160118;  1 drivers
v0000013690113640_0 .net *"_ivl_16", 31 0, L_0000013690113820;  1 drivers
v0000013690113320_0 .net *"_ivl_18", 7 0, L_00000136901126a0;  1 drivers
L_0000013690160088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000013690113d20_0 .net/2u *"_ivl_2", 31 0, L_0000013690160088;  1 drivers
v00000136901133c0_0 .net *"_ivl_4", 31 0, L_00000136901138c0;  1 drivers
v0000013690112740_0 .net *"_ivl_6", 7 0, L_0000013690113460;  1 drivers
L_00000136901600d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000013690113500_0 .net/2u *"_ivl_8", 31 0, L_00000136901600d0;  1 drivers
v0000013690112240_0 .var/i "i", 31 0;
v0000013690113780 .array "instr_mem", 0 1023, 7 0;
L_00000136901122e0 .array/port v0000013690113780, L_00000136901138c0;
L_00000136901138c0 .arith/sum 32, v000001369010ebf0_0, L_0000013690160088;
L_0000013690113460 .array/port v0000013690113780, L_0000013690112380;
L_0000013690112380 .arith/sum 32, v000001369010ebf0_0, L_00000136901600d0;
L_0000013690112420 .array/port v0000013690113780, L_0000013690113820;
L_0000013690113820 .arith/sum 32, v000001369010ebf0_0, L_0000013690160118;
L_00000136901126a0 .array/port v0000013690113780, v000001369010ebf0_0;
L_0000013690113960 .delay 32 (2,2,2) L_0000013690113960/d;
L_0000013690113960/d .concat [ 8 8 8 8], L_00000136901126a0, L_0000013690112420, L_0000013690113460, L_00000136901122e0;
S_000001369009c790 .scope module, "mycpu" "cpu" 2 41, 3 8 0, S_0000013690084d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
v0000013690112560_0 .net "ALUOP", 2 0, v000001369010fe10_0;  1 drivers
v0000013690112b00_0 .net "ALURESULT", 7 0, v000001369010f0f0_0;  1 drivers
v0000013690113e60_0 .net "CLK", 0 0, v00000136901127e0_0;  1 drivers
v00000136901130a0_0 .net "IMM", 0 0, v000001369010e830_0;  1 drivers
v0000013690112ba0_0 .net "IMMEDIATE", 7 0, L_0000013690124b20;  1 drivers
v00000136901124c0_0 .net "INSTRUCTION", 31 0, L_0000013690113960;  alias, 1 drivers
v0000013690113b40_0 .net "OPCODE", 7 0, L_0000013690112880;  1 drivers
v00000136901121a0_0 .net "OUT2_S", 7 0, L_00000136901257a0;  1 drivers
v0000013690113be0_0 .net "OUT_IMM", 7 0, v000001369010f730_0;  1 drivers
v0000013690112d80_0 .net "OUT_SIGN", 7 0, v000001369010ee70_0;  1 drivers
v0000013690113c80_0 .net "PC", 31 0, v000001369010ebf0_0;  alias, 1 drivers
v0000013690113dc0_0 .net "READREG1", 2 0, L_0000013690124760;  1 drivers
v0000013690113a00_0 .net "READREG2", 2 0, L_0000013690124580;  1 drivers
v0000013690112c40_0 .net "REGOUT1", 7 0, L_00000136900a9390;  1 drivers
v0000013690113140_0 .net "REGOUT2", 7 0, L_00000136900a9e10;  1 drivers
v0000013690113f00_0 .net "RESET", 0 0, v0000013690112f60_0;  1 drivers
v0000013690112060_0 .net "SIGN", 0 0, v000001369010f910_0;  1 drivers
v0000013690112ce0_0 .net "WRITEENABLE", 0 0, v000001369010f550_0;  1 drivers
v0000013690112e20_0 .net "WRITEREG", 2 0, L_0000013690125480;  1 drivers
v00000136901135a0_0 .net *"_ivl_11", 7 0, L_0000013690124800;  1 drivers
v00000136901129c0_0 .net *"_ivl_3", 7 0, L_0000013690124da0;  1 drivers
v0000013690112ec0_0 .net *"_ivl_7", 7 0, L_0000013690124a80;  1 drivers
L_0000013690112880 .part L_0000013690113960, 24, 8;
L_0000013690124da0 .part L_0000013690113960, 8, 8;
L_0000013690124760 .part L_0000013690124da0, 0, 3;
L_0000013690124a80 .part L_0000013690113960, 16, 8;
L_0000013690125480 .part L_0000013690124a80, 0, 3;
L_0000013690124800 .part L_0000013690113960, 0, 8;
L_0000013690124580 .part L_0000013690124800, 0, 3;
L_0000013690124b20 .part L_0000013690113960, 0, 8;
S_000001369009c920 .scope module, "alu_inst" "alu" 3 59, 4 43 0, S_000001369009c790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v000001369010f690_0 .net "DATA1", 7 0, L_00000136900a9390;  alias, 1 drivers
v0000013690110630_0 .net "DATA2", 7 0, v000001369010f730_0;  alias, 1 drivers
v000001369010f0f0_0 .var "RESULT", 7 0;
v0000013690110310_0 .net "SELECT", 2 0, v000001369010fe10_0;  alias, 1 drivers
v000001369010ff50_0 .net "add_out", 7 0, L_0000013690125840;  1 drivers
v000001369010f4b0_0 .net "and_out", 7 0, L_00000136900a9160;  1 drivers
v00000136901103b0_0 .net "forward_out", 7 0, L_00000136900a9a20;  1 drivers
v00000136901106d0_0 .net "or_out", 7 0, L_00000136900a94e0;  1 drivers
E_00000136900b52a0/0 .event anyedge, v0000013690110310_0, v000001369010fd70_0, v000001369010f870_0, v0000013690082a50_0;
E_00000136900b52a0/1 .event anyedge, v000001369010feb0_0;
E_00000136900b52a0 .event/or E_00000136900b52a0/0, E_00000136900b52a0/1;
S_0000013690052ca0 .scope module, "add" "addunit" 4 50, 4 11 0, S_000001369009c920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000013690082730_0 .net "DATA1", 7 0, L_00000136900a9390;  alias, 1 drivers
v00000136900827d0_0 .net "DATA2", 7 0, v000001369010f730_0;  alias, 1 drivers
v0000013690082a50_0 .net "RESULT", 7 0, L_0000013690125840;  alias, 1 drivers
L_0000013690125840 .delay 8 (2,2,2) L_0000013690125840/d;
L_0000013690125840/d .arith/sum 8, L_00000136900a9390, v000001369010f730_0;
S_0000013690052e30 .scope module, "andg" "andunit" 4 51, 4 27 0, S_000001369009c920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000136900a9160/d .functor AND 8, L_00000136900a9390, v000001369010f730_0, C4<11111111>, C4<11111111>;
L_00000136900a9160 .delay 8 (1,1,1) L_00000136900a9160/d;
v0000013690082190_0 .net "DATA1", 7 0, L_00000136900a9390;  alias, 1 drivers
v000001369010f5f0_0 .net "DATA2", 7 0, v000001369010f730_0;  alias, 1 drivers
v000001369010f870_0 .net "RESULT", 7 0, L_00000136900a9160;  alias, 1 drivers
S_0000013690093c70 .scope module, "fwd" "forward" 4 49, 4 19 0, S_000001369009c920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000136900a9a20/d .functor BUFZ 8, v000001369010f730_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000136900a9a20 .delay 8 (1,1,1) L_00000136900a9a20/d;
v000001369010f2d0_0 .net "DATA2", 7 0, v000001369010f730_0;  alias, 1 drivers
v000001369010feb0_0 .net "RESULT", 7 0, L_00000136900a9a20;  alias, 1 drivers
S_0000013690093e00 .scope module, "org" "orunit" 4 52, 4 35 0, S_000001369009c920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000136900a94e0/d .functor OR 8, L_00000136900a9390, v000001369010f730_0, C4<00000000>, C4<00000000>;
L_00000136900a94e0 .delay 8 (1,1,1) L_00000136900a94e0/d;
v00000136901104f0_0 .net "DATA1", 7 0, L_00000136900a9390;  alias, 1 drivers
v0000013690110590_0 .net "DATA2", 7 0, v000001369010f730_0;  alias, 1 drivers
v000001369010fd70_0 .net "RESULT", 7 0, L_00000136900a94e0;  alias, 1 drivers
S_000001369008e1d0 .scope module, "control_inst" "control_unit" 3 66, 5 5 0, S_000001369009c790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "IMM";
    .port_info 2 /OUTPUT 1 "SIGN";
    .port_info 3 /OUTPUT 1 "WRITEENABLE";
    .port_info 4 /OUTPUT 3 "ALUOP";
v000001369010fe10_0 .var "ALUOP", 2 0;
v000001369010e830_0 .var "IMM", 0 0;
v000001369010ef10_0 .net "OPCODE", 7 0, L_0000013690112880;  alias, 1 drivers
v000001369010f910_0 .var "SIGN", 0 0;
v000001369010f550_0 .var "WRITEENABLE", 0 0;
E_00000136900b54a0 .event anyedge, v000001369010ef10_0;
S_000001369008e360 .scope module, "mux1" "mux" 3 40, 6 3 0, S_000001369009c790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001369010efb0_0 .net "DATA1", 7 0, L_00000136901257a0;  alias, 1 drivers
v0000013690110270_0 .net "DATA2", 7 0, L_00000136900a9e10;  alias, 1 drivers
v000001369010ee70_0 .var "OUTPUT", 7 0;
v000001369010f7d0_0 .net "SELECT", 0 0, v000001369010f910_0;  alias, 1 drivers
E_00000136900b5d20 .event anyedge, v000001369010f910_0, v0000013690110270_0, v000001369010efb0_0;
S_0000013690092a00 .scope module, "mux2" "mux" 3 52, 6 3 0, S_000001369009c790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001369010f050_0 .net "DATA1", 7 0, L_0000013690124b20;  alias, 1 drivers
v000001369010fa50_0 .net "DATA2", 7 0, v000001369010ee70_0;  alias, 1 drivers
v000001369010f730_0 .var "OUTPUT", 7 0;
v000001369010f9b0_0 .net "SELECT", 0 0, v000001369010e830_0;  alias, 1 drivers
E_00000136900b5e60 .event anyedge, v000001369010e830_0, v000001369010ee70_0, v000001369010f050_0;
S_0000013690092b90 .scope module, "pc1" "pc" 3 74, 7 4 0, S_000001369009c790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "PC";
v000001369010f410_0 .net "CLK", 0 0, v00000136901127e0_0;  alias, 1 drivers
v000001369010ebf0_0 .var "PC", 31 0;
v000001369010fcd0_0 .var "PCreg", 31 0;
v000001369010f190_0 .net "RESET", 0 0, v0000013690112f60_0;  alias, 1 drivers
E_00000136900b66e0 .event posedge, v000001369010f410_0;
S_00000136900a62b0 .scope module, "reg_file_inst" "reg_file" 3 28, 8 8 0, S_000001369009c790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000136900a9390/d .functor BUFZ 8, L_0000013690125a20, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000136900a9390 .delay 8 (2,2,2) L_00000136900a9390/d;
L_00000136900a9e10/d .functor BUFZ 8, L_0000013690124080, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000136900a9e10 .delay 8 (2,2,2) L_00000136900a9e10/d;
v000001369010f230_0 .net "CLK", 0 0, v00000136901127e0_0;  alias, 1 drivers
v000001369010fc30_0 .net "IN", 7 0, v000001369010f0f0_0;  alias, 1 drivers
v000001369010faf0_0 .net "INADDRESS", 2 0, L_0000013690125480;  alias, 1 drivers
v000001369010e970_0 .net "OUT1", 7 0, L_00000136900a9390;  alias, 1 drivers
v000001369010eab0_0 .net "OUT1ADDRESS", 2 0, L_0000013690124760;  alias, 1 drivers
v000001369010fff0_0 .net "OUT2", 7 0, L_00000136900a9e10;  alias, 1 drivers
v000001369010eb50_0 .net "OUT2ADDRESS", 2 0, L_0000013690124580;  alias, 1 drivers
v000001369010ea10 .array "REGISTER", 0 7, 7 0;
v000001369010fb90_0 .net "RESET", 0 0, v0000013690112f60_0;  alias, 1 drivers
v000001369010ec90_0 .net "WRITE", 0 0, v000001369010f550_0;  alias, 1 drivers
v000001369010ed30_0 .net *"_ivl_0", 7 0, L_0000013690125a20;  1 drivers
v000001369010edd0_0 .net *"_ivl_10", 4 0, L_0000013690124e40;  1 drivers
L_00000136901601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013690110090_0 .net *"_ivl_13", 1 0, L_00000136901601a8;  1 drivers
v000001369010f370_0 .net *"_ivl_2", 4 0, L_0000013690125020;  1 drivers
L_0000013690160160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013690110130_0 .net *"_ivl_5", 1 0, L_0000013690160160;  1 drivers
v00000136901101d0_0 .net *"_ivl_8", 7 0, L_0000013690124080;  1 drivers
L_0000013690125a20 .array/port v000001369010ea10, L_0000013690125020;
L_0000013690125020 .concat [ 3 2 0 0], L_0000013690124760, L_0000013690160160;
L_0000013690124080 .array/port v000001369010ea10, L_0000013690124e40;
L_0000013690124e40 .concat [ 3 2 0 0], L_0000013690124580, L_00000136901601a8;
S_00000136900a6440 .scope module, "twos_inst" "two_s_comple" 3 47, 9 3 0, S_000001369009c790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_00000136900a9e80 .functor NOT 8, L_00000136900a9e10, C4<00000000>, C4<00000000>, C4<00000000>;
v0000013690110450_0 .net "DATA2", 7 0, L_00000136900a9e10;  alias, 1 drivers
v0000013690113000_0 .net "OUTPUT", 7 0, L_00000136901257a0;  alias, 1 drivers
v0000013690112a60_0 .net *"_ivl_0", 7 0, L_00000136900a9e80;  1 drivers
L_00000136901601f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000013690113aa0_0 .net/2u *"_ivl_2", 7 0, L_00000136901601f0;  1 drivers
L_00000136901257a0 .delay 8 (1,1,1) L_00000136901257a0/d;
L_00000136901257a0/d .arith/sum 8, L_00000136900a9e80, L_00000136901601f0;
    .scope S_00000136900a62b0;
T_0 ;
    %wait E_00000136900b66e0;
    %load/vec4 v000001369010fb90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001369010ea10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001369010ea10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001369010ea10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001369010ea10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001369010ea10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001369010ea10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001369010ea10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001369010ea10, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001369010ec90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v000001369010fc30_0;
    %load/vec4 v000001369010faf0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001369010ea10, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000136900a62b0;
T_1 ;
    %vpi_call 8 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v000001369010ea10, 0>, &A<v000001369010ea10, 1>, &A<v000001369010ea10, 2>, &A<v000001369010ea10, 3>, &A<v000001369010ea10, 4>, &A<v000001369010ea10, 5>, &A<v000001369010ea10, 6>, &A<v000001369010ea10, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001369008e360;
T_2 ;
    %wait E_00000136900b5d20;
    %load/vec4 v000001369010f7d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001369010efb0_0;
    %store/vec4 v000001369010ee70_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000013690110270_0;
    %store/vec4 v000001369010ee70_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000013690092a00;
T_3 ;
    %wait E_00000136900b5e60;
    %load/vec4 v000001369010f9b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001369010f050_0;
    %store/vec4 v000001369010f730_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001369010fa50_0;
    %store/vec4 v000001369010f730_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001369009c920;
T_4 ;
    %wait E_00000136900b52a0;
    %load/vec4 v0000013690110310_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000136901103b0_0;
    %store/vec4 v000001369010f0f0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000013690110310_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001369010ff50_0;
    %store/vec4 v000001369010f0f0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000013690110310_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000001369010f4b0_0;
    %store/vec4 v000001369010f0f0_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000013690110310_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v00000136901106d0_0;
    %store/vec4 v000001369010f0f0_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001369008e1d0;
T_5 ;
    %wait E_00000136900b54a0;
    %delay 1, 0;
    %load/vec4 v000001369010ef10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001369010e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001369010f550_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001369010fe10_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001369010f550_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001369010fe10_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001369010f550_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001369010fe10_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010e830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001369010f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001369010f550_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001369010fe10_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001369010f550_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001369010fe10_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001369010f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001369010f550_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001369010fe10_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000013690092b90;
T_6 ;
    %wait E_00000136900b66e0;
    %load/vec4 v000001369010f190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001369010fcd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001369010ebf0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v000001369010fcd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001369010fcd0_0, 0, 32;
    %load/vec4 v000001369010fcd0_0;
    %store/vec4 v000001369010ebf0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000013690084d80;
T_7 ;
    %vpi_call 2 30 "$readmemb", "instr_mem.mem", v0000013690113780 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000013690084d80;
T_8 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013690084d80 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013690112240_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000013690112240_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001369010ea10, v0000013690112240_0 > {0 0 0};
    %load/vec4 v0000013690112240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013690112240_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000136901127e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013690112f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013690112f60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013690112f60_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000013690084d80;
T_9 ;
    %delay 4, 0;
    %load/vec4 v00000136901127e0_0;
    %inv;
    %store/vec4 v00000136901127e0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./mux.v";
    "./pc.v";
    "./reg_file.v";
    "./two_s_comple.v";
