Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Feb 06 11:23:25 2024
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             139 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+-------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+---------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG          | d1/nibble     |                   |                1 |              4 |
|  clk_IBUF_BUFG          | d1/sel        | d1/sel[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG          | c1/sel        |                   |                1 |              4 |
|  c1/E[0]                |               |                   |                2 |              8 |
|  c1/nibble_reg[3][0]    |               |                   |                4 |              8 |
|  c1/nibble_reg[3]_0[0]  |               |                   |                2 |              8 |
|  c1/nibble_reg[3]_11[0] |               |                   |                4 |              8 |
|  c1/nibble_reg[3]_1[0]  |               |                   |                3 |              8 |
|  c1/nibble_reg[3]_10[0] |               |                   |                4 |              8 |
|  c1/nibble_reg[3]_12[0] |               |                   |                3 |              8 |
|  c1/nibble_reg[3]_13[0] |               |                   |                5 |              8 |
|  c1/nibble_reg[3]_2[0]  |               |                   |                3 |              8 |
|  c1/nibble_reg[3]_3[0]  |               |                   |                4 |              8 |
|  c1/nibble_reg[3]_4[0]  |               |                   |                2 |              8 |
|  c1/nibble_reg[3]_5[0]  |               |                   |                2 |              8 |
|  c1/nibble_reg[3]_6[0]  |               |                   |                3 |              8 |
|  c1/nibble_reg[3]_7[0]  |               |                   |                3 |              8 |
|  c1/nibble_reg[3]_8[0]  |               |                   |                3 |              8 |
|  c1/nibble_reg[3]_9[0]  |               |                   |                2 |              8 |
|  clk_IBUF_BUFG          |               |                   |                4 |             11 |
|  clk_IBUF_BUFG          |               | c1/sel            |                8 |             32 |
+-------------------------+---------------+-------------------+------------------+----------------+


