
*** Running vivado
    with args -log loc_iabc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source loc_iabc.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source loc_iabc.tcl -notrace
Command: synth_design -top loc_iabc -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15980 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 301.523 ; gain = 91.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'loc_iabc' [C:/Users/linh9/Desktop/src_dk_lockalman/do_dong/loc_iabc.vhd:21]
	Parameter e bound to: 15 - type: integer 
	Parameter dWidth bound to: 20 - type: integer 
WARNING: [Synth 8-3848] Net ia in module/entity loc_iabc does not have driver. [C:/Users/linh9/Desktop/src_dk_lockalman/do_dong/loc_iabc.vhd:16]
WARNING: [Synth 8-3848] Net ib in module/entity loc_iabc does not have driver. [C:/Users/linh9/Desktop/src_dk_lockalman/do_dong/loc_iabc.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'loc_iabc' (1#1) [C:/Users/linh9/Desktop/src_dk_lockalman/do_dong/loc_iabc.vhd:21]
WARNING: [Synth 8-3330] design loc_iabc has an empty top module
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[19]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[18]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[17]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[16]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[15]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[14]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[13]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[12]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[11]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[10]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[9]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[8]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[7]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[6]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[5]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[4]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[3]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[2]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[1]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia[0]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[19]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[18]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[17]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[16]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[15]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[14]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[13]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[12]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[11]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[10]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[9]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[8]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[7]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[6]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[5]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[4]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[3]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[2]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[1]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib[0]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[19]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[18]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[17]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[16]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[15]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[14]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[13]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[12]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[11]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[10]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[9]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[8]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[7]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[6]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[5]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[4]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[3]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[2]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[1]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_do[0]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[19]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[18]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[17]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[16]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[15]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[14]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[13]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[12]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[11]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[10]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[9]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[8]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[7]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[6]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[5]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[4]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[3]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[2]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[1]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ib_do[0]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[19]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[18]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[17]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[16]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[15]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[14]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[13]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[12]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[11]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[10]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[9]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[8]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[7]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[6]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[5]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[4]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[3]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[2]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[1]
WARNING: [Synth 8-3331] design loc_iabc has unconnected port ia_mh[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 338.973 ; gain = 129.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 338.973 ; gain = 129.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 338.973 ; gain = 129.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 346.715 ; gain = 136.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design loc_iabc has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 469.828 ; gain = 260.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 469.828 ; gain = 260.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 472.414 ; gain = 262.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 472.414 ; gain = 262.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 472.414 ; gain = 262.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 472.414 ; gain = 262.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 472.414 ; gain = 262.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 472.414 ; gain = 262.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 472.414 ; gain = 262.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    40|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    40|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 472.414 ; gain = 262.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 244 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 472.414 ; gain = 245.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 472.414 ; gain = 262.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 604.555 ; gain = 384.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/src_dk_lockalman/do_dong/project_1/project_1.runs/synth_1/loc_iabc.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 604.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 13:53:21 2020...
