Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/tb_mips_isim_beh.exe -prj D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/tb_mips_beh.prj work.tb_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 32
Turning on mult-threading, number of parallel sub-compilation jobs: 64 
Determining compilation order of HDL files
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/controller.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/stall_handle.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/npc.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/mw.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/ifu.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/grf.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/fd.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/ext.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/em.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/dm.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/de.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/cmp.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/alu.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/mips.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/tb_mips.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/mips.v" Line 105: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/mips.v" Line 199: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/mips.v" Line 266: Port rs is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/mips.v" Line 319: Port rs is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/stall_handle.v" Line 47: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/stall_handle.v" Line 79: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/stall_handle.v" Line 109: Port rd is not connected to this instance
Completed static elaboration
Compiling module controller
Compiling module stall_handle
Compiling module ifu
Compiling module fd
Compiling module grf
Compiling module cmp
Compiling module npc
Compiling module ext
Compiling module de
Compiling module alu
Compiling module em
Compiling module dm
Compiling module mw
Compiling module mips
Compiling module tb_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/P5v1/tb_mips_isim_beh.exe
Fuse Memory Usage: 32084 KB
Fuse CPU Usage: 140 ms
