{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697474515459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697474515459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 13:41:55 2023 " "Processing started: Mon Oct 16 13:41:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697474515459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474515459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio2 -c Ejercicio2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio2 -c Ejercicio2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474515459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697474515565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697474515565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "simple-modules/mux4.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/mux4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FORWARDING_UNIT " "Found entity 1: FORWARDING_UNIT" {  } { { "PipelinedProcessorPatterson-Modules/forwarding_unit.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/forwarding_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDU " "Found entity 1: HDU" {  } { { "PipelinedProcessorPatterson-Modules/hazard_detection_unit.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/hazard_detection_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/test-benches/processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/test-benches/processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "PipelinedProcessorPatterson-Modules/test-benches/processor_tb.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/test-benches/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "PipelinedProcessorPatterson-Modules/writeback.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "PipelinedProcessorPatterson-Modules/memory.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "PipelinedProcessorPatterson-Modules/dmem.vhd" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520394 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "PipelinedProcessorPatterson-Modules/dmem.vhd" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "PipelinedProcessorPatterson-Modules/decode.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "PipelinedProcessorPatterson-Modules/controller.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedProcessorPatterson-Modules/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file PipelinedProcessorPatterson-Modules/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "PipelinedProcessorPatterson-Modules/aludec.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/test-benches/signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/test-benches/signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "simple-modules/test-benches/signext_tb.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/test-benches/signext_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/test-benches/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/test-benches/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "simple-modules/test-benches/regfile_tb.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/test-benches/regfile_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/test-benches/maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/test-benches/maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "simple-modules/test-benches/maindec_tb.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/test-benches/maindec_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/test-benches/imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/test-benches/imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "simple-modules/test-benches/imem_tb.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/test-benches/imem_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/test-benches/flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/test-benches/flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "simple-modules/test-benches/flopr_tb.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/test-benches/flopr_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/test-benches/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/test-benches/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "simple-modules/test-benches/fetch_tb.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/test-benches/fetch_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/test-benches/execute_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/test-benches/execute_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_tb " "Found entity 1: execute_tb" {  } { { "simple-modules/test-benches/execute_tb.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/test-benches/execute_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/test-benches/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/test-benches/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "simple-modules/test-benches/alu_tb.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/test-benches/alu_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/sl.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/sl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl " "Found entity 1: sl" {  } { { "simple-modules/sl.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/sl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "simple-modules/signext.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/signext.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "simple-modules/regfile.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "simple-modules/mux2.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/mux2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "simple-modules/maindec.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/maindec.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "simple-modules/imem.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/imem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "simple-modules/flopr.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/flopr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "simple-modules/fetch.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/fetch.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "simple-modules/execute.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "simple-modules/alu.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple-modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple-modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "simple-modules/adder.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474520403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474520403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_arm " "Elaborating entity \"processor_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697474520445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "c" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "PipelinedProcessorPatterson-Modules/controller.sv" "decPpal" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/controller.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:decAlu " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:decAlu\"" {  } { { "PipelinedProcessorPatterson-Modules/controller.sv" "decAlu" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/controller.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "dp" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch datapath:dp\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"datapath:dp\|fetch:FETCH\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "FETCH" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|fetch:FETCH\|mux2:MUX " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|fetch:FETCH\|mux2:MUX\"" {  } { { "simple-modules/fetch.sv" "MUX" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/fetch.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|fetch:FETCH\|flopr:PC " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|fetch:FETCH\|flopr:PC\"" {  } { { "simple-modules/fetch.sv" "PC" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/fetch.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|fetch:FETCH\|adder:Add " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|fetch:FETCH\|adder:Add\"" {  } { { "simple-modules/fetch.sv" "Add" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/fetch.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:IF_ID " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:IF_ID\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "IF_ID" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:dp\|decode:DECODE " "Elaborating entity \"decode\" for hierarchy \"datapath:dp\|decode:DECODE\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "DECODE" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDU datapath:dp\|decode:DECODE\|HDU:hdu " "Elaborating entity \"HDU\" for hierarchy \"datapath:dp\|decode:DECODE\|HDU:hdu\"" {  } { { "PipelinedProcessorPatterson-Modules/decode.sv" "hdu" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/decode.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|decode:DECODE\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|decode:DECODE\|mux2:ra2mux\"" {  } { { "PipelinedProcessorPatterson-Modules/decode.sv" "ra2mux" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/decode.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|decode:DECODE\|regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|decode:DECODE\|regfile:registers\"" {  } { { "PipelinedProcessorPatterson-Modules/decode.sv" "registers" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/decode.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|decode:DECODE\|signext:ext " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|decode:DECODE\|signext:ext\"" {  } { { "PipelinedProcessorPatterson-Modules/decode.sv" "ext" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/decode.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:MUX2_control_signals " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:MUX2_control_signals\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "MUX2_control_signals" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:ID_EX " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:ID_EX\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "ID_EX" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute datapath:dp\|execute:EXECUTE " "Elaborating entity \"execute\" for hierarchy \"datapath:dp\|execute:EXECUTE\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "EXECUTE" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl datapath:dp\|execute:EXECUTE\|sl:Shif_left_2 " "Elaborating entity \"sl\" for hierarchy \"datapath:dp\|execute:EXECUTE\|sl:Shif_left_2\"" {  } { { "simple-modules/execute.sv" "Shif_left_2" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FORWARDING_UNIT datapath:dp\|execute:EXECUTE\|FORWARDING_UNIT:forwarding_unit " "Elaborating entity \"FORWARDING_UNIT\" for hierarchy \"datapath:dp\|execute:EXECUTE\|FORWARDING_UNIT:forwarding_unit\"" {  } { { "simple-modules/execute.sv" "forwarding_unit" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:dp\|execute:EXECUTE\|mux4:MUX_forwardA " "Elaborating entity \"mux4\" for hierarchy \"datapath:dp\|execute:EXECUTE\|mux4:MUX_forwardA\"" {  } { { "simple-modules/execute.sv" "MUX_forwardA" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|execute:EXECUTE\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|execute:EXECUTE\|alu:ALU\"" {  } { { "simple-modules/execute.sv" "ALU" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:EX_MEM " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:EX_MEM\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "EX_MEM" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:MEMORY\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "MEMORY" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:MEM_WB " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:MEM_WB\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "MEM_WB" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback datapath:dp\|writeback:WRITEBACK " "Elaborating entity \"writeback\" for hierarchy \"datapath:dp\|writeback:WRITEBACK\"" {  } { { "PipelinedProcessorPatterson-Modules/datapath.sv" "WRITEBACK" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instrMem " "Elaborating entity \"imem\" for hierarchy \"imem:instrMem\"" {  } { { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "instrMem" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520473 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 imem.sv(523) " "Net \"ROM.data_a\" at imem.sv(523) has no driver or initial value, using a default initial value '0'" {  } { { "simple-modules/imem.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/imem.sv" 523 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697474520478 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 imem.sv(523) " "Net \"ROM.waddr_a\" at imem.sv(523) has no driver or initial value, using a default initial value '0'" {  } { { "simple-modules/imem.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/imem.sv" 523 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697474520478 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 imem.sv(523) " "Net \"ROM.we_a\" at imem.sv(523) has no driver or initial value, using a default initial value '0'" {  } { { "simple-modules/imem.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/imem.sv" 523 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697474520478 "|processor_arm|imem:instrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dataMem\"" {  } { { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "dataMem" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:IF_ID_TOP " "Elaborating entity \"flopr\" for hierarchy \"flopr:IF_ID_TOP\"" {  } { { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "IF_ID_TOP" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474520497 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|execute:EXECUTE\|forwardA\[2\] " "Net \"datapath:dp\|execute:EXECUTE\|forwardA\[2\]\" is missing source, defaulting to GND" {  } { { "simple-modules/execute.sv" "forwardA\[2\]" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697474520708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:dp\|execute:EXECUTE\|forwardB\[2\] " "Net \"datapath:dp\|execute:EXECUTE\|forwardB\[2\]\" is missing source, defaulting to GND" {  } { { "simple-modules/execute.sv" "forwardB\[2\]" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697474520708 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1697474520708 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datapath:dp\|decode:DECODE\|regfile:registers\|X_rtl_0 " "Inferred RAM node \"datapath:dp\|decode:DECODE\|regfile:registers\|X_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1697474521283 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dmem:dataMem\|mem_rtl_0 " "Inferred RAM node \"dmem:dataMem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1697474521286 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|decode:DECODE\|regfile:registers\|X " "RAM logic \"datapath:dp\|decode:DECODE\|regfile:registers\|X\" is uninferred due to asynchronous read logic" {  } { { "simple-modules/regfile.sv" "X" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/regfile.sv" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1697474521289 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imem:instrMem\|ROM " "RAM logic \"imem:instrMem\|ROM\" is uninferred due to asynchronous read logic" {  } { { "simple-modules/imem.sv" "ROM" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/imem.sv" 523 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1697474521289 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1697474521289 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|decode:DECODE\|regfile:registers\|X_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|decode:DECODE\|regfile:registers\|X_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Ejercicio2.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/Ejercicio2.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem:dataMem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem:dataMem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697474521597 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1697474521597 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1697474521597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dataMem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dmem:dataMem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474521653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dataMem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dmem:dataMem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697474521653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iig1 " "Found entity 1: altsyncram_iig1" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474521681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474521681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:X_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:X_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474521706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:X_rtl_0 " "Instantiated megafunction \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:X_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Ejercicio2.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Ejercicio2.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697474521706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697474521706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j9h1 " "Found entity 1: altsyncram_j9h1" {  } { { "db/altsyncram_j9h1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_j9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697474521734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474521734 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a0 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a1 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a2 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a3 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a4 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a5 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a6 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a7 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a8 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a9 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a10 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a11 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a12 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a13 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a14 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a15 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a16 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a17 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a18 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a19 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a20 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a21 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a22 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a23 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a24 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a25 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a26 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a27 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a28 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a29 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a30 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a31 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a32 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a33 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a34 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 990 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a35 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a36 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1046 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a37 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1074 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a38 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1102 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a39 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1130 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a40 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a41 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a42 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1214 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a43 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1242 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a44 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1270 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a45 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a46 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a47 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1354 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a48 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1382 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a49 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a50 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a51 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1466 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a52 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a53 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1522 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a54 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1550 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a55 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a56 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1606 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a57 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a58 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1662 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a59 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1690 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a60 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a61 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1746 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a62 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1774 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a63 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/db/altsyncram_iig1.tdf" 1802 2 0 } } { "altsyncram.tdf" "" { Text "/home/helcsnewsxd/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474521830 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1697474521830 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1697474521830 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697474521890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697474522205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1840 " "1840 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697474522622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697474522770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697474522770 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dump " "No output dependent on input pin \"dump\"" {  } { { "PipelinedProcessorPatterson-Modules/processor_arm.sv" "" { Text "/home/helcsnewsxd/Documentos/famaf/arqui/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697474522871 "|processor_arm|dump"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697474522871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1679 " "Implemented 1679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697474522872 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697474522872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1483 " "Implemented 1483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697474522872 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697474522872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697474522872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697474522886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 13:42:02 2023 " "Processing ended: Mon Oct 16 13:42:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697474522886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697474522886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697474522886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697474522886 ""}
