# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLA_generator.v"
verilog xil_defaultlib  "../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/adder_8bit.v"
verilog xil_defaultlib  "../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/adder_CLA_top.v"
verilog xil_defaultlib  "../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/and_mod.v"
verilog xil_defaultlib  "../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/half_adders.v"
verilog xil_defaultlib  "../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/parallel_multiplier_top.v"
verilog xil_defaultlib  "../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/xor_mod.v"
verilog xil_defaultlib  "../../../parallel_unsigned_integer_multiplier.srcs/sim_1/new/tb_parallel_multiplier.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
