m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/edwin/Desktop/riscv_pipeline/source/simulation/questa
T_opt
!s110 1749581975
V@SCdjoAC9I]hRNL_zNBAd0
04 21 4 work instruction_memory_tb fast 0
=1-98fa9bf3bf64-68488096-1b5-5960
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vinstruction_memory
2C:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory.v
Z3 !s110 1749581971
!i10b 1
!s100 =9KLOTazf@_?3ibEcL0U_2
I`U8;BNfmLb48Nc02?QAe83
R1
w1749563555
8C:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory.v
FC:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory.v
!i122 0
L0 1 22
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
!s108 1749581970.000000
!s107 C:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/edwin/Desktop/riscv_pipeline/source|C:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/edwin/Desktop/riscv_pipeline/source -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vinstruction_memory_tb
2C:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory_tb.v
R3
!i10b 1
!s100 :^2UO__b7NW9>bWGQbWK>2
I=7STEZDR_kcF0QWDX8IFe3
R1
w1749574126
8C:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory_tb.v
FC:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory_tb.v
!i122 1
L0 3 34
R4
R5
r1
!s85 0
31
!s108 1749581971.000000
!s107 C:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/edwin/Desktop/riscv_pipeline/source|C:/Users/edwin/Desktop/riscv_pipeline/source/instruction_memory_tb.v|
!i113 0
R6
R7
R2
