$date
	Tue Jan 24 23:38:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pc $end
$var wire 32 ! results_addr [31:0] $end
$var reg 1 " clk $end
$var reg 32 # current_addr_pc [31:0] $end
$var reg 1 $ rst $end
$scope module pc1 $end
$var wire 1 " clk $end
$var wire 32 % current_addr_pc [31:0] $end
$var wire 1 $ rst $end
$var reg 32 & results_addr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
bx #
0"
bx !
$end
#10
b0 !
b0 &
1$
b0 #
b0 %
1"
#20
b1100 #
b1100 %
0"
#30
b1010 !
b1010 &
b1010 #
b1010 %
1"
#40
b1101 #
b1101 %
0"
#50
b1011 !
b1011 &
b1011 #
b1011 %
1"
#60
b0 !
b0 &
0$
b1111 #
b1111 %
0"
#70
1"
#80
0"
#90
1"
#100
0"
