	component simple_avmm_bfm is
		port (
			clk_clk                                     : in  std_logic                     := 'X';             -- clk
			reg32_read_port_external_connection_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			reg32_write_port_external_connection_export : out std_logic_vector(31 downto 0);                    -- export
			reset_reset_n                               : in  std_logic                     := 'X'              -- reset_n
		);
	end component simple_avmm_bfm;

