// Seed: 2171363075
module module_0 #(
    parameter id_10 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_8 = !1;
  wire id_9;
  parameter id_10 = id_8;
  tri0 [id_10 : {  id_10  *  {  id_10  {  -1 'd0 }  }  -  id_10  ,  1  }] id_11, id_12;
  parameter id_13 = 1;
  assign id_12 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  logic id_3 = -1 == id_2[-1===1'b0];
  logic id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3
  );
endmodule
