

================================================================
== Vitis HLS Report for 'iFFT_1'
================================================================
* Date:           Mon Mar  4 11:08:47 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                        |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |        Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1453_1     |        0|    20750|  2 ~ 20750|          -|          -|     0 ~ 1|        no|
        | + VITIS_LOOP_1459_2    |        0|    20748|  3 ~ 20748|          -|          -|     0 ~ 1|        no|
        |  ++ VITIS_LOOP_1468_3  |        0|    20745|          9|          -|          -|  0 ~ 2305|        no|
        |- VITIS_LOOP_1493_4     |        ?|        ?|          3|          -|          -|         ?|        no|
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 15 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 5 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_07 = alloca i32 1"   --->   Operation 18 'alloca' 'm_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_08 = alloca i32 1"   --->   Operation 19 'alloca' 'u_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_06 = alloca i32 1"   --->   Operation 20 'alloca' 't_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 21 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn" [../FalconHLS/code_hls/fft.c:1404]   --->   Operation 22 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f" [../FalconHLS/code_hls/fft.c:1404]   --->   Operation 23 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1449 = zext i32 %logn_read" [../FalconHLS/code_hls/fft.c:1449]   --->   Operation 24 'zext' 'zext_ln1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln1449" [../FalconHLS/code_hls/fft.c:1449]   --->   Operation 25 'shl' 'n' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%hn = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %n, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:1452]   --->   Operation 26 'partselect' 'hn' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1452 = zext i63 %hn" [../FalconHLS/code_hls/fft.c:1452]   --->   Operation 27 'zext' 'zext_ln1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %n, i32 1, i32 12" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 1, i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 29 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %zext_ln1449, i64 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 30 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %n, i64 %m_07" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 31 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %VITIS_LOOP_1459_2" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 32 'br' 'br_ln1453' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%u_228 = load i64 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 33 'load' 'u_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%t = load i64 %t_06" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 34 'load' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %u_228, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 35 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.78ns)   --->   "%icmp_ln1453 = icmp_eq  i63 %tmp_211, i63 0" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 36 'icmp' 'icmp_ln1453' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1453 = br i1 %icmp_ln1453, void %VITIS_LOOP_1459_2.split, void %for.end37.loopexit" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 37 'br' 'br_ln1453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%m_07_load = load i64 %m_07" [../FalconHLS/code_hls/fft.c:1457]   --->   Operation 38 'load' 'm_07_load' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1454 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0" [../FalconHLS/code_hls/fft.c:1454]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln1454' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_121" [../FalconHLS/code_hls/fft.c:1447]   --->   Operation 40 'specloopname' 'specloopname_ln1447' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%hm = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_07_load, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:1457]   --->   Operation 41 'partselect' 'hm' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1457 = zext i63 %hm" [../FalconHLS/code_hls/fft.c:1457]   --->   Operation 42 'zext' 'zext_ln1457' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%dt = shl i64 %t, i64 1" [../FalconHLS/code_hls/fft.c:1458]   --->   Operation 43 'shl' 'dt' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %m_07_load, i32 1, i32 10" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 44 'partselect' 'trunc_ln17' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1474 = trunc i64 %t" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 45 'trunc' 'trunc_ln1474' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln1459 = br void %for.cond3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 46 'br' 'br_ln1459' <Predicate = (!icmp_ln1453)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln1489 = icmp_eq  i32 %logn_read, i32 0" [../FalconHLS/code_hls/fft.c:1489]   --->   Operation 47 'icmp' 'icmp_ln1489' <Predicate = (icmp_ln1453)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1489 = br i1 %icmp_ln1489, void %if.then, void %if.end" [../FalconHLS/code_hls/fft.c:1489]   --->   Operation 48 'br' 'br_ln1489' <Predicate = (icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%u_11 = alloca i32 1"   --->   Operation 49 'alloca' 'u_11' <Predicate = (icmp_ln1453 & !icmp_ln1489)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%fpr_p2_tab_addr = getelementptr i64 %fpr_p2_tab, i64 0, i64 %zext_ln1449" [../FalconHLS/code_hls/fft.c:1492]   --->   Operation 50 'getelementptr' 'fpr_p2_tab_addr' <Predicate = (icmp_ln1453 & !icmp_ln1489)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%ni = load i4 %fpr_p2_tab_addr" [../FalconHLS/code_hls/fft.c:1492]   --->   Operation 51 'load' 'ni' <Predicate = (icmp_ln1453 & !icmp_ln1489)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 11> <ROM>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln1493 = store i64 0, i64 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 52 'store' 'store_ln1493' <Predicate = (icmp_ln1453 & !icmp_ln1489)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 %add_ln1459, void %for.inc32.loopexit, i64 %t, void %VITIS_LOOP_1459_2.split"   --->   Operation 53 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i1 = phi i64 %i1_1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split"   --->   Operation 54 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j1_6 = phi i64 %j1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split"   --->   Operation 55 'phi' 'j1_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.77ns)   --->   "%icmp_ln1459 = icmp_ult  i64 %j1_6, i64 %zext_ln1452" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 56 'icmp' 'icmp_ln1459' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (3.52ns)   --->   "%i1_1 = add i64 %i1, i64 1" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 57 'add' 'i1_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln1459 = br i1 %icmp_ln1459, void %for.inc36, void %VITIS_LOOP_1468_3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 58 'br' 'br_ln1459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1466 = trunc i64 %i1" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 59 'trunc' 'trunc_ln1466' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln1466 = add i10 %trunc_ln1466, i10 %trunc_ln17" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 60 'add' 'add_ln1466' <Predicate = (icmp_ln1459)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln1466, i1 0" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 61 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1466 = zext i11 %shl_ln" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 62 'zext' 'zext_ln1466' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1466" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 63 'getelementptr' 'fpr_gm_tab_addr' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 64 'load' 's_re' <Predicate = (icmp_ln1459)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln1467 = or i11 %shl_ln, i11 1" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 65 'or' 'or_ln1467' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1467 = zext i11 %or_ln1467" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 66 'zext' 'zext_ln1467' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr_1 = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1467" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 67 'getelementptr' 'fpr_gm_tab_addr_1' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_1" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 68 'load' 'fpr_gm_tab_load' <Predicate = (icmp_ln1459)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 69 [1/1] (3.52ns)   --->   "%u = add i64 %u_228, i64 18446744073709551615" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 69 'add' 'u' <Predicate = (!icmp_ln1459)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %dt, i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 70 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %u, i64 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 71 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %zext_ln1457, i64 %m_07" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 72 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %VITIS_LOOP_1459_2" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 73 'br' 'br_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1460 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0" [../FalconHLS/code_hls/fft.c:1460]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln1460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [../FalconHLS/code_hls/fft.c:1461]   --->   Operation 75 'specloopname' 'specloopname_ln1461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 76 'load' 's_re' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_1" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 77 'load' 'fpr_gm_tab_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %fpr_gm_tab_load" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 78 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.99ns)   --->   "%xor_ln147 = xor i64 %bitcast_ln147, i64 9223372036854775808" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 79 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%s_im = bitcast i64 %xor_ln147" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 80 'bitcast' 's_im' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln1468 = br void %for.inc" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 81 'br' 'br_ln1468' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%j_03 = phi i64 %j1_6, void %VITIS_LOOP_1468_3, i64 %j_10, void %for.inc.split"   --->   Operation 82 'phi' 'j_03' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.77ns)   --->   "%icmp_ln1468 = icmp_ult  i64 %j_03, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 83 'icmp' 'icmp_ln1468' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1468 = br i1 %icmp_ln1468, void %for.inc32.loopexit, void %for.inc.split" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 84 'br' 'br_ln1468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1472 = trunc i64 %j_03" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 85 'trunc' 'trunc_ln1472' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln97 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln1472, i3 0" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 86 'bitconcatenate' 'shl_ln97' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.94ns)   --->   "%add_ln1472 = add i15 %shl_ln97, i15 %f_read" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 87 'add' 'add_ln1472' <Predicate = (icmp_ln1468)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1472, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 88 'partselect' 'trunc_ln18' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1472 = zext i13 %trunc_ln18" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 89 'zext' 'zext_ln1472' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%vla18_addr_349 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1472" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 90 'getelementptr' 'vla18_addr_349' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (3.25ns)   --->   "%vla18_load_229 = load i13 %vla18_addr_349" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 91 'load' 'vla18_load_229' <Predicate = (icmp_ln1468)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 92 [1/1] (1.67ns)   --->   "%add_ln1472_1 = add i13 %trunc_ln18, i13 1" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 92 'add' 'add_ln1472_1' <Predicate = (icmp_ln1468)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1472_1 = zext i13 %add_ln1472_1" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 93 'zext' 'zext_ln1472_1' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%vla18_addr_350 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1472_1" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 94 'getelementptr' 'vla18_addr_350' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 95 [2/2] (3.25ns)   --->   "%vla18_load_230 = load i13 %vla18_addr_350" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 95 'load' 'vla18_load_230' <Predicate = (icmp_ln1468)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 96 [1/1] (1.54ns)   --->   "%add_ln1473 = add i12 %trunc_ln1472, i12 %trunc_ln" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 96 'add' 'add_ln1473' <Predicate = (icmp_ln1468)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln98 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln1473, i3 0" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 97 'bitconcatenate' 'shl_ln98' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.94ns)   --->   "%add_ln1473_1 = add i15 %shl_ln98, i15 %f_read" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 98 'add' 'add_ln1473_1' <Predicate = (icmp_ln1468)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln1473_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1473_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 99 'partselect' 'trunc_ln1473_2' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.54ns)   --->   "%add_ln1474 = add i12 %trunc_ln1472, i12 %trunc_ln1474" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 100 'add' 'add_ln1474' <Predicate = (icmp_ln1468)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln99 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln1474, i3 0" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 101 'bitconcatenate' 'shl_ln99' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.94ns)   --->   "%add_ln1474_1 = add i15 %shl_ln99, i15 %f_read" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 102 'add' 'add_ln1474_1' <Predicate = (icmp_ln1468)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1474_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1474_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 103 'partselect' 'trunc_ln1474_1' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.54ns)   --->   "%add_ln1475 = add i12 %add_ln1474, i12 %trunc_ln" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 104 'add' 'add_ln1475' <Predicate = (icmp_ln1468)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln100 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln1475, i3 0" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 105 'bitconcatenate' 'shl_ln100' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.94ns)   --->   "%add_ln1475_1 = add i15 %shl_ln100, i15 %f_read" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 106 'add' 'add_ln1475_1' <Predicate = (icmp_ln1468)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1475_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 107 'partselect' 'trunc_ln19' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (3.52ns)   --->   "%j_10 = add i64 %j_03, i64 1" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 108 'add' 'j_10' <Predicate = (icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (3.52ns)   --->   "%j1 = add i64 %dt, i64 %j1_6" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 109 'add' 'j1' <Predicate = (!icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (3.52ns)   --->   "%add_ln1459 = add i64 %dt, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 110 'add' 'add_ln1459' <Predicate = (!icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln1459 = br void %for.cond3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 111 'br' 'br_ln1459' <Predicate = (!icmp_ln1468)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 112 [1/2] (3.25ns)   --->   "%vla18_load_229 = load i13 %vla18_addr_349" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 112 'load' 'vla18_load_229' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 113 [1/2] (3.25ns)   --->   "%vla18_load_230 = load i13 %vla18_addr_350" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 113 'load' 'vla18_load_230' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1473 = zext i13 %trunc_ln1473_2" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 114 'zext' 'zext_ln1473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%vla18_addr_351 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1473" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 115 'getelementptr' 'vla18_addr_351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (3.25ns)   --->   "%vla18_load_231 = load i13 %vla18_addr_351" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 116 'load' 'vla18_load_231' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 117 [1/1] (1.67ns)   --->   "%add_ln1473_2 = add i13 %trunc_ln1473_2, i13 1" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 117 'add' 'add_ln1473_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1473_1 = zext i13 %add_ln1473_2" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 118 'zext' 'zext_ln1473_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%vla18_addr_352 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1473_1" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 119 'getelementptr' 'vla18_addr_352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (3.25ns)   --->   "%vla18_load_232 = load i13 %vla18_addr_352" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 120 'load' 'vla18_load_232' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 7 <SV = 6> <Delay = 4.93>
ST_7 : Operation 121 [1/2] (3.25ns)   --->   "%vla18_load_231 = load i13 %vla18_addr_351" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 121 'load' 'vla18_load_231' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 122 [1/2] (3.25ns)   --->   "%vla18_load_232 = load i13 %vla18_addr_352" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 122 'load' 'vla18_load_232' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1474 = zext i13 %trunc_ln1474_1" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 123 'zext' 'zext_ln1474' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%vla18_addr_353 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1474" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 124 'getelementptr' 'vla18_addr_353' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [2/2] (3.25ns)   --->   "%vla18_load_233 = load i13 %vla18_addr_353" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 125 'load' 'vla18_load_233' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 126 [1/1] (1.67ns)   --->   "%add_ln1474_2 = add i13 %trunc_ln1474_1, i13 1" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 126 'add' 'add_ln1474_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1474_1 = zext i13 %add_ln1474_2" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 127 'zext' 'zext_ln1474_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%vla18_addr_354 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1474_1" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 128 'getelementptr' 'vla18_addr_354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (3.25ns)   --->   "%vla18_load_234 = load i13 %vla18_addr_354" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 129 'load' 'vla18_load_234' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 8 <SV = 7> <Delay = 34.3>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_230, i32 %vla18_load_229" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 130 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%x_re = bitcast i64 %tmp_s" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 131 'bitcast' 'x_re' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/2] (3.25ns)   --->   "%vla18_load_233 = load i13 %vla18_addr_353" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 132 'load' 'vla18_load_233' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 133 [1/2] (3.25ns)   --->   "%vla18_load_234 = load i13 %vla18_addr_354" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 133 'load' 'vla18_load_234' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_234, i32 %vla18_load_233" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 134 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%y_re = bitcast i64 %tmp_87" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 135 'bitcast' 'y_re' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1475 = zext i13 %trunc_ln19" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 136 'zext' 'zext_ln1475' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%vla18_addr_355 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1475" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 137 'getelementptr' 'vla18_addr_355' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (3.25ns)   --->   "%vla18_load_235 = load i13 %vla18_addr_355" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 138 'load' 'vla18_load_235' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 139 [1/1] (1.67ns)   --->   "%add_ln1475_2 = add i13 %trunc_ln19, i13 1" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 139 'add' 'add_ln1475_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1475_1 = zext i13 %add_ln1475_2" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 140 'zext' 'zext_ln1475_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%vla18_addr_356 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1475_1" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 141 'getelementptr' 'vla18_addr_356' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (3.25ns)   --->   "%vla18_load_236 = load i13 %vla18_addr_356" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 142 'load' 'vla18_load_236' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 143 [2/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 143 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [2/2] (31.0ns)   --->   "%fpct_re_2 = dsub i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 144 'dsub' 'fpct_re_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 34.3>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_232, i32 %vla18_load_231" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 145 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%x_im = bitcast i64 %tmp_86" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 146 'bitcast' 'x_im' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/2] (3.25ns)   --->   "%vla18_load_235 = load i13 %vla18_addr_355" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 147 'load' 'vla18_load_235' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 148 [1/2] (3.25ns)   --->   "%vla18_load_236 = load i13 %vla18_addr_356" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 148 'load' 'vla18_load_236' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_236, i32 %vla18_load_235" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 149 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%y_im = bitcast i64 %tmp_88" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 150 'bitcast' 'y_im' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 151 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [2/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 152 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i64 %fpct_re" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 153 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i64 %bitcast_ln12" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 154 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_349, i32 %trunc_ln12, i4 15" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 155 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln12, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 156 'partselect' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_350, i32 %trunc_ln12_1, i4 15" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 157 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 158 [1/2] (31.0ns)   --->   "%fpct_re_2 = dsub i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 158 'dsub' 'fpct_re_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [2/2] (31.0ns)   --->   "%fpct_im_2 = dsub i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 159 'dsub' 'fpct_im_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 63.4>
ST_10 : Operation 160 [1/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 160 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %fpct_im" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 161 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i64 %bitcast_ln13" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 162 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_351, i32 %trunc_ln13, i4 15" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 163 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln13, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 164 'partselect' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_352, i32 %trunc_ln13_1, i4 15" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 165 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 166 [1/2] (31.0ns)   --->   "%fpct_im_2 = dsub i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 166 'dsub' 'fpct_im_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [2/2] (32.3ns)   --->   "%test1 = dmul i64 %fpct_re_2, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 167 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [2/2] (32.3ns)   --->   "%test2 = dmul i64 %fpct_im_2, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 168 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [2/2] (32.3ns)   --->   "%test1_5 = dmul i64 %fpct_re_2, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 169 'dmul' 'test1_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [2/2] (32.3ns)   --->   "%test2_5 = dmul i64 %fpct_im_2, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 170 'dmul' 'test2_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 63.4>
ST_11 : Operation 171 [1/2] (32.3ns)   --->   "%test1 = dmul i64 %fpct_re_2, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 171 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/2] (32.3ns)   --->   "%test2 = dmul i64 %fpct_im_2, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 172 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [2/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 173 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/2] (32.3ns)   --->   "%test1_5 = dmul i64 %fpct_re_2, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 174 'dmul' 'test1_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/2] (32.3ns)   --->   "%test2_5 = dmul i64 %fpct_im_2, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 175 'dmul' 'test2_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [2/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_5, i64 %test2_5" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 176 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 34.3>
ST_12 : Operation 177 [1/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 177 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_5, i64 %test2_5" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 178 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i64 %fpct_d_re" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 179 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %bitcast_ln64" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 180 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_353, i32 %trunc_ln64, i4 15" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 181 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln64, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 182 'partselect' 'trunc_ln64_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_354, i32 %trunc_ln64_2, i4 15" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 183 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1469 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2305, i64 1152" [../FalconHLS/code_hls/fft.c:1469]   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln1469' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../FalconHLS/code_hls/fft.c:1461]   --->   Operation 185 'specloopname' 'specloopname_ln1461' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i64 %fpct_d_im" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 186 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i64 %bitcast_ln65" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 187 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_355, i32 %trunc_ln65, i4 15" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 188 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln65, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 189 'partselect' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_356, i32 %trunc_ln65_2, i4 15" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 190 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln1468 = br void %for.inc" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 191 'br' 'br_ln1468' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 2.32>
ST_14 : Operation 192 [1/2] (2.32ns)   --->   "%ni = load i4 %fpr_p2_tab_addr" [../FalconHLS/code_hls/fft.c:1492]   --->   Operation 192 'load' 'ni' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 11> <ROM>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln1493 = br void %for.inc46" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 193 'br' 'br_ln1493' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 6.87>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%u_229 = load i64 %u_11" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 194 'load' 'u_229' <Predicate = (!icmp_ln1489)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (2.77ns)   --->   "%icmp_ln1493 = icmp_eq  i64 %u_229, i64 %n" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 195 'icmp' 'icmp_ln1493' <Predicate = (!icmp_ln1489)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (3.52ns)   --->   "%u_230 = add i64 %u_229, i64 1" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 196 'add' 'u_230' <Predicate = (!icmp_ln1489)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln1493 = br i1 %icmp_ln1493, void %for.inc46.split, void %if.end.loopexit" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 197 'br' 'br_ln1493' <Predicate = (!icmp_ln1489)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i64 %u_229" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 198 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln96 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln1494, i3 0" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 199 'bitconcatenate' 'shl_ln96' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (1.94ns)   --->   "%add_ln1494 = add i15 %shl_ln96, i15 %f_read" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 200 'add' 'add_ln1494' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1494, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 201 'partselect' 'trunc_ln1494_2' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i13 %trunc_ln1494_2" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 202 'zext' 'zext_ln1494' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1494" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 203 'getelementptr' 'vla18_addr' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 204 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 204 'load' 'vla18_load' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_15 : Operation 205 [1/1] (1.67ns)   --->   "%add_ln1494_1 = add i13 %trunc_ln1494_2, i13 1" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 205 'add' 'add_ln1494_1' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i13 %add_ln1494_1" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 206 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%vla18_addr_348 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1494_1" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 207 'getelementptr' 'vla18_addr_348' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 208 [2/2] (3.25ns)   --->   "%vla18_load_228 = load i13 %vla18_addr_348" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 208 'load' 'vla18_load_228' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_15 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln1493 = store i64 %u_230, i64 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 209 'store' 'store_ln1493' <Predicate = (!icmp_ln1489 & !icmp_ln1493)> <Delay = 1.58>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!icmp_ln1489 & icmp_ln1493)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln1497 = ret" [../FalconHLS/code_hls/fft.c:1497]   --->   Operation 211 'ret' 'ret_ln1497' <Predicate = (icmp_ln1493) | (icmp_ln1489)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 35.6>
ST_16 : Operation 212 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 212 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_16 : Operation 213 [1/2] (3.25ns)   --->   "%vla18_load_228 = load i13 %vla18_addr_348" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 213 'load' 'vla18_load_228' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_228, i32 %vla18_load" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 214 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln1494_1 = bitcast i64 %tmp" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 215 'bitcast' 'bitcast_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [2/2] (32.3ns)   --->   "%mul_i = dmul i64 %bitcast_ln1494_1, i64 %ni" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 216 'dmul' 'mul_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 35.6>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../FalconHLS/code_hls/fft.c:1447]   --->   Operation 217 'specloopname' 'specloopname_ln1447' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/2] (32.3ns)   --->   "%mul_i = dmul i64 %bitcast_ln1494_1, i64 %ni" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 218 'dmul' 'mul_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln1494 = bitcast i64 %mul_i" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 219 'bitcast' 'bitcast_ln1494' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln1494_3 = trunc i64 %bitcast_ln1494" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 220 'trunc' 'trunc_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln1494 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %trunc_ln1494_3, i4 15" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 221 'store' 'store_ln1494' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln1494, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 222 'partselect' 'trunc_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln1494 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_348, i32 %trunc_ln1494_1, i4 15" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 223 'store' 'store_ln1494' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln1493 = br void %for.inc46" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 224 'br' 'br_ln1493' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 6.01ns
The critical path consists of the following:
	wire read operation ('logn', ../FalconHLS/code_hls/fft.c:1404) on port 'logn' (../FalconHLS/code_hls/fft.c:1404) [10]  (0 ns)
	'shl' operation ('n', ../FalconHLS/code_hls/fft.c:1449) [13]  (4.42 ns)
	'store' operation ('store_ln1453', ../FalconHLS/code_hls/fft.c:1453) of variable 'n', ../FalconHLS/code_hls/fft.c:1449 on local variable 'm' [19]  (1.59 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/fft.c:1453) on local variable 'u' [22]  (0 ns)
	'icmp' operation ('icmp_ln1453', ../FalconHLS/code_hls/fft.c:1453) [25]  (2.79 ns)
	blocking operation 1.59 ns on control path)

 <State 3>: 5.11ns
The critical path consists of the following:
	'add' operation ('u', ../FalconHLS/code_hls/fft.c:1453) [157]  (3.52 ns)
	'store' operation ('store_ln1453', ../FalconHLS/code_hls/fft.c:1453) of variable 'u', ../FalconHLS/code_hls/fft.c:1453 on local variable 'u' [159]  (1.59 ns)

 <State 4>: 4.24ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:1467) on array 'fpr_gm_tab' [56]  (3.25 ns)
	'xor' operation ('xor_ln147', ../FalconHLS/code_hls/fpr.c:147) [58]  (0.99 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../FalconHLS/code_hls/fft.c:1468) ('j1', ../FalconHLS/code_hls/fft.c:1459) [62]  (0 ns)
	'add' operation ('d_re', ../FalconHLS/code_hls/fft.c:1472) [70]  (1.94 ns)
	'add' operation ('add_ln1472_1', ../FalconHLS/code_hls/fft.c:1472) [75]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_350', ../FalconHLS/code_hls/fft.c:1472) [77]  (0 ns)
	'load' operation ('vla18_load_230', ../FalconHLS/code_hls/fft.c:1472) on array 'vla18' [78]  (3.25 ns)

 <State 6>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln1473_2', ../FalconHLS/code_hls/fft.c:1473) [88]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_352', ../FalconHLS/code_hls/fft.c:1473) [90]  (0 ns)
	'load' operation ('vla18_load_232', ../FalconHLS/code_hls/fft.c:1473) on array 'vla18' [91]  (3.25 ns)

 <State 7>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln1474_2', ../FalconHLS/code_hls/fft.c:1474) [101]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_354', ../FalconHLS/code_hls/fft.c:1474) [103]  (0 ns)
	'load' operation ('vla18_load_234', ../FalconHLS/code_hls/fft.c:1474) on array 'vla18' [104]  (3.25 ns)

 <State 8>: 34.3ns
The critical path consists of the following:
	'load' operation ('vla18_load_233', ../FalconHLS/code_hls/fft.c:1474) on array 'vla18' [100]  (3.25 ns)
	'dadd' operation ('fpct_re', ../FalconHLS/code_hls/fpr.c:137) [120]  (31.1 ns)

 <State 9>: 34.3ns
The critical path consists of the following:
	'load' operation ('vla18_load_235', ../FalconHLS/code_hls/fft.c:1475) on array 'vla18' [113]  (3.25 ns)
	'dadd' operation ('fpct_im', ../FalconHLS/code_hls/fpr.c:137) [121]  (31.1 ns)

 <State 10>: 63.4ns
The critical path consists of the following:
	'dsub' operation ('fpct_im', ../FalconHLS/code_hls/fpr.c:142) [133]  (31.1 ns)
	'dmul' operation ('test2', ../FalconHLS/code_hls/fpr.c:162) [135]  (32.4 ns)

 <State 11>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('test1', ../FalconHLS/code_hls/fpr.c:162) [134]  (32.4 ns)
	'dsub' operation ('fpct_d_re', ../FalconHLS/code_hls/fpr.c:142) [136]  (31.1 ns)

 <State 12>: 34.3ns
The critical path consists of the following:
	'dsub' operation ('fpct_d_re', ../FalconHLS/code_hls/fpr.c:142) [136]  (31.1 ns)
	'store' operation ('store_ln64', ../FalconHLS/code_hls/fft.c:64) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [142]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln65', ../FalconHLS/code_hls/fft.c:65) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [147]  (3.25 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('ni', ../FalconHLS/code_hls/fft.c:1492) on array 'fpr_p2_tab' [168]  (2.32 ns)

 <State 15>: 6.88ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/fft.c:1494) on local variable 'u' [172]  (0 ns)
	'add' operation ('add_ln1494', ../FalconHLS/code_hls/fft.c:1494) [180]  (1.94 ns)
	'add' operation ('add_ln1494_1', ../FalconHLS/code_hls/fft.c:1494) [185]  (1.68 ns)
	'getelementptr' operation ('vla18_addr_348', ../FalconHLS/code_hls/fft.c:1494) [187]  (0 ns)
	'load' operation ('vla18_load_228', ../FalconHLS/code_hls/fft.c:1494) on array 'vla18' [188]  (3.25 ns)

 <State 16>: 35.6ns
The critical path consists of the following:
	'load' operation ('vla18_load', ../FalconHLS/code_hls/fft.c:1494) on array 'vla18' [184]  (3.25 ns)
	'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) [191]  (32.4 ns)

 <State 17>: 35.6ns
The critical path consists of the following:
	'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) [191]  (32.4 ns)
	'store' operation ('store_ln1494', ../FalconHLS/code_hls/fft.c:1494) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [194]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
