// Seed: 506011142
module module_0 (
    output tri1 id_0,
    output wor  id_1
);
  assign id_0 = -1'b0;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input tri id_8,
    output wor id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
