INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:30:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 buffer31/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer27/dataReg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.654ns (20.118%)  route 2.597ns (79.882%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=675, unset)          0.508     0.508    buffer31/control/clk
    SLICE_X11Y140        FDRE                                         r  buffer31/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer31/control/outputValid_reg/Q
                         net (fo=50, routed)          0.456     1.180    buffer60/fifo/buffer31_outs_valid
    SLICE_X11Y141        LUT4 (Prop_lut4_I1_O)        0.051     1.231 r  buffer60/fifo/fullReg_i_5__0/O
                         net (fo=4, routed)           0.416     1.647    buffer60/fifo/fullReg_i_5__0_n_0
    SLICE_X11Y142        LUT6 (Prop_lut6_I1_O)        0.129     1.776 r  buffer60/fifo/start_ready_INST_0_i_6/O
                         net (fo=5, routed)           0.224     2.000    fork28/generateBlocks[1].regblock/transmitValue_i_2__1
    SLICE_X9Y142         LUT6 (Prop_lut6_I0_O)        0.043     2.043 r  fork28/generateBlocks[1].regblock/transmitValue_i_6/O
                         net (fo=2, routed)           0.319     2.362    buffer60/fifo/transmitValue_reg_8
    SLICE_X10Y139        LUT6 (Prop_lut6_I5_O)        0.043     2.405 r  buffer60/fifo/transmitValue_i_2__40/O
                         net (fo=3, routed)           0.240     2.644    buffer30/Empty_reg
    SLICE_X11Y139        LUT2 (Prop_lut2_I1_O)        0.043     2.687 f  buffer30/Empty_i_2/O
                         net (fo=4, routed)           0.323     3.010    fork25/control/generateBlocks[8].regblock/transmitValue_reg_2
    SLICE_X11Y141        LUT6 (Prop_lut6_I2_O)        0.043     3.053 r  fork25/control/generateBlocks[8].regblock/transmitValue_i_4/O
                         net (fo=2, routed)           0.185     3.238    fork25/control/generateBlocks[5].regblock/transmitValue_reg_6
    SLICE_X10Y139        LUT6 (Prop_lut6_I3_O)        0.043     3.281 f  fork25/control/generateBlocks[5].regblock/transmitValue_i_3/O
                         net (fo=16, routed)          0.257     3.538    fork19/control/generateBlocks[1].regblock/dataReg_reg[7]_1
    SLICE_X10Y140        LUT6 (Prop_lut6_I4_O)        0.043     3.581 r  fork19/control/generateBlocks[1].regblock/dataReg[7]_i_1/O
                         net (fo=8, routed)           0.178     3.759    buffer27/E[0]
    SLICE_X10Y139        FDRE                                         r  buffer27/dataReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=675, unset)          0.483     4.183    buffer27/clk
    SLICE_X10Y139        FDRE                                         r  buffer27/dataReg_reg[6]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X10Y139        FDRE (Setup_fdre_C_CE)      -0.169     3.978    buffer27/dataReg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.978    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                  0.219    




