{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741665978103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741665978104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 22:06:18 2025 " "Processing started: Mon Mar 10 22:06:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741665978104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741665978104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_design_lab1_problem3 -c digital_design_lab1_problem3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_design_lab1_problem3 -c digital_design_lab1_problem3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741665978104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741665978514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741665978514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_design_lab1_problem3.sv 1 1 " "Found 1 design units, including 1 entities, in source file digital_design_lab1_problem3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digital_design_lab1_problem3 " "Found entity 1: digital_design_lab1_problem3" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741665985412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741665985412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_design_lab1_problem3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file digital_design_lab1_problem3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digital_design_lab1_problem3_tb " "Found entity 1: digital_design_lab1_problem3_tb" {  } { { "digital_design_lab1_problem3_tb.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741665985412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741665985412 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segDA digital_design_lab1_problem3_tb.sv(14) " "Verilog HDL Implicit Net warning at digital_design_lab1_problem3_tb.sv(14): created implicit net for \"segDA\"" {  } { { "digital_design_lab1_problem3_tb.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_tb.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1741665985412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_design_lab1_problem3 " "Elaborating entity \"digital_design_lab1_problem3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741665985443 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aO digital_design_lab1_problem3.sv(17) " "Verilog HDL Always Construct warning at digital_design_lab1_problem3.sv(17): inferring latch(es) for variable \"aO\", which holds its previous value in one or more paths through the always construct" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bO digital_design_lab1_problem3.sv(17) " "Verilog HDL Always Construct warning at digital_design_lab1_problem3.sv(17): inferring latch(es) for variable \"bO\", which holds its previous value in one or more paths through the always construct" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_design_lab1_problem3.sv(81) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(81): truncated value with size 32 to match size of target (4)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_design_lab1_problem3.sv(82) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_design_lab1_problem3.sv(85) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_design_lab1_problem3.sv(86) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(86): truncated value with size 32 to match size of target (4)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_design_lab1_problem3.sv(89) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_design_lab1_problem3.sv(90) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bO\[0\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"bO\[0\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bO\[1\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"bO\[1\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bO\[2\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"bO\[2\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bO\[3\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"bO\[3\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bO\[4\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"bO\[4\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bO\[5\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"bO\[5\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aO\[0\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"aO\[0\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aO\[1\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"aO\[1\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aO\[2\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"aO\[2\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aO\[3\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"aO\[3\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aO\[4\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"aO\[4\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aO\[5\] digital_design_lab1_problem3.sv(24) " "Inferred latch for \"aO\[5\]\" at digital_design_lab1_problem3.sv(24)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741665985443 "|digital_design_lab1_problem3"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741665985505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 22:06:25 2025 " "Processing ended: Mon Mar 10 22:06:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741665985505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741665985505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741665985505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741665985505 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 10 s " "Quartus Prime Flow was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741665986099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741665986552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741665986552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 22:06:26 2025 " "Processing started: Mon Mar 10 22:06:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741665986552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1741665986552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim digital_design_lab1_problem3 digital_design_lab1_problem3 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim digital_design_lab1_problem3 digital_design_lab1_problem3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1741665986552 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim digital_design_lab1_problem3 digital_design_lab1_problem3 " "Quartus(args): --rtl_sim digital_design_lab1_problem3 digital_design_lab1_problem3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1741665986552 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1741665986708 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1741665986802 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1741665986818 ""}
{ "Warning" "0" "" "Warning: File digital_design_lab1_problem3_run_msim_rtl_verilog.do already exists - backing up current file as digital_design_lab1_problem3_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File digital_design_lab1_problem3_run_msim_rtl_verilog.do already exists - backing up current file as digital_design_lab1_problem3_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1741665986880 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/simulation/modelsim/digital_design_lab1_problem3_run_msim_rtl_verilog.do" {  } { { "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/simulation/modelsim/digital_design_lab1_problem3_run_msim_rtl_verilog.do" "0" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/simulation/modelsim/digital_design_lab1_problem3_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/simulation/modelsim/digital_design_lab1_problem3_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1741665986880 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1741665986880 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1741665986896 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1741665986896 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_nativelink_simulation.rpt" {  } { { "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_nativelink_simulation.rpt" "0" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3/digital_design_lab1_problem3_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1741665986896 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1741665986896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741665986896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 22:06:26 2025 " "Processing ended: Mon Mar 10 22:06:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741665986896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741665986896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741665986896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1741665986896 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 11 s " "Quartus Prime Flow was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1741666011167 ""}
