
t1_chips.h,2982
#define HAVE_CHIPS_H63,2453
#define LOCAL_RAM_ADDR 73,2652
#define LOCAL_RAM_SIZE 74,2688
#define LOCAL_STACK_POINTER 75,2730
#define NEAT_SRAM_END	76,2767
#define DPRAM_ADDR	78,2810
#define REGB_ADDR 80,2957
#define SCC1_PARAM_ADDR 81,3037
#define SCC2_PARAM_ADDR 82,3120
#define MBAR_VALUE 83,3203
#define MBAR_ADDR 84,3282
#define FRAMER_BASE_ADDR 87,3360
#define FRAMER_GAP	88,3428
#define DIGIT_COL0_ADDR 89,3487
#define DIGIT_COL1_ADDR 90,3551
#define NEAT_LED_ADDR 91,3615
#define LIU_CONT_BASE_ADDR 92,3676
#define LIU_CONT_GAP	93,3752
#define LIU01_STAT_ADDR 94,3817
#define NEAT_INT_ADDR 95,3880
#define MAX_DTMF 98,3945
#define DIGIT_COL0 105,4069
#define DIGIT_COL1 106,4134
#define    D4_1 107,4199
#define    DV 108,4228
#define NEAT_LED 111,4285
#define  LOCAL_ALARM_0 112,4346
#define  REM_ALARM_0 113,4426
#define  LOOPBACK_0 114,4506
#define  LOCAL_ALARM_1 115,4586
#define  REM_ALARM_1 116,4666
#define  LOOPBACK_1 117,4746
#define  ULAW_ALAW 118,4826
#define NEAT_INT 120,4890
#define   LEVEL_4 121,4943
#define   LEVEL_6 122,5014
#define   CLR_NEAT_INT 123,5085
#define QUICC_PEPAR_VAL 126,5197
#define QUICC_SYPCR_NWD_VAL 127,5276
#define QUICC_CPCR_RST 128,5337
#define QUICC_CPCR_SEMA 129,5404
#define QUICC_CPCR_STOPTX 130,5471
#define QUICC_CPCR_GRSTOPTX 131,5547
#define QUICC_CPCR_RESTART 133,5676
#define QUICC_CPCR_SCC2 134,5755
#define QUICC_CICR_VAL 135,5830
#define QUICC_SDCR_VAL 139,6115
#define QUICC_CIMR_SCC1 141,6259
#define QUICC_CIMR_SCC2 142,6318
#define QUICC_CIMR_TIMER1 143,6377
#define QUICC_CIMR_TIMER2 144,6439
#define QUICC_TGCR_TMR1_EN 145,6501
#define QUICC_TGCR_TMR2_EN 146,6576
#define TMR_TER_CAP_EVENT 148,6652
#define TMR_TER_REF_EVENT 149,6686
#define TMR2_PRESCALE 157,7084
#define TMR2_ICLK_DIV16 158,7163
#define TMR2_TIME_1MS 159,7245
#define TMR1_PRESCALE 161,7394
#define TMR1_ICLK_DIV1 162,7474
#define TMR1_TIME_250MS 163,7555
#define TMR_INT_EN 165,7709
#define QUICC_SIRAM_RX 172,7980
#define QUICC_SIRAM_TX 173,8054
#define SCC1_DIALBYTE 175,8129
#define SCC2_BUSYBYTE 176,8211
#define PORT_SCC1_SCC2 177,8293
#define QUICC_SIGMR_ENABLE_A 178,8375
#define QUICC_SIGMR_ONE_STATIC 179,8445
#define QUICC_AVEC1 181,8527
#define QUICC_AVEC2 182,8604
#define QUICC_AVEC3 183,8681
#define QUICC_AVEC4 184,8758
#define QUICC_AVEC5 185,8835
#define QUICC_AVEC6 186,8912
#define QUICC_AVEC7 187,8989
#define SCC1_TxBD_OFFSET 189,9067
#define SCC2_TxBD_OFFSET 190,9147
#define TDM_RXDa 192,9228
#define TDM_TXDa 193,9305
#define TDM_RCLKa 194,9384
#define TDM_TCLKa 195,9453
#define TDM_SYNCa 196,9523
#define PRIO_NA0 203,9712
#define PRIO_FDL 204,9738
#define PRIO_BACKPLANE 205,9764
#define PRIO_TIMER 206,9790
#define PRIO_FRAMER 207,9816
#define PRIO_MPU 208,9842
#define PRIO_NA1 209,9868
#define ALL_INTERRUPTS 210,9894
#define SR_IPL 212,9921
#define IPL_TO_SR(IPL_TO_SR213,9993
#define IPL_FROM_SR(IPL_FROM_SR214,10065
