library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RelogioHora_Tb is
end RelogioHora_Tb;

architecture compRelogioHora_Tb of RelogioHora_Tb is

signal s_clk, s_enable, s_contFim  : std_logic;
signal s_contOut : std_logic_vector(6 downto 0);

begin
	
	mins: entity work.RelogioHora(compRelogioHora)
			port map (clk     => s_clk,
						 enable  => s_enable,
						 contOut => s_contOut);
	
	syncP: process
			 begin

				s_clk <= '0'; wait for 10 ns;
				s_clk <= '1'; wait for 10 ns;
			 
			 end process;
	
	combP: process
			 begin
			 
				s_enable <= '1'; wait for 70 ns;
				s_enable <= '0'; wait for 100 ns;
				S_enable <= '1'; wait;
			
			 end process;
end compRelogioHora_Tb;			 
