<p style="margin-left: 30.0px;"><style>[data-colorid=ob33fc1ahs]{color:#4c9aff} html[data-color-mode=dark] [data-colorid=ob33fc1ahs]{color:#004eb3}[data-colorid=lhp7y8zg74]{color:#4c9aff} html[data-color-mode=dark] [data-colorid=lhp7y8zg74]{color:#004eb3}[data-colorid=a88x7akuvu]{color:#4c9aff} html[data-color-mode=dark] [data-colorid=a88x7akuvu]{color:#004eb3}[data-colorid=tc3zjsxvod]{color:#4c9aff} html[data-color-mode=dark] [data-colorid=tc3zjsxvod]{color:#004eb3}[data-colorid=kfm1oqsoxv]{color:#4c9aff} html[data-color-mode=dark] [data-colorid=kfm1oqsoxv]{color:#004eb3}</style>This is a work-in-progress</p><h1 style="margin-left: 30.0px;" id="Ncore3.7DCETestPlan-Incremental-TableofContents"><span data-colorid="tc3zjsxvod">Table of Contents</span></h1><style type="text/css">/*<![CDATA[*/
div.rbtoc1759725886067 {padding: 0px;}
div.rbtoc1759725886067 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759725886067 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class="toc-macro rbtoc1759725886067">
<ul class="toc-indentation">
<li><a href="#Ncore3.7DCETestPlan-Incremental-TableofContents">Table of Contents</a></li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-NewFeatures">New Features</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DCETestPlan-Incremental-1.SRAMBasedSkidBuffer">1. SRAM Based Skid Buffer</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DCETestPlan-Incremental-1.1Feature">1.1 Feature</a></li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-1.3Stimulus">1.3 Stimulus</a></li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-1.4FunctionalChecks">1.4 Functional Checks</a></li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-1.5FunctionalCoverage">1.5 Functional Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-2.SRAMInputFlopForDM-useSramInputFlop">2. SRAM Input Flop For DM - useSramInputFlop</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DCETestPlan-Incremental-2.1Feature">2.1 Feature</a></li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-2.2Stimulus">2.2 Stimulus</a></li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-2.3FunctionalChecks">2.3 Functional Checks</a></li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-2.4FunctionalCoverage">2.4 Functional Coverage</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-MissingFeatures">Missing Features</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.7DCETestPlan-Incremental-3.pLRU">3. pLRU</a></li>
<li><a href="#Ncore3.7DCETestPlan-Incremental-4.SecSubRowsVerification">4. SecSubRows Verification</a></li>
</ul>
</li>
</ul>
</div><hr /><h1 id="Ncore3.7DCETestPlan-Incremental-NewFeatures">New Features</h1><h2 id="Ncore3.7DCETestPlan-Incremental-1.SRAMBasedSkidBuffer"><span data-colorid="lhp7y8zg74">1. SRAM Based Skid Buffer</span></h2><h3 id="Ncore3.7DCETestPlan-Incremental-1.1Feature">1.1 Feature</h3><p>Feature as described in the DCE micro-architecture document</p><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20241028-181022.png" width="1625" src="https://arterisip.atlassian.net/wiki/download/attachments/961216513/image-20241028-181022.png?api=v2" /></span><p /><h3 id="Ncore3.7DCETestPlan-Incremental-1.3Stimulus">1.3 Stimulus</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="e8812533-88f6-4527-bd1d-e2b517576623" class="confluenceTable"><colgroup><col style="width: 87.0px;" /><col style="width: 194.0px;" /><col style="width: 648.0px;" /><col style="width: 317.0px;" /><col style="width: 206.0px;" /><col style="width: 347.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Sl. No.</strong></p></th><th class="confluenceTh"><p><strong>Feature</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraints</strong></p></th><th class="confluenceTh"><p><strong>HasTag</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Uncorrectable Error</p></td><td class="confluenceTd"><p>Inject uncorrectable  error with the memory protection type as both &lsquo;PARITY&rsquo; and &lsquo;SECDED&rsquo;</p></td><td class="confluenceTd"><p>Memory Protection type can be &lsquo;PARITY&rsquo; or &lsquo;SECDED&rsquo; but not &lsquo;NONE&rsquo;</p></td><td class="confluenceTd"><p>#Test.DCE.Concerto.v3.7.UncorrectableError</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Correctable Error</p></td><td class="confluenceTd"><p>Inject single bit correctable error with the memory protection type as 'SECDED'</p></td><td class="confluenceTd"><p>Memory Protection type should be &lsquo;SECDED&rsquo;. Cannot be &lsquo;NONE&rsquo;</p></td><td class="confluenceTd"><p>#Test.DCE.Concerto.v3.7.CorrectableError</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>Mission Fault</p></td><td class="confluenceTd"><p>Introduce mission fault by injecting uncorrectable error and having resiliency turned on.</p></td><td class="confluenceTd"><p>useResiliency.=true and memory protection type be &lsquo;SECDED&rsquo; or &lsquo;PARITY&rsquo;</p></td><td class="confluenceTd"><p>#Test.DCE.Concerto.v3.7.MissionFault</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.7DCETestPlan-Incremental-1.4FunctionalChecks">1.4 Functional Checks</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="55783c2b-ba36-4406-b24f-d1f7f7f11cab" class="confluenceTable"><colgroup><col style="width: 87.0px;" /><col style="width: 216.0px;" /><col style="width: 626.0px;" /><col style="width: 359.0px;" /><col style="width: 163.0px;" /><col style="width: 347.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Sl. No.</strong></p></th><th class="confluenceTh"><p><strong>Feature</strong></p></th><th class="confluenceTh"><p><strong>Check</strong></p></th><th class="confluenceTh"><p><strong>Stimulus HashTag</strong></p></th><th class="confluenceTh"><p><strong>Check HashTag</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td rowspan="4" class="confluenceTd"><p>Uncorrectable Error</p></td><td class="confluenceTd"><p>When Uncorrectable Error Logging is Enabled: Check that the RTL CSR register has the uncorrectable error bit set to 1 and all other fields or xUESR, xUELR0 and xUELR1 when an uncorrectable error occurs.</p></td><td rowspan="4" class="confluenceTd"><p>#Check.DCE.Concerto.v3.7.UncorrectableError</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>When Uncorrectable Error Logging is Disabled: Check that the RTL CSR register has the uncorrectable error bit set to 0 when an uncorrectable error occurs.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>When Error Interrupt Is Enabled: Check that the RTL CSR register has the error interrupt is asserted when an uncorrectable error occurs.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>When Error Interrupt Is Disabled: Check that the RTL CSR register has the error interrupt is not asserted when an uncorrectable error occurs.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>5</p></td><td rowspan="4" class="confluenceTd"><p>Mission Fault(Uncorrectable Error + resiliency)</p></td><td class="confluenceTd"><p>When Uncorrectable Error Logging is Enabled: Check that the RTL CSR register has the uncorrectable error bit set to 1 and all other fields or xUESR, xUELR0 and xUELR1 when an uncorrectable error occurs.</p></td><td rowspan="4" class="confluenceTd"><p>#Check.DCE.Concerto.v3.7.MissionFault</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>When Uncorrectable Error Logging is Disabled: Check that the RTL CSR register has the uncorrectable error bit set to 0 when an uncorrectable error occurs.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>When Error Interrupt Is Enabled: Check that the RTL CSR register has the error interrupt is asserted when an uncorrectable error occurs.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>When Error Interrupt Is Disabled: Check that the RTL CSR register has the error interrupt is not asserted when an uncorrectable error occurs.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>9</p></td><td rowspan="4" class="confluenceTd"><p>Correctable Error</p></td><td class="confluenceTd"><p>When Correctable Error Logging is Enabled: Check that the RTL CSR register has the uncorrectable error bit set to 1 and all other fields or xCESR, xCELR0 and xCELR1 when an correctable error occurs.</p></td><td rowspan="4" class="confluenceTd"><p>#Check.DCE.Concerto.v3.7.CorrectableError</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>When Correctable Error Logging is Disabled: Check that the RTL CSR register has the uncorrectable error bit set to 0 when an Correctable error occurs.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>11</p></td><td class="confluenceTd"><p>When Error Interrupt Is Enabled: Check that the RTL CSR register has the error interrupt is asserted when an uncorrectable error occurs.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p>When Error Interrupt Is Disabled: Check that the RTL CSR register has the error interrupt is not asserted when an uncorrectable error occurs.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h3 id="Ncore3.7DCETestPlan-Incremental-1.5FunctionalCoverage">1.5 Functional Coverage</h3><p /><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="7cfb88b2-94a9-48a3-8f52-056c81bcf67d" class="confluenceTable"><colgroup><col style="width: 200.0px;" /><col style="width: 259.0px;" /><col style="width: 78.0px;" /><col style="width: 180.0px;" /><col style="width: 218.0px;" /><col style="width: 141.0px;" /><col style="width: 180.0px;" /><col style="width: 180.0px;" /><col style="width: 180.0px;" /><col style="width: 180.0px;" /></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Coverage</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Tb Location</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Priority&nbsp;</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Implemented&nbsp;</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, var(--ds-background-accent-gray-subtlest, #F1F2F4))" class="confluenceTh"><p><strong>Remarks</strong></p></th><th class="confluenceTh"><p /></th></tr><tr><td class="confluenceTd"><p>Correctable error (SECDED)</p></td><td class="confluenceTd"><p>Error logging enabled{0,1}</p><p> X</p><p> Interrupt enabled{0,1}</p><ul><li><p>Excluded Case: (0,1)</p></li></ul></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.DCE.Concerto.v3.7.CorrectableSECDED</p></td><td class="confluenceTd"><p>&nbsp;dce_coverage.svh</p></td><td class="confluenceTd"><p>&nbsp;High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Uncorrectable error(SECDED)</p></td><td class="confluenceTd"><p>Error logging enabled{0,1}</p><p> X</p><p> Interrupt enabled{0,1}</p><ul><li><p>Excluded Cases: (0,1) &amp; (0,0)</p></li></ul></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.DCE.Concerto.v3.7.UncorrectableSECDED</p></td><td class="confluenceTd"><p>&nbsp;dce_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Uncorrectable error(PARITY)</p></td><td class="confluenceTd"><p>Error logging enabled{0,1}</p><p> X</p><p> Interrupt enabled{0,1}</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.DCE.Concerto.v3.7.UncorrectablePARITY</p></td><td class="confluenceTd"><p>&nbsp;dce_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p>Note that the Protection scheme is a parameter coverage.</p><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="6c61cd1e-6cd2-40c1-97e1-25c9f53627d9" class="confluenceTable"><colgroup><col style="width: 78.0px;" /><col style="width: 146.0px;" /><col style="width: 207.0px;" /><col style="width: 171.0px;" /><col style="width: 537.0px;" /><col style="width: 518.0px;" /><col style="width: 140.0px;" /></colgroup><tbody><tr><td class="confluenceTd"><p>Sl. No</p></td><td class="confluenceTd"><p>Config Feature</p></td><td class="confluenceTd"><p>Config Cover Point</p></td><td class="confluenceTd"><p>Valid Config Values</p></td><td class="confluenceTd"><p>Illegal Config Values</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Protection Scheme</p></td><td class="confluenceTd"><p>Protection_scheme</p></td><td class="confluenceTd"><p>SECDED, PARITY</p></td><td class="confluenceTd"><p>NONE</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><hr /><h2 id="Ncore3.7DCETestPlan-Incremental-2.SRAMInputFlopForDM-useSramInputFlop"><span data-colorid="ob33fc1ahs">2. SRAM Input Flop For DM - useSramInputFlop</span></h2><h3 id="Ncore3.7DCETestPlan-Incremental-2.1Feature">2.1 Feature</h3><p>Feature as listed in the DCE micro-architecture document.</p><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20241028-181151.png" width="1749" src="https://arterisip.atlassian.net/wiki/download/attachments/961216513/image-20241028-181151.png?api=v2" /></span><p /><h3 id="Ncore3.7DCETestPlan-Incremental-2.2Stimulus">2.2 Stimulus</h3><p>This feature does not require new stimulus generation and hence no additional sign-off criterion. However, it requires DCE TB updates and triage.</p><h3 id="Ncore3.7DCETestPlan-Incremental-2.3FunctionalChecks">2.3 Functional Checks</h3><p>This feature does not result in no new functional checks. However, requires that the DCE TB be updated </p><p>Update the DCE RTL internal probe monitors to accommodate P0+ pipeline stage.</p><p>Update the DCE scoreboard to accommodate P0+ pipeline stage.</p><h3 id="Ncore3.7DCETestPlan-Incremental-2.4FunctionalCoverage">2.4 Functional Coverage</h3><p>This feature does not result in now new functional cover points. </p><hr /><p /><h1 id="Ncore3.7DCETestPlan-Incremental-MissingFeatures">Missing Features</h1><p>We are not reviewing the test plan for these features now. These feature are not verified in Ncore 3.6 or earlier. I have listed them here so that we consider these features while signing-off Ncore 3.7</p><h2 id="Ncore3.7DCETestPlan-Incremental-3.pLRU"><span data-colorid="a88x7akuvu">3. pLRU</span></h2><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14968" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_961216513_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-14968" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-14968</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><h2 id="Ncore3.7DCETestPlan-Incremental-4.SecSubRowsVerification"><span data-colorid="kfm1oqsoxv">4. SecSubRows Verification</span></h2><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15455" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_961216513_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-15455" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-15455</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p>