# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {encode_TB_simulate.do}
# vsim -voptargs=""+acc"" -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.encode_TB xil_defaultlib.glbl 
# Start time: 16:03:33 on Apr 09,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.encode_TB(fast)
# Loading work.encode_exdes(fast)
# Loading work.encode_support(fast)
# Loading work.encode_GT_USRCLK_SOURCE(fast)
# Loading unisims_ver.IBUFDS_GTE2(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.encode_common(fast)
# Loading unisims_ver.GTXE2_COMMON(fast)
# Loading work.encode_common_reset(fast)
# Loading work.encode(fast)
# Loading work.encode_init(fast)
# Loading work.encode_multi_gt(fast)
# Loading work.encode_GT(fast)
# Loading unisims_ver.GTXE2_CHANNEL(fast)
# Loading work.encode_cpll_railing(fast)
# Loading unisims_ver.BUFH(fast)
# Loading work.encode_TX_STARTUP_FSM(fast)
# Loading work.encode_sync_block(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FDRE(fast)
# Loading work.encode_RX_STARTUP_FSM(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading work.encode_GT_FRAME_GEN(fast)
# Loading work.fifi_control(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.fifo_generator_0(fast)
# Loading fifo_generator_v13_2_1.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(fast)
# Loading fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stage(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Timing checks are not valid
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# Timing checks are valid
add wave -position insertpoint  \
sim:/encode_TB/encode_exdes_i/u1/DATA_W \
sim:/encode_TB/encode_exdes_i/u1/clk \
sim:/encode_TB/encode_exdes_i/u1/rst_n \
sim:/encode_TB/encode_exdes_i/u1/data_in \
sim:/encode_TB/encode_exdes_i/u1/data_out \
sim:/encode_TB/encode_exdes_i/u1/rd_clk \
sim:/encode_TB/encode_exdes_i/u1/rd_en \
sim:/encode_TB/encode_exdes_i/u1/wr_clk \
sim:/encode_TB/encode_exdes_i/u1/locked \
sim:/encode_TB/encode_exdes_i/u1/data_tmp \
sim:/encode_TB/encode_exdes_i/u1/wr_en \
sim:/encode_TB/encode_exdes_i/u1/full \
sim:/encode_TB/encode_exdes_i/u1/add_cnt \
sim:/encode_TB/encode_exdes_i/u1/end_cnt \
sim:/encode_TB/encode_exdes_i/u1/cnt \
sim:/encode_TB/encode_exdes_i/u1/add_cnt1 \
sim:/encode_TB/encode_exdes_i/u1/end_cnt1 \
sim:/encode_TB/encode_exdes_i/u1/cnt1 \
sim:/encode_TB/encode_exdes_i/u1/empty \
sim:/encode_TB/encode_exdes_i/u1/wr_rst_busy \
sim:/encode_TB/encode_exdes_i/u1/rd_rst_busy \
sim:/encode_TB/encode_exdes_i/u1/rd_en1 \
sim:/encode_TB/encode_exdes_i/u1/rd_end \
sim:/encode_TB/encode_exdes_i/u1/rd_start \
sim:/encode_TB/encode_exdes_i/u1/wr_start \
sim:/encode_TB/encode_exdes_i/u1/wr_end
run
run
####### ERROR: TEST FAILED ! #######
# ** Note: $stop    : ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v(197)
#    Time: 349 us  Iteration: 0  Instance: /encode_TB
# Break in Module encode_TB at ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v line 197
# End time: 16:06:39 on Apr 09,2024, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
