set ::env(PROJECT_NAME) bram
set ::env(DESIGN_TOP) BRAM
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/bram/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/bram/rtl/bram.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
