<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/VNIE-RESEARCH/Google Drive/v-7 Interface Git/Project_Files/Ethernet_Try1/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml
tri_mode_eth_mac_v5_2_example_design.twx
tri_mode_eth_mac_v5_2_example_design.ncd -o
tri_mode_eth_mac_v5_2_example_design.twr
tri_mode_eth_mac_v5_2_example_design.pcf -ucf
tri_mode_eth_mac_v5_2_example_design.ucf

</twCmdLine><twDesign>tri_mode_eth_mac_v5_2_example_design.ncd</twDesign><twDesignPath>tri_mode_eth_mac_v5_2_example_design.ncd</twDesignPath><twPCF>tri_mode_eth_mac_v5_2_example_design.pcf</twPCF><twPcfPath>tri_mode_eth_mac_v5_2_example_design.pcf</twPcfPath><twDevInfo arch="virtex7" pkg="ffg1761"><twDevName>xc7vx485t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>ADVANCED 1.04 2012-04-23</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;ts_gtrefclk&quot; = PERIOD &quot;gtrefclk&quot; 8 ns HIGH 50 %;" ScopeName="">ts_gtrefclk = PERIOD TIMEGRP &quot;gtrefclk&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: ts_gtrefclk = PERIOD TIMEGRP &quot;gtrefclk&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="6.462" period="8.000" constraintValue="8.000" deviceLimit="1.538" freqLimit="650.195" physResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0" logResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X1Y1.GTREFCLK0" clockNet="gtrefclk"/></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_txoutclk&quot; = PERIOD &quot;txoutclk&quot; 16 ns HIGH 50 %;" ScopeName="">TS_txoutclk = PERIOD TIMEGRP &quot;txoutclk&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: TS_txoutclk = PERIOD TIMEGRP &quot;txoutclk&quot; 16 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="11" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="6.929" period="8.000" constraintValue="8.000" deviceLimit="1.071" freqLimit="933.707" physResource="mmcm_adv_inst/CLKOUT1" logResource="mmcm_adv_inst/CLKOUT1" locationPin="MMCME2_ADV_X0Y0.CLKOUT1" clockNet="clkout1"/><twPinLimit anchorID="12" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="mmcm_adv_inst/CLKIN1" logResource="mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="txoutclk_bufg"/><twPinLimit anchorID="13" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_50_100" slack="10.000" period="16.000" constraintValue="8.000" deviceLimit="3.000" physResource="mmcm_adv_inst/CLKIN1" logResource="mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="txoutclk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="14" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;ts_rxrecclk&quot; = PERIOD &quot;rxrecclk&quot; 8 ns;" ScopeName="">ts_rxrecclk = PERIOD TIMEGRP &quot;rxrecclk&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>809</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>614</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.030</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5 (SLICE_X202Y25.C4), 32 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.631</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5</twDest><twTotPathDel>2.284</twTotPathDel><twClkSkew dest = "0.757" src = "0.807">0.050</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X196Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X196Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray&lt;1&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X198Y26.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X198Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr&lt;0&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y26.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy&lt;3&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_lut&lt;0&gt;</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X202Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr[5]_wr_rd_addr[5]_sub_176_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X202Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.030</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy&lt;4&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_wr_addr[5]_PWR_42_o_mux_176_OUT61</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>1.395</twRouteDel><twTotDel>2.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.710</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5</twDest><twTotPathDel>2.208</twTotPathDel><twClkSkew dest = "0.757" src = "0.804">0.047</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X196Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X196Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray&lt;2&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X198Y26.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X198Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr&lt;0&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y26.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy&lt;3&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_lut&lt;0&gt;</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X202Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr[5]_wr_rd_addr[5]_sub_176_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X202Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.030</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy&lt;4&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_wr_addr[5]_PWR_42_o_mux_176_OUT61</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>1.319</twRouteDel><twTotDel>2.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.722</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5</twDest><twTotPathDel>2.191</twTotPathDel><twClkSkew dest = "0.757" src = "0.809">0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X193Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X193Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y26.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy&lt;3&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_lut&lt;0&gt;</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X202Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr[5]_wr_rd_addr[5]_sub_176_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X202Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.030</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy&lt;4&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_wr_addr[5]_PWR_42_o_mux_176_OUT61</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5</twBEL></twPathDel><twLogDel>0.802</twLogDel><twRouteDel>1.389</twRouteDel><twTotDel>2.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_18 (SLICE_X210Y21.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.673</twSlack><twSrc BELType="HSIO">core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_18</twDest><twTotPathDel>2.066</twTotPathDel><twClkSkew dest = "0.803" src = "1.029">0.226</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTXE2_CHANNEL_X1Y1.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X1Y1.RXDATA3</twSite><twDelType>Tgtxcko_RXDATA</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twComp><twBEL>core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X210Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>core_wrapper/transceiver_inst/rxdata_rec&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X210Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data&lt;17&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_n025281</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_18</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>2.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_20 (SLICE_X210Y20.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.728</twSlack><twSrc BELType="HSIO">core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_20</twDest><twTotPathDel>2.013</twTotPathDel><twClkSkew dest = "0.805" src = "1.029">0.224</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTXE2_CHANNEL_X1Y1.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X1Y1.RXDATA5</twSite><twDelType>Tgtxcko_RXDATA</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twComp><twBEL>core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X210Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>core_wrapper/transceiver_inst/rxdata_rec&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X210Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data&lt;26&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_n0252111</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_20</twBEL></twPathDel><twLogDel>1.010</twLogDel><twRouteDel>1.003</twRouteDel><twTotDel>2.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: ts_rxrecclk = PERIOD TIMEGRP &quot;rxrecclk&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/DP (SLICE_X192Y30.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twSrc><twDest BELType="RAM">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/DP</twDest><twTotPathDel>0.037</twTotPathDel><twClkSkew dest = "0.119" src = "0.097">-0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twSrc><twDest BELType='RAM'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X193Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X193Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.193</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X192Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.534</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;17&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/DP</twBEL></twPathDel><twLogDel>-0.341</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twDestClk><twPctLog>-921.6</twPctLog><twPctRoute>1021.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/DP (SLICE_X192Y30.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twSrc><twDest BELType="RAM">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/DP</twDest><twTotPathDel>0.037</twTotPathDel><twClkSkew dest = "0.119" src = "0.097">-0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twSrc><twDest BELType='RAM'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X193Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X193Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.193</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X192Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.534</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;17&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/DP</twBEL></twPathDel><twLogDel>-0.341</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twDestClk><twPctLog>-921.6</twPctLog><twPctRoute>1021.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/SP (SLICE_X192Y30.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twSrc><twDest BELType="RAM">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/SP</twDest><twTotPathDel>0.037</twTotPathDel><twClkSkew dest = "0.119" src = "0.097">-0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twSrc><twDest BELType='RAM'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X193Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X193Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.193</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X192Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X192Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.534</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;17&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/SP</twBEL></twPathDel><twLogDel>-0.341</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">core_wrapper/transceiver_inst/rxrecclk_buf</twDestClk><twPctLog>-921.6</twPctLog><twPctRoute>1021.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: ts_rxrecclk = PERIOD TIMEGRP &quot;rxrecclk&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK" logResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X1Y1.RXUSRCLK" clockNet="core_wrapper/transceiver_inst/rxrecclk_buf"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2" logResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X1Y1.RXUSRCLK2" clockNet="core_wrapper/transceiver_inst/rxrecclk_buf"/><twPinLimit anchorID="34" type="MINLOWPULSE" name="Tmpw" slack="6.464" period="8.000" constraintValue="4.000" deviceLimit="0.768" physResource="core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;26&gt;/CLK" logResource="core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[25].DIST_RAM/DP/CLK" locationPin="SLICE_X192Y25.CLK" clockNet="core_wrapper/transceiver_inst/rxrecclk_buf"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;ts_rx_skew_control1&quot; = FROM &quot;wr_graycode&quot; TO &quot;FFS&quot; 14 ns DATAPATHONLY;" ScopeName="">ts_rx_skew_control1 = MAXDELAY FROM TIMEGRP &quot;wr_graycode&quot; TO TIMEGRP &quot;FFS&quot; 14         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="36" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;ts_rx_skew_control2&quot; = FROM &quot;rd_graycode&quot; TO &quot;FFS&quot; 14 ns DATAPATHONLY;" ScopeName="">ts_rx_skew_control2 = MAXDELAY FROM TIMEGRP &quot;rd_graycode&quot; TO TIMEGRP &quot;FFS&quot; 14         ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.646</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5 (SLICE_X193Y28.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>13.354</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5</twDest><twTotPathDel>0.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X194Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X194Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X193Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X193Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr&lt;3&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray&lt;5&gt;_rt</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5</twBEL></twPathDel><twLogDel>0.244</twLogDel><twRouteDel>0.402</twRouteDel><twTotDel>0.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_skew_control2 = MAXDELAY FROM TIMEGRP &quot;rd_graycode&quot; TO TIMEGRP &quot;FFS&quot; 14
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5 (SLICE_X193Y28.B3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="39"><twSlack>0.244</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X194Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X194Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X193Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X193Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr&lt;3&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray&lt;5&gt;_rt</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="40" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;ts_ram_read_false_path&quot; = FROM &quot;RAMS&quot; TO &quot;fifo_read&quot;  6 ns DATAPATHONLY;" ScopeName="">ts_ram_read_false_path = MAXDELAY FROM TIMEGRP &quot;RAMS&quot; TO TIMEGRP &quot;fifo_read&quot; 6         ns DATAPATHONLY;</twConstName><twItemCnt>25</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.522</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2 (SLICE_X185Y32.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>4.478</twSlack><twSrc BELType="RAM">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[2].DIST_RAM/DP</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2</twDest><twTotPathDel>1.522</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[2].DIST_RAM/DP</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X192Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X192Y29.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;2&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[2].DIST_RAM/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X185Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X185Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_18</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;2&gt;_rt</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2</twBEL></twPathDel><twLogDel>0.756</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.522</twTotDel><twDestClk twEdge ="twRising">userclk2</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5 (SLICE_X185Y33.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathFromToDelay"><twSlack>4.548</twSlack><twSrc BELType="RAM">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[5].DIST_RAM/DP</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5</twDest><twTotPathDel>1.452</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[5].DIST_RAM/DP</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X198Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X198Y29.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;6&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[5].DIST_RAM/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X185Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X185Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_7</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5</twBEL></twPathDel><twLogDel>0.782</twLogDel><twRouteDel>0.670</twRouteDel><twTotDel>1.452</twTotDel><twDestClk twEdge ="twRising">userclk2</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0 (SLICE_X185Y32.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathFromToDelay"><twSlack>4.587</twSlack><twSrc BELType="RAM">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[0].DIST_RAM/DP</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0</twDest><twTotPathDel>1.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[0].DIST_RAM/DP</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X192Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X192Y27.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;0&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[0].DIST_RAM/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X185Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X185Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_18</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;0&gt;_rt</twBEL><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0</twBEL></twPathDel><twLogDel>0.757</twLogDel><twRouteDel>0.656</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising">userclk2</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_ram_read_false_path = MAXDELAY FROM TIMEGRP &quot;RAMS&quot; TO TIMEGRP &quot;fifo_read&quot; 6
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23 (SLICE_X186Y31.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="47"><twSlack>0.464</twSlack><twSrc BELType="RAM">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[23].DIST_RAM/DP</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[23].DIST_RAM/DP</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X196Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X196Y31.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;23&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[23].DIST_RAM/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X186Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X186Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.037</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_27</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23</twBEL></twPathDel><twLogDel>0.260</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising">userclk2</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21 (SLICE_X186Y34.CX), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>0.467</twSlack><twSrc BELType="RAM">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[21].DIST_RAM/DP</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[21].DIST_RAM/DP</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X192Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X192Y32.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;21&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[21].DIST_RAM/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X186Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X186Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_22</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising">userclk2</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26 (SLICE_X186Y31.CX), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>0.502</twSlack><twSrc BELType="RAM">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[26].DIST_RAM/DP</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[26].DIST_RAM/DP</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X192Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X192Y25.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;26&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[26].DIST_RAM/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X186Y31.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_ram&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X186Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_27</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.502</twTotDel><twDestClk twEdge ="twRising">userclk2</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_in_p&quot; = PERIOD &quot;clk_in_p&quot; 5.000 ns HIGH 50% INPUT_JITTER 50.0ps;" ScopeName="">TS_clk_in_p = PERIOD TIMEGRP &quot;clk_in_p&quot; 5 ns HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>66</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>54</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.196</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/reset_counter_0 (SLICE_X157Y39.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.804</twSlack><twSrc BELType="FF">pma_reset_pipe_3</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/reset_counter_0</twDest><twTotPathDel>2.245</twTotPathDel><twClkSkew dest = "1.190" src = "1.098">-0.092</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pma_reset_pipe_3</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/reset_counter_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200_bufg</twSrcClk><twPathDel><twSite>SLICE_X118Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp><twBEL>pma_reset_pipe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>core_wrapper/transceiver_inst/reset_counter&lt;3&gt;</twComp><twBEL>core_wrapper/transceiver_inst/reset_counter_0</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>1.640</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200_bufg</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/reset_counter_1 (SLICE_X157Y39.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.804</twSlack><twSrc BELType="FF">pma_reset_pipe_3</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/reset_counter_1</twDest><twTotPathDel>2.245</twTotPathDel><twClkSkew dest = "1.190" src = "1.098">-0.092</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pma_reset_pipe_3</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/reset_counter_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200_bufg</twSrcClk><twPathDel><twSite>SLICE_X118Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp><twBEL>pma_reset_pipe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>core_wrapper/transceiver_inst/reset_counter&lt;3&gt;</twComp><twBEL>core_wrapper/transceiver_inst/reset_counter_1</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>1.640</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200_bufg</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/reset_counter_2 (SLICE_X157Y39.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.804</twSlack><twSrc BELType="FF">pma_reset_pipe_3</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/reset_counter_2</twDest><twTotPathDel>2.245</twTotPathDel><twClkSkew dest = "1.190" src = "1.098">-0.092</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pma_reset_pipe_3</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/reset_counter_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200_bufg</twSrcClk><twPathDel><twSite>SLICE_X118Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp><twBEL>pma_reset_pipe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>core_wrapper/transceiver_inst/reset_counter&lt;3&gt;</twComp><twBEL>core_wrapper/transceiver_inst/reset_counter_2</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>1.640</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200_bufg</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_in_p = PERIOD TIMEGRP &quot;clk_in_p&quot; 5 ns HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/reset_pulse_4 (SLICE_X168Y31.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/reset_pulse_5</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/reset_pulse_4</twDest><twTotPathDel>0.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/reset_pulse_5</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/reset_pulse_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X168Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200_bufg</twSrcClk><twPathDel><twSite>SLICE_X168Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>core_wrapper/transceiver_inst/reset_pulse&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/reset_pulse_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X168Y31.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>core_wrapper/transceiver_inst/reset_pulse&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X168Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>core_wrapper/transceiver_inst/reset_pulse&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/Mmux_GND_33_o_PWR_36_o_mux_31_OUT51</twBEL><twBEL>core_wrapper/transceiver_inst/reset_pulse_4</twBEL></twPathDel><twLogDel>0.048</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200_bufg</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pma_reset_pipe_2 (SLICE_X118Y68.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">pma_reset_pipe_1</twSrc><twDest BELType="FF">pma_reset_pipe_2</twDest><twTotPathDel>0.225</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pma_reset_pipe_1</twSrc><twDest BELType='FF'>pma_reset_pipe_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200_bufg</twSrcClk><twPathDel><twSite>SLICE_X118Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp><twBEL>pma_reset_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y68.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>pma_reset_pipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp><twBEL>pma_reset_pipe_2</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200_bufg</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pma_reset_pipe_3 (SLICE_X118Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">pma_reset_pipe_2</twSrc><twDest BELType="FF">pma_reset_pipe_3</twDest><twTotPathDel>0.225</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pma_reset_pipe_2</twSrc><twDest BELType='FF'>pma_reset_pipe_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200_bufg</twSrcClk><twPathDel><twSite>SLICE_X118Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp><twBEL>pma_reset_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>pma_reset_pipe&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>pma_reset_pipe&lt;3&gt;</twComp><twBEL>pma_reset_pipe_3</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200_bufg</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in_p = PERIOD TIMEGRP &quot;clk_in_p&quot; 5 ns HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="64" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="3.592" period="5.000" constraintValue="5.000" deviceLimit="1.408" freqLimit="710.227" physResource="clk200_bufg/I0" logResource="clk200_bufg/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="clkin200"/><twPinLimit anchorID="65" type="MINHIGHPULSE" name="Trpw" slack="4.200" period="5.000" constraintValue="2.500" deviceLimit="0.400" physResource="pma_reset_pipe&lt;3&gt;/SR" logResource="pma_reset_pipe_0/SR" locationPin="SLICE_X118Y68.SR" clockNet="glbl_rst_IBUF"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Trpw" slack="4.200" period="5.000" constraintValue="2.500" deviceLimit="0.400" physResource="pma_reset_pipe&lt;3&gt;/SR" logResource="pma_reset_pipe_1/SR" locationPin="SLICE_X118Y68.SR" clockNet="glbl_rst_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_rd_to_wr&quot;   = FROM &quot;tx_fifo_rd_to_wr&quot; TO userclk2 7800 ps DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;userclk2&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.941</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X59Y38.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>6.859</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twTotPathDel>0.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X59Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.253</twLogDel><twRouteDel>0.688</twRouteDel><twTotDel>0.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X62Y45.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>7.221</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twTotPathDel>0.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X62Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.258</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;userclk2&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X62Y45.D3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="72"><twSlack>0.205</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X62Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X59Y38.A2), 1 path
</twPathRptBanner><twRacePath anchorID="73"><twSlack>0.392</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X59Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.039</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.061</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="74" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_wr_to_rd&quot;   = FROM &quot;tx_fifo_wr_to_rd&quot; TO userclk2 7800 ps DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;userclk2&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.991</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X50Y44.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>6.809</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>0.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X50Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.309</twLogDel><twRouteDel>0.682</twRouteDel><twTotDel>0.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X48Y45.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>6.857</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>0.943</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X50Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.260</twLogDel><twRouteDel>0.683</twRouteDel><twTotDel>0.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP
        &quot;userclk2&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X48Y45.A2), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="79"><twSlack>0.386</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X50Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.327</twRouteDel><twTotDel>0.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X50Y44.A4), 1 path
</twPathRptBanner><twRacePath anchorID="80"><twSlack>0.397</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X50Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="81" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_addr&quot;       = FROM &quot;tx_addr_rd&quot; TO &quot;tx_addr_wr&quot; 10ns;" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.878</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X57Y38.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>9.122</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>0.761</twTotPathDel><twClkSkew dest = "0.097" src = "0.119">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X56Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y38.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.302</twLogDel><twRouteDel>0.459</twRouteDel><twTotDel>0.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X57Y38.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>9.183</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>0.700</twTotPathDel><twClkSkew dest = "0.097" src = "0.119">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X56Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.315</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X56Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>9.189</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>0.694</twTotPathDel><twClkSkew dest = "0.097" src = "0.119">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X57Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.253</twLogDel><twRouteDel>0.441</twRouteDel><twTotDel>0.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X56Y39.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="88"><twSlack>0.180</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twClkSkew dest = "0.077" src = "0.063">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X56Y38.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.042</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.101</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X56Y40.AX), 1 path
</twPathRptBanner><twRacePath anchorID="89"><twSlack>0.200</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twClkSkew dest = "0.063" src = "0.052">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X57Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.037</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.063</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X57Y38.AX), 1 path
</twPathRptBanner><twRacePath anchorID="90"><twSlack>0.227</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twClkSkew dest = "0.063" src = "0.052">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X56Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y38.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>0.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="91" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_wr_to_rd&quot;   = FROM &quot;rx_fifo_wr_to_rd&quot; TO &quot;userclk2&quot; 7800 ps DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;userclk2&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.843</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog (SLICE_X21Y20.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>6.957</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twDest><twTotPathDel>0.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X21Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.588</twRouteDel><twTotDel>0.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP
        &quot;userclk2&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog (SLICE_X21Y20.D1), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="94"><twSlack>0.339</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X21Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_rstpot</twBEL><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="95" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_rd_to_wr&quot;   = FROM &quot;rx_fifo_rd_to_wr&quot; TO &quot;userclk2&quot; 7800 ps DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;userclk2&quot; 7.8 ns DATAPATHONLY;</twConstName><twItemCnt>268</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>129</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.759</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4 (SLICE_X8Y18.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>6.041</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4</twDest><twTotPathDel>1.759</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5 (SLICE_X8Y18.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>6.041</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5</twDest><twTotPathDel>1.759</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 (SLICE_X8Y18.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>6.041</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twDest><twTotPathDel>1.759</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X20Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/_n0316_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;userclk2&quot; 7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X0Y7.ADDRBWRADDR8), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="102"><twSlack>0.120</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X8Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y7.ADDRBWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X0Y7.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.203</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>-69.2</twPctLog><twPctRoute>169.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X0Y7.ADDRBWRADDR9), 1 path
</twPathRptBanner><twRacePath anchorID="103"><twSlack>0.127</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X8Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y7.ADDRBWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X0Y7.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>-65.4</twPctLog><twPctRoute>165.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X0Y6.ADDRBWRADDR9), 1 path
</twPathRptBanner><twRacePath anchorID="104"><twSlack>0.127</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X8Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y6.ADDRBWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X0Y6.WRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>-65.4</twPctLog><twPctRoute>165.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="105" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_flow_rx_to_tx&quot;      = FROM &quot;flow_rx_to_tx&quot; TO userclk2 7800 ps DATAPATHONLY;" ScopeName="">TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP &quot;flow_rx_to_tx&quot; TO TIMEGRP &quot;userclk2&quot;         7.8 ns DATAPATHONLY;</twConstName><twItemCnt>322</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>115</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.514</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0 (SLICE_X67Y66.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>5.286</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X59Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_REQ_FROM_RX_GOOD_FRAME_IN_TX_REG_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y69.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>1.960</twRouteDel><twTotDel>2.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1 (SLICE_X67Y66.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>5.286</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X59Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_REQ_FROM_RX_GOOD_FRAME_IN_TX_REG_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y69.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>1.960</twRouteDel><twTotDel>2.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2 (SLICE_X67Y66.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>5.286</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.800</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X59Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_REQ_FROM_RX_GOOD_FRAME_IN_TX_REG_AND_103_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y69.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0074_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>1.960</twRouteDel><twTotDel>2.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP &quot;flow_rx_to_tx&quot; TO TIMEGRP &quot;userclk2&quot;
        7.8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8 (SLICE_X67Y68.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="112"><twSlack>0.306</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X62Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.012</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut&lt;8&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy&lt;11&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8</twBEL></twPathDel><twLogDel>0.130</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15 (SLICE_X67Y69.D6), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>0.308</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X59Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.006</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut&lt;15&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor&lt;15&gt;</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (SLICE_X66Y67.C5), 16 paths
</twPathRptBanner><twRacePath anchorID="114"><twSlack>0.316</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X62Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot1</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="115"><twSlack>0.350</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X62Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot1</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>0.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="116"><twSlack>0.388</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X62Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GND_33_o_INV_73_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot1</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="117" twConstType="PATHBLOCK" ><twConstHead uID="14"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;TS_pause_dsr_path&quot; TIG;</twConstName><twItemCnt>35</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pause_shift_0 (SLICE_X64Y93.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twUnconstPath anchorID="119" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.790</twTotDel><twSrc BELType="PAD">pause_req_s</twSrc><twDest BELType="FF">pause_shift_0</twDest><twDel>2.785</twDel><twSUTime>0.005</twSUTime><twTotPathDel>2.790</twTotPathDel><twClkSkew>0.000</twClkSkew><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>pause_req_s</twSrc><twDest BELType='FF'>pause_shift_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>AP40.PAD</twSrcSite><twPathDel><twSite>AP40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pause_req_s</twComp><twBEL>pause_req_s</twBEL><twBEL>pause_req_s_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>pause_req_s_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>pause_shift&lt;3&gt;</twComp><twBEL>pause_shift_0</twBEL></twPathDel><twLogDel>0.727</twLogDel><twRouteDel>2.063</twRouteDel><twTotDel>2.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (SLICE_X64Y86.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twUnconstPath anchorID="121" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.310</twTotDel><twSrc BELType="FF">pause_req</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twDest><twDel>1.981</twDel><twSUTime>0.191</twSUTime><twTotPathDel>2.172</twTotPathDel><twClkSkew dest = "0.620" src = "0.663">0.043</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pause_req</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X69Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pause_req</twComp><twBEL>pause_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>pause_req</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0167_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0167_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>1.692</twRouteDel><twTotDel>2.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1 (SLICE_X64Y86.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twUnconstPath anchorID="123" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.310</twTotDel><twSrc BELType="FF">pause_req</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1</twDest><twDel>1.981</twDel><twSUTime>0.191</twSUTime><twTotPathDel>2.172</twTotPathDel><twClkSkew dest = "0.620" src = "0.663">0.043</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pause_req</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X69Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>pause_req</twComp><twBEL>pause_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>pause_req</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0167_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0167_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;3&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>1.692</twRouteDel><twTotDel>2.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_pause_dsr_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9 (SLICE_X67Y84.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twUnconstPath anchorID="125" twDataPathType="twDataPathMinDelay" ><twTotDel>0.153</twTotDel><twSrc BELType="FF">pause_val_9</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9</twDest><twDel>0.224</twDel><twSUTime>0.038</twSUTime><twTotPathDel>0.186</twTotPathDel><twClkSkew dest = "0.361" src = "0.328">-0.033</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pause_val_9</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X68Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pause_val&lt;11&gt;</twComp><twBEL>pause_val_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y84.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>pause_val&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.038</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.106</twRouteDel><twTotDel>0.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11 (SLICE_X67Y84.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twUnconstPath anchorID="127" twDataPathType="twDataPathMinDelay" ><twTotDel>0.148</twTotDel><twSrc BELType="FF">pause_val_11</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11</twDest><twDel>0.224</twDel><twSUTime>0.043</twSUTime><twTotPathDel>0.181</twTotPathDel><twClkSkew dest = "0.361" src = "0.328">-0.033</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pause_val_11</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X68Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pause_val&lt;11&gt;</twComp><twBEL>pause_val_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y84.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>pause_val&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.043</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11</twBEL></twPathDel><twLogDel>0.075</twLogDel><twRouteDel>0.106</twRouteDel><twTotDel>0.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13 (SLICE_X69Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twUnconstPath anchorID="129" twDataPathType="twDataPathMinDelay" ><twTotDel>0.162</twTotDel><twSrc BELType="FF">pause_val_13</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13</twDest><twDel>0.212</twDel><twSUTime>0.038</twSUTime><twTotPathDel>0.174</twTotPathDel><twClkSkew dest = "0.072" src = "0.060">-0.012</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pause_val_13</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X70Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pause_val&lt;15&gt;</twComp><twBEL>pause_val_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>pause_val&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.038</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="130" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_stats_host_to_ref&quot;  = FROM &quot;stats_host_to_ref&quot; TO &quot;userclk2&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_stats_host_to_ref = MAXDELAY FROM TIMEGRP &quot;stats_host_to_ref&quot; TO TIMEGRP         &quot;userclk2&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="131" twConstType="PATHBLOCK" ><twConstHead uID="16"><twConstName UCFConstName="TIG;" ScopeName="">PATH &quot;ts_resync_flops_path&quot; TIG;</twConstName><twItemCnt>220</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>218</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync (SLICE_X5Y18.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twUnconstPath anchorID="133" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.680</twTotDel><twSrc BELType="HSIO">core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync</twDest><twTotPathDel>9.680</twTotPathDel><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync</twDest><twLogLvls>3</twLogLvls><twSrcSite>GTXE2_CHANNEL_X1Y1.TXOUTCLK</twSrcSite><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.910</twDelInfo><twComp>txoutclk</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>bufg_txoutclk</twComp><twBEL>bufg_txoutclk</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.879</twDelInfo><twComp>txoutclk_bufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y0.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mmcm_adv_inst</twComp><twBEL>mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>bufg_userclk2</twComp><twBEL>bufg_userclk2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>980</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>userclk2</twComp></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>9.417</twRouteDel><twTotDel>9.680</twTotDel><twPctLog>2.7</twPctLog><twPctRoute>97.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync (SLICE_X186Y33.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twUnconstPath anchorID="135" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.632</twTotDel><twSrc BELType="HSIO">core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync</twDest><twTotPathDel>9.632</twTotPathDel><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync</twDest><twLogLvls>3</twLogLvls><twSrcSite>GTXE2_CHANNEL_X1Y1.TXOUTCLK</twSrcSite><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.910</twDelInfo><twComp>txoutclk</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>bufg_txoutclk</twComp><twBEL>bufg_txoutclk</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.879</twDelInfo><twComp>txoutclk_bufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y0.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mmcm_adv_inst</twComp><twBEL>mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>bufg_userclk2</twComp><twBEL>bufg_userclk2</twBEL></twPathDel><twPathDel><twSite>SLICE_X186Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>980</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>userclk2</twComp></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>9.369</twRouteDel><twTotDel>9.632</twTotDel><twPctLog>2.7</twPctLog><twPctRoute>97.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync (SLICE_X187Y33.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twUnconstPath anchorID="137" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.632</twTotDel><twSrc BELType="HSIO">core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync</twDest><twTotPathDel>9.632</twTotPathDel><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync</twDest><twLogLvls>3</twLogLvls><twSrcSite>GTXE2_CHANNEL_X1Y1.TXOUTCLK</twSrcSite><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.910</twDelInfo><twComp>txoutclk</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>bufg_txoutclk</twComp><twBEL>bufg_txoutclk</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.879</twDelInfo><twComp>txoutclk_bufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y0.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mmcm_adv_inst</twComp><twBEL>mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>bufg_userclk2</twComp><twBEL>bufg_userclk2</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y33.CLK</twSite><twDelType>net</twDelType><twFanCnt>980</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>userclk2</twComp></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>9.369</twRouteDel><twTotDel>9.632</twTotDel><twPctLog>2.7</twPctLog><twPctRoute>97.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;ts_resync_flops_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync (SLICE_X188Y32.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twUnconstPath anchorID="139" twDataPathType="twDataPathMinDelay" ><twTotDel>-5.134</twTotDel><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_0</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync</twDest><twDel>0.447</twDel><twSUTime>0.137</twSUTime><twTotPathDel>0.310</twTotPathDel><twClkSkew dest = "9.632" src = "4.427">-5.205</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.144" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.239</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_0</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X191Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X191Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X188Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X188Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.137</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_wr_addr_gray&lt;0&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync</twBEL></twPathDel><twLogDel>0.056</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.310</twTotDel><twDestClk twEdge ="twRising">userclk2</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync (SLICE_X186Y32.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twUnconstPath anchorID="141" twDataPathType="twDataPathMinDelay" ><twTotDel>-5.122</twTotDel><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_1</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync</twDest><twDel>0.458</twDel><twSUTime>0.137</twSUTime><twTotPathDel>0.321</twTotPathDel><twClkSkew dest = "9.631" src = "4.427">-5.204</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.144" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.239</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_1</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X191Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X191Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X186Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X186Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.137</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_wr_addr_gray&lt;1&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync</twBEL></twPathDel><twLogDel>0.056</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.321</twTotDel><twDestClk twEdge ="twRising">userclk2</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync (SLICE_X187Y32.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twUnconstPath anchorID="143" twDataPathType="twDataPathMinDelay" ><twTotDel>-5.045</twTotDel><twSrc BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_2</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync</twDest><twDel>0.504</twDel><twSUTime>0.106</twSUTime><twTotPathDel>0.398</twTotPathDel><twClkSkew dest = "9.631" src = "4.427">-5.204</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.144" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.239</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_2</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X191Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">core_wrapper/transceiver_inst/rxrecclk_buf</twSrcClk><twPathDel><twSite>SLICE_X191Y31.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray&lt;5&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X187Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.106</twDelInfo><twComp>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_wr_addr_gray&lt;2&gt;</twComp><twBEL>core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising">userclk2</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_txoutclk&quot; = PERIOD &quot;txoutclk&quot; 16 ns HIGH 50 %;" ScopeName="">TS_clkout1 = PERIOD TIMEGRP &quot;clkout1&quot; TS_txoutclk / 2 HIGH 50%;</twConstName><twItemCnt>30225</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13111</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.856</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X4Y17.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.144</twSlack><twSrc BELType="FF">trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1</twSrc><twDest BELType="RAM">trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>6.738</twTotPathDel><twClkSkew dest = "0.713" src = "0.736">0.023</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1</twSrc><twDest BELType='RAM'>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X50Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y17.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.917</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y17.CLKARDCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>0.821</twLogDel><twRouteDel>5.917</twRouteDel><twTotDel>6.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16 (SLICE_X57Y88.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.306</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16</twDest><twTotPathDel>5.973</twTotPathDel><twClkSkew dest = "3.946" src = "4.440">0.494</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk</twSrcClk><twPathDel><twSite>SLICE_X53Y89.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;17&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">5.639</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD&lt;19&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16</twBEL></twPathDel><twLogDel>0.334</twLogDel><twRouteDel>5.639</twRouteDel><twTotDel>5.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>5.6</twPctLog><twPctRoute>94.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4 (SLICE_X7Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.774</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4</twDest><twTotPathDel>5.246</twTotPathDel><twClkSkew dest = "1.367" src = "1.252">-0.115</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.176" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X47Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>rx_reset</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>156</twFanCnt><twDelInfo twEdge="twRising">4.679</twDelInfo><twComp>rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>4.679</twRouteDel><twTotDel>5.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkout1 = PERIOD TIMEGRP &quot;clkout1&quot; TS_txoutclk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0 (SLICE_X109Y117.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0</twDest><twTotPathDel>0.193</twTotPathDel><twClkSkew dest = "0.652" src = "0.460">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X111Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X111Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator&lt;4&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X109Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray&lt;6&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/Mxor_accumulator[1]_accumulator[0]_XOR_353_o_xo&lt;0&gt;1</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end (SLICE_X73Y49.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end</twDest><twTotPathDel>0.291</twTotPathDel><twClkSkew dest = "0.770" src = "0.483">-0.287</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X73Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y49.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_rstpot</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4 (SLICE_X57Y84.C4), 6 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4</twDest><twTotPathDel>0.510</twTotPathDel><twClkSkew dest = "2.212" src = "1.936">-0.276</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk</twSrcClk><twPathDel><twSite>SLICE_X51Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;36&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT53</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.428</twRouteDel><twTotDel>0.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4</twDest><twTotPathDel>0.597</twTotPathDel><twClkSkew dest = "2.212" src = "1.935">-0.277</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk</twSrcClk><twPathDel><twSite>SLICE_X53Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;17&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT53</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.515</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4</twDest><twTotPathDel>0.673</twTotPathDel><twClkSkew dest = "2.212" src = "1.936">-0.276</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">userclk</twSrcClk><twPathDel><twSite>SLICE_X51Y86.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;36&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT4</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data&lt;5&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT53</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4</twBEL></twPathDel><twLogDel>0.109</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>0.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">userclk2</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="161"><twPinLimitBanner>Component Switching Limit Checks: TS_clkout1 = PERIOD TIMEGRP &quot;clkout1&quot; TS_txoutclk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X0Y7.CLKARDCLK" clockNet="userclk2"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X0Y7.CLKBWRCLK" clockNet="userclk2"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA" slack="6.161" period="8.000" constraintValue="8.000" deviceLimit="1.839" freqLimit="543.774" physResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X4Y16.RDCLK" clockNet="userclk2"/></twPinLimitRpt></twConst><twConst anchorID="165" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_txoutclk&quot; = PERIOD &quot;txoutclk&quot; 16 ns HIGH 50 %;" ScopeName="">TS_clkout0 = PERIOD TIMEGRP &quot;clkout0&quot; TS_txoutclk HIGH 50%;</twConstName><twItemCnt>9557</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3942</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.226</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11 (SLICE_X55Y120.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.887</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11</twDest><twTotPathDel>4.473</twTotPathDel><twClkSkew dest = "3.860" src = "4.273">0.413</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X52Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;15&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y120.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.180</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;11&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_49_OUT31</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>4.180</twRouteDel><twTotDel>4.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">userclk</twDestClk><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/txdata_int_14 (SLICE_X204Y20.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.404</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/txdata_double_14</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/txdata_int_14</twDest><twTotPathDel>3.968</twTotPathDel><twClkSkew dest = "4.263" src = "4.664">0.401</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/txdata_double_14</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/txdata_int_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X188Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X188Y25.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>core_wrapper/transceiver_inst/txdata_double&lt;11&gt;</twComp><twBEL>core_wrapper/transceiver_inst/txdata_double_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X204Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>core_wrapper/transceiver_inst/txdata_double&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X204Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.030</twDelInfo><twComp>core_wrapper/transceiver_inst/txdata_int&lt;11&gt;</twComp><twBEL>core_wrapper/transceiver_inst/txdata_double&lt;14&gt;_rt</twBEL><twBEL>core_wrapper/transceiver_inst/txdata_int_14</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>3.657</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">userclk</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23 (SLICE_X56Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.585</twSlack><twSrc BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55</twSrc><twDest BELType="FF">trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23</twDest><twTotPathDel>3.778</twTotPathDel><twClkSkew dest = "3.804" src = "4.214">0.410</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55</twSrc><twDest BELType='FF'>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X58Y121.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;54&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.452</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data&lt;23&gt;</twComp><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_49_OUT161</twBEL><twBEL>trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23</twBEL></twPathDel><twLogDel>0.326</twLogDel><twRouteDel>3.452</twRouteDel><twTotDel>3.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">userclk</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkout0 = PERIOD TIMEGRP &quot;clkout0&quot; TS_txoutclk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point core_wrapper/transceiver_inst/txdata_int_12 (SLICE_X204Y20.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">core_wrapper/transceiver_inst/txdata_double_12</twSrc><twDest BELType="FF">core_wrapper/transceiver_inst/txdata_int_12</twDest><twTotPathDel>0.583</twTotPathDel><twClkSkew dest = "2.416" src = "2.060">-0.356</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.201" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.227</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>core_wrapper/transceiver_inst/txdata_double_12</twSrc><twDest BELType='FF'>core_wrapper/transceiver_inst/txdata_int_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X188Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">userclk2</twSrcClk><twPathDel><twSite>SLICE_X188Y25.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>core_wrapper/transceiver_inst/txdata_double&lt;11&gt;</twComp><twBEL>core_wrapper/transceiver_inst/txdata_double_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X204Y20.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.510</twDelInfo><twComp>core_wrapper/transceiver_inst/txdata_double&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X204Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>core_wrapper/transceiver_inst/txdata_int&lt;11&gt;</twComp><twBEL>core_wrapper/transceiver_inst/txdata_double&lt;12&gt;_rt</twBEL><twBEL>core_wrapper/transceiver_inst/txdata_int_12</twBEL></twPathDel><twLogDel>0.073</twLogDel><twRouteDel>0.510</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">userclk</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point axi_lite_controller/s_axi_wdata_15 (SLICE_X36Y98.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">axi_lite_controller/axi_wr_data_15</twSrc><twDest BELType="FF">axi_lite_controller/s_axi_wdata_15</twDest><twTotPathDel>0.290</twTotPathDel><twClkSkew dest = "0.886" src = "0.597">-0.289</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>axi_lite_controller/axi_wr_data_15</twSrc><twDest BELType='FF'>axi_lite_controller/s_axi_wdata_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">userclk</twSrcClk><twPathDel><twSite>SLICE_X36Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>axi_lite_controller/axi_wr_data&lt;17&gt;</twComp><twBEL>axi_lite_controller/axi_wr_data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y98.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.231</twDelInfo><twComp>axi_lite_controller/axi_wr_data&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>s_axi_wdata&lt;15&gt;</twComp><twBEL>axi_lite_controller/Mmux_axi_wr_data[31]_GND_7_o_mux_113_OUT71</twBEL><twBEL>axi_lite_controller/s_axi_wdata_15</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.231</twRouteDel><twTotDel>0.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">userclk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point axi_lite_controller/s_axi_wdata_7 (SLICE_X35Y99.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">axi_lite_controller/axi_wr_data_7</twSrc><twDest BELType="FF">axi_lite_controller/s_axi_wdata_7</twDest><twTotPathDel>0.293</twTotPathDel><twClkSkew dest = "0.891" src = "0.601">-0.290</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>axi_lite_controller/axi_wr_data_7</twSrc><twDest BELType='FF'>axi_lite_controller/s_axi_wdata_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">userclk</twSrcClk><twPathDel><twSite>SLICE_X34Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>axi_lite_controller/axi_wr_data&lt;8&gt;</twComp><twBEL>axi_lite_controller/axi_wr_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>axi_lite_controller/axi_wr_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>s_axi_wdata&lt;7&gt;</twComp><twBEL>axi_lite_controller/Mmux_axi_wr_data[31]_GND_7_o_mux_113_OUT301</twBEL><twBEL>axi_lite_controller/s_axi_wdata_7</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">userclk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="178"><twPinLimitBanner>Component Switching Limit Checks: TS_clkout0 = PERIOD TIMEGRP &quot;clkout0&quot; TS_txoutclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="179" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="12.970" period="16.000" constraintValue="16.000" deviceLimit="3.030" freqLimit="330.033" physResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK" logResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X1Y1.TXUSRCLK" clockNet="userclk"/><twPinLimit anchorID="180" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="12.970" period="16.000" constraintValue="16.000" deviceLimit="3.030" freqLimit="330.033" physResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2" logResource="core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X1Y1.TXUSRCLK2" clockNet="userclk"/><twPinLimit anchorID="181" type="MINLOWPULSE" name="Tmpw" slack="14.464" period="16.000" constraintValue="8.000" deviceLimit="0.768" physResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte&lt;4&gt;/CLK" logResource="trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram_Narrowed/CLK" locationPin="SLICE_X46Y96.CLK" clockNet="userclk"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="182"><twConstRollup name="TS_txoutclk" fullName="TS_txoutclk = PERIOD TIMEGRP &quot;txoutclk&quot; 16 ns HIGH 50%;" type="origin" depth="0" requirement="16.000" prefType="period" actual="6.000" actualRollup="13.712" errors="0" errorRollup="0" items="0" itemsRollup="39782"/><twConstRollup name="TS_clkout1" fullName="TS_clkout1 = PERIOD TIMEGRP &quot;clkout1&quot; TS_txoutclk / 2 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.856" actualRollup="N/A" errors="0" errorRollup="0" items="30225" itemsRollup="0"/><twConstRollup name="TS_clkout0" fullName="TS_clkout0 = PERIOD TIMEGRP &quot;clkout0&quot; TS_txoutclk HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="10.226" actualRollup="N/A" errors="0" errorRollup="0" items="9557" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="183">0</twUnmetConstCnt><twDataSheet anchorID="184" twNameLen="15"><twClk2SUList anchorID="185" twDestWidth="8"><twDest>clk_in_n</twDest><twClk2SU><twSrc>clk_in_n</twSrc><twRiseRise>2.196</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_in_p</twSrc><twRiseRise>2.196</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="186" twDestWidth="8"><twDest>clk_in_p</twDest><twClk2SU><twSrc>clk_in_n</twSrc><twRiseRise>2.196</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_in_p</twSrc><twRiseRise>2.196</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="187"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>41545</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17831</twConnCnt></twConstCov><twStats anchorID="188"><twMinPer>10.226</twMinPer><twFootnote number="1" /><twMaxFreq>97.790</twMaxFreq><twMaxFromToDel>2.514</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Oct 07 05:52:17 2014 </twTimestamp></twFoot><twClientInfo anchorID="189"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1247 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
