<profile>

<section name = "Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11'" level="0">
<item name = "Date">Thu Mar 13 12:52:38 2025
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_117_10_VITIS_LOOP_118_11">?, ?, 47, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 693, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 4566, 3496, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 576, 64, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U12">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="sdiv_32ns_32ns_32_36_1_U13">sdiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="srem_32ns_32ns_32_36_1_U14">srem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln117_1_fu_216_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln117_fu_296_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln118_fu_244_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln121_1_fu_411_p2">+, 0, 0, 17, 12, 12</column>
<column name="add_ln121_fu_394_p2">+, 0, 0, 17, 12, 12</column>
<column name="add_ln122_1_fu_274_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln122_2_fu_279_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln122_3_fu_368_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln122_4_fu_363_p2">+, 0, 0, 64, 64, 64</column>
<column name="empty_fu_335_p2">+, 0, 0, 40, 33, 33</column>
<column name="mul_ln122_fu_169_p0">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln121_1_fu_405_p2">-, 0, 0, 17, 12, 12</column>
<column name="sub_ln121_fu_325_p2">-, 0, 0, 17, 12, 12</column>
<column name="icmp_ln117_fu_211_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln118_fu_206_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="i_3_fu_250_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln117_1_fu_302_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln117_fu_222_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_fu_84">9, 2, 31, 62</column>
<column name="indvar_flatten63_fu_92">9, 2, 64, 128</column>
<column name="mem2_blk_n_AR">9, 2, 1, 2</column>
<column name="mem2_blk_n_R">9, 2, 1, 2</column>
<column name="oc2_fu_88">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln121_1_reg_527">12, 0, 12, 0</column>
<column name="add_ln122_2_reg_506">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter26_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter27_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter28_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter29_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter30_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter31_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter32_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter33_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter34_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter35_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter36_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter37_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter38_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter39_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter40_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter41_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter42_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter43_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter44_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter45_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter46_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_fu_84">31, 0, 31, 0</column>
<column name="icmp_ln118_reg_491">1, 0, 1, 0</column>
<column name="indvar_flatten63_fu_92">64, 0, 64, 0</column>
<column name="mem2_addr_1_read_reg_532">32, 0, 32, 0</column>
<column name="mem2_addr_1_reg_521">64, 0, 64, 0</column>
<column name="oc2_fu_88">31, 0, 31, 0</column>
<column name="trunc_ln121_2_reg_511">12, 0, 12, 0</column>
<column name="trunc_ln121_3_reg_516">12, 0, 12, 0</column>
<column name="zext_ln102_cast_reg_486">32, 0, 33, 1</column>
<column name="zext_ln89_3_cast_reg_481">31, 0, 32, 1</column>
<column name="add_ln121_1_reg_527">64, 32, 12, 0</column>
<column name="icmp_ln118_reg_491">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_118_11, return value</column>
<column name="m_axi_mem2_AWVALID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWREADY">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWADDR">out, 64, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWLEN">out, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWSIZE">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWBURST">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWLOCK">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWCACHE">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWPROT">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWQOS">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWREGION">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWUSER">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WVALID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WREADY">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WDATA">out, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WSTRB">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WLAST">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WUSER">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARVALID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARREADY">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARADDR">out, 64, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARLEN">out, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARSIZE">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARBURST">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARLOCK">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARCACHE">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARPROT">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARQOS">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARREGION">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARUSER">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RVALID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RREADY">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RDATA">in, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RLAST">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RFIFONUM">in, 9, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RUSER">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RRESP">in, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BVALID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BREADY">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BRESP">in, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BUSER">in, 1, m_axi, mem2, pointer</column>
<column name="mul83">in, 32, ap_none, mul83, scalar</column>
<column name="mul_ln102">in, 64, ap_none, mul_ln102, scalar</column>
<column name="zext_ln102">in, 32, ap_none, zext_ln102, scalar</column>
<column name="tileW">in, 32, ap_none, tileW, scalar</column>
<column name="mul_ln88">in, 32, ap_none, mul_ln88, scalar</column>
<column name="out_w">in, 32, ap_none, out_w, scalar</column>
<column name="zext_ln89_3">in, 31, ap_none, zext_ln89_3, scalar</column>
<column name="output_r">in, 64, ap_none, output_r, scalar</column>
<column name="localOut_address0">out, 12, ap_memory, localOut, array</column>
<column name="localOut_ce0">out, 1, ap_memory, localOut, array</column>
<column name="localOut_we0">out, 1, ap_memory, localOut, array</column>
<column name="localOut_d0">out, 32, ap_memory, localOut, array</column>
</table>
</item>
</section>
</profile>
