0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Desktop/Xilinx Project/conditional_operater/conditional_operater.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/conditional_operater/conditional_operater.srcs/sim_1/new/testbench.v,1570203445,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/conditional_operater/conditional_operater.srcs/sources_1/new/conditional.v,1570203541,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/conditional_operater/conditional_operater.srcs/sim_1/new/testbench.v,,conditional,,,,,,,,
