

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Wed Sep 25 12:58:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1284|     1284|  4.276 us|  4.276 us|  1284|  1284|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop14_loop15  |     1282|     1282|        11|          8|          1|   160|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      206|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      381|    -|
|Register             |        -|     -|      553|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      553|      587|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_397_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln109_fu_409_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln110_fu_441_p2                |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_426                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_391_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln110_fu_415_p2               |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state11_pp0_stage2_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln115_10_fu_653_p2              |        or|   0|  0|   8|           8|           4|
    |or_ln115_11_fu_670_p2              |        or|   0|  0|   8|           8|           4|
    |or_ln115_12_fu_687_p2              |        or|   0|  0|   8|           8|           4|
    |or_ln115_13_fu_704_p2              |        or|   0|  0|   8|           8|           4|
    |or_ln115_14_fu_721_p2              |        or|   0|  0|   8|           8|           4|
    |or_ln115_1_fu_500_p2               |        or|   0|  0|   8|           8|           2|
    |or_ln115_2_fu_517_p2               |        or|   0|  0|   8|           8|           2|
    |or_ln115_3_fu_534_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln115_4_fu_551_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln115_5_fu_568_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln115_6_fu_585_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln115_7_fu_602_p2               |        or|   0|  0|   8|           8|           4|
    |or_ln115_8_fu_619_p2               |        or|   0|  0|   8|           8|           4|
    |or_ln115_9_fu_636_p2               |        or|   0|  0|   8|           8|           4|
    |or_ln115_fu_482_p2                 |        or|   0|  0|   8|           8|           1|
    |select_ln109_1_fu_429_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln109_fu_421_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 206|         157|          77|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  49|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_v40_load             |   9|          2|    4|          8|
    |ap_sig_allocacmp_v41_load             |   9|          2|    5|         10|
    |indvar_flatten_fu_120                 |   9|          2|    8|         16|
    |v182_address0                         |  49|          9|   12|        108|
    |v182_address1                         |  49|          9|   12|        108|
    |v186_0_blk_n                          |   9|          2|    1|          2|
    |v186_10_blk_n                         |   9|          2|    1|          2|
    |v186_11_blk_n                         |   9|          2|    1|          2|
    |v186_12_blk_n                         |   9|          2|    1|          2|
    |v186_13_blk_n                         |   9|          2|    1|          2|
    |v186_14_blk_n                         |   9|          2|    1|          2|
    |v186_15_blk_n                         |   9|          2|    1|          2|
    |v186_1_blk_n                          |   9|          2|    1|          2|
    |v186_2_blk_n                          |   9|          2|    1|          2|
    |v186_3_blk_n                          |   9|          2|    1|          2|
    |v186_4_blk_n                          |   9|          2|    1|          2|
    |v186_5_blk_n                          |   9|          2|    1|          2|
    |v186_6_blk_n                          |   9|          2|    1|          2|
    |v186_7_blk_n                          |   9|          2|    1|          2|
    |v186_8_blk_n                          |   9|          2|    1|          2|
    |v186_9_blk_n                          |   9|          2|    1|          2|
    |v40_fu_116                            |   9|          2|    4|          8|
    |v41_fu_112                            |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 381|         79|   79|        333|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_reg_783                |   4|   0|    4|          0|
    |icmp_ln109_reg_759           |   1|   0|    1|          0|
    |indvar_flatten_fu_120        |   8|   0|    8|          0|
    |select_ln109_1_reg_763       |   4|   0|    4|          0|
    |tmp_s_reg_789                |   4|   0|    8|          4|
    |v40_fu_116                   |   4|   0|    4|          0|
    |v41_fu_112                   |   5|   0|    5|          0|
    |v44_10_reg_917               |  32|   0|   32|          0|
    |v44_11_reg_922               |  32|   0|   32|          0|
    |v44_12_reg_937               |  32|   0|   32|          0|
    |v44_13_reg_942               |  32|   0|   32|          0|
    |v44_14_reg_957               |  32|   0|   32|          0|
    |v44_15_reg_962               |  32|   0|   32|          0|
    |v44_1_reg_822                |  32|   0|   32|          0|
    |v44_2_reg_837                |  32|   0|   32|          0|
    |v44_3_reg_842                |  32|   0|   32|          0|
    |v44_4_reg_857                |  32|   0|   32|          0|
    |v44_5_reg_862                |  32|   0|   32|          0|
    |v44_6_reg_877                |  32|   0|   32|          0|
    |v44_7_reg_882                |  32|   0|   32|          0|
    |v44_8_reg_897                |  32|   0|   32|          0|
    |v44_9_reg_902                |  32|   0|   32|          0|
    |v44_reg_817                  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 553|   0|  557|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v186_0_din              |  out|   32|     ap_fifo|        v186_0|       pointer|
|v186_0_num_data_valid   |   in|    9|     ap_fifo|        v186_0|       pointer|
|v186_0_fifo_cap         |   in|    9|     ap_fifo|        v186_0|       pointer|
|v186_0_full_n           |   in|    1|     ap_fifo|        v186_0|       pointer|
|v186_0_write            |  out|    1|     ap_fifo|        v186_0|       pointer|
|v186_1_din              |  out|   32|     ap_fifo|        v186_1|       pointer|
|v186_1_num_data_valid   |   in|    9|     ap_fifo|        v186_1|       pointer|
|v186_1_fifo_cap         |   in|    9|     ap_fifo|        v186_1|       pointer|
|v186_1_full_n           |   in|    1|     ap_fifo|        v186_1|       pointer|
|v186_1_write            |  out|    1|     ap_fifo|        v186_1|       pointer|
|v186_2_din              |  out|   32|     ap_fifo|        v186_2|       pointer|
|v186_2_num_data_valid   |   in|    9|     ap_fifo|        v186_2|       pointer|
|v186_2_fifo_cap         |   in|    9|     ap_fifo|        v186_2|       pointer|
|v186_2_full_n           |   in|    1|     ap_fifo|        v186_2|       pointer|
|v186_2_write            |  out|    1|     ap_fifo|        v186_2|       pointer|
|v186_3_din              |  out|   32|     ap_fifo|        v186_3|       pointer|
|v186_3_num_data_valid   |   in|    9|     ap_fifo|        v186_3|       pointer|
|v186_3_fifo_cap         |   in|    9|     ap_fifo|        v186_3|       pointer|
|v186_3_full_n           |   in|    1|     ap_fifo|        v186_3|       pointer|
|v186_3_write            |  out|    1|     ap_fifo|        v186_3|       pointer|
|v186_4_din              |  out|   32|     ap_fifo|        v186_4|       pointer|
|v186_4_num_data_valid   |   in|    9|     ap_fifo|        v186_4|       pointer|
|v186_4_fifo_cap         |   in|    9|     ap_fifo|        v186_4|       pointer|
|v186_4_full_n           |   in|    1|     ap_fifo|        v186_4|       pointer|
|v186_4_write            |  out|    1|     ap_fifo|        v186_4|       pointer|
|v186_5_din              |  out|   32|     ap_fifo|        v186_5|       pointer|
|v186_5_num_data_valid   |   in|    9|     ap_fifo|        v186_5|       pointer|
|v186_5_fifo_cap         |   in|    9|     ap_fifo|        v186_5|       pointer|
|v186_5_full_n           |   in|    1|     ap_fifo|        v186_5|       pointer|
|v186_5_write            |  out|    1|     ap_fifo|        v186_5|       pointer|
|v186_6_din              |  out|   32|     ap_fifo|        v186_6|       pointer|
|v186_6_num_data_valid   |   in|    9|     ap_fifo|        v186_6|       pointer|
|v186_6_fifo_cap         |   in|    9|     ap_fifo|        v186_6|       pointer|
|v186_6_full_n           |   in|    1|     ap_fifo|        v186_6|       pointer|
|v186_6_write            |  out|    1|     ap_fifo|        v186_6|       pointer|
|v186_7_din              |  out|   32|     ap_fifo|        v186_7|       pointer|
|v186_7_num_data_valid   |   in|    9|     ap_fifo|        v186_7|       pointer|
|v186_7_fifo_cap         |   in|    9|     ap_fifo|        v186_7|       pointer|
|v186_7_full_n           |   in|    1|     ap_fifo|        v186_7|       pointer|
|v186_7_write            |  out|    1|     ap_fifo|        v186_7|       pointer|
|v186_8_din              |  out|   32|     ap_fifo|        v186_8|       pointer|
|v186_8_num_data_valid   |   in|    9|     ap_fifo|        v186_8|       pointer|
|v186_8_fifo_cap         |   in|    9|     ap_fifo|        v186_8|       pointer|
|v186_8_full_n           |   in|    1|     ap_fifo|        v186_8|       pointer|
|v186_8_write            |  out|    1|     ap_fifo|        v186_8|       pointer|
|v186_9_din              |  out|   32|     ap_fifo|        v186_9|       pointer|
|v186_9_num_data_valid   |   in|    9|     ap_fifo|        v186_9|       pointer|
|v186_9_fifo_cap         |   in|    9|     ap_fifo|        v186_9|       pointer|
|v186_9_full_n           |   in|    1|     ap_fifo|        v186_9|       pointer|
|v186_9_write            |  out|    1|     ap_fifo|        v186_9|       pointer|
|v186_10_din             |  out|   32|     ap_fifo|       v186_10|       pointer|
|v186_10_num_data_valid  |   in|    9|     ap_fifo|       v186_10|       pointer|
|v186_10_fifo_cap        |   in|    9|     ap_fifo|       v186_10|       pointer|
|v186_10_full_n          |   in|    1|     ap_fifo|       v186_10|       pointer|
|v186_10_write           |  out|    1|     ap_fifo|       v186_10|       pointer|
|v186_11_din             |  out|   32|     ap_fifo|       v186_11|       pointer|
|v186_11_num_data_valid  |   in|    9|     ap_fifo|       v186_11|       pointer|
|v186_11_fifo_cap        |   in|    9|     ap_fifo|       v186_11|       pointer|
|v186_11_full_n          |   in|    1|     ap_fifo|       v186_11|       pointer|
|v186_11_write           |  out|    1|     ap_fifo|       v186_11|       pointer|
|v186_12_din             |  out|   32|     ap_fifo|       v186_12|       pointer|
|v186_12_num_data_valid  |   in|    9|     ap_fifo|       v186_12|       pointer|
|v186_12_fifo_cap        |   in|    9|     ap_fifo|       v186_12|       pointer|
|v186_12_full_n          |   in|    1|     ap_fifo|       v186_12|       pointer|
|v186_12_write           |  out|    1|     ap_fifo|       v186_12|       pointer|
|v186_13_din             |  out|   32|     ap_fifo|       v186_13|       pointer|
|v186_13_num_data_valid  |   in|    9|     ap_fifo|       v186_13|       pointer|
|v186_13_fifo_cap        |   in|    9|     ap_fifo|       v186_13|       pointer|
|v186_13_full_n          |   in|    1|     ap_fifo|       v186_13|       pointer|
|v186_13_write           |  out|    1|     ap_fifo|       v186_13|       pointer|
|v186_14_din             |  out|   32|     ap_fifo|       v186_14|       pointer|
|v186_14_num_data_valid  |   in|    9|     ap_fifo|       v186_14|       pointer|
|v186_14_fifo_cap        |   in|    9|     ap_fifo|       v186_14|       pointer|
|v186_14_full_n          |   in|    1|     ap_fifo|       v186_14|       pointer|
|v186_14_write           |  out|    1|     ap_fifo|       v186_14|       pointer|
|v186_15_din             |  out|   32|     ap_fifo|       v186_15|       pointer|
|v186_15_num_data_valid  |   in|    9|     ap_fifo|       v186_15|       pointer|
|v186_15_fifo_cap        |   in|    9|     ap_fifo|       v186_15|       pointer|
|v186_15_full_n          |   in|    1|     ap_fifo|       v186_15|       pointer|
|v186_15_write           |  out|    1|     ap_fifo|       v186_15|       pointer|
|v182_address0           |  out|   12|   ap_memory|          v182|         array|
|v182_ce0                |  out|    1|   ap_memory|          v182|         array|
|v182_q0                 |   in|   32|   ap_memory|          v182|         array|
|v182_address1           |  out|   12|   ap_memory|          v182|         array|
|v182_ce1                |  out|    1|   ap_memory|          v182|         array|
|v182_q1                 |   in|   32|   ap_memory|          v182|         array|
+------------------------+-----+-----+------------+--------------+--------------+

