

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling849372315c13957bc671de4b81b61bb9  /home/pars/Documents/sim_7/cc_base
Extracting PTX file and ptxas options    1: cc_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_7/cc_base
self exe links to: /home/pars/Documents/sim_7/cc_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_7/cc_base
Running md5sum using "md5sum /home/pars/Documents/sim_7/cc_base "
self exe links to: /home/pars/Documents/sim_7/cc_base
Extracting specific PTX file named cc_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x556e7d257dd1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x556e7d257c56, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 1565976 redundent edges are removed
|V| 916428 |E| 8644102
This graph is symmetrized
Launching CUDA CC solver (3580 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 7172764
gpu_sim_insn = 137336819
gpu_ipc =      19.1470
gpu_tot_sim_cycle = 7172764
gpu_tot_sim_insn = 137336819
gpu_tot_ipc =      19.1470
gpu_tot_issued_cta = 3580
gpu_occupancy = 28.1218% 
gpu_tot_occupancy = 28.1218% 
max_total_param_size = 0
gpu_stall_dramfull = 56561
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0553
partiton_level_parallism_total  =       2.0553
partiton_level_parallism_util =       3.2515
partiton_level_parallism_util_total  =       3.2515
L2_BW  =      89.7740 GB/Sec
L2_BW_total  =      89.7740 GB/Sec
gpu_total_sim_rate=4529

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 830429, Miss = 467661, Miss_rate = 0.563, Pending_hits = 10008, Reservation_fails = 127953
	L1D_cache_core[1]: Access = 847408, Miss = 481629, Miss_rate = 0.568, Pending_hits = 10024, Reservation_fails = 126247
	L1D_cache_core[2]: Access = 758284, Miss = 430693, Miss_rate = 0.568, Pending_hits = 9108, Reservation_fails = 129818
	L1D_cache_core[3]: Access = 957107, Miss = 564899, Miss_rate = 0.590, Pending_hits = 11865, Reservation_fails = 166473
	L1D_cache_core[4]: Access = 905796, Miss = 526208, Miss_rate = 0.581, Pending_hits = 11357, Reservation_fails = 155294
	L1D_cache_core[5]: Access = 713170, Miss = 402301, Miss_rate = 0.564, Pending_hits = 8403, Reservation_fails = 116488
	L1D_cache_core[6]: Access = 837169, Miss = 474912, Miss_rate = 0.567, Pending_hits = 10260, Reservation_fails = 140002
	L1D_cache_core[7]: Access = 636608, Miss = 330024, Miss_rate = 0.518, Pending_hits = 6942, Reservation_fails = 85931
	L1D_cache_core[8]: Access = 799448, Miss = 452722, Miss_rate = 0.566, Pending_hits = 9726, Reservation_fails = 127389
	L1D_cache_core[9]: Access = 872982, Miss = 498301, Miss_rate = 0.571, Pending_hits = 10517, Reservation_fails = 150966
	L1D_cache_core[10]: Access = 802702, Miss = 439316, Miss_rate = 0.547, Pending_hits = 9483, Reservation_fails = 122384
	L1D_cache_core[11]: Access = 670509, Miss = 361899, Miss_rate = 0.540, Pending_hits = 7393, Reservation_fails = 106572
	L1D_cache_core[12]: Access = 939988, Miss = 559830, Miss_rate = 0.596, Pending_hits = 11348, Reservation_fails = 163421
	L1D_cache_core[13]: Access = 802453, Miss = 458740, Miss_rate = 0.572, Pending_hits = 9729, Reservation_fails = 126278
	L1D_cache_core[14]: Access = 633565, Miss = 355190, Miss_rate = 0.561, Pending_hits = 7345, Reservation_fails = 102529
	L1D_cache_core[15]: Access = 936497, Miss = 536716, Miss_rate = 0.573, Pending_hits = 11599, Reservation_fails = 150015
	L1D_cache_core[16]: Access = 788942, Miss = 441871, Miss_rate = 0.560, Pending_hits = 9211, Reservation_fails = 128892
	L1D_cache_core[17]: Access = 678987, Miss = 366984, Miss_rate = 0.540, Pending_hits = 7681, Reservation_fails = 99501
	L1D_cache_core[18]: Access = 713599, Miss = 391703, Miss_rate = 0.549, Pending_hits = 8404, Reservation_fails = 110206
	L1D_cache_core[19]: Access = 1107454, Miss = 669123, Miss_rate = 0.604, Pending_hits = 14038, Reservation_fails = 194547
	L1D_cache_core[20]: Access = 669468, Miss = 365989, Miss_rate = 0.547, Pending_hits = 7561, Reservation_fails = 105229
	L1D_cache_core[21]: Access = 781898, Miss = 432454, Miss_rate = 0.553, Pending_hits = 9117, Reservation_fails = 125866
	L1D_cache_core[22]: Access = 947252, Miss = 561933, Miss_rate = 0.593, Pending_hits = 11564, Reservation_fails = 171018
	L1D_cache_core[23]: Access = 825665, Miss = 458551, Miss_rate = 0.555, Pending_hits = 9744, Reservation_fails = 124219
	L1D_cache_core[24]: Access = 778261, Miss = 449910, Miss_rate = 0.578, Pending_hits = 9224, Reservation_fails = 122934
	L1D_cache_core[25]: Access = 919154, Miss = 516760, Miss_rate = 0.562, Pending_hits = 11234, Reservation_fails = 134039
	L1D_cache_core[26]: Access = 607935, Miss = 326476, Miss_rate = 0.537, Pending_hits = 6742, Reservation_fails = 96478
	L1D_cache_core[27]: Access = 926880, Miss = 541115, Miss_rate = 0.584, Pending_hits = 11336, Reservation_fails = 153740
	L1D_cache_core[28]: Access = 737134, Miss = 394611, Miss_rate = 0.535, Pending_hits = 8332, Reservation_fails = 100072
	L1D_cache_core[29]: Access = 644605, Miss = 345696, Miss_rate = 0.536, Pending_hits = 7273, Reservation_fails = 94311
	L1D_total_cache_accesses = 24071349
	L1D_total_cache_misses = 13604217
	L1D_total_cache_miss_rate = 0.5652
	L1D_total_cache_pending_hits = 286568
	L1D_total_cache_reservation_fails = 3858812
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.083
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9042895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 286513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11755611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3842097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1816374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 286517
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1137669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22901393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1169956

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2583056
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1259041
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16715
ctas_completed 3580, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
33706, 108000, 26786, 25984, 26080, 37232, 22702, 31250, 25246, 54170, 32058, 34580, 38940, 53320, 33678, 42648, 31210, 49086, 32154, 30700, 26074, 42490, 30976, 30528, 28422, 22456, 62792, 19424, 21046, 27108, 17242, 17824, 
gpgpu_n_tot_thrd_icount = 1040586880
gpgpu_n_tot_w_icount = 32518340
gpgpu_n_stall_shd_mem = 7139973
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13571981
gpgpu_n_mem_write_global = 1169956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 25712474
gpgpu_n_store_insn = 1748230
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4582400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6440993
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 698980
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:669656	W0_Idle:113573989	W0_Scoreboard:505056811	W1:18131542	W2:3470944	W3:1720674	W4:1148234	W5:880732	W6:730480	W7:634674	W8:555966	W9:491828	W10:439406	W11:394705	W12:356299	W13:333793	W14:295075	W15:273762	W16:232042	W17:207421	W18:173743	W19:148433	W20:131238	W21:123932	W22:121356	W23:117822	W24:113929	W25:105969	W26:89624	W27:66944	W28:48025	W29:45716	W30:64193	W31:84738	W32:785101
single_issue_nums: WS0:8173984	WS1:7973040	WS2:8259567	WS3:8111749	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 108575848 {8:13571981,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46798240 {40:1169956,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 542879240 {40:13571981,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9359648 {8:1169956,}
maxmflatency = 2949 
max_icnt2mem_latency = 1807 
maxmrqlatency = 1196 
max_icnt2sh_latency = 226 
averagemflatency = 301 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:4302658 	59864 	113391 	242332 	422420 	170156 	64495 	45695 	27531 	3021 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8563289 	5798885 	315927 	63054 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13508911 	697485 	184242 	251846 	96775 	2678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11710989 	1761156 	759361 	365291 	111797 	27830 	5513 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	403 	6734 	27 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        20        35 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        21        21 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        18        19 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        20        23 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        17        21 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        18        27 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        22        22 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        19        21 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        22        22 
dram[9]:        64        64        63        63        63        64        64        64        64        64        64        64        64        64        21        20 
dram[10]:        64        64        60        61        59        59        64        64        64        64        64        64        64        64        18        20 
dram[11]:        64        64        63        64        63        64        64        64        64        64        64        64        64        64        19        28 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    191387    381777    269108    733104    297905    196797    706058    330844    246482    186688    324333 
dram[1]:    341177    320859    374707    531419    570462    241585    232102    308517    186434    229054    714168    263332    185918    225223    461906    255893 
dram[2]:    850457    272572    124145    322059    170002    248096    143318    266408    149431    259422    303513    268642    214867    252015    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    445891    271224    509422    657154    248811    372818    186715    255600 
dram[4]:    271040    231749    550780    182447    244296    122555    211344    163660    964178    209653    252751    197372    401253    316261    235764    301044 
dram[5]:    207301    286499    519662    180697    683415    269282    190633    192918    242974    560473    215721    307994    318546    375941    206991    242767 
dram[6]:    196060    411241    282945    293568    291330    514138    440749    302351    509648    262106    277194    422192    363758    456095    289551    539940 
dram[7]:    294929    173718    176822    585372    169718    218093    275435    375371    253294    344578    218310    347218    205021    231535    273516    694830 
dram[8]:    291283    181636    231728    184483    273333    302436    170143    209137    186644    367107    197186    210070    238631    227942    164748    207693 
dram[9]:    241313    393278    333394    463772    354883    672629    423122    562794    347868    439254    131916    288053    469724    204096    276363    143382 
dram[10]:    560192    172638    189947    308630    265370    235396    631722    687409    281308    186192    313149    249722    319414    459545    295118    275568 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    191103    269937    382783    192648    210282    339987    467235    114753    223374 
average row accesses per activate:
dram[0]:  1.250196  1.257905  1.256956  1.264691  1.255968  1.260169  1.254979  1.270735  1.236997  1.238595  1.247509  1.243195  1.244137  1.257501  1.250967  1.261954 
dram[1]:  1.256177  1.260852  1.268499  1.265179  1.257657  1.266633  1.263644  1.267781  1.233548  1.241858  1.248437  1.245136  1.251456  1.251712  1.267261  1.256494 
dram[2]:  1.260542  1.263217  1.267547  1.268715  1.256389  1.253301  1.265857  1.262752  1.240796  1.244222  1.243178  1.246689  1.249409  1.246421  1.263766  1.265470 
dram[3]:  1.263608  1.258926  1.259879  1.258010  1.252329  1.257828  1.264751  1.260407  1.249446  1.247650  1.246459  1.249737  1.256452  1.252728  1.263697  1.261206 
dram[4]:  1.257925  1.256298  1.261005  1.269079  1.250704  1.253361  1.251852  1.261492  1.236095  1.243675  1.246603  1.254111  1.253878  1.255384  1.258302  1.276278 
dram[5]:  1.264138  1.264759  1.271729  1.264440  1.261592  1.253045  1.277146  1.263830  1.239838  1.233526  1.251105  1.243632  1.258786  1.255562  1.275603  1.272495 
dram[6]:  1.264159  1.254823  1.269497  1.266156  1.259959  1.259457  1.260825  1.263405  1.245744  1.243655  1.250045  1.238134  1.248049  1.252426  1.279277  1.270370 
dram[7]:  1.255286  1.265184  1.261384  1.264501  1.258043  1.251247  1.265831  1.260808  1.233601  1.249392  1.243277  1.245348  1.252283  1.248388  1.263076  1.265350 
dram[8]:  1.250763  1.258093  1.257082  1.253922  1.251346  1.260462  1.260030  1.260563  1.231194  1.247707  1.245694  1.251454  1.251170  1.242723  1.259701  1.270233 
dram[9]:  1.262205  1.262946  1.266944  1.272136  1.253719  1.261877  1.254168  1.258954  1.237600  1.245969  1.248192  1.258364  1.250609  1.255301  1.265829  1.267994 
dram[10]:  1.262563  1.262048  1.274179  1.263227  1.250577  1.259934  1.256270  1.262715  1.238682  1.239016  1.252658  1.250923  1.255278  1.247957  1.261506  1.270940 
dram[11]:  1.268741  1.260082  1.271043  1.269385  1.258362  1.259243  1.266864  1.266422  1.246849  1.244802  1.241622  1.252869  1.253794  1.251982  1.262274  1.270382 
average row locality = 5451570/4340160 = 1.256076
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26717     26588     25678     25738     26912     27092     25662     25441     27808     28177     26659     27330     27110     26704     25927     25596 
dram[1]:     27095     26370     25265     26280     26553     26049     25374     25056     27786     28030     25942     27191     27140     26633     24878     25787 
dram[2]:     26068     26274     25504     25329     27221     26584     26183     25553     27914     27597     27130     26743     27478     27230     25520     25904 
dram[3]:     26294     26800     25505     25825     26133     26624     25814     26152     27284     27580     26685     26543     26532     26948     25638     25371 
dram[4]:     26219     26476     25217     25432     26468     26576     25881     25085     27634     27349     26818     26284     26759     27095     25557     24735 
dram[5]:     26412     26040     25280     25603     27561     27238     26124     25626     27417     27823     26295     27133     27257     27362     25677     25499 
dram[6]:     26074     26824     25161     25743     26657     25814     26040     26203     27328     27836     26044     27156     26928     27072     25005     25250 
dram[7]:     27002     26111     25560     25547     26702     27607     25809     25837     28558     27226     27540     26776     27983     27644     25642     25162 
dram[8]:     26702     26906     25698     26865     26814     26820     25430     25918     27885     27844     26696     27110     26561     27844     25292     25796 
dram[9]:     26971     26582     24963     24771     27018     26406     26069     25748     28265     27824     27099     25684     27157     26949     25376     25006 
dram[10]:     26847     26476     25506     25944     26165     26504     26037     25835     28154     27605     27087     26489     27046     26846     25399     25210 
dram[11]:     26094     26869     24821     25015     26921     26023     25091     25418     26944     27232     26456     26532     26819     26881     25403     25314 
total dram reads = 5073353
bank skew: 28558/24735 = 1.15
chip skew: 426706/417833 = 1.02
number of total write accesses:
dram[0]:      3088      3052      3098      3043      3138      3067      3123      3116      3207      3218      3276      3373      3318      3346      3136      3124 
dram[1]:      3109      3059      3029      3022      3124      3040      3140      3068      3322      3297      3269      3254      3329      3260      3073      3182 
dram[2]:      3077      3089      3021      2997      3139      3183      3173      3141      3240      3228      3279      3338      3325      3280      3057      3101 
dram[3]:      3079      3085      3025      3033      3148      3141      3137      3134      3192      3178      3329      3273      3327      3364      3049      2995 
dram[4]:      3055      3095      2967      3029      3121      3135      3193      3154      3228      3237      3384      3283      3328      3185      3070      3054 
dram[5]:      3065      3007      2998      3103      3170      3158      3124      3157      3248      3235      3275      3345      3355      3314      3032      3111 
dram[6]:      3028      3075      2961      3075      3058      3099      3171      3218      3185      3259      3247      3319      3227      3309      3076      3060 
dram[7]:      3092      3042      3006      3040      3124      3133      3143      3117      3287      3226      3343      3365      3446      3374      3066      2999 
dram[8]:      3131      3076      3078      3080      3133      3098      3114      3143      3225      3253      3361      3255      3265      3316      3092      3099 
dram[9]:      3095      3076      2977      2996      3158      3153      3184      3068      3281      3245      3370      3321      3382      3252      3080      3036 
dram[10]:      3097      3094      3017      3050      3158      3117      3122      3105      3238      3266      3306      3258      3286      3367      3043      3020 
dram[11]:      3076      3058      2982      2991      3185      3156      3079      3103      3211      3197      3338      3319      3258      3285      3038      3125 
total dram writes = 607180
bank skew: 3446/2961 = 1.16
chip skew: 50803/50367 = 1.01
average mf latency per bank:
dram[0]:        690       725       700       726       681       677       677       699       651       672       873       801       889      1005       770       774
dram[1]:        706       747       716       698       670       734       674       763       701       702       884       920       915       954       818       744
dram[2]:        758       713       733       729       704       677       674       696       643       657       850       794       946       964       806       775
dram[3]:        776       721       716       701       677       684       692       682       724       696       841       867       931       853       822       777
dram[4]:        732       743       807       702       722       683       680       684       671       710       838       831       990       984      4027       838
dram[5]:        743       750       771       703       689       681       723       652       702       636       937       809       986       973       840       788
dram[6]:        737       747       774       739       738       699       667       674       709       718       891       851      1007       902       838       804
dram[7]:        722       772       777       722       744       683       711       666       653       687       846       778       880       933       781       832
dram[8]:        691       688       720       687       646       709       703       690       686       652       835       928       977       919       821       784
dram[9]:        717       735       804       710       685       655       654       732       646       698       818       869       964       950       812       816
dram[10]:        707       701       783       690       670       679       712       682       680       662       889       931       917       876       806       860
dram[11]:        735       679       758       733       664       670       735       738       716       731       796       823      1028       910       788       791
maximum mf latency per bank:
dram[0]:       1750      1698      1693      1714      1755      2313      1630      2059      1726      1881      1619      1726      1625      2011      1697      1606
dram[1]:       1579      1792      1693      1888      1643      1634      1700      1755      1669      1644      1418      1652      1622      1863      1470      1712
dram[2]:       1947      1930      2070      1796      2038      1919      2167      2144      2161      1820      1931      1804      2228      1761      2407      1782
dram[3]:       2222      1932      1838      1912      1879      1868      2159      1817      1791      1579      2043      2030      1906      1884      1946      1845
dram[4]:       2002      1738      2074      2023      1916      1946      1858      1841      1768      1928      1975      1941      1934      1775      2045      1907
dram[5]:       2692      2095      2707      1789      2793      1828      2771      1924      2638      1955      2910      1822      2627      2285      2949      2015
dram[6]:       1952      1956      2263      1882      1933      2131      1774      1963      1665      2002      2114      2111      2188      2024      2182      2021
dram[7]:       1723      1739      1967      1700      1778      1867      1959      1695      1948      1718      1756      1813      2083      1816      1922      1709
dram[8]:       1881      2091      1773      2120      1615      2013      1598      2125      1849      2150      1633      2035      1974      2225      1729      2153
dram[9]:       2126      1923      1743      1634      1634      1872      1814      1637      1806      1665      2119      1862      1887      1782      1757      1802
dram[10]:       1736      1657      1938      1708      1809      1753      1985      1771      1985      1717      2105      1552      2095      1750      1893      1715
dram[11]:       1927      2050      1906      1896      1993      1827      2062      2010      1761      1855      1762      1950      2016      1839      1913      2015

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17217545 n_act=364505 n_pre=364489 n_ref_event=0 n_req=456712 n_rd=425139 n_rd_L2_A=0 n_write=0 n_wr_bk=50723 bw_util=0.1035
n_activity=11472650 dram_eff=0.1659
bk0: 26717a 16921317i bk1: 26588a 16936851i bk2: 25678a 16974667i bk3: 25738a 16983869i bk4: 26912a 16918251i bk5: 27092a 16910656i bk6: 25662a 16970171i bk7: 25441a 17001888i bk8: 27808a 16849710i bk9: 28177a 16826203i bk10: 26659a 16909929i bk11: 27330a 16865218i bk12: 27110a 16874715i bk13: 26704a 16917288i bk14: 25927a 16953331i bk15: 25596a 16985868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.201911
Row_Buffer_Locality_read = 0.210444
Row_Buffer_Locality_write = 0.087005
Bank_Level_Parallism = 2.459455
Bank_Level_Parallism_Col = 1.529374
Bank_Level_Parallism_Ready = 1.111276
write_to_read_ratio_blp_rw_average = 0.091218
GrpLevelPara = 1.380666 

BW Util details:
bwutil = 0.103480 
total_CMD = 18394328 
util_bw = 1903448 
Wasted_Col = 5525742 
Wasted_Row = 2391506 
Idle = 8573632 

BW Util Bottlenecks: 
RCDc_limit = 6626485 
RCDWRc_limit = 294546 
WTRc_limit = 814912 
RTWc_limit = 664026 
CCDLc_limit = 276016 
rwq = 0 
CCDLc_limit_alone = 217109 
WTRc_limit_alone = 785449 
RTWc_limit_alone = 634582 

Commands details: 
total_CMD = 18394328 
n_nop = 17217545 
Read = 425139 
Write = 0 
L2_Alloc = 0 
L2_WB = 50723 
n_act = 364505 
n_pre = 364489 
n_ref = 0 
n_req = 456712 
total_req = 475862 

Dual Bus Interface Util: 
issued_total_row = 728994 
issued_total_col = 475862 
Row_Bus_Util =  0.039631 
CoL_Bus_Util = 0.025870 
Either_Row_CoL_Bus_Util = 0.063975 
Issued_on_Two_Bus_Simul_Util = 0.001526 
issued_two_Eff = 0.023856 
queue_avg = 0.518212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.518212
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17228748 n_act=360627 n_pre=360611 n_ref_event=0 n_req=452942 n_rd=421429 n_rd_L2_A=0 n_write=0 n_wr_bk=50577 bw_util=0.1026
n_activity=11456275 dram_eff=0.1648
bk0: 27095a 16909773i bk1: 26370a 16952182i bk2: 25265a 17023562i bk3: 26280a 16965067i bk4: 26553a 16929229i bk5: 26049a 16977570i bk6: 25374a 17003545i bk7: 25056a 17030439i bk8: 27786a 16842706i bk9: 28030a 16834590i bk10: 25942a 16954667i bk11: 27191a 16890238i bk12: 27140a 16884399i bk13: 26633a 16914050i bk14: 24878a 17031902i bk15: 25787a 16969422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.203830
Row_Buffer_Locality_read = 0.212897
Row_Buffer_Locality_write = 0.082569
Bank_Level_Parallism = 2.437670
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.109775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.102642 
total_CMD = 18394328 
util_bw = 1888024 
Wasted_Col = 5487969 
Wasted_Row = 2401999 
Idle = 8616336 

BW Util Bottlenecks: 
RCDc_limit = 6558999 
RCDWRc_limit = 295522 
WTRc_limit = 797170 
RTWc_limit = 661826 
CCDLc_limit = 271659 
rwq = 0 
CCDLc_limit_alone = 213644 
WTRc_limit_alone = 768997 
RTWc_limit_alone = 631984 

Commands details: 
total_CMD = 18394328 
n_nop = 17228748 
Read = 421429 
Write = 0 
L2_Alloc = 0 
L2_WB = 50577 
n_act = 360627 
n_pre = 360611 
n_ref = 0 
n_req = 452942 
total_req = 472006 

Dual Bus Interface Util: 
issued_total_row = 721238 
issued_total_col = 472006 
Row_Bus_Util =  0.039210 
CoL_Bus_Util = 0.025660 
Either_Row_CoL_Bus_Util = 0.063366 
Issued_on_Two_Bus_Simul_Util = 0.001504 
issued_two_Eff = 0.023734 
queue_avg = 0.500123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500123
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17222288 n_act=362876 n_pre=362860 n_ref_event=0 n_req=455690 n_rd=424232 n_rd_L2_A=0 n_write=0 n_wr_bk=50668 bw_util=0.1033
n_activity=11438132 dram_eff=0.1661
bk0: 26068a 16962693i bk1: 26274a 16954660i bk2: 25504a 17001095i bk3: 25329a 17018918i bk4: 27221a 16898516i bk5: 26584a 16923409i bk6: 26183a 16956255i bk7: 25553a 16992132i bk8: 27914a 16837548i bk9: 27597a 16862791i bk10: 27130a 16882850i bk11: 26743a 16906221i bk12: 27478a 16859458i bk13: 27230a 16881016i bk14: 25520a 16988484i bk15: 25904a 16971981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.203695
Row_Buffer_Locality_read = 0.212601
Row_Buffer_Locality_write = 0.083604
Bank_Level_Parallism = 2.461288
Bank_Level_Parallism_Col = 1.530950
Bank_Level_Parallism_Ready = 1.111821
write_to_read_ratio_blp_rw_average = 0.091838
GrpLevelPara = 1.380716 

BW Util details:
bwutil = 0.103271 
total_CMD = 18394328 
util_bw = 1899600 
Wasted_Col = 5497106 
Wasted_Row = 2377218 
Idle = 8620404 

BW Util Bottlenecks: 
RCDc_limit = 6594506 
RCDWRc_limit = 292537 
WTRc_limit = 801033 
RTWc_limit = 663707 
CCDLc_limit = 274207 
rwq = 0 
CCDLc_limit_alone = 215625 
WTRc_limit_alone = 771987 
RTWc_limit_alone = 634171 

Commands details: 
total_CMD = 18394328 
n_nop = 17222288 
Read = 424232 
Write = 0 
L2_Alloc = 0 
L2_WB = 50668 
n_act = 362876 
n_pre = 362860 
n_ref = 0 
n_req = 455690 
total_req = 474900 

Dual Bus Interface Util: 
issued_total_row = 725736 
issued_total_col = 474900 
Row_Bus_Util =  0.039454 
CoL_Bus_Util = 0.025818 
Either_Row_CoL_Bus_Util = 0.063717 
Issued_on_Two_Bus_Simul_Util = 0.001555 
issued_two_Eff = 0.024398 
queue_avg = 0.519179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.519179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17228334 n_act=360701 n_pre=360685 n_ref_event=0 n_req=453145 n_rd=421728 n_rd_L2_A=0 n_write=0 n_wr_bk=50489 bw_util=0.1027
n_activity=11448109 dram_eff=0.165
bk0: 26294a 16956941i bk1: 26800a 16932247i bk2: 25505a 16995468i bk3: 25825a 16981986i bk4: 26133a 16950370i bk5: 26624a 16930331i bk6: 25814a 16976609i bk7: 26152a 16966445i bk8: 27284a 16891341i bk9: 27580a 16872894i bk10: 26685a 16908094i bk11: 26543a 16916699i bk12: 26532a 16917955i bk13: 26948a 16899735i bk14: 25638a 16984558i bk15: 25371a 17009253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.204023
Row_Buffer_Locality_read = 0.213230
Row_Buffer_Locality_write = 0.080434
Bank_Level_Parallism = 2.442581
Bank_Level_Parallism_Col = 1.527006
Bank_Level_Parallism_Ready = 1.114120
write_to_read_ratio_blp_rw_average = 0.091806
GrpLevelPara = 1.378112 

BW Util details:
bwutil = 0.102688 
total_CMD = 18394328 
util_bw = 1888868 
Wasted_Col = 5486151 
Wasted_Row = 2392637 
Idle = 8626672 

BW Util Bottlenecks: 
RCDc_limit = 6562007 
RCDWRc_limit = 294598 
WTRc_limit = 804663 
RTWc_limit = 657818 
CCDLc_limit = 271356 
rwq = 0 
CCDLc_limit_alone = 212907 
WTRc_limit_alone = 775523 
RTWc_limit_alone = 628509 

Commands details: 
total_CMD = 18394328 
n_nop = 17228334 
Read = 421728 
Write = 0 
L2_Alloc = 0 
L2_WB = 50489 
n_act = 360701 
n_pre = 360685 
n_ref = 0 
n_req = 453145 
total_req = 472217 

Dual Bus Interface Util: 
issued_total_row = 721386 
issued_total_col = 472217 
Row_Bus_Util =  0.039218 
CoL_Bus_Util = 0.025672 
Either_Row_CoL_Bus_Util = 0.063389 
Issued_on_Two_Bus_Simul_Util = 0.001501 
issued_two_Eff = 0.023679 
queue_avg = 0.503545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.503545
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17232755 n_act=359381 n_pre=359365 n_ref_event=0 n_req=451035 n_rd=419585 n_rd_L2_A=0 n_write=0 n_wr_bk=50518 bw_util=0.1022
n_activity=11424404 dram_eff=0.1646
bk0: 26219a 16957521i bk1: 26476a 16937643i bk2: 25217a 17012702i bk3: 25432a 17013730i bk4: 26468a 16937720i bk5: 26576a 16938235i bk6: 25881a 16963214i bk7: 25085a 17011830i bk8: 27634a 16861912i bk9: 27349a 16878183i bk10: 26818a 16896201i bk11: 26284a 16941444i bk12: 26759a 16903117i bk13: 27095a 16903746i bk14: 25557a 16982449i bk15: 24735a 17046116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.203226
Row_Buffer_Locality_read = 0.212200
Row_Buffer_Locality_write = 0.083498
Bank_Level_Parallism = 2.437071
Bank_Level_Parallism_Col = 1.522586
Bank_Level_Parallism_Ready = 1.109626
write_to_read_ratio_blp_rw_average = 0.092404
GrpLevelPara = 1.374765 

BW Util details:
bwutil = 0.102228 
total_CMD = 18394328 
util_bw = 1880412 
Wasted_Col = 5477256 
Wasted_Row = 2392824 
Idle = 8643836 

BW Util Bottlenecks: 
RCDc_limit = 6540972 
RCDWRc_limit = 295466 
WTRc_limit = 799095 
RTWc_limit = 656878 
CCDLc_limit = 269753 
rwq = 0 
CCDLc_limit_alone = 211467 
WTRc_limit_alone = 770146 
RTWc_limit_alone = 627541 

Commands details: 
total_CMD = 18394328 
n_nop = 17232755 
Read = 419585 
Write = 0 
L2_Alloc = 0 
L2_WB = 50518 
n_act = 359381 
n_pre = 359365 
n_ref = 0 
n_req = 451035 
total_req = 470103 

Dual Bus Interface Util: 
issued_total_row = 718746 
issued_total_col = 470103 
Row_Bus_Util =  0.039074 
CoL_Bus_Util = 0.025557 
Either_Row_CoL_Bus_Util = 0.063148 
Issued_on_Two_Bus_Simul_Util = 0.001483 
issued_two_Eff = 0.023482 
queue_avg = 0.514991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.514991
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17222968 n_act=362170 n_pre=362154 n_ref_event=0 n_req=455972 n_rd=424347 n_rd_L2_A=0 n_write=0 n_wr_bk=50697 bw_util=0.1033
n_activity=11444160 dram_eff=0.166
bk0: 26412a 16949097i bk1: 26040a 16980250i bk2: 25280a 17016234i bk3: 25603a 16995399i bk4: 27561a 16885680i bk5: 27238a 16893391i bk6: 26124a 16967302i bk7: 25626a 16986315i bk8: 27417a 16868550i bk9: 27823a 16841414i bk10: 26295a 16920942i bk11: 27133a 16880286i bk12: 27257a 16878452i bk13: 27362a 16874313i bk14: 25677a 16983719i bk15: 25499a 16994872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.205736
Row_Buffer_Locality_read = 0.214579
Row_Buffer_Locality_write = 0.087083
Bank_Level_Parallism = 2.457909
Bank_Level_Parallism_Col = 1.537089
Bank_Level_Parallism_Ready = 1.118671
write_to_read_ratio_blp_rw_average = 0.092755
GrpLevelPara = 1.381828 

BW Util details:
bwutil = 0.103302 
total_CMD = 18394328 
util_bw = 1900176 
Wasted_Col = 5497352 
Wasted_Row = 2381642 
Idle = 8615158 

BW Util Bottlenecks: 
RCDc_limit = 6580803 
RCDWRc_limit = 293809 
WTRc_limit = 811836 
RTWc_limit = 674246 
CCDLc_limit = 275311 
rwq = 0 
CCDLc_limit_alone = 215387 
WTRc_limit_alone = 782614 
RTWc_limit_alone = 643544 

Commands details: 
total_CMD = 18394328 
n_nop = 17222968 
Read = 424347 
Write = 0 
L2_Alloc = 0 
L2_WB = 50697 
n_act = 362170 
n_pre = 362154 
n_ref = 0 
n_req = 455972 
total_req = 475044 

Dual Bus Interface Util: 
issued_total_row = 724324 
issued_total_col = 475044 
Row_Bus_Util =  0.039378 
CoL_Bus_Util = 0.025826 
Either_Row_CoL_Bus_Util = 0.063680 
Issued_on_Two_Bus_Simul_Util = 0.001523 
issued_two_Eff = 0.023911 
queue_avg = 0.579712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.579712
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17230827 n_act=359895 n_pre=359879 n_ref_event=0 n_req=452553 n_rd=421135 n_rd_L2_A=0 n_write=0 n_wr_bk=50367 bw_util=0.1025
n_activity=11442400 dram_eff=0.1648
bk0: 26074a 16972169i bk1: 26824a 16920645i bk2: 25161a 17021878i bk3: 25743a 16992875i bk4: 26657a 16933718i bk5: 25814a 16972909i bk6: 26040a 16959419i bk7: 26203a 16954683i bk8: 27328a 16883579i bk9: 27836a 16849867i bk10: 26044a 16942414i bk11: 27156a 16874265i bk12: 26928a 16891597i bk13: 27072a 16885832i bk14: 25005a 17023714i bk15: 25250a 17015014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.204763
Row_Buffer_Locality_read = 0.213502
Row_Buffer_Locality_write = 0.087625
Bank_Level_Parallism = 2.444542
Bank_Level_Parallism_Col = 1.529423
Bank_Level_Parallism_Ready = 1.114542
write_to_read_ratio_blp_rw_average = 0.092119
GrpLevelPara = 1.378302 

BW Util details:
bwutil = 0.102532 
total_CMD = 18394328 
util_bw = 1886008 
Wasted_Col = 5478874 
Wasted_Row = 2394334 
Idle = 8635112 

BW Util Bottlenecks: 
RCDc_limit = 6549552 
RCDWRc_limit = 292546 
WTRc_limit = 798900 
RTWc_limit = 662853 
CCDLc_limit = 271489 
rwq = 0 
CCDLc_limit_alone = 212593 
WTRc_limit_alone = 770109 
RTWc_limit_alone = 632748 

Commands details: 
total_CMD = 18394328 
n_nop = 17230827 
Read = 421135 
Write = 0 
L2_Alloc = 0 
L2_WB = 50367 
n_act = 359895 
n_pre = 359879 
n_ref = 0 
n_req = 452553 
total_req = 471502 

Dual Bus Interface Util: 
issued_total_row = 719774 
issued_total_col = 471502 
Row_Bus_Util =  0.039130 
CoL_Bus_Util = 0.025633 
Either_Row_CoL_Bus_Util = 0.063253 
Issued_on_Two_Bus_Simul_Util = 0.001510 
issued_two_Eff = 0.023872 
queue_avg = 0.549820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.54982
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17214417 n_act=365385 n_pre=365369 n_ref_event=0 n_req=458478 n_rd=426706 n_rd_L2_A=0 n_write=0 n_wr_bk=50803 bw_util=0.1038
n_activity=11463055 dram_eff=0.1666
bk0: 27002a 16907995i bk1: 26111a 16970763i bk2: 25560a 16992237i bk3: 25547a 17000395i bk4: 26702a 16929922i bk5: 27607a 16871013i bk6: 25809a 16976443i bk7: 25837a 16977673i bk8: 28558a 16799976i bk9: 27226a 16887773i bk10: 27540a 16855277i bk11: 26776a 16897122i bk12: 27983a 16826166i bk13: 27644a 16845544i bk14: 25642a 16972576i bk15: 25162a 17019323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.203065
Row_Buffer_Locality_read = 0.211926
Row_Buffer_Locality_write = 0.084068
Bank_Level_Parallism = 2.467044
Bank_Level_Parallism_Col = 1.532897
Bank_Level_Parallism_Ready = 1.113455
write_to_read_ratio_blp_rw_average = 0.091651
GrpLevelPara = 1.382315 

BW Util details:
bwutil = 0.103838 
total_CMD = 18394328 
util_bw = 1910036 
Wasted_Col = 5532393 
Wasted_Row = 2375675 
Idle = 8576224 

BW Util Bottlenecks: 
RCDc_limit = 6641192 
RCDWRc_limit = 296040 
WTRc_limit = 819804 
RTWc_limit = 670720 
CCDLc_limit = 274798 
rwq = 0 
CCDLc_limit_alone = 215571 
WTRc_limit_alone = 790525 
RTWc_limit_alone = 640772 

Commands details: 
total_CMD = 18394328 
n_nop = 17214417 
Read = 426706 
Write = 0 
L2_Alloc = 0 
L2_WB = 50803 
n_act = 365385 
n_pre = 365369 
n_ref = 0 
n_req = 458478 
total_req = 477509 

Dual Bus Interface Util: 
issued_total_row = 730754 
issued_total_col = 477509 
Row_Bus_Util =  0.039727 
CoL_Bus_Util = 0.025960 
Either_Row_CoL_Bus_Util = 0.064145 
Issued_on_Two_Bus_Simul_Util = 0.001541 
issued_two_Eff = 0.024029 
queue_avg = 0.531208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.531208
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17215012 n_act=365380 n_pre=365364 n_ref_event=0 n_req=457809 n_rd=426181 n_rd_L2_A=0 n_write=0 n_wr_bk=50719 bw_util=0.1037
n_activity=11462414 dram_eff=0.1664
bk0: 26702a 16916614i bk1: 26906a 16922565i bk2: 25698a 16978387i bk3: 26865a 16918488i bk4: 26814a 16909807i bk5: 26820a 16919996i bk6: 25430a 16991043i bk7: 25918a 16971366i bk8: 27885a 16839626i bk9: 27844a 16843360i bk10: 26696a 16905573i bk11: 27110a 16903319i bk12: 26561a 16917740i bk13: 27844a 16838983i bk14: 25292a 16992475i bk15: 25796a 16987515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.201912
Row_Buffer_Locality_read = 0.210282
Row_Buffer_Locality_write = 0.089130
Bank_Level_Parallism = 2.464063
Bank_Level_Parallism_Col = 1.532819
Bank_Level_Parallism_Ready = 1.112885
write_to_read_ratio_blp_rw_average = 0.091297
GrpLevelPara = 1.381707 

BW Util details:
bwutil = 0.103706 
total_CMD = 18394328 
util_bw = 1907600 
Wasted_Col = 5530712 
Wasted_Row = 2380631 
Idle = 8575385 

BW Util Bottlenecks: 
RCDc_limit = 6642817 
RCDWRc_limit = 293805 
WTRc_limit = 817617 
RTWc_limit = 665996 
CCDLc_limit = 276372 
rwq = 0 
CCDLc_limit_alone = 217075 
WTRc_limit_alone = 788329 
RTWc_limit_alone = 635987 

Commands details: 
total_CMD = 18394328 
n_nop = 17215012 
Read = 426181 
Write = 0 
L2_Alloc = 0 
L2_WB = 50719 
n_act = 365380 
n_pre = 365364 
n_ref = 0 
n_req = 457809 
total_req = 476900 

Dual Bus Interface Util: 
issued_total_row = 730744 
issued_total_col = 476900 
Row_Bus_Util =  0.039727 
CoL_Bus_Util = 0.025926 
Either_Row_CoL_Bus_Util = 0.064113 
Issued_on_Two_Bus_Simul_Util = 0.001540 
issued_two_Eff = 0.024021 
queue_avg = 0.533839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.533839
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17228150 n_act=360680 n_pre=360664 n_ref_event=0 n_req=453477 n_rd=421888 n_rd_L2_A=0 n_write=0 n_wr_bk=50674 bw_util=0.1028
n_activity=11440240 dram_eff=0.1652
bk0: 26971a 16913867i bk1: 26582a 16940197i bk2: 24963a 17028533i bk3: 24771a 17050280i bk4: 27018a 16907239i bk5: 26406a 16948190i bk6: 26069a 16948190i bk7: 25748a 16982523i bk8: 28265a 16823428i bk9: 27824a 16844778i bk10: 27099a 16879014i bk11: 25684a 16972283i bk12: 27157a 16871669i bk13: 26949a 16902041i bk14: 25376a 16991259i bk15: 25006a 17017901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.204652
Row_Buffer_Locality_read = 0.213637
Row_Buffer_Locality_write = 0.084650
Bank_Level_Parallism = 2.449161
Bank_Level_Parallism_Col = 1.528973
Bank_Level_Parallism_Ready = 1.114696
write_to_read_ratio_blp_rw_average = 0.092466
GrpLevelPara = 1.379120 

BW Util details:
bwutil = 0.102763 
total_CMD = 18394328 
util_bw = 1890248 
Wasted_Col = 5485473 
Wasted_Row = 2395182 
Idle = 8623425 

BW Util Bottlenecks: 
RCDc_limit = 6558004 
RCDWRc_limit = 294311 
WTRc_limit = 807450 
RTWc_limit = 659369 
CCDLc_limit = 271682 
rwq = 0 
CCDLc_limit_alone = 213700 
WTRc_limit_alone = 778459 
RTWc_limit_alone = 630378 

Commands details: 
total_CMD = 18394328 
n_nop = 17228150 
Read = 421888 
Write = 0 
L2_Alloc = 0 
L2_WB = 50674 
n_act = 360680 
n_pre = 360664 
n_ref = 0 
n_req = 453477 
total_req = 472562 

Dual Bus Interface Util: 
issued_total_row = 721344 
issued_total_col = 472562 
Row_Bus_Util =  0.039216 
CoL_Bus_Util = 0.025691 
Either_Row_CoL_Bus_Util = 0.063399 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.023777 
queue_avg = 0.536361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.536361
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17224852 n_act=361803 n_pre=361787 n_ref_event=0 n_req=454582 n_rd=423150 n_rd_L2_A=0 n_write=0 n_wr_bk=50544 bw_util=0.103
n_activity=11441991 dram_eff=0.1656
bk0: 26847a 16927838i bk1: 26476a 16942062i bk2: 25506a 17003753i bk3: 25944a 16980225i bk4: 26165a 16943193i bk5: 26504a 16946862i bk6: 26037a 16969432i bk7: 25835a 16980553i bk8: 28154a 16827863i bk9: 27605a 16858202i bk10: 27087a 16893276i bk11: 26489a 16935320i bk12: 27046a 16898123i bk13: 26846a 16889356i bk14: 25399a 16999954i bk15: 25210a 17017685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.204115
Row_Buffer_Locality_read = 0.212967
Row_Buffer_Locality_write = 0.084945
Bank_Level_Parallism = 2.448269
Bank_Level_Parallism_Col = 1.529412
Bank_Level_Parallism_Ready = 1.111387
write_to_read_ratio_blp_rw_average = 0.092229
GrpLevelPara = 1.379369 

BW Util details:
bwutil = 0.103009 
total_CMD = 18394328 
util_bw = 1894776 
Wasted_Col = 5492213 
Wasted_Row = 2390071 
Idle = 8617268 

BW Util Bottlenecks: 
RCDc_limit = 6579686 
RCDWRc_limit = 292956 
WTRc_limit = 804084 
RTWc_limit = 664384 
CCDLc_limit = 272966 
rwq = 0 
CCDLc_limit_alone = 213934 
WTRc_limit_alone = 774683 
RTWc_limit_alone = 634753 

Commands details: 
total_CMD = 18394328 
n_nop = 17224852 
Read = 423150 
Write = 0 
L2_Alloc = 0 
L2_WB = 50544 
n_act = 361803 
n_pre = 361787 
n_ref = 0 
n_req = 454582 
total_req = 473694 

Dual Bus Interface Util: 
issued_total_row = 723590 
issued_total_col = 473694 
Row_Bus_Util =  0.039338 
CoL_Bus_Util = 0.025752 
Either_Row_CoL_Bus_Util = 0.063578 
Issued_on_Two_Bus_Simul_Util = 0.001512 
issued_two_Eff = 0.023778 
queue_avg = 0.501316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.501316
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18394328 n_nop=17239350 n_act=356853 n_pre=356837 n_ref_event=0 n_req=449175 n_rd=417833 n_rd_L2_A=0 n_write=0 n_wr_bk=50401 bw_util=0.1018
n_activity=11413347 dram_eff=0.1641
bk0: 26094a 16976023i bk1: 26869a 16928611i bk2: 24821a 17046365i bk3: 25015a 17040935i bk4: 26921a 16919643i bk5: 26023a 16960549i bk6: 25091a 17026178i bk7: 25418a 17018498i bk8: 26944a 16905738i bk9: 27232a 16892374i bk10: 26456a 16915196i bk11: 26532a 16923858i bk12: 26819a 16917248i bk13: 26881a 16908722i bk14: 25403a 17000341i bk15: 25314a 17014293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.205555
Row_Buffer_Locality_read = 0.214784
Row_Buffer_Locality_write = 0.082509
Bank_Level_Parallism = 2.421220
Bank_Level_Parallism_Col = 1.521932
Bank_Level_Parallism_Ready = 1.112835
write_to_read_ratio_blp_rw_average = 0.092958
GrpLevelPara = 1.373900 

BW Util details:
bwutil = 0.101821 
total_CMD = 18394328 
util_bw = 1872936 
Wasted_Col = 5455300 
Wasted_Row = 2399735 
Idle = 8666357 

BW Util Bottlenecks: 
RCDc_limit = 6498607 
RCDWRc_limit = 294481 
WTRc_limit = 798539 
RTWc_limit = 655649 
CCDLc_limit = 269156 
rwq = 0 
CCDLc_limit_alone = 210759 
WTRc_limit_alone = 769481 
RTWc_limit_alone = 626310 

Commands details: 
total_CMD = 18394328 
n_nop = 17239350 
Read = 417833 
Write = 0 
L2_Alloc = 0 
L2_WB = 50401 
n_act = 356853 
n_pre = 356837 
n_ref = 0 
n_req = 449175 
total_req = 468234 

Dual Bus Interface Util: 
issued_total_row = 713690 
issued_total_col = 468234 
Row_Bus_Util =  0.038799 
CoL_Bus_Util = 0.025455 
Either_Row_CoL_Bus_Util = 0.062790 
Issued_on_Two_Bus_Simul_Util = 0.001465 
issued_two_Eff = 0.023330 
queue_avg = 0.500569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 583158, Miss = 212475, Miss_rate = 0.364, Pending_hits = 658, Reservation_fails = 0
L2_cache_bank[1]: Access = 600071, Miss = 212672, Miss_rate = 0.354, Pending_hits = 517, Reservation_fails = 285
L2_cache_bank[2]: Access = 596287, Miss = 210036, Miss_rate = 0.352, Pending_hits = 485, Reservation_fails = 175
L2_cache_bank[3]: Access = 618202, Miss = 211400, Miss_rate = 0.342, Pending_hits = 528, Reservation_fails = 326
L2_cache_bank[4]: Access = 596770, Miss = 213023, Miss_rate = 0.357, Pending_hits = 529, Reservation_fails = 147
L2_cache_bank[5]: Access = 584954, Miss = 211222, Miss_rate = 0.361, Pending_hits = 541, Reservation_fails = 248
L2_cache_bank[6]: Access = 602308, Miss = 209891, Miss_rate = 0.348, Pending_hits = 539, Reservation_fails = 841
L2_cache_bank[7]: Access = 586087, Miss = 211846, Miss_rate = 0.361, Pending_hits = 528, Reservation_fails = 849
L2_cache_bank[8]: Access = 967720, Miss = 210560, Miss_rate = 0.218, Pending_hits = 659, Reservation_fails = 395
L2_cache_bank[9]: Access = 601677, Miss = 209040, Miss_rate = 0.347, Pending_hits = 456, Reservation_fails = 3
L2_cache_bank[10]: Access = 599340, Miss = 212035, Miss_rate = 0.354, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[11]: Access = 585941, Miss = 212329, Miss_rate = 0.362, Pending_hits = 533, Reservation_fails = 380
L2_cache_bank[12]: Access = 619541, Miss = 209241, Miss_rate = 0.338, Pending_hits = 536, Reservation_fails = 155
L2_cache_bank[13]: Access = 597549, Miss = 211902, Miss_rate = 0.355, Pending_hits = 518, Reservation_fails = 562
L2_cache_bank[14]: Access = 604974, Miss = 214801, Miss_rate = 0.355, Pending_hits = 547, Reservation_fails = 721
L2_cache_bank[15]: Access = 598637, Miss = 211914, Miss_rate = 0.354, Pending_hits = 497, Reservation_fails = 338
L2_cache_bank[16]: Access = 597255, Miss = 211087, Miss_rate = 0.353, Pending_hits = 632, Reservation_fails = 0
L2_cache_bank[17]: Access = 600989, Miss = 215109, Miss_rate = 0.358, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 598559, Miss = 212928, Miss_rate = 0.356, Pending_hits = 524, Reservation_fails = 24
L2_cache_bank[19]: Access = 600956, Miss = 208975, Miss_rate = 0.348, Pending_hits = 533, Reservation_fails = 0
L2_cache_bank[20]: Access = 609264, Miss = 212248, Miss_rate = 0.348, Pending_hits = 496, Reservation_fails = 62
L2_cache_bank[21]: Access = 596106, Miss = 210918, Miss_rate = 0.354, Pending_hits = 487, Reservation_fails = 526
L2_cache_bank[22]: Access = 604516, Miss = 208554, Miss_rate = 0.345, Pending_hits = 547, Reservation_fails = 657
L2_cache_bank[23]: Access = 591076, Miss = 209289, Miss_rate = 0.354, Pending_hits = 502, Reservation_fails = 1300
L2_total_cache_accesses = 14741937
L2_total_cache_misses = 5073495
L2_total_cache_miss_rate = 0.3442
L2_total_cache_pending_hits = 12946
L2_total_cache_reservation_fails = 7994
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8485684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2012055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3061298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12944
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1169812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13571981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1169956
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2287
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5707
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=14741937
icnt_total_pkts_simt_to_mem=14741937
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14741937
Req_Network_cycles = 7172764
Req_Network_injected_packets_per_cycle =       2.0553 
Req_Network_conflicts_per_cycle =       0.2775
Req_Network_conflicts_per_cycle_util =       0.4391
Req_Bank_Level_Parallism =       3.2514
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6263
Req_Network_out_buffer_full_per_cycle =       0.0002
Req_Network_out_buffer_avg_util =       0.1902

Reply_Network_injected_packets_num = 14741937
Reply_Network_cycles = 7172764
Reply_Network_injected_packets_per_cycle =        2.0553
Reply_Network_conflicts_per_cycle =        1.3192
Reply_Network_conflicts_per_cycle_util =       2.0790
Reply_Bank_Level_Parallism =       3.2390
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1635
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0685
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 25 min, 19 sec (30319 sec)
gpgpu_simulation_rate = 4529 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 5783898x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 84865
gpu_sim_insn = 19684747
gpu_ipc =     231.9537
gpu_tot_sim_cycle = 7257629
gpu_tot_sim_insn = 157021566
gpu_tot_ipc =      21.6354
gpu_tot_issued_cta = 7160
gpu_occupancy = 92.5022% 
gpu_tot_occupancy = 29.0469% 
max_total_param_size = 0
gpu_stall_dramfull = 56561
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      15.3345
partiton_level_parallism_total  =       2.2105
partiton_level_parallism_util =      16.4199
partiton_level_parallism_util_total  =       3.4777
L2_BW  =     669.8098 GB/Sec
L2_BW_total  =      96.5565 GB/Sec
gpu_total_sim_rate=5037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 895261, Miss = 510088, Miss_rate = 0.570, Pending_hits = 17253, Reservation_fails = 206327
	L1D_cache_core[1]: Access = 910047, Miss = 523420, Miss_rate = 0.575, Pending_hits = 19107, Reservation_fails = 207614
	L1D_cache_core[2]: Access = 821560, Miss = 472962, Miss_rate = 0.576, Pending_hits = 17922, Reservation_fails = 207047
	L1D_cache_core[3]: Access = 1020916, Miss = 607498, Miss_rate = 0.595, Pending_hits = 20313, Reservation_fails = 251121
	L1D_cache_core[4]: Access = 968611, Miss = 567750, Miss_rate = 0.586, Pending_hits = 20983, Reservation_fails = 234717
	L1D_cache_core[5]: Access = 774579, Miss = 443527, Miss_rate = 0.573, Pending_hits = 17683, Reservation_fails = 199379
	L1D_cache_core[6]: Access = 901754, Miss = 518102, Miss_rate = 0.575, Pending_hits = 18402, Reservation_fails = 223515
	L1D_cache_core[7]: Access = 702157, Miss = 373454, Miss_rate = 0.532, Pending_hits = 14568, Reservation_fails = 169590
	L1D_cache_core[8]: Access = 860537, Miss = 493735, Miss_rate = 0.574, Pending_hits = 19048, Reservation_fails = 210976
	L1D_cache_core[9]: Access = 936372, Miss = 540637, Miss_rate = 0.577, Pending_hits = 19778, Reservation_fails = 233910
	L1D_cache_core[10]: Access = 865403, Miss = 481503, Miss_rate = 0.556, Pending_hits = 18091, Reservation_fails = 203850
	L1D_cache_core[11]: Access = 735220, Miss = 404998, Miss_rate = 0.551, Pending_hits = 16625, Reservation_fails = 191414
	L1D_cache_core[12]: Access = 1004224, Miss = 602826, Miss_rate = 0.600, Pending_hits = 20101, Reservation_fails = 246125
	L1D_cache_core[13]: Access = 863498, Miss = 499839, Miss_rate = 0.579, Pending_hits = 20250, Reservation_fails = 207869
	L1D_cache_core[14]: Access = 694720, Miss = 396230, Miss_rate = 0.570, Pending_hits = 17142, Reservation_fails = 187253
	L1D_cache_core[15]: Access = 998268, Miss = 578602, Miss_rate = 0.580, Pending_hits = 21172, Reservation_fails = 233481
	L1D_cache_core[16]: Access = 851709, Miss = 484068, Miss_rate = 0.568, Pending_hits = 17491, Reservation_fails = 214760
	L1D_cache_core[17]: Access = 743073, Miss = 409725, Miss_rate = 0.551, Pending_hits = 14508, Reservation_fails = 187172
	L1D_cache_core[18]: Access = 774986, Miss = 432865, Miss_rate = 0.559, Pending_hits = 17391, Reservation_fails = 192538
	L1D_cache_core[19]: Access = 1168611, Miss = 710084, Miss_rate = 0.608, Pending_hits = 23623, Reservation_fails = 274735
	L1D_cache_core[20]: Access = 733376, Miss = 408664, Miss_rate = 0.557, Pending_hits = 15028, Reservation_fails = 192372
	L1D_cache_core[21]: Access = 844358, Miss = 474286, Miss_rate = 0.562, Pending_hits = 18268, Reservation_fails = 209527
	L1D_cache_core[22]: Access = 1008698, Miss = 603377, Miss_rate = 0.598, Pending_hits = 21013, Reservation_fails = 255270
	L1D_cache_core[23]: Access = 885030, Miss = 498688, Miss_rate = 0.563, Pending_hits = 19830, Reservation_fails = 208167
	L1D_cache_core[24]: Access = 842839, Miss = 493584, Miss_rate = 0.586, Pending_hits = 18106, Reservation_fails = 207619
	L1D_cache_core[25]: Access = 982926, Miss = 559970, Miss_rate = 0.570, Pending_hits = 19713, Reservation_fails = 218218
	L1D_cache_core[26]: Access = 667740, Miss = 366860, Miss_rate = 0.549, Pending_hits = 15977, Reservation_fails = 181330
	L1D_cache_core[27]: Access = 989559, Miss = 583893, Miss_rate = 0.590, Pending_hits = 20218, Reservation_fails = 236043
	L1D_cache_core[28]: Access = 800968, Miss = 437113, Miss_rate = 0.546, Pending_hits = 16826, Reservation_fails = 181082
	L1D_cache_core[29]: Access = 707434, Miss = 387308, Miss_rate = 0.547, Pending_hits = 15802, Reservation_fails = 175141
	L1D_total_cache_accesses = 25954434
	L1D_total_cache_misses = 14865656
	L1D_total_cache_miss_rate = 0.5728
	L1D_total_cache_pending_hits = 552232
	L1D_total_cache_reservation_fails = 6348162
	L1D_cache_data_port_util = 0.064
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9358984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 552149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12624853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6329672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2123527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 552153
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1177562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24659513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1294921

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2986429
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3340697
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18429
ctas_completed 7160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
34541, 108814, 27614, 26798, 26901, 38053, 23523, 32071, 26056, 54987, 32861, 35376, 39764, 54130, 34488, 43451, 31995, 49878, 32925, 31492, 26852, 43296, 31768, 31313, 29225, 23266, 63623, 20241, 21856, 27925, 18059, 18634, 
gpgpu_n_tot_thrd_icount = 1064585920
gpgpu_n_tot_w_icount = 33268310
gpgpu_n_stall_shd_mem = 8617387
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14748376
gpgpu_n_mem_write_global = 1294921
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28357185
gpgpu_n_store_insn = 2560085
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6415360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7858373
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 759014
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3524465	W0_Idle:113592081	W0_Scoreboard:510936700	W1:18145815	W2:3475851	W3:1723278	W4:1150054	W5:882251	W6:731537	W7:635584	W8:557002	W9:492619	W10:440232	W11:395405	W12:356951	W13:334402	W14:295747	W15:274322	W16:232840	W17:208149	W18:174485	W19:149301	W20:132211	W21:125416	W22:123715	W23:122106	W24:121923	W25:120193	W26:111051	W27:95987	W28:83774	W29:80996	W30:91318	W31:99130	W32:1304665
single_issue_nums: WS0:8361587	WS1:8160867	WS2:8446967	WS3:8298889	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117987008 {8:14748376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51796840 {40:1294921,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 589935040 {40:14748376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10359368 {8:1294921,}
maxmflatency = 2949 
max_icnt2mem_latency = 1807 
maxmrqlatency = 1196 
max_icnt2sh_latency = 253 
averagemflatency = 315 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 5 
mrq_lat_table:4376251 	62021 	114961 	245794 	428466 	174423 	66128 	45794 	27531 	3021 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8582231 	6647656 	749574 	63054 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13570713 	836360 	660684 	873265 	99597 	2678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11960748 	2028089 	1037376 	617831 	289696 	94748 	14809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	404 	6813 	27 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        58 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        55 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        54        62 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        53        58 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        50        53 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        53        54 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        55        60 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        54 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        55        57 
dram[9]:        64        64        63        63        63        64        64        64        64        64        64        64        64        64        56        56 
dram[10]:        64        64        60        61        62        62        64        64        64        64        64        64        64        64        54        54 
dram[11]:        64        64        63        64        63        64        64        64        64        64        64        64        64        64        55        54 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    191387    381777    269108    733104    297905    196797    706058    330844    246482    186688    324333 
dram[1]:    341177    320859    374707    531419    570462    241585    232102    308517    186434    229054    714168    263332    185918    225223    461906    255893 
dram[2]:    850457    272572    124145    322059    170002    248096    143318    266408    149431    259422    303513    268642    214867    252015    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    445891    271224    509422    657154    248811    372818    186715    255600 
dram[4]:    271040    231749    550780    182447    244296    122555    211344    163660    964178    209653    252751    197372    401253    316261    235764    301044 
dram[5]:    207301    286499    519662    180697    683415    269282    190633    192918    242974    560473    215721    307994    318546    375941    206991    242767 
dram[6]:    196060    411241    282945    293568    291330    514138    440749    302351    509648    262106    277194    422192    363758    456095    289551    539940 
dram[7]:    294929    173718    176822    585372    169718    218093    275435    375371    253294    344578    218310    347218    205021    231535    273516    694830 
dram[8]:    291283    181636    231728    184483    273333    302436    170143    209137    186644    367107    197186    210070    238631    227942    164748    207693 
dram[9]:    241313    393278    333394    463772    354883    672629    423122    562794    347868    439254    131916    288053    469724    204096    276363    143382 
dram[10]:    560192    172638    189947    308630    265370    235396    631722    687409    281308    186192    313149    249722    319414    459545    295118    275568 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    191103    269937    382783    192648    210282    339987    467235    114753    223374 
average row accesses per activate:
dram[0]:  1.268882  1.275249  1.275542  1.283571  1.274957  1.278676  1.273800  1.290198  1.256569  1.258009  1.266140  1.261924  1.264148  1.277140  1.267828  1.279771 
dram[1]:  1.275442  1.280725  1.286389  1.284779  1.277648  1.286063  1.284264  1.287327  1.253087  1.260893  1.268242  1.263658  1.271538  1.270936  1.286687  1.274567 
dram[2]:  1.280106  1.281606  1.286712  1.287260  1.275530  1.272775  1.284585  1.280903  1.260403  1.263427  1.261356  1.265307  1.268709  1.266307  1.281321  1.285396 
dram[3]:  1.282198  1.277408  1.278094  1.276461  1.271530  1.277424  1.283585  1.278517  1.270645  1.267155  1.265926  1.269017  1.276840  1.273162  1.282673  1.280344 
dram[4]:  1.276558  1.276253  1.280367  1.286928  1.269822  1.273369  1.269998  1.280376  1.255441  1.263831  1.265538  1.273664  1.273685  1.275813  1.274665  1.294374 
dram[5]:  1.283165  1.283937  1.290196  1.284023  1.280638  1.271630  1.295339  1.282291  1.258113  1.251997  1.270084  1.263234  1.279036  1.276568  1.294991  1.291335 
dram[6]:  1.284272  1.273995  1.288642  1.283975  1.279476  1.280612  1.280358  1.283096  1.265432  1.263602  1.269316  1.256170  1.268104  1.273467  1.299777  1.289679 
dram[7]:  1.274067  1.285154  1.280263  1.282009  1.276738  1.270455  1.283965  1.279766  1.252156  1.269476  1.261803  1.264167  1.271997  1.267848  1.282453  1.285306 
dram[8]:  1.269719  1.276602  1.273880  1.270928  1.270714  1.280033  1.280202  1.280096  1.249569  1.267641  1.264131  1.268951  1.270812  1.263086  1.278503  1.287966 
dram[9]:  1.280580  1.282073  1.284844  1.289912  1.273022  1.282999  1.272946  1.277866  1.256871  1.265946  1.267652  1.278162  1.271309  1.276165  1.284656  1.285667 
dram[10]:  1.280544  1.280683  1.290846  1.281294  1.271628  1.279984  1.274180  1.281526  1.257648  1.258366  1.270653  1.269049  1.276238  1.267242  1.279442  1.289341 
dram[11]:  1.289029  1.278455  1.289426  1.286524  1.277361  1.280358  1.286598  1.286224  1.266266  1.263857  1.261368  1.271188  1.273860  1.271993  1.280006  1.289180 
average row locality = 5544397/4347948 = 1.275176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     27174     27002     26103     26170     27377     27542     26101     25884     28317     28681     27111     27811     27625     27185     26325     26013 
dram[1]:     27554     26843     25670     26740     27037     26506     25840     25499     28289     28526     26418     27659     27643     27115     25311     26211 
dram[2]:     26528     26709     25933     25744     27688     27048     26626     25968     28421     28090     27583     27203     27964     27729     25929     26360 
dram[3]:     26736     27244     25919     26249     26591     27099     26258     26580     27804     28074     27163     27009     27040     27464     26078     25806 
dram[4]:     26658     26950     25656     25836     26927     27048     26314     25517     28139     27867     27278     26760     27250     27603     25938     25139 
dram[5]:     26859     26489     25698     26051     28028     27700     26553     26045     27889     28317     26755     27623     27766     27884     26116     25928 
dram[6]:     26550     27279     25584     26158     27129     26308     26490     26674     27822     28342     26512     27616     27421     27596     25460     25687 
dram[7]:     27455     26581     25992     25949     27152     28082     26229     26278     29056     27734     28019     27243     28486     28139     26092     25610 
dram[8]:     27166     27356     26087     27278     27292     27290     25894     26378     28378     28345     27147     27545     27051     28370     25725     26208 
dram[9]:     27409     27036     25368     25168     27488     26905     26509     26185     28772     28338     27585     26147     27669     27466     25817     25406 
dram[10]:     27291     26912     25887     26370     26663     26979     26457     26274     28653     28106     27538     26939     27550     27328     25809     25635 
dram[11]:     26562     27314     25229     25395     27385     26519     25537     25866     27433     27713     26946     26970     27312     27383     25813     25747 
total dram reads = 5161518
bank skew: 29056/25139 = 1.16
chip skew: 434097/425124 = 1.02
number of total write accesses:
dram[0]:      3196      3168      3194      3123      3234      3187      3211      3196      3335      3318      3348      3484      3442      3458      3213      3200 
dram[1]:      3217      3180      3117      3118      3246      3152      3220      3136      3426      3397      3355      3346      3421      3379      3161      3262 
dram[2]:      3189      3201      3108      3085      3275      3291      3277      3225      3360      3340      3356      3420      3413      3384      3135      3165 
dram[3]:      3203      3209      3101      3106      3248      3233      3221      3226      3284      3286      3417      3369      3427      3477      3125      3052 
dram[4]:      3155      3199      3051      3113      3237      3247      3281      3234      3348      3366      3469      3380      3429      3278      3135      3126 
dram[5]:      3149      3139      3102      3175      3274      3262      3204      3237      3364      3359      3351      3433      3480      3422      3113      3179 
dram[6]:      3152      3175      3025      3155      3174      3216      3235      3318      3297      3375      3344      3413      3336      3413      3156      3139 
dram[7]:      3204      3166      3091      3124      3232      3233      3203      3173      3387      3326      3440      3453      3554      3486      3162      3096 
dram[8]:      3259      3208      3186      3172      3249      3206      3194      3232      3333      3349      3430      3343      3375      3416      3189      3164 
dram[9]:      3207      3196      3061      3092      3262      3241      3252      3156      3369      3365      3458      3404      3486      3362      3176      3120 
dram[10]:      3197      3182      3101      3118      3262      3217      3194      3181      3362      3382      3398      3359      3403      3471      3147      3100 
dram[11]:      3176      3178      3050      3095      3301      3244      3167      3187      3319      3293      3430      3387      3363      3419      3110      3201 
total dram writes = 625698
bank skew: 3554/3025 = 1.17
chip skew: 52330/51920 = 1.01
average mf latency per bank:
dram[0]:        734       773       740       766       714       706       707       731       867       878      1086      1000      1006      1150       846       847
dram[1]:        753       797       759       740       697       766       702       791       894       916      1093      1131      1039      1083       892       802
dram[2]:        807       762       778       767       735       711       702       725       832       832      1047       956      1088      1099       881       835
dram[3]:        825       772       758       738       714       717       723       713       935       895      1025      1054      1082       976       891       845
dram[4]:        780       792       843       744       753       712       708       715       852       919      1033      1016      1132      1119      4058       915
dram[5]:        791       797       811       746       718       717       752       681       899       815      1100       988      1112      1101       908       858
dram[6]:        782       793       815       778       768       729       695       701       916       900      1082      1024      1160      1018       908       874
dram[7]:        762       819       816       761       774       716       740       697       797       857      1005       949      1003      1069       849       906
dram[8]:        738       731       759       725       673       741       729       718       852       816       996      1101      1114      1029       889       854
dram[9]:        763       780       848       750       717       686       683       762       801       889       973      1058      1105      1080       886       884
dram[10]:        755       751       829       726       700       709       742       709       886       817      1076      1097      1039       994       875       942
dram[11]:        784       724       802       776       696       699       764       764       893       921       962      1024      1193      1028       861       867
maximum mf latency per bank:
dram[0]:       1750      1698      1693      1714      1755      2313      1630      2059      1726      1881      1619      1726      1625      2011      1697      1606
dram[1]:       1579      1792      1693      1888      1643      1634      1700      1755      1669      1644      1418      1652      1622      1863      1470      1712
dram[2]:       1947      1930      2070      1796      2038      1919      2167      2144      2161      1820      1931      1804      2228      1761      2407      1782
dram[3]:       2222      1932      1838      1912      1879      1868      2159      1817      1791      1579      2043      2030      1906      1884      1946      1845
dram[4]:       2002      1738      2074      2023      1916      1946      1858      1841      1768      1928      1975      1941      1934      1775      2045      1907
dram[5]:       2692      2095      2707      1789      2793      1828      2771      1924      2638      1955      2910      1822      2627      2285      2949      2015
dram[6]:       1952      1956      2263      1882      1933      2131      1774      1963      1665      2002      2114      2111      2188      2024      2182      2021
dram[7]:       1723      1739      1967      1700      1778      1867      1959      1695      1948      1718      1756      1813      2083      1816      1922      1709
dram[8]:       1881      2091      1773      2120      1615      2013      1598      2125      1849      2150      1633      2035      1974      2225      1729      2153
dram[9]:       2126      1923      1743      1634      1634      1872      1814      1637      1806      1665      2119      1862      1887      1782      1757      1802
dram[10]:       1736      1657      1938      1708      1809      1753      1985      1771      1985      1717      2105      1552      2095      1750      1893      1715
dram[11]:       1927      2050      1906      1896      1993      1827      2062      2010      1761      1855      1762      1950      2016      1839      1913      2015

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17425023 n_act=365168 n_pre=365152 n_ref_event=0 n_req=464392 n_rd=432421 n_rd_L2_A=0 n_write=0 n_wr_bk=52307 bw_util=0.1042
n_activity=11571175 dram_eff=0.1676
bk0: 27174a 17133912i bk1: 27002a 17150247i bk2: 26103a 17188609i bk3: 26170a 17197568i bk4: 27377a 17131535i bk5: 27542a 17123258i bk6: 26101a 17183705i bk7: 25884a 17215654i bk8: 28317a 17061295i bk9: 28681a 17038378i bk10: 27111a 17123128i bk11: 27811a 17076468i bk12: 27625a 17085859i bk13: 27185a 17129150i bk14: 26325a 17167054i bk15: 26013a 17199562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.213682
Row_Buffer_Locality_read = 0.222947
Row_Buffer_Locality_write = 0.088361
Bank_Level_Parallism = 2.456995
Bank_Level_Parallism_Col = 1.529791
Bank_Level_Parallism_Ready = 1.110692
write_to_read_ratio_blp_rw_average = 0.092410
GrpLevelPara = 1.380916 

BW Util details:
bwutil = 0.104176 
total_CMD = 18611960 
util_bw = 1938912 
Wasted_Col = 5540608 
Wasted_Row = 2397403 
Idle = 8735037 

BW Util Bottlenecks: 
RCDc_limit = 6632357 
RCDWRc_limit = 297207 
WTRc_limit = 818524 
RTWc_limit = 669997 
CCDLc_limit = 282365 
rwq = 0 
CCDLc_limit_alone = 222416 
WTRc_limit_alone = 788729 
RTWc_limit_alone = 639843 

Commands details: 
total_CMD = 18611960 
n_nop = 17425023 
Read = 432421 
Write = 0 
L2_Alloc = 0 
L2_WB = 52307 
n_act = 365168 
n_pre = 365152 
n_ref = 0 
n_req = 464392 
total_req = 484728 

Dual Bus Interface Util: 
issued_total_row = 730320 
issued_total_col = 484728 
Row_Bus_Util =  0.039239 
CoL_Bus_Util = 0.026044 
Either_Row_CoL_Bus_Util = 0.063773 
Issued_on_Two_Bus_Simul_Util = 0.001510 
issued_two_Eff = 0.023684 
queue_avg = 0.518718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.518718
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17436102 n_act=361284 n_pre=361268 n_ref_event=0 n_req=460765 n_rd=428861 n_rd_L2_A=0 n_write=0 n_wr_bk=52133 bw_util=0.1034
n_activity=11558519 dram_eff=0.1665
bk0: 27554a 17123232i bk1: 26843a 17164914i bk2: 25670a 17237380i bk3: 26740a 17178742i bk4: 27037a 17141855i bk5: 26506a 17190431i bk6: 25840a 17217415i bk7: 25499a 17244121i bk8: 28289a 17055427i bk9: 28526a 17046902i bk10: 26418a 17167749i bk11: 27659a 17102773i bk12: 27643a 17097234i bk13: 27115a 17125718i bk14: 25311a 17245505i bk15: 26211a 17183211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215921
Row_Buffer_Locality_read = 0.225721
Row_Buffer_Locality_write = 0.084190
Bank_Level_Parallism = 2.434643
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.108765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103373 
total_CMD = 18611960 
util_bw = 1923976 
Wasted_Col = 5503438 
Wasted_Row = 2408463 
Idle = 8776083 

BW Util Bottlenecks: 
RCDc_limit = 6565286 
RCDWRc_limit = 298113 
WTRc_limit = 800532 
RTWc_limit = 667153 
CCDLc_limit = 277609 
rwq = 0 
CCDLc_limit_alone = 218762 
WTRc_limit_alone = 772038 
RTWc_limit_alone = 636800 

Commands details: 
total_CMD = 18611960 
n_nop = 17436102 
Read = 428861 
Write = 0 
L2_Alloc = 0 
L2_WB = 52133 
n_act = 361284 
n_pre = 361268 
n_ref = 0 
n_req = 460765 
total_req = 480994 

Dual Bus Interface Util: 
issued_total_row = 722552 
issued_total_col = 480994 
Row_Bus_Util =  0.038822 
CoL_Bus_Util = 0.025843 
Either_Row_CoL_Bus_Util = 0.063178 
Issued_on_Two_Bus_Simul_Util = 0.001488 
issued_two_Eff = 0.023547 
queue_avg = 0.500718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.500718
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17429849 n_act=363503 n_pre=363487 n_ref_event=0 n_req=463374 n_rd=431523 n_rd_L2_A=0 n_write=0 n_wr_bk=52224 bw_util=0.104
n_activity=11535485 dram_eff=0.1677
bk0: 26528a 17175132i bk1: 26709a 17167372i bk2: 25933a 17215026i bk3: 25744a 17232774i bk4: 27688a 17110271i bk5: 27048a 17136564i bk6: 26626a 17168934i bk7: 25968a 17205128i bk8: 28421a 17049791i bk9: 28090a 17074906i bk10: 27583a 17096249i bk11: 27203a 17118881i bk12: 27964a 17072192i bk13: 27729a 17092903i bk14: 25929a 17201456i bk15: 26360a 17186009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215547
Row_Buffer_Locality_read = 0.225165
Row_Buffer_Locality_write = 0.085241
Bank_Level_Parallism = 2.459152
Bank_Level_Parallism_Col = 1.531737
Bank_Level_Parallism_Ready = 1.111473
write_to_read_ratio_blp_rw_average = 0.092985
GrpLevelPara = 1.381231 

BW Util details:
bwutil = 0.103965 
total_CMD = 18611960 
util_bw = 1934988 
Wasted_Col = 5511041 
Wasted_Row = 2382765 
Idle = 8783166 

BW Util Bottlenecks: 
RCDc_limit = 6600065 
RCDWRc_limit = 294928 
WTRc_limit = 804599 
RTWc_limit = 669716 
CCDLc_limit = 280041 
rwq = 0 
CCDLc_limit_alone = 220496 
WTRc_limit_alone = 775261 
RTWc_limit_alone = 639509 

Commands details: 
total_CMD = 18611960 
n_nop = 17429849 
Read = 431523 
Write = 0 
L2_Alloc = 0 
L2_WB = 52224 
n_act = 363503 
n_pre = 363487 
n_ref = 0 
n_req = 463374 
total_req = 483747 

Dual Bus Interface Util: 
issued_total_row = 726990 
issued_total_col = 483747 
Row_Bus_Util =  0.039060 
CoL_Bus_Util = 0.025991 
Either_Row_CoL_Bus_Util = 0.063514 
Issued_on_Two_Bus_Simul_Util = 0.001538 
issued_two_Eff = 0.024216 
queue_avg = 0.519137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.519137
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17435827 n_act=361341 n_pre=361325 n_ref_event=0 n_req=460907 n_rd=429114 n_rd_L2_A=0 n_write=0 n_wr_bk=51984 bw_util=0.1034
n_activity=11548235 dram_eff=0.1666
bk0: 26736a 17169813i bk1: 27244a 17144881i bk2: 25919a 17209822i bk3: 26249a 17196098i bk4: 26591a 17163807i bk5: 27099a 17143322i bk6: 26258a 17189659i bk7: 26580a 17179855i bk8: 27804a 17104682i bk9: 28074a 17084864i bk10: 27163a 17121140i bk11: 27009a 17129500i bk12: 27040a 17129694i bk13: 27464a 17111396i bk14: 26078a 17197915i bk15: 25806a 17223530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216039
Row_Buffer_Locality_read = 0.226019
Row_Buffer_Locality_write = 0.081339
Bank_Level_Parallism = 2.440054
Bank_Level_Parallism_Col = 1.527272
Bank_Level_Parallism_Ready = 1.113636
write_to_read_ratio_blp_rw_average = 0.092947
GrpLevelPara = 1.378301 

BW Util details:
bwutil = 0.103395 
total_CMD = 18611960 
util_bw = 1924392 
Wasted_Col = 5500348 
Wasted_Row = 2398675 
Idle = 8788545 

BW Util Bottlenecks: 
RCDc_limit = 6567702 
RCDWRc_limit = 297015 
WTRc_limit = 807805 
RTWc_limit = 663057 
CCDLc_limit = 277000 
rwq = 0 
CCDLc_limit_alone = 217738 
WTRc_limit_alone = 778417 
RTWc_limit_alone = 633183 

Commands details: 
total_CMD = 18611960 
n_nop = 17435827 
Read = 429114 
Write = 0 
L2_Alloc = 0 
L2_WB = 51984 
n_act = 361341 
n_pre = 361325 
n_ref = 0 
n_req = 460907 
total_req = 481098 

Dual Bus Interface Util: 
issued_total_row = 722666 
issued_total_col = 481098 
Row_Bus_Util =  0.038828 
CoL_Bus_Util = 0.025849 
Either_Row_CoL_Bus_Util = 0.063192 
Issued_on_Two_Bus_Simul_Util = 0.001485 
issued_two_Eff = 0.023493 
queue_avg = 0.503808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.503808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17440285 n_act=360034 n_pre=360018 n_ref_event=0 n_req=458717 n_rd=426880 n_rd_L2_A=0 n_write=0 n_wr_bk=52048 bw_util=0.1029
n_activity=11525245 dram_eff=0.1662
bk0: 26658a 17171350i bk1: 26950a 17150630i bk2: 25656a 17226310i bk3: 25836a 17227829i bk4: 26927a 17150417i bk5: 27048a 17151542i bk6: 26314a 17176257i bk7: 25517a 17225522i bk8: 28139a 17073393i bk9: 27867a 17089681i bk10: 27278a 17109374i bk11: 26760a 17153342i bk12: 27250a 17115340i bk13: 27603a 17115795i bk14: 25938a 17196731i bk15: 25139a 17260151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215146
Row_Buffer_Locality_read = 0.224862
Row_Buffer_Locality_write = 0.084870
Bank_Level_Parallism = 2.434156
Bank_Level_Parallism_Col = 1.522596
Bank_Level_Parallism_Ready = 1.108838
write_to_read_ratio_blp_rw_average = 0.093577
GrpLevelPara = 1.374779 

BW Util details:
bwutil = 0.102929 
total_CMD = 18611960 
util_bw = 1915712 
Wasted_Col = 5492756 
Wasted_Row = 2399361 
Idle = 8804131 

BW Util Bottlenecks: 
RCDc_limit = 6547067 
RCDWRc_limit = 298166 
WTRc_limit = 802734 
RTWc_limit = 662221 
CCDLc_limit = 275996 
rwq = 0 
CCDLc_limit_alone = 216898 
WTRc_limit_alone = 773487 
RTWc_limit_alone = 632370 

Commands details: 
total_CMD = 18611960 
n_nop = 17440285 
Read = 426880 
Write = 0 
L2_Alloc = 0 
L2_WB = 52048 
n_act = 360034 
n_pre = 360018 
n_ref = 0 
n_req = 458717 
total_req = 478928 

Dual Bus Interface Util: 
issued_total_row = 720052 
issued_total_col = 478928 
Row_Bus_Util =  0.038688 
CoL_Bus_Util = 0.025732 
Either_Row_CoL_Bus_Util = 0.062953 
Issued_on_Two_Bus_Simul_Util = 0.001467 
issued_two_Eff = 0.023304 
queue_avg = 0.515856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.515856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17430429 n_act=362819 n_pre=362803 n_ref_event=0 n_req=463714 n_rd=431701 n_rd_L2_A=0 n_write=0 n_wr_bk=52243 bw_util=0.104
n_activity=11544512 dram_eff=0.1677
bk0: 26859a 17163106i bk1: 26489a 17193166i bk2: 25698a 17229654i bk3: 26051a 17209612i bk4: 28028a 17098809i bk5: 27700a 17105953i bk6: 26553a 17180639i bk7: 26045a 17200281i bk8: 27889a 17080347i bk9: 28317a 17052458i bk10: 26755a 17133958i bk11: 27623a 17092881i bk12: 27766a 17089384i bk13: 27884a 17086821i bk14: 26116a 17197600i bk15: 25928a 17209126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.217597
Row_Buffer_Locality_read = 0.227178
Row_Buffer_Locality_write = 0.088402
Bank_Level_Parallism = 2.455123
Bank_Level_Parallism_Col = 1.537167
Bank_Level_Parallism_Ready = 1.117849
write_to_read_ratio_blp_rw_average = 0.093890
GrpLevelPara = 1.381909 

BW Util details:
bwutil = 0.104007 
total_CMD = 18611960 
util_bw = 1935776 
Wasted_Col = 5512666 
Wasted_Row = 2387477 
Idle = 8776041 

BW Util Bottlenecks: 
RCDc_limit = 6586813 
RCDWRc_limit = 296446 
WTRc_limit = 815726 
RTWc_limit = 679738 
CCDLc_limit = 281376 
rwq = 0 
CCDLc_limit_alone = 220648 
WTRc_limit_alone = 786171 
RTWc_limit_alone = 648565 

Commands details: 
total_CMD = 18611960 
n_nop = 17430429 
Read = 431701 
Write = 0 
L2_Alloc = 0 
L2_WB = 52243 
n_act = 362819 
n_pre = 362803 
n_ref = 0 
n_req = 463714 
total_req = 483944 

Dual Bus Interface Util: 
issued_total_row = 725622 
issued_total_col = 483944 
Row_Bus_Util =  0.038987 
CoL_Bus_Util = 0.026002 
Either_Row_CoL_Bus_Util = 0.063482 
Issued_on_Two_Bus_Simul_Util = 0.001506 
issued_two_Eff = 0.023728 
queue_avg = 0.579209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.579209
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17438146 n_act=360540 n_pre=360524 n_ref_event=0 n_req=460439 n_rd=428628 n_rd_L2_A=0 n_write=0 n_wr_bk=51923 bw_util=0.1033
n_activity=11542285 dram_eff=0.1665
bk0: 26550a 17184398i bk1: 27279a 17134385i bk2: 25584a 17236426i bk3: 26158a 17206567i bk4: 27129a 17146191i bk5: 26308a 17185672i bk6: 26490a 17173951i bk7: 26674a 17167815i bk8: 27822a 17096031i bk9: 28342a 17061991i bk10: 26512a 17154732i bk11: 27616a 17086508i bk12: 27421a 17103993i bk13: 27596a 17097798i bk14: 25460a 17237191i bk15: 25687a 17229001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216982
Row_Buffer_Locality_read = 0.226478
Row_Buffer_Locality_write = 0.089026
Bank_Level_Parallism = 2.441574
Bank_Level_Parallism_Col = 1.529457
Bank_Level_Parallism_Ready = 1.113669
write_to_read_ratio_blp_rw_average = 0.093278
GrpLevelPara = 1.378412 

BW Util details:
bwutil = 0.103278 
total_CMD = 18611960 
util_bw = 1922204 
Wasted_Col = 5493851 
Wasted_Row = 2400619 
Idle = 8795286 

BW Util Bottlenecks: 
RCDc_limit = 6555414 
RCDWRc_limit = 295173 
WTRc_limit = 802679 
RTWc_limit = 668369 
CCDLc_limit = 277401 
rwq = 0 
CCDLc_limit_alone = 217593 
WTRc_limit_alone = 773551 
RTWc_limit_alone = 637689 

Commands details: 
total_CMD = 18611960 
n_nop = 17438146 
Read = 428628 
Write = 0 
L2_Alloc = 0 
L2_WB = 51923 
n_act = 360540 
n_pre = 360524 
n_ref = 0 
n_req = 460439 
total_req = 480551 

Dual Bus Interface Util: 
issued_total_row = 721064 
issued_total_col = 480551 
Row_Bus_Util =  0.038742 
CoL_Bus_Util = 0.025819 
Either_Row_CoL_Bus_Util = 0.063068 
Issued_on_Two_Bus_Simul_Util = 0.001494 
issued_two_Eff = 0.023684 
queue_avg = 0.549322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.549322
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17421877 n_act=366028 n_pre=366012 n_ref_event=0 n_req=466254 n_rd=434097 n_rd_L2_A=0 n_write=0 n_wr_bk=52330 bw_util=0.1045
n_activity=11562119 dram_eff=0.1683
bk0: 27455a 17120990i bk1: 26581a 17183173i bk2: 25992a 17206190i bk3: 25949a 17214362i bk4: 27152a 17142868i bk5: 28082a 17084133i bk6: 26229a 17190826i bk7: 26278a 17191821i bk8: 29056a 17012240i bk9: 27734a 17100188i bk10: 28019a 17067012i bk11: 27243a 17110042i bk12: 28486a 17038259i bk13: 28139a 17057424i bk14: 26092a 17186046i bk15: 25610a 17233065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214977
Row_Buffer_Locality_read = 0.224553
Row_Buffer_Locality_write = 0.085705
Bank_Level_Parallism = 2.464202
Bank_Level_Parallism_Col = 1.532884
Bank_Level_Parallism_Ready = 1.112543
write_to_read_ratio_blp_rw_average = 0.092824
GrpLevelPara = 1.382364 

BW Util details:
bwutil = 0.104541 
total_CMD = 18611960 
util_bw = 1945708 
Wasted_Col = 5547645 
Wasted_Row = 2381240 
Idle = 8737367 

BW Util Bottlenecks: 
RCDc_limit = 6647086 
RCDWRc_limit = 298558 
WTRc_limit = 823632 
RTWc_limit = 676209 
CCDLc_limit = 280941 
rwq = 0 
CCDLc_limit_alone = 220900 
WTRc_limit_alone = 794076 
RTWc_limit_alone = 645724 

Commands details: 
total_CMD = 18611960 
n_nop = 17421877 
Read = 434097 
Write = 0 
L2_Alloc = 0 
L2_WB = 52330 
n_act = 366028 
n_pre = 366012 
n_ref = 0 
n_req = 466254 
total_req = 486427 

Dual Bus Interface Util: 
issued_total_row = 732040 
issued_total_col = 486427 
Row_Bus_Util =  0.039332 
CoL_Bus_Util = 0.026135 
Either_Row_CoL_Bus_Util = 0.063942 
Issued_on_Two_Bus_Simul_Util = 0.001525 
issued_two_Eff = 0.023850 
queue_avg = 0.531102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.531102
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17422414 n_act=366057 n_pre=366041 n_ref_event=0 n_req=465539 n_rd=433510 n_rd_L2_A=0 n_write=0 n_wr_bk=52305 bw_util=0.1044
n_activity=11560528 dram_eff=0.1681
bk0: 27166a 17129176i bk1: 27356a 17134818i bk2: 26087a 17191798i bk3: 27278a 17132150i bk4: 27292a 17121704i bk5: 27290a 17132718i bk6: 25894a 17204280i bk7: 26378a 17184488i bk8: 28378a 17050944i bk9: 28345a 17055928i bk10: 27147a 17119232i bk11: 27545a 17116069i bk12: 27051a 17129565i bk13: 28370a 17051295i bk14: 25725a 17205754i bk15: 26208a 17201473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.213709
Row_Buffer_Locality_read = 0.222825
Row_Buffer_Locality_write = 0.090324
Bank_Level_Parallism = 2.461244
Bank_Level_Parallism_Col = 1.532984
Bank_Level_Parallism_Ready = 1.112270
write_to_read_ratio_blp_rw_average = 0.092451
GrpLevelPara = 1.381774 

BW Util details:
bwutil = 0.104409 
total_CMD = 18611960 
util_bw = 1943260 
Wasted_Col = 5546304 
Wasted_Row = 2386819 
Idle = 8735577 

BW Util Bottlenecks: 
RCDc_limit = 6648970 
RCDWRc_limit = 296530 
WTRc_limit = 821523 
RTWc_limit = 671493 
CCDLc_limit = 282722 
rwq = 0 
CCDLc_limit_alone = 222568 
WTRc_limit_alone = 791906 
RTWc_limit_alone = 640956 

Commands details: 
total_CMD = 18611960 
n_nop = 17422414 
Read = 433510 
Write = 0 
L2_Alloc = 0 
L2_WB = 52305 
n_act = 366057 
n_pre = 366041 
n_ref = 0 
n_req = 465539 
total_req = 485815 

Dual Bus Interface Util: 
issued_total_row = 732098 
issued_total_col = 485815 
Row_Bus_Util =  0.039335 
CoL_Bus_Util = 0.026102 
Either_Row_CoL_Bus_Util = 0.063913 
Issued_on_Two_Bus_Simul_Util = 0.001524 
issued_two_Eff = 0.023847 
queue_avg = 0.533095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.533095
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17435623 n_act=361318 n_pre=361302 n_ref_event=0 n_req=461241 n_rd=429268 n_rd_L2_A=0 n_write=0 n_wr_bk=52207 bw_util=0.1035
n_activity=11540242 dram_eff=0.1669
bk0: 27409a 17126755i bk1: 27036a 17152766i bk2: 25368a 17242258i bk3: 25168a 17263995i bk4: 27488a 17120166i bk5: 26905a 17161793i bk6: 26509a 17162507i bk7: 26185a 17195908i bk8: 28772a 17036183i bk9: 28338a 17056450i bk10: 27585a 17091827i bk11: 26147a 17185335i bk12: 27669a 17084382i bk13: 27466a 17114186i bk14: 25817a 17204115i bk15: 25406a 17231491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216657
Row_Buffer_Locality_read = 0.226371
Row_Buffer_Locality_write = 0.086229
Bank_Level_Parallism = 2.445974
Bank_Level_Parallism_Col = 1.528861
Bank_Level_Parallism_Ready = 1.113723
write_to_read_ratio_blp_rw_average = 0.093606
GrpLevelPara = 1.379091 

BW Util details:
bwutil = 0.103476 
total_CMD = 18611960 
util_bw = 1925900 
Wasted_Col = 5501191 
Wasted_Row = 2401676 
Idle = 8783193 

BW Util Bottlenecks: 
RCDc_limit = 6563938 
RCDWRc_limit = 296916 
WTRc_limit = 811846 
RTWc_limit = 664546 
CCDLc_limit = 277957 
rwq = 0 
CCDLc_limit_alone = 219143 
WTRc_limit_alone = 782592 
RTWc_limit_alone = 634986 

Commands details: 
total_CMD = 18611960 
n_nop = 17435623 
Read = 429268 
Write = 0 
L2_Alloc = 0 
L2_WB = 52207 
n_act = 361318 
n_pre = 361302 
n_ref = 0 
n_req = 461241 
total_req = 481475 

Dual Bus Interface Util: 
issued_total_row = 722620 
issued_total_col = 481475 
Row_Bus_Util =  0.038826 
CoL_Bus_Util = 0.025869 
Either_Row_CoL_Bus_Util = 0.063203 
Issued_on_Two_Bus_Simul_Util = 0.001491 
issued_two_Eff = 0.023597 
queue_avg = 0.535900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.5359
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17432437 n_act=362455 n_pre=362439 n_ref_event=0 n_req=462207 n_rd=430391 n_rd_L2_A=0 n_write=0 n_wr_bk=52074 bw_util=0.1037
n_activity=11540651 dram_eff=0.1672
bk0: 27291a 17140648i bk1: 26912a 17155409i bk2: 25887a 17217982i bk3: 26370a 17194157i bk4: 26663a 17156236i bk5: 26979a 17159873i bk6: 26457a 17183366i bk7: 26274a 17194100i bk8: 28653a 17039801i bk9: 28106a 17070305i bk10: 27538a 17105913i bk11: 26939a 17148049i bk12: 27550a 17110692i bk13: 27328a 17102075i bk14: 25809a 17213581i bk15: 25635a 17230755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215834
Row_Buffer_Locality_read = 0.225402
Row_Buffer_Locality_write = 0.086403
Bank_Level_Parallism = 2.445451
Bank_Level_Parallism_Col = 1.529433
Bank_Level_Parallism_Ready = 1.110527
write_to_read_ratio_blp_rw_average = 0.093331
GrpLevelPara = 1.379496 

BW Util details:
bwutil = 0.103689 
total_CMD = 18611960 
util_bw = 1929860 
Wasted_Col = 5507015 
Wasted_Row = 2396203 
Idle = 8778882 

BW Util Bottlenecks: 
RCDc_limit = 6585782 
RCDWRc_limit = 295534 
WTRc_limit = 808001 
RTWc_limit = 669494 
CCDLc_limit = 278606 
rwq = 0 
CCDLc_limit_alone = 218804 
WTRc_limit_alone = 778270 
RTWc_limit_alone = 639423 

Commands details: 
total_CMD = 18611960 
n_nop = 17432437 
Read = 430391 
Write = 0 
L2_Alloc = 0 
L2_WB = 52074 
n_act = 362455 
n_pre = 362439 
n_ref = 0 
n_req = 462207 
total_req = 482465 

Dual Bus Interface Util: 
issued_total_row = 724894 
issued_total_col = 482465 
Row_Bus_Util =  0.038948 
CoL_Bus_Util = 0.025922 
Either_Row_CoL_Bus_Util = 0.063374 
Issued_on_Two_Bus_Simul_Util = 0.001496 
issued_two_Eff = 0.023599 
queue_avg = 0.501279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.501279
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18611960 n_nop=17446912 n_act=357497 n_pre=357481 n_ref_event=0 n_req=456848 n_rd=425124 n_rd_L2_A=0 n_write=0 n_wr_bk=51920 bw_util=0.1025
n_activity=11513503 dram_eff=0.1657
bk0: 26562a 17189767i bk1: 27314a 17141525i bk2: 25229a 17260481i bk3: 25395a 17254788i bk4: 27385a 17132407i bk5: 26519a 17173907i bk6: 25537a 17239474i bk7: 25866a 17232170i bk8: 27433a 17117848i bk9: 27713a 17105258i bk10: 26946a 17127895i bk11: 26970a 17138039i bk12: 27312a 17129566i bk13: 27383a 17120010i bk14: 25813a 17214058i bk15: 25747a 17227559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.217488
Row_Buffer_Locality_read = 0.227472
Row_Buffer_Locality_write = 0.083691
Bank_Level_Parallism = 2.418395
Bank_Level_Parallism_Col = 1.521896
Bank_Level_Parallism_Ready = 1.111919
write_to_read_ratio_blp_rw_average = 0.094128
GrpLevelPara = 1.373872 

BW Util details:
bwutil = 0.102524 
total_CMD = 18611960 
util_bw = 1908176 
Wasted_Col = 5470552 
Wasted_Row = 2405670 
Idle = 8827562 

BW Util Bottlenecks: 
RCDc_limit = 6504399 
RCDWRc_limit = 297248 
WTRc_limit = 802060 
RTWc_limit = 661544 
CCDLc_limit = 274999 
rwq = 0 
CCDLc_limit_alone = 215800 
WTRc_limit_alone = 772723 
RTWc_limit_alone = 631682 

Commands details: 
total_CMD = 18611960 
n_nop = 17446912 
Read = 425124 
Write = 0 
L2_Alloc = 0 
L2_WB = 51920 
n_act = 357497 
n_pre = 357481 
n_ref = 0 
n_req = 456848 
total_req = 477044 

Dual Bus Interface Util: 
issued_total_row = 714978 
issued_total_col = 477044 
Row_Bus_Util =  0.038415 
CoL_Bus_Util = 0.025631 
Either_Row_CoL_Bus_Util = 0.062597 
Issued_on_Two_Bus_Simul_Util = 0.001449 
issued_two_Eff = 0.023153 
queue_avg = 0.499781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.499781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 640154, Miss = 216135, Miss_rate = 0.338, Pending_hits = 658, Reservation_fails = 0
L2_cache_bank[1]: Access = 657176, Miss = 216294, Miss_rate = 0.329, Pending_hits = 517, Reservation_fails = 285
L2_cache_bank[2]: Access = 651971, Miss = 213765, Miss_rate = 0.328, Pending_hits = 485, Reservation_fails = 175
L2_cache_bank[3]: Access = 674948, Miss = 215103, Miss_rate = 0.319, Pending_hits = 528, Reservation_fails = 326
L2_cache_bank[4]: Access = 653496, Miss = 216677, Miss_rate = 0.332, Pending_hits = 531, Reservation_fails = 147
L2_cache_bank[5]: Access = 636950, Miss = 214859, Miss_rate = 0.337, Pending_hits = 541, Reservation_fails = 248
L2_cache_bank[6]: Access = 658807, Miss = 213595, Miss_rate = 0.324, Pending_hits = 543, Reservation_fails = 841
L2_cache_bank[7]: Access = 640577, Miss = 215528, Miss_rate = 0.336, Pending_hits = 540, Reservation_fails = 849
L2_cache_bank[8]: Access = 1023106, Miss = 214167, Miss_rate = 0.209, Pending_hits = 661, Reservation_fails = 395
L2_cache_bank[9]: Access = 658019, Miss = 212728, Miss_rate = 0.323, Pending_hits = 456, Reservation_fails = 3
L2_cache_bank[10]: Access = 652601, Miss = 215676, Miss_rate = 0.330, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[11]: Access = 639609, Miss = 216042, Miss_rate = 0.338, Pending_hits = 534, Reservation_fails = 380
L2_cache_bank[12]: Access = 675707, Miss = 212972, Miss_rate = 0.315, Pending_hits = 539, Reservation_fails = 155
L2_cache_bank[13]: Access = 650130, Miss = 215664, Miss_rate = 0.332, Pending_hits = 520, Reservation_fails = 562
L2_cache_bank[14]: Access = 655073, Miss = 218486, Miss_rate = 0.334, Pending_hits = 557, Reservation_fails = 721
L2_cache_bank[15]: Access = 651914, Miss = 215620, Miss_rate = 0.331, Pending_hits = 498, Reservation_fails = 338
L2_cache_bank[16]: Access = 649150, Miss = 214749, Miss_rate = 0.331, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[17]: Access = 652385, Miss = 218776, Miss_rate = 0.335, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 650767, Miss = 216627, Miss_rate = 0.333, Pending_hits = 524, Reservation_fails = 24
L2_cache_bank[19]: Access = 654481, Miss = 212656, Miss_rate = 0.325, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[20]: Access = 664878, Miss = 215855, Miss_rate = 0.325, Pending_hits = 501, Reservation_fails = 62
L2_cache_bank[21]: Access = 647063, Miss = 214552, Miss_rate = 0.332, Pending_hits = 492, Reservation_fails = 526
L2_cache_bank[22]: Access = 658727, Miss = 212222, Miss_rate = 0.322, Pending_hits = 549, Reservation_fails = 657
L2_cache_bank[23]: Access = 645608, Miss = 212912, Miss_rate = 0.330, Pending_hits = 505, Reservation_fails = 1300
L2_total_cache_accesses = 16043297
L2_total_cache_misses = 5161660
L2_total_cache_miss_rate = 0.3217
L2_total_cache_pending_hits = 13002
L2_total_cache_reservation_fails = 7994
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9573858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2030811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3130707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13000
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1294777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14748376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1294921
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2287
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5707
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=16043297
icnt_total_pkts_simt_to_mem=16043297
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16043297
Req_Network_cycles = 7257629
Req_Network_injected_packets_per_cycle =       2.2105 
Req_Network_conflicts_per_cycle =       0.4249
Req_Network_conflicts_per_cycle_util =       0.6684
Req_Bank_Level_Parallism =       3.4776
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.6524
Req_Network_out_buffer_full_per_cycle =       0.0002
Req_Network_out_buffer_avg_util =       0.1954

Reply_Network_injected_packets_num = 16043297
Reply_Network_cycles = 7257629
Reply_Network_injected_packets_per_cycle =        2.2105
Reply_Network_conflicts_per_cycle =        1.4158
Reply_Network_conflicts_per_cycle_util =       2.2190
Reply_Bank_Level_Parallism =       3.4646
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2940
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0737
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 39 min, 29 sec (31169 sec)
gpgpu_simulation_rate = 5037 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 5883620x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 5557778
gpu_sim_insn = 108270160
gpu_ipc =      19.4808
gpu_tot_sim_cycle = 12815407
gpu_tot_sim_insn = 265291726
gpu_tot_ipc =      20.7010
gpu_tot_issued_cta = 10740
gpu_occupancy = 28.3687% 
gpu_tot_occupancy = 28.7422% 
max_total_param_size = 0
gpu_stall_dramfull = 252801
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0232
partiton_level_parallism_total  =       2.1293
partiton_level_parallism_util =       3.0522
partiton_level_parallism_util_total  =       3.2888
L2_BW  =      88.3739 GB/Sec
L2_BW_total  =      93.0079 GB/Sec
gpu_total_sim_rate=4757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1651909, Miss = 969205, Miss_rate = 0.587, Pending_hits = 28882, Reservation_fails = 319157
	L1D_cache_core[1]: Access = 1615520, Miss = 951787, Miss_rate = 0.589, Pending_hits = 30182, Reservation_fails = 319572
	L1D_cache_core[2]: Access = 1345515, Miss = 778673, Miss_rate = 0.579, Pending_hits = 25360, Reservation_fails = 281969
	L1D_cache_core[3]: Access = 1667744, Miss = 987703, Miss_rate = 0.592, Pending_hits = 29752, Reservation_fails = 340281
	L1D_cache_core[4]: Access = 1470511, Miss = 858892, Miss_rate = 0.584, Pending_hits = 28195, Reservation_fails = 306932
	L1D_cache_core[5]: Access = 1485067, Miss = 866737, Miss_rate = 0.584, Pending_hits = 28395, Reservation_fails = 304747
	L1D_cache_core[6]: Access = 1609202, Miss = 934247, Miss_rate = 0.581, Pending_hits = 29134, Reservation_fails = 329201
	L1D_cache_core[7]: Access = 1329996, Miss = 743439, Miss_rate = 0.559, Pending_hits = 23898, Reservation_fails = 260588
	L1D_cache_core[8]: Access = 1552500, Miss = 899645, Miss_rate = 0.579, Pending_hits = 29709, Reservation_fails = 308826
	L1D_cache_core[9]: Access = 1700853, Miss = 1003262, Miss_rate = 0.590, Pending_hits = 31520, Reservation_fails = 350449
	L1D_cache_core[10]: Access = 1460641, Miss = 830888, Miss_rate = 0.569, Pending_hits = 26896, Reservation_fails = 294248
	L1D_cache_core[11]: Access = 1342199, Miss = 765630, Miss_rate = 0.570, Pending_hits = 25785, Reservation_fails = 284705
	L1D_cache_core[12]: Access = 1578803, Miss = 937588, Miss_rate = 0.594, Pending_hits = 28661, Reservation_fails = 325739
	L1D_cache_core[13]: Access = 1579608, Miss = 923688, Miss_rate = 0.585, Pending_hits = 31442, Reservation_fails = 311399
	L1D_cache_core[14]: Access = 1322194, Miss = 767458, Miss_rate = 0.580, Pending_hits = 26631, Reservation_fails = 277369
	L1D_cache_core[15]: Access = 1545643, Miss = 901546, Miss_rate = 0.583, Pending_hits = 29324, Reservation_fails = 313898
	L1D_cache_core[16]: Access = 1403892, Miss = 808880, Miss_rate = 0.576, Pending_hits = 25631, Reservation_fails = 296672
	L1D_cache_core[17]: Access = 1331656, Miss = 746182, Miss_rate = 0.560, Pending_hits = 23113, Reservation_fails = 267631
	L1D_cache_core[18]: Access = 1488132, Miss = 853367, Miss_rate = 0.573, Pending_hits = 28391, Reservation_fails = 291858
	L1D_cache_core[19]: Access = 1862703, Miss = 1124259, Miss_rate = 0.604, Pending_hits = 34118, Reservation_fails = 379398
	L1D_cache_core[20]: Access = 1244041, Miss = 700955, Miss_rate = 0.563, Pending_hits = 22251, Reservation_fails = 261963
	L1D_cache_core[21]: Access = 1550548, Miss = 888873, Miss_rate = 0.573, Pending_hits = 29088, Reservation_fails = 304637
	L1D_cache_core[22]: Access = 1610600, Miss = 958916, Miss_rate = 0.595, Pending_hits = 30196, Reservation_fails = 344948
	L1D_cache_core[23]: Access = 1464276, Miss = 837834, Miss_rate = 0.572, Pending_hits = 28470, Reservation_fails = 294145
	L1D_cache_core[24]: Access = 1538257, Miss = 907427, Miss_rate = 0.590, Pending_hits = 28706, Reservation_fails = 309969
	L1D_cache_core[25]: Access = 1557468, Miss = 895576, Miss_rate = 0.575, Pending_hits = 28347, Reservation_fails = 298273
	L1D_cache_core[26]: Access = 1201585, Miss = 673820, Miss_rate = 0.561, Pending_hits = 23537, Reservation_fails = 254796
	L1D_cache_core[27]: Access = 1692275, Miss = 1002827, Miss_rate = 0.593, Pending_hits = 30906, Reservation_fails = 335969
	L1D_cache_core[28]: Access = 1374096, Miss = 774031, Miss_rate = 0.563, Pending_hits = 25473, Reservation_fails = 265810
	L1D_cache_core[29]: Access = 1405048, Miss = 804680, Miss_rate = 0.573, Pending_hits = 26433, Reservation_fails = 280629
	L1D_total_cache_accesses = 44982482
	L1D_total_cache_misses = 26098015
	L1D_total_cache_miss_rate = 0.5802
	L1D_total_cache_pending_hits = 838426
	L1D_total_cache_reservation_fails = 9115778
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16856280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 838343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22279280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9097287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3701427
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 838347
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1189761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43675330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1307152

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5038565
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4056176
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18430
ctas_completed 10740, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
68757, 132156, 51440, 49608, 67079, 65717, 47565, 60067, 52976, 86243, 56807, 67230, 70082, 76096, 54006, 83715, 56553, 68958, 53067, 57108, 56564, 83384, 52420, 55953, 56263, 51258, 91163, 43949, 55294, 63149, 48927, 52880, 
gpgpu_n_tot_thrd_icount = 1841541888
gpgpu_n_tot_w_icount = 57548184
gpgpu_n_stall_shd_mem = 14202905
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25980703
gpgpu_n_mem_write_global = 1307152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 50041241
gpgpu_n_store_insn = 2572849
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10997760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12852923
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1349982
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3904210	W0_Idle:209889038	W0_Scoreboard:929549336	W1:31851647	W2:6315641	W3:3161278	W4:2039950	W5:1484851	W6:1169629	W7:980476	W8:840602	W9:729137	W10:645298	W11:581858	W12:536876	W13:516215	W14:470408	W15:451644	W16:392218	W17:361836	W18:308802	W19:269484	W20:243071	W21:234360	W22:233967	W23:232028	W24:229598	W25:221804	W26:197977	W27:161191	W28:130931	W29:126360	W30:155413	W31:183868	W32:2089766
single_issue_nums: WS0:14482635	WS1:14130297	WS2:14614132	WS3:14321120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 207845624 {8:25980703,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52286080 {40:1307152,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1039228120 {40:25980703,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10457216 {8:1307152,}
maxmflatency = 5821 
max_icnt2mem_latency = 3973 
maxmrqlatency = 1585 
max_icnt2sh_latency = 253 
averagemflatency = 313 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 4 
mrq_lat_table:8373155 	122500 	229267 	493653 	763394 	289136 	100448 	83230 	61281 	10314 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14405026 	11944508 	816192 	101126 	18861 	2142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	24183224 	1379303 	703449 	894477 	115218 	10575 	1609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21262612 	3125795 	1523787 	888823 	366970 	104888 	14980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	558 	12194 	35 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        58 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        55 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        54        62 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        53        58 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        50        53 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        53        54 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        55        60 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        54 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        55        57 
dram[9]:        64        64        63        63        63        64        64        64        64        64        64        64        64        64        56        56 
dram[10]:        64        64        60        61        62        62        64        64        64        64        64        64        64        64        54        54 
dram[11]:        64        64        63        64        63        64        64        64        64        64        64        64        64        64        55        54 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    321771    196797    706058    330844    254548    491102    324333 
dram[1]:    341177    320859    374707    531419    570462    241585    232102    308517    186434    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    213790    259422    303513    268642    238357    252015    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    445891    271224    509422    657154    248811    372818    186715    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    211344    163660    964178    209653    359582    221276    401253    316261    235764    301044 
dram[5]:    253277    328407    519662    299012    683415    269282    190633    244082    458534    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    262106    277194    422192    363758    456095    289551    539940 
dram[7]:    294929    231502    270737    585372    216727    223896    275435    375371    253294    344578    232714    347218    205021    231535    273516    694830 
dram[8]:    291283    181636    235535    242915    273333    302436    294758    209137    233398    425061    197186    210070    284655    227942    259239    218829 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    347868    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    249722    319414    459545    295118    275568 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    210282    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.266494  1.271668  1.271905  1.282263  1.272831  1.278896  1.275076  1.287671  1.258292  1.258815  1.256712  1.256235  1.256001  1.267072  1.267131  1.279836 
dram[1]:  1.272822  1.280351  1.286548  1.283586  1.275864  1.284008  1.283694  1.288790  1.255515  1.262420  1.263507  1.257105  1.262539  1.261336  1.280747  1.275206 
dram[2]:  1.277510  1.281784  1.285804  1.280947  1.274651  1.272181  1.284397  1.280470  1.261893  1.265053  1.255341  1.259897  1.257510  1.259088  1.282891  1.280930 
dram[3]:  1.276945  1.273844  1.279927  1.275329  1.270759  1.273349  1.282844  1.282409  1.270919  1.268797  1.259940  1.262146  1.265621  1.263534  1.277230  1.281303 
dram[4]:  1.273078  1.274825  1.277695  1.282069  1.268066  1.272335  1.274170  1.282594  1.256806  1.262373  1.257748  1.264182  1.260426  1.264295  1.274605  1.292437 
dram[5]:  1.277958  1.282297  1.285760  1.281237  1.276658  1.271127  1.291497  1.284235  1.262295  1.256517  1.262604  1.256077  1.267852  1.263527  1.292104  1.287193 
dram[6]:  1.283830  1.274047  1.290055  1.282894  1.273620  1.279331  1.281802  1.281400  1.268172  1.263353  1.265545  1.253613  1.257310  1.265454  1.292557  1.286194 
dram[7]:  1.272165  1.280980  1.277209  1.281397  1.273925  1.269972  1.286421  1.279530  1.253417  1.268598  1.258197  1.259886  1.263633  1.257992  1.279016  1.280536 
dram[8]:  1.266846  1.274032  1.272273  1.271568  1.269497  1.277141  1.278030  1.283006  1.253908  1.269060  1.256228  1.266782  1.257925  1.259537  1.274403  1.284046 
dram[9]:  1.276986  1.279104  1.284010  1.286977  1.271560  1.280157  1.273064  1.278543  1.260807  1.266412  1.259754  1.270639  1.260162  1.266062  1.281459  1.283780 
dram[10]:  1.276078  1.280704  1.286426  1.280048  1.271100  1.282030  1.275692  1.279274  1.257911  1.259854  1.261407  1.262404  1.262423  1.261527  1.278400  1.285269 
dram[11]:  1.284502  1.274536  1.288116  1.285491  1.273288  1.279361  1.287189  1.288415  1.268974  1.265671  1.258347  1.264994  1.265053  1.264672  1.280492  1.284035 
average row locality = 10526579/8273685 = 1.272296
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53319     53031     51334     51369     53418     53461     50534     50392     54544     55134     54005     54518     55245     54468     51772     51466 
dram[1]:     53909     52659     50242     52492     52655     51818     50085     49165     54514     55051     52227     54891     55313     54320     49977     51363 
dram[2]:     52212     52337     50960     50602     53946     52683     51656     50527     54595     54269     54660     53729     55873     55176     51177     51788 
dram[3]:     52538     53332     51011     51431     51999     52585     50940     51337     53547     53998     53878     53813     54060     54445     51227     50407 
dram[4]:     52447     52817     50350     50695     52542     52701     51064     49688     54014     53678     53843     52920     54443     55160     50938     49531 
dram[5]:     52686     52302     50509     51246     54581     54113     51191     50606     53699     54610     53258     54931     55351     55485     51064     51038 
dram[6]:     51933     53287     50094     51380     52975     51152     51235     51618     53435     54820     52489     54682     55106     54821     50286     50828 
dram[7]:     54054     52464     50842     51000     53016     54805     50654     51213     56102     53510     55420     53619     56567     56045     51082     50448 
dram[8]:     53358     53302     51167     53079     53045     52955     50200     51091     54613     54173     53980     54863     54158     56403     50705     51503 
dram[9]:     53794     52733     49699     49398     53348     52320     51483     50776     55340     54362     54923     52074     55416     54894     50530     50021 
dram[10]:     53672     52716     51179     51778     52143     52389     51051     50909     55381     54214     54614     53778     54714     54739     50978     50288 
dram[11]:     52120     53449     49463     49823     53574     51632     49458     49994     52471     53491     53386     52978     54365     54552     50744     50898 
total dram reads = 10116559
bank skew: 56567/49165 = 1.15
chip skew: 850841/832398 = 1.02
number of total write accesses:
dram[0]:      3670      3641      3676      3628      3718      3647      3702      3694      3804      3825      3954      4069      3989      4018      3751      3727 
dram[1]:      3692      3652      3611      3606      3707      3622      3721      3650      3929      3892      3952      3961      3992      3939      3681      3784 
dram[2]:      3661      3676      3609      3577      3722      3764      3753      3722      3873      3836      3952      4048      3996      3951      3658      3706 
dram[3]:      3670      3672      3609      3614      3727      3722      3716      3713      3796      3785      4024      3980      3995      4045      3662      3596 
dram[4]:      3640      3683      3556      3611      3703      3715      3774      3742      3831      3838      4065      3995      3996      3846      3679      3655 
dram[5]:      3652      3588      3587      3685      3753      3740      3707      3735      3845      3849      3998      4043      4016      3985      3649      3708 
dram[6]:      3625      3661      3542      3660      3643      3683      3750      3797      3782      3864      3955      4016      3893      3984      3676      3661 
dram[7]:      3680      3632      3587      3621      3707      3718      3724      3699      3911      3861      4043      4083      4120      4038      3677      3607 
dram[8]:      3719      3660      3661      3662      3717      3679      3699      3723      3831      3857      4049      3957      3930      3981      3692      3702 
dram[9]:      3682      3666      3561      3577      3737      3735      3769      3658      3886      3849      4073      4029      4049      3906      3683      3634 
dram[10]:      3682      3680      3603      3635      3738      3697      3701      3683      3838      3895      3999      3957      3957      4037      3641      3620 
dram[11]:      3660      3645      3560      3570      3761      3737      3659      3682      3822      3791      4032      4022      3920      3953      3646      3723 
total dram writes = 725062
bank skew: 4120/3542 = 1.16
chip skew: 60708/60183 = 1.01
average mf latency per bank:
dram[0]:        682       713       697       724       680       680       689       707       815       822       947       878       843       931       758       751
dram[1]:        695       738       712       694       667       731       682       774       838       856       938       978       856       897       790       734
dram[2]:        736       702       726       720       701       675       676       702       771       793       901       824       889       908       780       753
dram[3]:        765       713       707       697       674       685       698       691       876       853       884       903       865       823       800       765
dram[4]:        718       738       804       697       722       685       690       692       810       879       910       881       926       905      2504       827
dram[5]:        725       735       757       701       682       680       725       660       854       764       935       853       922       912       824       774
dram[6]:        736       740       780       734       742       702       680       681       874       854       922       874       932       861       825       781
dram[7]:        709       755       775       718       745       683       724       671       752       810       878       833       834       887       770       813
dram[8]:        678       680       715       686       649       712       709       696       804       789       857       933       907       866       801       768
dram[9]:        704       729       801       706       688       658       660       743       758       838       823       877       886       889       794       803
dram[10]:        692       687       775       683       669       684       727       688       839       752       910       934       855       829       787       839
dram[11]:        724       671       759       730       661       672       747       750       856       874       818       904       965       856       778       772
maximum mf latency per bank:
dram[0]:       4949      4940      5186      4953      4689      5281      5050      5583      5000      4802      4573      4949      4724      5159      5079      5002
dram[1]:       4541      4935      4525      4903      4557      4920      5145      5430      4515      5016      4296      5117      4208      5095      4819      4880
dram[2]:       5155      5172      5019      5079      4917      5178      5574      5471      5237      5444      4815      4873      5062      5103      5366      4992
dram[3]:       5011      5092      5261      5622      5564      4926      5210      4768      5593      4929      5262      4490      4909      4959      5156      4878
dram[4]:       5570      5190      5179      5467      5536      5534      5465      5692      4934      4895      5156      5046      5381      5177      5200      5169
dram[5]:       4947      5079      4876      5781      5371      5821      4982      5347      5495      5322      5582      5383      5318      5321      5436      5394
dram[6]:       5503      5677      5542      5303      5450      5480      5520      5363      5215      4943      5061      4827      5167      5679      5068      5430
dram[7]:       5511      4741      4889      5378      5277      5040      4306      4843      4628      4633      5235      4636      5354      4674      4917      5177
dram[8]:       4615      4777      4981      4585      4971      4913      5009      4821      4592      4605      4681      4996      4589      5386      4670      5203
dram[9]:       5368      4758      5052      5133      5699      5062      5110      4939      4969      4647      5095      4997      5088      4621      5020      4978
dram[10]:       4732      4842      4775      4809      5110      5017      5065      5183      4334      4849      5032      4994      4789      5120      4502      5035
dram[11]:       5317      5179      4997      5213      5020      5762      5260      5390      4864      4678      5069      5407      5212      5160      5128      5159

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30625613 n_act=695286 n_pre=695270 n_ref_event=0 n_req=882215 n_rd=848010 n_rd_L2_A=0 n_write=0 n_wr_bk=60513 bw_util=0.1106
n_activity=21165173 dram_eff=0.1717
bk0: 53319a 30089289i bk1: 53031a 30116301i bk2: 51334a 30189862i bk3: 51369a 30216012i bk4: 53418a 30098786i bk5: 53461a 30107710i bk6: 50534a 30238082i bk7: 50392a 30281456i bk8: 54544a 30021775i bk9: 55134a 29987790i bk10: 54005a 30019991i bk11: 54518a 29986967i bk12: 55245a 29948381i bk13: 54468a 30007371i bk14: 51772a 30152540i bk15: 51466a 30198831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211895
Row_Buffer_Locality_read = 0.216370
Row_Buffer_Locality_write = 0.100950
Bank_Level_Parallism = 2.481113
Bank_Level_Parallism_Col = 1.510991
Bank_Level_Parallism_Ready = 1.105485
write_to_read_ratio_blp_rw_average = 0.053072
GrpLevelPara = 1.364439 

BW Util details:
bwutil = 0.110577 
total_CMD = 32864707 
util_bw = 3634092 
Wasted_Col = 10316070 
Wasted_Row = 4344692 
Idle = 14569853 

BW Util Bottlenecks: 
RCDc_limit = 13026717 
RCDWRc_limit = 304365 
WTRc_limit = 888502 
RTWc_limit = 735058 
CCDLc_limit = 501978 
rwq = 0 
CCDLc_limit_alone = 433840 
WTRc_limit_alone = 854404 
RTWc_limit_alone = 701018 

Commands details: 
total_CMD = 32864707 
n_nop = 30625613 
Read = 848010 
Write = 0 
L2_Alloc = 0 
L2_WB = 60513 
n_act = 695286 
n_pre = 695270 
n_ref = 0 
n_req = 882215 
total_req = 908523 

Dual Bus Interface Util: 
issued_total_row = 1390556 
issued_total_col = 908523 
Row_Bus_Util =  0.042312 
CoL_Bus_Util = 0.027644 
Either_Row_CoL_Bus_Util = 0.068131 
Issued_on_Two_Bus_Simul_Util = 0.001825 
issued_two_Eff = 0.026790 
queue_avg = 0.573779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.573779
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30647302 n_act=687263 n_pre=687247 n_ref_event=0 n_req=874833 n_rd=840681 n_rd_L2_A=0 n_write=0 n_wr_bk=60391 bw_util=0.1097
n_activity=21126184 dram_eff=0.1706
bk0: 53909a 30075831i bk1: 52659a 30160394i bk2: 50242a 30298235i bk3: 52492a 30181212i bk4: 52655a 30141164i bk5: 51818a 30217617i bk6: 50085a 30297673i bk7: 49165a 30361139i bk8: 54514a 30022768i bk9: 55051a 29999105i bk10: 52227a 30143302i bk11: 54891a 29999994i bk12: 55313a 29963917i bk13: 54320a 30018617i bk14: 49977a 30286763i bk15: 51363a 30211587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214416
Row_Buffer_Locality_read = 0.219166
Row_Buffer_Locality_write = 0.097476
Bank_Level_Parallism = 2.453771
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.104277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.109670 
total_CMD = 32864707 
util_bw = 3604288 
Wasted_Col = 10239226 
Wasted_Row = 4360219 
Idle = 14660974 

BW Util Bottlenecks: 
RCDc_limit = 12888563 
RCDWRc_limit = 305601 
WTRc_limit = 873105 
RTWc_limit = 725319 
CCDLc_limit = 493010 
rwq = 0 
CCDLc_limit_alone = 426508 
WTRc_limit_alone = 840075 
RTWc_limit_alone = 691847 

Commands details: 
total_CMD = 32864707 
n_nop = 30647302 
Read = 840681 
Write = 0 
L2_Alloc = 0 
L2_WB = 60391 
n_act = 687263 
n_pre = 687247 
n_ref = 0 
n_req = 874833 
total_req = 901072 

Dual Bus Interface Util: 
issued_total_row = 1374510 
issued_total_col = 901072 
Row_Bus_Util =  0.041823 
CoL_Bus_Util = 0.027418 
Either_Row_CoL_Bus_Util = 0.067471 
Issued_on_Two_Bus_Simul_Util = 0.001770 
issued_two_Eff = 0.026237 
queue_avg = 0.532514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.532514
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30634087 n_act=692001 n_pre=691985 n_ref_event=0 n_req=880301 n_rd=846190 n_rd_L2_A=0 n_write=0 n_wr_bk=60504 bw_util=0.1104
n_activity=21109063 dram_eff=0.1718
bk0: 52212a 30164245i bk1: 52337a 30169142i bk2: 50960a 30249874i bk3: 50602a 30265265i bk4: 53946a 30071622i bk5: 52683a 30129041i bk6: 51656a 30205414i bk7: 50527a 30265610i bk8: 54595a 30015049i bk9: 54269a 30043492i bk10: 54660a 29995585i bk11: 53729a 30048060i bk12: 55873a 29918936i bk13: 55176a 29961853i bk14: 51177a 30213447i bk15: 51788a 30183902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.213913
Row_Buffer_Locality_read = 0.218586
Row_Buffer_Locality_write = 0.098004
Bank_Level_Parallism = 2.478626
Bank_Level_Parallism_Col = 1.512053
Bank_Level_Parallism_Ready = 1.105744
write_to_read_ratio_blp_rw_average = 0.053318
GrpLevelPara = 1.364670 

BW Util details:
bwutil = 0.110355 
total_CMD = 32864707 
util_bw = 3626776 
Wasted_Col = 10266173 
Wasted_Row = 4324200 
Idle = 14647558 

BW Util Bottlenecks: 
RCDc_limit = 12962962 
RCDWRc_limit = 301991 
WTRc_limit = 875210 
RTWc_limit = 733420 
CCDLc_limit = 497567 
rwq = 0 
CCDLc_limit_alone = 430135 
WTRc_limit_alone = 841606 
RTWc_limit_alone = 699592 

Commands details: 
total_CMD = 32864707 
n_nop = 30634087 
Read = 846190 
Write = 0 
L2_Alloc = 0 
L2_WB = 60504 
n_act = 692001 
n_pre = 691985 
n_ref = 0 
n_req = 880301 
total_req = 906694 

Dual Bus Interface Util: 
issued_total_row = 1383986 
issued_total_col = 906694 
Row_Bus_Util =  0.042112 
CoL_Bus_Util = 0.027589 
Either_Row_CoL_Bus_Util = 0.067873 
Issued_on_Two_Bus_Simul_Util = 0.001827 
issued_two_Eff = 0.026925 
queue_avg = 0.562887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.562887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30647381 n_act=687271 n_pre=687255 n_ref_event=0 n_req=874616 n_rd=840548 n_rd_L2_A=0 n_write=0 n_wr_bk=60326 bw_util=0.1096
n_activity=21122448 dram_eff=0.1706
bk0: 52538a 30150791i bk1: 53332a 30111001i bk2: 51011a 30236876i bk3: 51431a 30215241i bk4: 51999a 30171106i bk5: 52585a 30139675i bk6: 50940a 30242081i bk7: 51337a 30242519i bk8: 53547a 30102556i bk9: 53998a 30071113i bk10: 53878a 30042261i bk11: 53813a 30043162i bk12: 54060a 30033194i bk13: 54445a 30012686i bk14: 51227a 30208542i bk15: 50407a 30273455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214212
Row_Buffer_Locality_read = 0.219048
Row_Buffer_Locality_write = 0.094898
Bank_Level_Parallism = 2.459041
Bank_Level_Parallism_Col = 1.508099
Bank_Level_Parallism_Ready = 1.110482
write_to_read_ratio_blp_rw_average = 0.053282
GrpLevelPara = 1.361066 

BW Util details:
bwutil = 0.109646 
total_CMD = 32864707 
util_bw = 3603496 
Wasted_Col = 10242996 
Wasted_Row = 4352260 
Idle = 14665955 

BW Util Bottlenecks: 
RCDc_limit = 12892349 
RCDWRc_limit = 303709 
WTRc_limit = 876868 
RTWc_limit = 723420 
CCDLc_limit = 490239 
rwq = 0 
CCDLc_limit_alone = 423646 
WTRc_limit_alone = 843477 
RTWc_limit_alone = 690218 

Commands details: 
total_CMD = 32864707 
n_nop = 30647381 
Read = 840548 
Write = 0 
L2_Alloc = 0 
L2_WB = 60326 
n_act = 687271 
n_pre = 687255 
n_ref = 0 
n_req = 874616 
total_req = 900874 

Dual Bus Interface Util: 
issued_total_row = 1374526 
issued_total_col = 900874 
Row_Bus_Util =  0.041824 
CoL_Bus_Util = 0.027412 
Either_Row_CoL_Bus_Util = 0.067468 
Issued_on_Two_Bus_Simul_Util = 0.001767 
issued_two_Eff = 0.026191 
queue_avg = 0.552811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.552811
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30654544 n_act=685376 n_pre=685360 n_ref_event=0 n_req=870936 n_rd=836831 n_rd_L2_A=0 n_write=0 n_wr_bk=60329 bw_util=0.1092
n_activity=21091087 dram_eff=0.1701
bk0: 52447a 30158212i bk1: 52817a 30137389i bk2: 50350a 30262375i bk3: 50695a 30268524i bk4: 52542a 30142038i bk5: 52701a 30148895i bk6: 51064a 30220431i bk7: 49688a 30306430i bk8: 54014a 30050619i bk9: 53678a 30078496i bk10: 53843a 30036416i bk11: 52920a 30101582i bk12: 54443a 29996575i bk13: 55160a 29993855i bk14: 50938a 30210056i bk15: 49531a 30326677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.213067
Row_Buffer_Locality_read = 0.217773
Row_Buffer_Locality_write = 0.097610
Bank_Level_Parallism = 2.453806
Bank_Level_Parallism_Col = 1.504673
Bank_Level_Parallism_Ready = 1.105597
write_to_read_ratio_blp_rw_average = 0.053689
GrpLevelPara = 1.358999 

BW Util details:
bwutil = 0.109194 
total_CMD = 32864707 
util_bw = 3588640 
Wasted_Col = 10229232 
Wasted_Row = 4359830 
Idle = 14687005 

BW Util Bottlenecks: 
RCDc_limit = 12865338 
RCDWRc_limit = 305413 
WTRc_limit = 871095 
RTWc_limit = 725134 
CCDLc_limit = 489367 
rwq = 0 
CCDLc_limit_alone = 422473 
WTRc_limit_alone = 837694 
RTWc_limit_alone = 691641 

Commands details: 
total_CMD = 32864707 
n_nop = 30654544 
Read = 836831 
Write = 0 
L2_Alloc = 0 
L2_WB = 60329 
n_act = 685376 
n_pre = 685360 
n_ref = 0 
n_req = 870936 
total_req = 897160 

Dual Bus Interface Util: 
issued_total_row = 1370736 
issued_total_col = 897160 
Row_Bus_Util =  0.041708 
CoL_Bus_Util = 0.027299 
Either_Row_CoL_Bus_Util = 0.067250 
Issued_on_Two_Bus_Simul_Util = 0.001757 
issued_two_Eff = 0.026122 
queue_avg = 0.569037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.569037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30633857 n_act=691229 n_pre=691213 n_ref_event=0 n_req=880955 n_rd=846670 n_rd_L2_A=0 n_write=0 n_wr_bk=60540 bw_util=0.1104
n_activity=21134701 dram_eff=0.1717
bk0: 52686a 30144150i bk1: 52302a 30187258i bk2: 50509a 30265367i bk3: 51246a 30231679i bk4: 54581a 30047618i bk5: 54113a 30055260i bk6: 51191a 30229073i bk7: 50606a 30264903i bk8: 53699a 30066303i bk9: 54610a 30016812i bk10: 53258a 30059172i bk11: 54931a 29973794i bk12: 55351a 29963278i bk13: 55485a 29946012i bk14: 51064a 30225334i bk15: 51038a 30233174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215373
Row_Buffer_Locality_read = 0.219968
Row_Buffer_Locality_write = 0.101910
Bank_Level_Parallism = 2.474978
Bank_Level_Parallism_Col = 1.516383
Bank_Level_Parallism_Ready = 1.111690
write_to_read_ratio_blp_rw_average = 0.054065
GrpLevelPara = 1.365187 

BW Util details:
bwutil = 0.110418 
total_CMD = 32864707 
util_bw = 3628840 
Wasted_Col = 10271325 
Wasted_Row = 4339864 
Idle = 14624678 

BW Util Bottlenecks: 
RCDc_limit = 12951390 
RCDWRc_limit = 303831 
WTRc_limit = 887703 
RTWc_limit = 752425 
CCDLc_limit = 499701 
rwq = 0 
CCDLc_limit_alone = 430157 
WTRc_limit_alone = 853765 
RTWc_limit_alone = 716819 

Commands details: 
total_CMD = 32864707 
n_nop = 30633857 
Read = 846670 
Write = 0 
L2_Alloc = 0 
L2_WB = 60540 
n_act = 691229 
n_pre = 691213 
n_ref = 0 
n_req = 880955 
total_req = 907210 

Dual Bus Interface Util: 
issued_total_row = 1382442 
issued_total_col = 907210 
Row_Bus_Util =  0.042065 
CoL_Bus_Util = 0.027604 
Either_Row_CoL_Bus_Util = 0.067880 
Issued_on_Two_Bus_Simul_Util = 0.001789 
issued_two_Eff = 0.026359 
queue_avg = 0.621142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.621142
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30650668 n_act=685921 n_pre=685905 n_ref_event=0 n_req=874205 n_rd=840141 n_rd_L2_A=0 n_write=0 n_wr_bk=60192 bw_util=0.1096
n_activity=21105550 dram_eff=0.1706
bk0: 51933a 30204796i bk1: 53287a 30111415i bk2: 50094a 30295566i bk3: 51380a 30227699i bk4: 52975a 30125220i bk5: 51152a 30227135i bk6: 51235a 30223100i bk7: 51618a 30204715i bk8: 53435a 30102611i bk9: 54820a 30017811i bk10: 52489a 30117752i bk11: 54682a 29981270i bk12: 55106a 29955641i bk13: 54821a 29983501i bk14: 50286a 30270122i bk15: 50828a 30252391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215387
Row_Buffer_Locality_read = 0.220004
Row_Buffer_Locality_write = 0.101515
Bank_Level_Parallism = 2.461481
Bank_Level_Parallism_Col = 1.509531
Bank_Level_Parallism_Ready = 1.108546
write_to_read_ratio_blp_rw_average = 0.053594
GrpLevelPara = 1.362126 

BW Util details:
bwutil = 0.109581 
total_CMD = 32864707 
util_bw = 3601332 
Wasted_Col = 10224162 
Wasted_Row = 4354785 
Idle = 14684428 

BW Util Bottlenecks: 
RCDc_limit = 12869479 
RCDWRc_limit = 302023 
WTRc_limit = 870353 
RTWc_limit = 732512 
CCDLc_limit = 491033 
rwq = 0 
CCDLc_limit_alone = 423510 
WTRc_limit_alone = 837316 
RTWc_limit_alone = 698026 

Commands details: 
total_CMD = 32864707 
n_nop = 30650668 
Read = 840141 
Write = 0 
L2_Alloc = 0 
L2_WB = 60192 
n_act = 685921 
n_pre = 685905 
n_ref = 0 
n_req = 874205 
total_req = 900333 

Dual Bus Interface Util: 
issued_total_row = 1371826 
issued_total_col = 900333 
Row_Bus_Util =  0.041742 
CoL_Bus_Util = 0.027395 
Either_Row_CoL_Bus_Util = 0.067368 
Issued_on_Two_Bus_Simul_Util = 0.001768 
issued_two_Eff = 0.026251 
queue_avg = 0.597950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.59795
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30620407 n_act=696556 n_pre=696540 n_ref_event=0 n_req=885315 n_rd=850841 n_rd_L2_A=0 n_write=0 n_wr_bk=60708 bw_util=0.1109
n_activity=21146128 dram_eff=0.1724
bk0: 54054a 30058172i bk1: 52464a 30168157i bk2: 50842a 30229161i bk3: 51000a 30238223i bk4: 53016a 30122217i bk5: 54805a 30018925i bk6: 50654a 30252977i bk7: 51213a 30229188i bk8: 56102a 29915349i bk9: 53510a 30084795i bk10: 55420a 29947728i bk11: 53619a 30035348i bk12: 56567a 29877656i bk13: 56045a 29902834i bk14: 51082a 30200854i bk15: 50448a 30263024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.213220
Row_Buffer_Locality_read = 0.217828
Row_Buffer_Locality_write = 0.099495
Bank_Level_Parallism = 2.487991
Bank_Level_Parallism_Col = 1.513247
Bank_Level_Parallism_Ready = 1.106267
write_to_read_ratio_blp_rw_average = 0.053368
GrpLevelPara = 1.365871 

BW Util details:
bwutil = 0.110946 
total_CMD = 32864707 
util_bw = 3646196 
Wasted_Col = 10321053 
Wasted_Row = 4322693 
Idle = 14574765 

BW Util Bottlenecks: 
RCDc_limit = 13044478 
RCDWRc_limit = 305819 
WTRc_limit = 894462 
RTWc_limit = 740390 
CCDLc_limit = 499988 
rwq = 0 
CCDLc_limit_alone = 432187 
WTRc_limit_alone = 860907 
RTWc_limit_alone = 706144 

Commands details: 
total_CMD = 32864707 
n_nop = 30620407 
Read = 850841 
Write = 0 
L2_Alloc = 0 
L2_WB = 60708 
n_act = 696556 
n_pre = 696540 
n_ref = 0 
n_req = 885315 
total_req = 911549 

Dual Bus Interface Util: 
issued_total_row = 1393096 
issued_total_col = 911549 
Row_Bus_Util =  0.042389 
CoL_Bus_Util = 0.027736 
Either_Row_CoL_Bus_Util = 0.068289 
Issued_on_Two_Bus_Simul_Util = 0.001836 
issued_two_Eff = 0.026888 
queue_avg = 0.588334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.588334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30624139 n_act=695523 n_pre=695507 n_ref_event=0 n_req=882865 n_rd=848595 n_rd_L2_A=0 n_write=0 n_wr_bk=60519 bw_util=0.1106
n_activity=21139737 dram_eff=0.172
bk0: 53358a 30085894i bk1: 53302a 30110396i bk2: 51167a 30210906i bk3: 53079a 30116411i bk4: 53045a 30103598i bk5: 52955a 30125644i bk6: 50200a 30266142i bk7: 51091a 30246131i bk8: 54613a 30014808i bk9: 54173a 30050049i bk10: 53980a 30029317i bk11: 54863a 30012683i bk12: 54158a 30011232i bk13: 56403a 29898793i bk14: 50705a 30218270i bk15: 51503a 30215118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.212207
Row_Buffer_Locality_read = 0.216592
Row_Buffer_Locality_write = 0.103618
Bank_Level_Parallism = 2.479327
Bank_Level_Parallism_Col = 1.511653
Bank_Level_Parallism_Ready = 1.105534
write_to_read_ratio_blp_rw_average = 0.053091
GrpLevelPara = 1.364630 

BW Util details:
bwutil = 0.110649 
total_CMD = 32864707 
util_bw = 3636456 
Wasted_Col = 10318262 
Wasted_Row = 4327952 
Idle = 14582037 

BW Util Bottlenecks: 
RCDc_limit = 13036477 
RCDWRc_limit = 303691 
WTRc_limit = 892949 
RTWc_limit = 736204 
CCDLc_limit = 501346 
rwq = 0 
CCDLc_limit_alone = 432929 
WTRc_limit_alone = 858731 
RTWc_limit_alone = 702005 

Commands details: 
total_CMD = 32864707 
n_nop = 30624139 
Read = 848595 
Write = 0 
L2_Alloc = 0 
L2_WB = 60519 
n_act = 695523 
n_pre = 695507 
n_ref = 0 
n_req = 882865 
total_req = 909114 

Dual Bus Interface Util: 
issued_total_row = 1391030 
issued_total_col = 909114 
Row_Bus_Util =  0.042326 
CoL_Bus_Util = 0.027662 
Either_Row_CoL_Bus_Util = 0.068176 
Issued_on_Two_Bus_Simul_Util = 0.001813 
issued_two_Eff = 0.026590 
queue_avg = 0.579976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.579976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30646969 n_act=687450 n_pre=687434 n_ref_event=0 n_req=875354 n_rd=841111 n_rd_L2_A=0 n_write=0 n_wr_bk=60494 bw_util=0.1097
n_activity=21112625 dram_eff=0.1708
bk0: 53794a 30078273i bk1: 52733a 30143226i bk2: 49699a 30303698i bk3: 49398a 30336945i bk4: 53348a 30096121i bk5: 52320a 30173723i bk6: 51483a 30189972i bk7: 50776a 30255203i bk8: 55340a 29985088i bk9: 54362a 30031035i bk10: 54923a 29969939i bk11: 52074a 30151248i bk12: 55416a 29937348i bk13: 54894a 29995066i bk14: 50530a 30236272i bk15: 50021a 30274422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214670
Row_Buffer_Locality_read = 0.219330
Row_Buffer_Locality_write = 0.100196
Bank_Level_Parallism = 2.466280
Bank_Level_Parallism_Col = 1.509489
Bank_Level_Parallism_Ready = 1.109363
write_to_read_ratio_blp_rw_average = 0.053657
GrpLevelPara = 1.361999 

BW Util details:
bwutil = 0.109735 
total_CMD = 32864707 
util_bw = 3606420 
Wasted_Col = 10240712 
Wasted_Row = 4355899 
Idle = 14661676 

BW Util Bottlenecks: 
RCDc_limit = 12889285 
RCDWRc_limit = 304144 
WTRc_limit = 881073 
RTWc_limit = 726294 
CCDLc_limit = 493370 
rwq = 0 
CCDLc_limit_alone = 426771 
WTRc_limit_alone = 847548 
RTWc_limit_alone = 693220 

Commands details: 
total_CMD = 32864707 
n_nop = 30646969 
Read = 841111 
Write = 0 
L2_Alloc = 0 
L2_WB = 60494 
n_act = 687450 
n_pre = 687434 
n_ref = 0 
n_req = 875354 
total_req = 901605 

Dual Bus Interface Util: 
issued_total_row = 1374884 
issued_total_col = 901605 
Row_Bus_Util =  0.041835 
CoL_Bus_Util = 0.027434 
Either_Row_CoL_Bus_Util = 0.067481 
Issued_on_Two_Bus_Simul_Util = 0.001788 
issued_two_Eff = 0.026491 
queue_avg = 0.583130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.58313
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30637829 n_act=690644 n_pre=690628 n_ref_event=0 n_req=878625 n_rd=844543 n_rd_L2_A=0 n_write=0 n_wr_bk=60363 bw_util=0.1101
n_activity=21119695 dram_eff=0.1714
bk0: 53672a 30095330i bk1: 52716a 30143335i bk2: 51179a 30235745i bk3: 51778a 30205138i bk4: 52143a 30152295i bk5: 52389a 30182721i bk6: 51051a 30233242i bk7: 50909a 30256436i bk8: 55381a 29973331i bk9: 54214a 30040189i bk10: 54614a 29998881i bk11: 53778a 30060783i bk12: 54714a 29991014i bk13: 54739a 29980902i bk14: 50978a 30225107i bk15: 50288a 30282566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.213958
Row_Buffer_Locality_read = 0.218577
Row_Buffer_Locality_write = 0.099495
Bank_Level_Parallism = 2.469380
Bank_Level_Parallism_Col = 1.509344
Bank_Level_Parallism_Ready = 1.105132
write_to_read_ratio_blp_rw_average = 0.053424
GrpLevelPara = 1.363175 

BW Util details:
bwutil = 0.110137 
total_CMD = 32864707 
util_bw = 3619624 
Wasted_Col = 10259958 
Wasted_Row = 4340306 
Idle = 14644819 

BW Util Bottlenecks: 
RCDc_limit = 12943282 
RCDWRc_limit = 302772 
WTRc_limit = 881271 
RTWc_limit = 729047 
CCDLc_limit = 494620 
rwq = 0 
CCDLc_limit_alone = 427281 
WTRc_limit_alone = 847253 
RTWc_limit_alone = 695726 

Commands details: 
total_CMD = 32864707 
n_nop = 30637829 
Read = 844543 
Write = 0 
L2_Alloc = 0 
L2_WB = 60363 
n_act = 690644 
n_pre = 690628 
n_ref = 0 
n_req = 878625 
total_req = 904906 

Dual Bus Interface Util: 
issued_total_row = 1381272 
issued_total_col = 904906 
Row_Bus_Util =  0.042029 
CoL_Bus_Util = 0.027534 
Either_Row_CoL_Bus_Util = 0.067759 
Issued_on_Two_Bus_Simul_Util = 0.001804 
issued_two_Eff = 0.026629 
queue_avg = 0.551574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.551574
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32864707 n_nop=30670582 n_act=679261 n_pre=679245 n_ref_event=0 n_req=866359 n_rd=832398 n_rd_L2_A=0 n_write=0 n_wr_bk=60183 bw_util=0.1086
n_activity=21069988 dram_eff=0.1695
bk0: 52120a 30196684i bk1: 53449a 30113759i bk2: 49463a 30328055i bk3: 49823a 30321661i bk4: 53574a 30102405i bk5: 51632a 30202280i bk6: 49458a 30337941i bk7: 49994a 30324327i bk8: 52471a 30145678i bk9: 53491a 30097884i bk10: 53386a 30068445i bk11: 52978a 30101460i bk12: 54365a 30037487i bk13: 54552a 30022420i bk14: 50744a 30244442i bk15: 50898a 30254832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215968
Row_Buffer_Locality_read = 0.220795
Row_Buffer_Locality_write = 0.097671
Bank_Level_Parallism = 2.436219
Bank_Level_Parallism_Col = 1.503779
Bank_Level_Parallism_Ready = 1.107984
write_to_read_ratio_blp_rw_average = 0.054034
GrpLevelPara = 1.357693 

BW Util details:
bwutil = 0.108637 
total_CMD = 32864707 
util_bw = 3570324 
Wasted_Col = 10171402 
Wasted_Row = 4378416 
Idle = 14744565 

BW Util Bottlenecks: 
RCDc_limit = 12760139 
RCDWRc_limit = 303976 
WTRc_limit = 871583 
RTWc_limit = 725318 
CCDLc_limit = 486206 
rwq = 0 
CCDLc_limit_alone = 419242 
WTRc_limit_alone = 838074 
RTWc_limit_alone = 691863 

Commands details: 
total_CMD = 32864707 
n_nop = 30670582 
Read = 832398 
Write = 0 
L2_Alloc = 0 
L2_WB = 60183 
n_act = 679261 
n_pre = 679245 
n_ref = 0 
n_req = 866359 
total_req = 892581 

Dual Bus Interface Util: 
issued_total_row = 1358506 
issued_total_col = 892581 
Row_Bus_Util =  0.041336 
CoL_Bus_Util = 0.027159 
Either_Row_CoL_Bus_Util = 0.066762 
Issued_on_Two_Bus_Simul_Util = 0.001733 
issued_two_Eff = 0.025961 
queue_avg = 0.553974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.553974

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1105956, Miss = 424175, Miss_rate = 0.384, Pending_hits = 1452, Reservation_fails = 883
L2_cache_bank[1]: Access = 1124841, Miss = 423848, Miss_rate = 0.377, Pending_hits = 1144, Reservation_fails = 285
L2_cache_bank[2]: Access = 1117685, Miss = 418928, Miss_rate = 0.375, Pending_hits = 1024, Reservation_fails = 175
L2_cache_bank[3]: Access = 1168701, Miss = 421764, Miss_rate = 0.361, Pending_hits = 1034, Reservation_fails = 350
L2_cache_bank[4]: Access = 1116909, Miss = 425087, Miss_rate = 0.381, Pending_hits = 1106, Reservation_fails = 147
L2_cache_bank[5]: Access = 1093896, Miss = 421122, Miss_rate = 0.385, Pending_hits = 1136, Reservation_fails = 248
L2_cache_bank[6]: Access = 1126122, Miss = 419206, Miss_rate = 0.372, Pending_hits = 1109, Reservation_fails = 841
L2_cache_bank[7]: Access = 1107346, Miss = 421352, Miss_rate = 0.381, Pending_hits = 1100, Reservation_fails = 849
L2_cache_bank[8]: Access = 1502236, Miss = 419654, Miss_rate = 0.279, Pending_hits = 1456, Reservation_fails = 1140
L2_cache_bank[9]: Access = 1129139, Miss = 417202, Miss_rate = 0.369, Pending_hits = 1108, Reservation_fails = 1158
L2_cache_bank[10]: Access = 1122887, Miss = 422353, Miss_rate = 0.376, Pending_hits = 1293, Reservation_fails = 0
L2_cache_bank[11]: Access = 1093899, Miss = 424337, Miss_rate = 0.388, Pending_hits = 1170, Reservation_fails = 1212
L2_cache_bank[12]: Access = 1159862, Miss = 417559, Miss_rate = 0.360, Pending_hits = 1252, Reservation_fails = 2042
L2_cache_bank[13]: Access = 1119806, Miss = 422592, Miss_rate = 0.377, Pending_hits = 1162, Reservation_fails = 1913
L2_cache_bank[14]: Access = 1131358, Miss = 427744, Miss_rate = 0.378, Pending_hits = 1194, Reservation_fails = 721
L2_cache_bank[15]: Access = 1121614, Miss = 423113, Miss_rate = 0.377, Pending_hits = 1128, Reservation_fails = 1327
L2_cache_bank[16]: Access = 1112226, Miss = 421236, Miss_rate = 0.379, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[17]: Access = 1123926, Miss = 427379, Miss_rate = 0.380, Pending_hits = 1111, Reservation_fails = 503
L2_cache_bank[18]: Access = 1106104, Miss = 424546, Miss_rate = 0.384, Pending_hits = 1135, Reservation_fails = 24
L2_cache_bank[19]: Access = 1117997, Miss = 416587, Miss_rate = 0.373, Pending_hits = 1140, Reservation_fails = 896
L2_cache_bank[20]: Access = 1144116, Miss = 423741, Miss_rate = 0.370, Pending_hits = 1101, Reservation_fails = 62
L2_cache_bank[21]: Access = 1102077, Miss = 420822, Miss_rate = 0.382, Pending_hits = 1062, Reservation_fails = 997
L2_cache_bank[22]: Access = 1124437, Miss = 415590, Miss_rate = 0.370, Pending_hits = 1140, Reservation_fails = 662
L2_cache_bank[23]: Access = 1114715, Miss = 416824, Miss_rate = 0.374, Pending_hits = 1123, Reservation_fails = 1300
L2_total_cache_accesses = 27287855
L2_total_cache_misses = 10116761
L2_total_cache_miss_rate = 0.3707
L2_total_cache_pending_hits = 28045
L2_total_cache_reservation_fails = 17735
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15836101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3986514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6130045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28043
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1306948
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25980703
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1307152
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2287
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15448
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=27287855
icnt_total_pkts_simt_to_mem=27287855
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27287855
Req_Network_cycles = 12815407
Req_Network_injected_packets_per_cycle =       2.1293 
Req_Network_conflicts_per_cycle =       0.3046
Req_Network_conflicts_per_cycle_util =       0.4703
Req_Bank_Level_Parallism =       3.2881
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9516
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2176

Reply_Network_injected_packets_num = 27287855
Reply_Network_cycles = 12815407
Reply_Network_injected_packets_per_cycle =        2.1293
Reply_Network_conflicts_per_cycle =        1.3355
Reply_Network_conflicts_per_cycle_util =       2.0546
Reply_Bank_Level_Parallism =       3.2758
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2245
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0710
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 15 hrs, 29 min, 23 sec (55763 sec)
gpgpu_simulation_rate = 4757 (inst/sec)
gpgpu_simulation_rate = 229 (cycle/sec)
gpgpu_silicon_slowdown = 5960698x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 40863
gpu_sim_insn = 19925846
gpu_ipc =     487.6256
gpu_tot_sim_cycle = 12856270
gpu_tot_sim_insn = 285217572
gpu_tot_ipc =      22.1851
gpu_tot_issued_cta = 14320
gpu_occupancy = 92.5359% 
gpu_tot_occupancy = 28.9674% 
max_total_param_size = 0
gpu_stall_dramfull = 252801
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.4679
partiton_level_parallism_total  =       2.1494
partiton_level_parallism_util =       9.7742
partiton_level_parallism_util_total  =       3.3163
L2_BW  =     369.8792 GB/Sec
L2_BW_total  =      93.8879 GB/Sec
gpu_total_sim_rate=5074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1695541, Miss = 976944, Miss_rate = 0.576, Pending_hits = 29296, Reservation_fails = 321221
	L1D_cache_core[1]: Access = 1656797, Miss = 959189, Miss_rate = 0.579, Pending_hits = 30639, Reservation_fails = 322195
	L1D_cache_core[2]: Access = 1388095, Miss = 786296, Miss_rate = 0.566, Pending_hits = 25798, Reservation_fails = 284329
	L1D_cache_core[3]: Access = 1710021, Miss = 995264, Miss_rate = 0.582, Pending_hits = 30210, Reservation_fails = 342404
	L1D_cache_core[4]: Access = 1512610, Miss = 866365, Miss_rate = 0.573, Pending_hits = 28577, Reservation_fails = 309326
	L1D_cache_core[5]: Access = 1527035, Miss = 874165, Miss_rate = 0.572, Pending_hits = 28834, Reservation_fails = 307046
	L1D_cache_core[6]: Access = 1651837, Miss = 941880, Miss_rate = 0.570, Pending_hits = 29555, Reservation_fails = 331444
	L1D_cache_core[7]: Access = 1372565, Miss = 751098, Miss_rate = 0.547, Pending_hits = 24402, Reservation_fails = 262825
	L1D_cache_core[8]: Access = 1595463, Miss = 907285, Miss_rate = 0.569, Pending_hits = 30119, Reservation_fails = 310977
	L1D_cache_core[9]: Access = 1742686, Miss = 1010920, Miss_rate = 0.580, Pending_hits = 31992, Reservation_fails = 352747
	L1D_cache_core[10]: Access = 1504224, Miss = 838646, Miss_rate = 0.558, Pending_hits = 27347, Reservation_fails = 296555
	L1D_cache_core[11]: Access = 1383456, Miss = 772988, Miss_rate = 0.559, Pending_hits = 26236, Reservation_fails = 287243
	L1D_cache_core[12]: Access = 1621375, Miss = 945266, Miss_rate = 0.583, Pending_hits = 29132, Reservation_fails = 328329
	L1D_cache_core[13]: Access = 1620843, Miss = 931100, Miss_rate = 0.574, Pending_hits = 31851, Reservation_fails = 313611
	L1D_cache_core[14]: Access = 1364763, Miss = 775093, Miss_rate = 0.568, Pending_hits = 27067, Reservation_fails = 279776
	L1D_cache_core[15]: Access = 1586825, Miss = 908789, Miss_rate = 0.573, Pending_hits = 29864, Reservation_fails = 316286
	L1D_cache_core[16]: Access = 1445048, Miss = 816239, Miss_rate = 0.565, Pending_hits = 26056, Reservation_fails = 298995
	L1D_cache_core[17]: Access = 1372959, Miss = 753666, Miss_rate = 0.549, Pending_hits = 23541, Reservation_fails = 269901
	L1D_cache_core[18]: Access = 1530214, Miss = 860855, Miss_rate = 0.563, Pending_hits = 28824, Reservation_fails = 294099
	L1D_cache_core[19]: Access = 1903943, Miss = 1131525, Miss_rate = 0.594, Pending_hits = 34512, Reservation_fails = 381998
	L1D_cache_core[20]: Access = 1286930, Miss = 708506, Miss_rate = 0.551, Pending_hits = 22617, Reservation_fails = 264420
	L1D_cache_core[21]: Access = 1592906, Miss = 896380, Miss_rate = 0.563, Pending_hits = 29496, Reservation_fails = 306977
	L1D_cache_core[22]: Access = 1653739, Miss = 966399, Miss_rate = 0.584, Pending_hits = 30595, Reservation_fails = 347474
	L1D_cache_core[23]: Access = 1505464, Miss = 845117, Miss_rate = 0.561, Pending_hits = 28904, Reservation_fails = 296672
	L1D_cache_core[24]: Access = 1580643, Miss = 915032, Miss_rate = 0.579, Pending_hits = 29109, Reservation_fails = 312435
	L1D_cache_core[25]: Access = 1599986, Miss = 903013, Miss_rate = 0.564, Pending_hits = 28721, Reservation_fails = 300451
	L1D_cache_core[26]: Access = 1244965, Miss = 681627, Miss_rate = 0.548, Pending_hits = 23896, Reservation_fails = 257149
	L1D_cache_core[27]: Access = 1735748, Miss = 1010510, Miss_rate = 0.582, Pending_hits = 31262, Reservation_fails = 337852
	L1D_cache_core[28]: Access = 1417819, Miss = 781724, Miss_rate = 0.551, Pending_hits = 25899, Reservation_fails = 267947
	L1D_cache_core[29]: Access = 1446869, Miss = 812156, Miss_rate = 0.561, Pending_hits = 26833, Reservation_fails = 283151
	L1D_total_cache_accesses = 46251369
	L1D_total_cache_misses = 26324037
	L1D_total_cache_miss_rate = 0.5692
	L1D_total_cache_pending_hits = 851184
	L1D_total_cache_reservation_fails = 9185835
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17766384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 851101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22387801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9160522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3818924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 851105
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1309764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44824210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1427159

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5101800
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4056176
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25252
ctas_completed 14320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
69546, 132945, 52229, 50397, 67875, 66506, 48354, 60863, 53765, 87032, 57596, 68019, 70871, 76885, 54795, 84504, 57342, 69754, 53856, 57890, 57353, 84173, 53209, 56742, 57027, 52015, 91927, 44713, 56058, 63913, 49684, 53644, 
gpgpu_n_tot_thrd_icount = 1864853920
gpgpu_n_tot_w_icount = 58276685
gpgpu_n_stall_shd_mem = 14618119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26206721
gpgpu_n_mem_write_global = 1427159
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 52734783
gpgpu_n_store_insn = 3433535
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12830720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13230768
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1387351
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4317912	W0_Idle:209944459	W0_Scoreboard:932606708	W1:31854279	W2:6316551	W3:3161789	W4:2040349	W5:1485096	W6:1169909	W7:980665	W8:840826	W9:729312	W10:645494	W11:581991	W12:537052	W13:516404	W14:470576	W15:452127	W16:392771	W17:362424	W18:309446	W19:270184	W20:243715	W21:234906	W22:234611	W23:233008	W24:231285	W25:225829	W26:206188	W27:177690	W28:158756	W29:167149	W30:201312	W31:222844	W32:2622147
single_issue_nums: WS0:14664743	WS1:14312482	WS2:14796247	WS3:14503213	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 209653768 {8:26206721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57086360 {40:1427159,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1048268840 {40:26206721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11417272 {8:1427159,}
maxmflatency = 5821 
max_icnt2mem_latency = 3973 
maxmrqlatency = 1585 
max_icnt2sh_latency = 253 
averagemflatency = 312 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 4 
mrq_lat_table:8425139 	131239 	236775 	500031 	772395 	294859 	107153 	85993 	61370 	10314 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14607411 	12084714 	819626 	101126 	18861 	2142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	24486126 	1418136 	707377 	894839 	115218 	10575 	1609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21477288 	3196165 	1560314 	905511 	372762 	106860 	14980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	559 	12229 	35 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        62 
dram[9]:        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        60        61        62        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        63        64        63        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    321771    196797    706058    330844    254548    491102    324333 
dram[1]:    341177    320859    374707    531419    570462    241585    232102    308517    186434    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    213790    259422    303513    268642    238357    252015    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    445891    271224    509422    657154    248811    372818    186715    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    211344    163660    964178    209653    359582    221276    401253    316261    235764    301044 
dram[5]:    253277    328407    519662    299012    683415    269282    190633    244082    458534    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    262106    277194    422192    363758    456095    289551    539940 
dram[7]:    294929    231502    270737    585372    216727    223896    275435    375371    253294    344578    232714    347218    205021    231535    273516    694830 
dram[8]:    291283    181636    235535    242915    273333    302436    294758    209137    233398    425061    197186    210070    284655    227942    259239    218829 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    347868    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    249722    319414    459545    295118    275568 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    210282    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.277665  1.282420  1.282742  1.292905  1.284556  1.289887  1.286251  1.298761  1.269603  1.270046  1.267653  1.267023  1.268739  1.280082  1.277748  1.290625 
dram[1]:  1.284439  1.292314  1.297495  1.294862  1.287394  1.295534  1.295003  1.299977  1.266664  1.273248  1.275612  1.267840  1.275123  1.273560  1.292716  1.286677 
dram[2]:  1.289173  1.292960  1.296887  1.292041  1.286149  1.283875  1.295847  1.291428  1.272915  1.276644  1.266552  1.270718  1.269410  1.271210  1.293696  1.292477 
dram[3]:  1.288538  1.285235  1.290152  1.286236  1.282505  1.285106  1.293943  1.293412  1.282670  1.279729  1.271539  1.273081  1.278378  1.276178  1.289122  1.293172 
dram[4]:  1.284564  1.286649  1.289138  1.293103  1.279136  1.284110  1.284692  1.293771  1.267898  1.273790  1.268809  1.275496  1.272519  1.276661  1.285306  1.303372 
dram[5]:  1.289298  1.294343  1.296908  1.292323  1.287846  1.282025  1.302435  1.294877  1.272670  1.267626  1.273997  1.267220  1.280564  1.275851  1.303539  1.298726 
dram[6]:  1.295638  1.285438  1.301016  1.294032  1.284853  1.292119  1.292716  1.292572  1.279068  1.274418  1.277192  1.264437  1.269422  1.277874  1.304368  1.297776 
dram[7]:  1.283536  1.292772  1.288454  1.292111  1.285130  1.281217  1.297036  1.290107  1.264414  1.280291  1.269500  1.270784  1.275632  1.270069  1.290816  1.292512 
dram[8]:  1.278386  1.285166  1.282830  1.281963  1.281067  1.288972  1.289572  1.294408  1.264279  1.280417  1.267779  1.277517  1.270358  1.272064  1.285783  1.294807 
dram[9]:  1.288294  1.290475  1.295254  1.298228  1.283334  1.292431  1.283378  1.288824  1.271609  1.277663  1.270876  1.282447  1.272711  1.278888  1.293401  1.294986 
dram[10]:  1.287469  1.292181  1.297240  1.290397  1.283138  1.293891  1.286184  1.290471  1.268517  1.270977  1.271824  1.273453  1.274940  1.273673  1.289228  1.297056 
dram[11]:  1.296479  1.285642  1.298823  1.295748  1.284634  1.291511  1.298676  1.299453  1.280561  1.276498  1.269675  1.275725  1.277713  1.277426  1.291208  1.295322 
average row locality = 10625469/8277351 = 1.283680
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53811     53499     51792     51820     53928     53937     50995     50842     55059     55650     54502     55012     55831     55051     52227     51921 
dram[1]:     54423     53174     50689     52973     53153     52309     50543     49611     55018     55545     52752     55388     55887     54869     50463     51840 
dram[2]:     52708     52818     51417     51058     54455     53191     52135     50978     55094     54793     55172     54216     56430     55736     51628     52277 
dram[3]:     53040     53830     51437     51892     52498     53092     51401     51797     54064     54491     54400     54306     54636     55020     51723     50894 
dram[4]:     52943     53332     50825     51146     53023     53206     51507     50146     54517     54192     54340     53415     54991     55723     51385     49968 
dram[5]:     53171     52813     50964     51719     55078     54594     51650     51043     54166     55113     53764     55443     55932     56053     51539     51514 
dram[6]:     52435     53789     50537     51845     53461     51683     51689     52089     53920     55324     53000     55174     55659     55387     50765     51303 
dram[7]:     54559     52969     51314     51439     53499     55310     51096     51657     56620     54032     55938     54107     57133     56610     51574     50938 
dram[8]:     53865     53785     51610     53533     53555     53465     50674     51570     55091     54683     54499     55348     54719     56992     51180     51959 
dram[9]:     54289     53220     50156     49851     53860     52843     51925     51210     55840     54870     55430     52581     55989     55474     51022     50477 
dram[10]:     54169     53207     51630     52219     52660     52893     51493     51377     55866     54718     55084     54268     55283     55292     51435     50777 
dram[11]:     52625     53940     49890     50243     54066     52146     49924     50441     52974     53974     53896     53450     54932     55131     51193     51363 
total dram reads = 10211335
bank skew: 57133/49611 = 1.15
chip skew: 858795/840188 = 1.02
number of total write accesses:
dram[0]:      3774      3741      3772      3700      3822      3735      3790      3774      3900      3929      4010      4141      4061      4102      3827      3811 
dram[1]:      3788      3732      3683      3702      3783      3690      3801      3726      4037      4004      4020      4025      4088      4023      3769      3904 
dram[2]:      3757      3748      3685      3673      3802      3840      3837      3822      3965      3928      4032      4136      4072      4023      3754      3794 
dram[3]:      3754      3764      3693      3706      3819      3802      3796      3805      3912      3877      4088      4052      4067      4113      3754      3688 
dram[4]:      3716      3779      3644      3699      3795      3811      3842      3798      3931      3926      4153      4071      4088      3934      3759      3755 
dram[5]:      3760      3688      3655      3757      3853      3832      3775      3807      3937      3953      4074      4111      4100      4069      3733      3796 
dram[6]:      3713      3741      3638      3748      3735      3771      3834      3881      3886      3948      4011      4112      3981      4044      3756      3773 
dram[7]:      3764      3712      3679      3741      3807      3802      3796      3779      3995      3941      4135      4147      4192      4122      3769      3691 
dram[8]:      3811      3772      3753      3726      3797      3783      3779      3791      3919      3949      4129      4037      4022      4061      3784      3782 
dram[9]:      3770      3754      3657      3661      3841      3839      3821      3694      3966      3941      4157      4109      4153      4006      3759      3726 
dram[10]:      3778      3784      3671      3715      3830      3785      3773      3763      3946      3979      4083      4033      4041      4121      3737      3708 
dram[11]:      3744      3725      3660      3662      3877      3829      3727      3754      3930      3887      4088      4106      4008      4029      3710      3819 
total dram writes = 741518
bank skew: 4192/3638 = 1.15
chip skew: 62072/61555 = 1.01
average mf latency per bank:
dram[0]:        682       713       697       724       679       679       688       707       817       824       954       888       843       931       759       750
dram[1]:        694       738       712       694       666       731       682       773       840       858       943       986       855       898       790       733
dram[2]:        735       702       726       720       700       675       675       702       775       797       908       834       889       907       779       753
dram[3]:        764       713       707       696       674       684       698       691       877       856       891       910       865       825       799       764
dram[4]:        718       737       803       697       722       685       691       692       813       881       916       890       925       904      2487       827
dram[5]:        724       734       756       701       682       680       724       661       856       769       941       861       921       912       824       773
dram[6]:        736       740       779       733       741       701       679       681       876       857       930       883       931       862       824       781
dram[7]:        709       755       774       717       744       683       724       672       754       813       884       845       836       888       770       813
dram[8]:        678       680       714       686       648       710       708       696       808       792       862       940       906       866       800       767
dram[9]:        703       728       800       705       687       658       660       743       762       841       828       882       885       887       794       803
dram[10]:        692       687       775       683       668       684       727       688       842       757       919       942       854       829       786       838
dram[11]:        723       672       758       730       660       672       747       750       858       877       824       912       965       856       779       772
maximum mf latency per bank:
dram[0]:       4949      4940      5186      4953      4689      5281      5050      5583      5000      4802      4573      4949      4724      5159      5079      5002
dram[1]:       4541      4935      4525      4903      4557      4920      5145      5430      4515      5016      4296      5117      4208      5095      4819      4880
dram[2]:       5155      5172      5019      5079      4917      5178      5574      5471      5237      5444      4815      4873      5062      5103      5366      4992
dram[3]:       5011      5092      5261      5622      5564      4926      5210      4768      5593      4929      5262      4490      4909      4959      5156      4878
dram[4]:       5570      5190      5179      5467      5536      5534      5465      5692      4934      4895      5156      5046      5381      5177      5200      5169
dram[5]:       4947      5079      4876      5781      5371      5821      4982      5347      5495      5322      5582      5383      5318      5321      5436      5394
dram[6]:       5503      5677      5542      5303      5450      5480      5520      5363      5215      4943      5061      4827      5167      5679      5068      5430
dram[7]:       5511      4741      4889      5378      5277      5040      4306      4843      4628      4633      5235      4636      5354      4674      4917      5177
dram[8]:       4615      4777      4981      4585      4971      4913      5009      4821      4592      4605      4681      4996      4589      5386      4670      5203
dram[9]:       5368      4758      5052      5133      5699      5062      5110      4939      4969      4647      5095      4997      5088      4621      5020      4978
dram[10]:       4732      4842      4775      4809      5110      5017      5065      5183      4334      4849      5032      4994      4789      5120      4502      5035
dram[11]:       5317      5179      4997      5213      5020      5762      5260      5390      4864      4678      5069      5407      5212      5160      5128      5159

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30720576 n_act=695590 n_pre=695574 n_ref_event=0 n_req=890426 n_rd=855877 n_rd_L2_A=0 n_write=0 n_wr_bk=61889 bw_util=0.1113
n_activity=21226169 dram_eff=0.1729
bk0: 53811a 30188161i bk1: 53499a 30215924i bk2: 51792a 30289032i bk3: 51820a 30315393i bk4: 53928a 30198486i bk5: 53937a 30207545i bk6: 50995a 30337819i bk7: 50842a 30381948i bk8: 55059a 30120519i bk9: 55650a 30085926i bk10: 54502a 30120034i bk11: 55012a 30086869i bk12: 55831a 30046857i bk13: 55051a 30105862i bk14: 52227a 30251933i bk15: 51921a 30296836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218821
Row_Buffer_Locality_read = 0.223362
Row_Buffer_Locality_write = 0.106342
Bank_Level_Parallism = 2.480682
Bank_Level_Parallism_Col = 1.512993
Bank_Level_Parallism_Ready = 1.106843
write_to_read_ratio_blp_rw_average = 0.053526
GrpLevelPara = 1.366114 

BW Util details:
bwutil = 0.111347 
total_CMD = 32969497 
util_bw = 3671064 
Wasted_Col = 10324932 
Wasted_Row = 4346149 
Idle = 14627352 

BW Util Bottlenecks: 
RCDc_limit = 13029142 
RCDWRc_limit = 304770 
WTRc_limit = 890237 
RTWc_limit = 738629 
CCDLc_limit = 507824 
rwq = 0 
CCDLc_limit_alone = 439363 
WTRc_limit_alone = 856065 
RTWc_limit_alone = 704340 

Commands details: 
total_CMD = 32969497 
n_nop = 30720576 
Read = 855877 
Write = 0 
L2_Alloc = 0 
L2_WB = 61889 
n_act = 695590 
n_pre = 695574 
n_ref = 0 
n_req = 890426 
total_req = 917766 

Dual Bus Interface Util: 
issued_total_row = 1391164 
issued_total_col = 917766 
Row_Bus_Util =  0.042195 
CoL_Bus_Util = 0.027837 
Either_Row_CoL_Bus_Util = 0.068212 
Issued_on_Two_Bus_Simul_Util = 0.001820 
issued_two_Eff = 0.026683 
queue_avg = 0.582694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.582694
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30742177 n_act=687558 n_pre=687542 n_ref_event=0 n_req=883135 n_rd=848637 n_rd_L2_A=0 n_write=0 n_wr_bk=61775 bw_util=0.1105
n_activity=21187954 dram_eff=0.1719
bk0: 54423a 30174444i bk1: 53174a 30259781i bk2: 50689a 30398067i bk3: 52973a 30280308i bk4: 53153a 30240914i bk5: 52309a 30317770i bk6: 50543a 30398239i bk7: 49611a 30461844i bk8: 55018a 30121841i bk9: 55545a 30097852i bk10: 52752a 30242642i bk11: 55388a 30099372i bk12: 55887a 30061764i bk13: 54869a 30117335i bk14: 50463a 30385627i bk15: 51840a 30309445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221467
Row_Buffer_Locality_read = 0.226273
Row_Buffer_Locality_write = 0.103223
Bank_Level_Parallism = 2.453387
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.105581
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110455 
total_CMD = 32969497 
util_bw = 3641648 
Wasted_Col = 10248122 
Wasted_Row = 4361659 
Idle = 14718068 

BW Util Bottlenecks: 
RCDc_limit = 12891029 
RCDWRc_limit = 306026 
WTRc_limit = 874838 
RTWc_limit = 729349 
CCDLc_limit = 498951 
rwq = 0 
CCDLc_limit_alone = 432098 
WTRc_limit_alone = 841702 
RTWc_limit_alone = 695632 

Commands details: 
total_CMD = 32969497 
n_nop = 30742177 
Read = 848637 
Write = 0 
L2_Alloc = 0 
L2_WB = 61775 
n_act = 687558 
n_pre = 687542 
n_ref = 0 
n_req = 883135 
total_req = 910412 

Dual Bus Interface Util: 
issued_total_row = 1375100 
issued_total_col = 910412 
Row_Bus_Util =  0.041708 
CoL_Bus_Util = 0.027614 
Either_Row_CoL_Bus_Util = 0.067557 
Issued_on_Two_Bus_Simul_Util = 0.001765 
issued_two_Eff = 0.026126 
queue_avg = 0.542107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.542107
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30728998 n_act=692310 n_pre=692294 n_ref_event=0 n_req=888558 n_rd=854106 n_rd_L2_A=0 n_write=0 n_wr_bk=61868 bw_util=0.1111
n_activity=21169241 dram_eff=0.1731
bk0: 52708a 30263283i bk1: 52818a 30268527i bk2: 51417a 30349948i bk3: 51058a 30364913i bk4: 54455a 30170900i bk5: 53191a 30228976i bk6: 52135a 30305686i bk7: 50978a 30365673i bk8: 55094a 30114245i bk9: 54793a 30142158i bk10: 55172a 30094896i bk11: 54216a 30146832i bk12: 56430a 30017043i bk13: 55736a 30059900i bk14: 51628a 30311657i bk15: 52277a 30282097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220870
Row_Buffer_Locality_read = 0.225614
Row_Buffer_Locality_write = 0.103274
Bank_Level_Parallism = 2.478325
Bank_Level_Parallism_Col = 1.514184
Bank_Level_Parallism_Ready = 1.107391
write_to_read_ratio_blp_rw_average = 0.053800
GrpLevelPara = 1.366378 

BW Util details:
bwutil = 0.111130 
total_CMD = 32969497 
util_bw = 3663896 
Wasted_Col = 10274567 
Wasted_Row = 4325721 
Idle = 14705313 

BW Util Bottlenecks: 
RCDc_limit = 12965445 
RCDWRc_limit = 302410 
WTRc_limit = 876928 
RTWc_limit = 736826 
CCDLc_limit = 503047 
rwq = 0 
CCDLc_limit_alone = 435333 
WTRc_limit_alone = 843254 
RTWc_limit_alone = 702786 

Commands details: 
total_CMD = 32969497 
n_nop = 30728998 
Read = 854106 
Write = 0 
L2_Alloc = 0 
L2_WB = 61868 
n_act = 692310 
n_pre = 692294 
n_ref = 0 
n_req = 888558 
total_req = 915974 

Dual Bus Interface Util: 
issued_total_row = 1384604 
issued_total_col = 915974 
Row_Bus_Util =  0.041997 
CoL_Bus_Util = 0.027782 
Either_Row_CoL_Bus_Util = 0.067957 
Issued_on_Two_Bus_Simul_Util = 0.001822 
issued_two_Eff = 0.026815 
queue_avg = 0.571810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30742230 n_act=687583 n_pre=687567 n_ref_event=0 n_req=882930 n_rd=848521 n_rd_L2_A=0 n_write=0 n_wr_bk=61690 bw_util=0.1104
n_activity=21184314 dram_eff=0.1719
bk0: 53040a 30249959i bk1: 53830a 30209853i bk2: 51437a 30337163i bk3: 51892a 30313753i bk4: 52498a 30270977i bk5: 53092a 30239379i bk6: 51401a 30342804i bk7: 51797a 30342600i bk8: 54064a 30200358i bk9: 54491a 30169155i bk10: 54400a 30141272i bk11: 54306a 30141997i bk12: 54636a 30132129i bk13: 55020a 30110975i bk14: 51723a 30307363i bk15: 50894a 30371846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221258
Row_Buffer_Locality_read = 0.226170
Row_Buffer_Locality_write = 0.100119
Bank_Level_Parallism = 2.458802
Bank_Level_Parallism_Col = 1.510282
Bank_Level_Parallism_Ready = 1.111778
write_to_read_ratio_blp_rw_average = 0.053749
GrpLevelPara = 1.362798 

BW Util details:
bwutil = 0.110431 
total_CMD = 32969497 
util_bw = 3640844 
Wasted_Col = 10251917 
Wasted_Row = 4353782 
Idle = 14722954 

BW Util Bottlenecks: 
RCDc_limit = 12894861 
RCDWRc_limit = 304054 
WTRc_limit = 879045 
RTWc_limit = 727244 
CCDLc_limit = 496358 
rwq = 0 
CCDLc_limit_alone = 429371 
WTRc_limit_alone = 845537 
RTWc_limit_alone = 693765 

Commands details: 
total_CMD = 32969497 
n_nop = 30742230 
Read = 848521 
Write = 0 
L2_Alloc = 0 
L2_WB = 61690 
n_act = 687583 
n_pre = 687567 
n_ref = 0 
n_req = 882930 
total_req = 910211 

Dual Bus Interface Util: 
issued_total_row = 1375150 
issued_total_col = 910211 
Row_Bus_Util =  0.041710 
CoL_Bus_Util = 0.027608 
Either_Row_CoL_Bus_Util = 0.067555 
Issued_on_Two_Bus_Simul_Util = 0.001762 
issued_two_Eff = 0.026083 
queue_avg = 0.562855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.562855
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30749536 n_act=685686 n_pre=685670 n_ref_event=0 n_req=879107 n_rd=844659 n_rd_L2_A=0 n_write=0 n_wr_bk=61701 bw_util=0.11
n_activity=21152509 dram_eff=0.1714
bk0: 52943a 30257538i bk1: 53332a 30236228i bk2: 50825a 30361551i bk3: 51146a 30368277i bk4: 53023a 30241031i bk5: 53206a 30248342i bk6: 51507a 30320418i bk7: 50146a 30407056i bk8: 54517a 30149267i bk9: 54192a 30177798i bk10: 54340a 30135326i bk11: 53415a 30201213i bk12: 54991a 30094713i bk13: 55723a 30092765i bk14: 51385a 30309450i bk15: 49968a 30425169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220029
Row_Buffer_Locality_read = 0.224804
Row_Buffer_Locality_write = 0.102938
Bank_Level_Parallism = 2.453446
Bank_Level_Parallism_Col = 1.506717
Bank_Level_Parallism_Ready = 1.107074
write_to_read_ratio_blp_rw_average = 0.054181
GrpLevelPara = 1.360610 

BW Util details:
bwutil = 0.109963 
total_CMD = 32969497 
util_bw = 3625440 
Wasted_Col = 10238370 
Wasted_Row = 4361334 
Idle = 14744353 

BW Util Bottlenecks: 
RCDc_limit = 12867962 
RCDWRc_limit = 305920 
WTRc_limit = 872826 
RTWc_limit = 728858 
CCDLc_limit = 495514 
rwq = 0 
CCDLc_limit_alone = 428298 
WTRc_limit_alone = 839312 
RTWc_limit_alone = 695156 

Commands details: 
total_CMD = 32969497 
n_nop = 30749536 
Read = 844659 
Write = 0 
L2_Alloc = 0 
L2_WB = 61701 
n_act = 685686 
n_pre = 685670 
n_ref = 0 
n_req = 879107 
total_req = 906360 

Dual Bus Interface Util: 
issued_total_row = 1371356 
issued_total_col = 906360 
Row_Bus_Util =  0.041595 
CoL_Bus_Util = 0.027491 
Either_Row_CoL_Bus_Util = 0.067334 
Issued_on_Two_Bus_Simul_Util = 0.001752 
issued_two_Eff = 0.026016 
queue_avg = 0.577924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.577924
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30728811 n_act=691531 n_pre=691515 n_ref_event=0 n_req=889181 n_rd=854556 n_rd_L2_A=0 n_write=0 n_wr_bk=61900 bw_util=0.1112
n_activity=21197213 dram_eff=0.1729
bk0: 53171a 30243205i bk1: 52813a 30286592i bk2: 50964a 30365481i bk3: 51719a 30330792i bk4: 55078a 30147476i bk5: 54594a 30155090i bk6: 51650a 30328797i bk7: 51043a 30365503i bk8: 54166a 30165673i bk9: 55113a 30116117i bk10: 53764a 30158834i bk11: 55443a 30073208i bk12: 55932a 30061679i bk13: 56053a 30043813i bk14: 51539a 30324763i bk15: 51514a 30332869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222292
Row_Buffer_Locality_read = 0.226959
Row_Buffer_Locality_write = 0.107119
Bank_Level_Parallism = 2.474437
Bank_Level_Parallism_Col = 1.518187
Bank_Level_Parallism_Ready = 1.112802
write_to_read_ratio_blp_rw_average = 0.054566
GrpLevelPara = 1.366681 

BW Util details:
bwutil = 0.111188 
total_CMD = 32969497 
util_bw = 3665824 
Wasted_Col = 10280473 
Wasted_Row = 4341384 
Idle = 14681816 

BW Util Bottlenecks: 
RCDc_limit = 12953879 
RCDWRc_limit = 304319 
WTRc_limit = 889414 
RTWc_limit = 756464 
CCDLc_limit = 505603 
rwq = 0 
CCDLc_limit_alone = 435792 
WTRc_limit_alone = 855423 
RTWc_limit_alone = 720644 

Commands details: 
total_CMD = 32969497 
n_nop = 30728811 
Read = 854556 
Write = 0 
L2_Alloc = 0 
L2_WB = 61900 
n_act = 691531 
n_pre = 691515 
n_ref = 0 
n_req = 889181 
total_req = 916456 

Dual Bus Interface Util: 
issued_total_row = 1383046 
issued_total_col = 916456 
Row_Bus_Util =  0.041949 
CoL_Bus_Util = 0.027797 
Either_Row_CoL_Bus_Util = 0.067962 
Issued_on_Two_Bus_Simul_Util = 0.001784 
issued_two_Eff = 0.026249 
queue_avg = 0.629589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.629589
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30745577 n_act=686221 n_pre=686205 n_ref_event=0 n_req=882469 n_rd=848060 n_rd_L2_A=0 n_write=0 n_wr_bk=61572 bw_util=0.1104
n_activity=21166631 dram_eff=0.1719
bk0: 52435a 30304122i bk1: 53789a 30210677i bk2: 50537a 30394645i bk3: 51845a 30327696i bk4: 53461a 30224724i bk5: 51683a 30326883i bk6: 51689a 30323000i bk7: 52089a 30304157i bk8: 53920a 30201277i bk9: 55324a 30116815i bk10: 53000a 30217461i bk11: 55174a 30080274i bk12: 55659a 30053949i bk13: 55387a 30082197i bk14: 50765a 30368670i bk15: 51303a 30350795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222394
Row_Buffer_Locality_read = 0.227077
Row_Buffer_Locality_write = 0.106978
Bank_Level_Parallism = 2.461205
Bank_Level_Parallism_Col = 1.511665
Bank_Level_Parallism_Ready = 1.109876
write_to_read_ratio_blp_rw_average = 0.054073
GrpLevelPara = 1.363830 

BW Util details:
bwutil = 0.110360 
total_CMD = 32969497 
util_bw = 3638528 
Wasted_Col = 10232770 
Wasted_Row = 4356208 
Idle = 14741991 

BW Util Bottlenecks: 
RCDc_limit = 12871816 
RCDWRc_limit = 302477 
WTRc_limit = 872197 
RTWc_limit = 736123 
CCDLc_limit = 497050 
rwq = 0 
CCDLc_limit_alone = 429109 
WTRc_limit_alone = 839063 
RTWc_limit_alone = 701316 

Commands details: 
total_CMD = 32969497 
n_nop = 30745577 
Read = 848060 
Write = 0 
L2_Alloc = 0 
L2_WB = 61572 
n_act = 686221 
n_pre = 686205 
n_ref = 0 
n_req = 882469 
total_req = 909632 

Dual Bus Interface Util: 
issued_total_row = 1372426 
issued_total_col = 909632 
Row_Bus_Util =  0.041627 
CoL_Bus_Util = 0.027590 
Either_Row_CoL_Bus_Util = 0.067454 
Issued_on_Two_Bus_Simul_Util = 0.001763 
issued_two_Eff = 0.026142 
queue_avg = 0.607974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.607974
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30715289 n_act=696859 n_pre=696843 n_ref_event=0 n_req=893610 n_rd=858795 n_rd_L2_A=0 n_write=0 n_wr_bk=62072 bw_util=0.1117
n_activity=21208355 dram_eff=0.1737
bk0: 54559a 30157334i bk1: 52969a 30267970i bk2: 51314a 30328641i bk3: 51439a 30337117i bk4: 53499a 30222090i bk5: 55310a 30119072i bk6: 51096a 30353639i bk7: 51657a 30329869i bk8: 56620a 30014535i bk9: 54032a 30183842i bk10: 55938a 30046676i bk11: 54107a 30134837i bk12: 57133a 29975614i bk13: 56610a 29999724i bk14: 51574a 30299738i bk15: 50938a 30362407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220184
Row_Buffer_Locality_read = 0.224859
Row_Buffer_Locality_write = 0.104869
Bank_Level_Parallism = 2.487537
Bank_Level_Parallism_Col = 1.515213
Bank_Level_Parallism_Ready = 1.107599
write_to_read_ratio_blp_rw_average = 0.053849
GrpLevelPara = 1.367360 

BW Util details:
bwutil = 0.111724 
total_CMD = 32969497 
util_bw = 3683468 
Wasted_Col = 10330128 
Wasted_Row = 4324149 
Idle = 14631752 

BW Util Bottlenecks: 
RCDc_limit = 13046922 
RCDWRc_limit = 306301 
WTRc_limit = 896400 
RTWc_limit = 743723 
CCDLc_limit = 506158 
rwq = 0 
CCDLc_limit_alone = 437941 
WTRc_limit_alone = 862715 
RTWc_limit_alone = 709191 

Commands details: 
total_CMD = 32969497 
n_nop = 30715289 
Read = 858795 
Write = 0 
L2_Alloc = 0 
L2_WB = 62072 
n_act = 696859 
n_pre = 696843 
n_ref = 0 
n_req = 893610 
total_req = 920867 

Dual Bus Interface Util: 
issued_total_row = 1393702 
issued_total_col = 920867 
Row_Bus_Util =  0.042272 
CoL_Bus_Util = 0.027931 
Either_Row_CoL_Bus_Util = 0.068373 
Issued_on_Two_Bus_Simul_Util = 0.001831 
issued_two_Eff = 0.026777 
queue_avg = 0.597315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.597315
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30719009 n_act=695836 n_pre=695820 n_ref_event=0 n_req=891142 n_rd=856528 n_rd_L2_A=0 n_write=0 n_wr_bk=61895 bw_util=0.1114
n_activity=21201459 dram_eff=0.1733
bk0: 53865a 30184998i bk1: 53785a 30209662i bk2: 51610a 30311213i bk3: 53533a 30216809i bk4: 53555a 30203182i bk5: 53465a 30224657i bk6: 50674a 30366524i bk7: 51570a 30345877i bk8: 55091a 30113213i bk9: 54683a 30147970i bk10: 54499a 30128695i bk11: 55348a 30111804i bk12: 54719a 30109303i bk13: 56992a 29996641i bk14: 51180a 30317000i bk15: 51959a 30313940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.219173
Row_Buffer_Locality_read = 0.223628
Row_Buffer_Locality_write = 0.108915
Bank_Level_Parallism = 2.478932
Bank_Level_Parallism_Col = 1.513732
Bank_Level_Parallism_Ready = 1.107077
write_to_read_ratio_blp_rw_average = 0.053548
GrpLevelPara = 1.366300 

BW Util details:
bwutil = 0.111427 
total_CMD = 32969497 
util_bw = 3673692 
Wasted_Col = 10327100 
Wasted_Row = 4329682 
Idle = 14639023 

BW Util Bottlenecks: 
RCDc_limit = 13039074 
RCDWRc_limit = 304176 
WTRc_limit = 894695 
RTWc_limit = 739644 
CCDLc_limit = 507235 
rwq = 0 
CCDLc_limit_alone = 438565 
WTRc_limit_alone = 860355 
RTWc_limit_alone = 705314 

Commands details: 
total_CMD = 32969497 
n_nop = 30719009 
Read = 856528 
Write = 0 
L2_Alloc = 0 
L2_WB = 61895 
n_act = 695836 
n_pre = 695820 
n_ref = 0 
n_req = 891142 
total_req = 918423 

Dual Bus Interface Util: 
issued_total_row = 1391656 
issued_total_col = 918423 
Row_Bus_Util =  0.042210 
CoL_Bus_Util = 0.027857 
Either_Row_CoL_Bus_Util = 0.068260 
Issued_on_Two_Bus_Simul_Util = 0.001807 
issued_two_Eff = 0.026479 
queue_avg = 0.589016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.589016
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30741896 n_act=687748 n_pre=687732 n_ref_event=0 n_req=883620 n_rd=849037 n_rd_L2_A=0 n_write=0 n_wr_bk=61854 bw_util=0.1105
n_activity=21175266 dram_eff=0.1721
bk0: 54289a 30177523i bk1: 53220a 30242678i bk2: 50156a 30403082i bk3: 49851a 30437333i bk4: 53860a 30195320i bk5: 52843a 30272468i bk6: 51925a 30290867i bk7: 51210a 30356584i bk8: 55840a 30084599i bk9: 54870a 30129837i bk10: 55430a 30069647i bk11: 52581a 30251266i bk12: 55989a 30035101i bk13: 55474a 30092383i bk14: 51022a 30335337i bk15: 50477a 30373416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221679
Row_Buffer_Locality_read = 0.226405
Row_Buffer_Locality_write = 0.105659
Bank_Level_Parallism = 2.465844
Bank_Level_Parallism_Col = 1.511437
Bank_Level_Parallism_Ready = 1.110569
write_to_read_ratio_blp_rw_average = 0.054143
GrpLevelPara = 1.363565 

BW Util details:
bwutil = 0.110513 
total_CMD = 32969497 
util_bw = 3643564 
Wasted_Col = 10249584 
Wasted_Row = 4357387 
Idle = 14718962 

BW Util Bottlenecks: 
RCDc_limit = 12891811 
RCDWRc_limit = 304579 
WTRc_limit = 882724 
RTWc_limit = 730025 
CCDLc_limit = 499367 
rwq = 0 
CCDLc_limit_alone = 432484 
WTRc_limit_alone = 849141 
RTWc_limit_alone = 696725 

Commands details: 
total_CMD = 32969497 
n_nop = 30741896 
Read = 849037 
Write = 0 
L2_Alloc = 0 
L2_WB = 61854 
n_act = 687748 
n_pre = 687732 
n_ref = 0 
n_req = 883620 
total_req = 910891 

Dual Bus Interface Util: 
issued_total_row = 1375480 
issued_total_col = 910891 
Row_Bus_Util =  0.041720 
CoL_Bus_Util = 0.027628 
Either_Row_CoL_Bus_Util = 0.067566 
Issued_on_Two_Bus_Simul_Util = 0.001783 
issued_two_Eff = 0.026383 
queue_avg = 0.591525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.591525
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30732811 n_act=690954 n_pre=690938 n_ref_event=0 n_req=886799 n_rd=852371 n_rd_L2_A=0 n_write=0 n_wr_bk=61747 bw_util=0.1109
n_activity=21180854 dram_eff=0.1726
bk0: 54169a 30194575i bk1: 53207a 30242484i bk2: 51630a 30335877i bk3: 52219a 30305284i bk4: 52660a 30252377i bk5: 52893a 30282453i bk6: 51493a 30334061i bk7: 51377a 30356426i bk8: 55866a 30072558i bk9: 54718a 30139303i bk10: 55084a 30098369i bk11: 54268a 30160674i bk12: 55283a 30089408i bk13: 55292a 30078045i bk14: 51435a 30323370i bk15: 50777a 30380906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220854
Row_Buffer_Locality_read = 0.225537
Row_Buffer_Locality_write = 0.104915
Bank_Level_Parallism = 2.468976
Bank_Level_Parallism_Col = 1.511302
Bank_Level_Parallism_Ready = 1.106529
write_to_read_ratio_blp_rw_average = 0.053889
GrpLevelPara = 1.364823 

BW Util details:
bwutil = 0.110905 
total_CMD = 32969497 
util_bw = 3656472 
Wasted_Col = 10268715 
Wasted_Row = 4341834 
Idle = 14702476 

BW Util Bottlenecks: 
RCDc_limit = 12945782 
RCDWRc_limit = 303288 
WTRc_limit = 883165 
RTWc_limit = 732806 
CCDLc_limit = 500320 
rwq = 0 
CCDLc_limit_alone = 432681 
WTRc_limit_alone = 849065 
RTWc_limit_alone = 699267 

Commands details: 
total_CMD = 32969497 
n_nop = 30732811 
Read = 852371 
Write = 0 
L2_Alloc = 0 
L2_WB = 61747 
n_act = 690954 
n_pre = 690938 
n_ref = 0 
n_req = 886799 
total_req = 914118 

Dual Bus Interface Util: 
issued_total_row = 1381892 
issued_total_col = 914118 
Row_Bus_Util =  0.041914 
CoL_Bus_Util = 0.027726 
Either_Row_CoL_Bus_Util = 0.067841 
Issued_on_Two_Bus_Simul_Util = 0.001799 
issued_two_Eff = 0.026523 
queue_avg = 0.560090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.56009
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32969497 n_nop=30765611 n_act=679571 n_pre=679555 n_ref_event=0 n_req=874492 n_rd=840188 n_rd_L2_A=0 n_write=0 n_wr_bk=61555 bw_util=0.1094
n_activity=21132287 dram_eff=0.1707
bk0: 52625a 30296570i bk1: 53940a 30213304i bk2: 49890a 30427445i bk3: 50243a 30421230i bk4: 54066a 30201520i bk5: 52146a 30301602i bk6: 49924a 30438091i bk7: 50441a 30424861i bk8: 52974a 30244631i bk9: 53974a 30197111i bk10: 53896a 30168461i bk11: 53450a 30201154i bk12: 54932a 30135881i bk13: 55131a 30120967i bk14: 51193a 30344324i bk15: 51363a 30353479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222905
Row_Buffer_Locality_read = 0.227805
Row_Buffer_Locality_write = 0.102903
Bank_Level_Parallism = 2.435850
Bank_Level_Parallism_Col = 1.505706
Bank_Level_Parallism_Ready = 1.109026
write_to_read_ratio_blp_rw_average = 0.054496
GrpLevelPara = 1.359281 

BW Util details:
bwutil = 0.109403 
total_CMD = 32969497 
util_bw = 3606972 
Wasted_Col = 10180172 
Wasted_Row = 4380137 
Idle = 14802216 

BW Util Bottlenecks: 
RCDc_limit = 12762749 
RCDWRc_limit = 304448 
WTRc_limit = 873404 
RTWc_limit = 728944 
CCDLc_limit = 491780 
rwq = 0 
CCDLc_limit_alone = 424574 
WTRc_limit_alone = 839836 
RTWc_limit_alone = 695306 

Commands details: 
total_CMD = 32969497 
n_nop = 30765611 
Read = 840188 
Write = 0 
L2_Alloc = 0 
L2_WB = 61555 
n_act = 679571 
n_pre = 679555 
n_ref = 0 
n_req = 874492 
total_req = 901743 

Dual Bus Interface Util: 
issued_total_row = 1359126 
issued_total_col = 901743 
Row_Bus_Util =  0.041224 
CoL_Bus_Util = 0.027351 
Either_Row_CoL_Bus_Util = 0.066846 
Issued_on_Two_Bus_Simul_Util = 0.001728 
issued_two_Eff = 0.025856 
queue_avg = 0.562633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.562633

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1119988, Miss = 428149, Miss_rate = 0.382, Pending_hits = 1452, Reservation_fails = 883
L2_cache_bank[1]: Access = 1140004, Miss = 427741, Miss_rate = 0.375, Pending_hits = 1144, Reservation_fails = 285
L2_cache_bank[2]: Access = 1131431, Miss = 422934, Miss_rate = 0.374, Pending_hits = 1024, Reservation_fails = 175
L2_cache_bank[3]: Access = 1183724, Miss = 425714, Miss_rate = 0.360, Pending_hits = 1034, Reservation_fails = 350
L2_cache_bank[4]: Access = 1131428, Miss = 429047, Miss_rate = 0.379, Pending_hits = 1107, Reservation_fails = 147
L2_cache_bank[5]: Access = 1108771, Miss = 425078, Miss_rate = 0.383, Pending_hits = 1136, Reservation_fails = 248
L2_cache_bank[6]: Access = 1140344, Miss = 423205, Miss_rate = 0.371, Pending_hits = 1109, Reservation_fails = 841
L2_cache_bank[7]: Access = 1122091, Miss = 425326, Miss_rate = 0.379, Pending_hits = 1100, Reservation_fails = 849
L2_cache_bank[8]: Access = 1516486, Miss = 423544, Miss_rate = 0.279, Pending_hits = 1456, Reservation_fails = 1140
L2_cache_bank[9]: Access = 1143658, Miss = 421140, Miss_rate = 0.368, Pending_hits = 1108, Reservation_fails = 1158
L2_cache_bank[10]: Access = 1136914, Miss = 426278, Miss_rate = 0.375, Pending_hits = 1293, Reservation_fails = 0
L2_cache_bank[11]: Access = 1108372, Miss = 428298, Miss_rate = 0.386, Pending_hits = 1171, Reservation_fails = 1212
L2_cache_bank[12]: Access = 1174007, Miss = 421472, Miss_rate = 0.359, Pending_hits = 1252, Reservation_fails = 2042
L2_cache_bank[13]: Access = 1134683, Miss = 426598, Miss_rate = 0.376, Pending_hits = 1163, Reservation_fails = 1913
L2_cache_bank[14]: Access = 1145650, Miss = 431740, Miss_rate = 0.377, Pending_hits = 1195, Reservation_fails = 721
L2_cache_bank[15]: Access = 1137238, Miss = 427071, Miss_rate = 0.376, Pending_hits = 1132, Reservation_fails = 1363
L2_cache_bank[16]: Access = 1125987, Miss = 425203, Miss_rate = 0.378, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[17]: Access = 1138043, Miss = 431345, Miss_rate = 0.379, Pending_hits = 1111, Reservation_fails = 503
L2_cache_bank[18]: Access = 1120096, Miss = 428524, Miss_rate = 0.383, Pending_hits = 1135, Reservation_fails = 24
L2_cache_bank[19]: Access = 1131653, Miss = 420535, Miss_rate = 0.372, Pending_hits = 1140, Reservation_fails = 896
L2_cache_bank[20]: Access = 1158556, Miss = 427629, Miss_rate = 0.369, Pending_hits = 1103, Reservation_fails = 62
L2_cache_bank[21]: Access = 1116763, Miss = 424762, Miss_rate = 0.380, Pending_hits = 1064, Reservation_fails = 997
L2_cache_bank[22]: Access = 1138747, Miss = 419509, Miss_rate = 0.368, Pending_hits = 1140, Reservation_fails = 662
L2_cache_bank[23]: Access = 1129246, Miss = 420695, Miss_rate = 0.373, Pending_hits = 1123, Reservation_fails = 1300
L2_total_cache_accesses = 27633880
L2_total_cache_misses = 10211537
L2_total_cache_miss_rate = 0.3695
L2_total_cache_pending_hits = 28057
L2_total_cache_reservation_fails = 17771
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15967331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4007748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6203587
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28055
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1426955
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26206721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1427159
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2287
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15484
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=27633880
icnt_total_pkts_simt_to_mem=27633880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27633880
Req_Network_cycles = 12856270
Req_Network_injected_packets_per_cycle =       2.1494 
Req_Network_conflicts_per_cycle =       0.3148
Req_Network_conflicts_per_cycle_util =       0.4856
Req_Bank_Level_Parallism =       3.3157
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9550
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2180

Reply_Network_injected_packets_num = 27633880
Reply_Network_cycles = 12856270
Reply_Network_injected_packets_per_cycle =        2.1494
Reply_Network_conflicts_per_cycle =        1.3452
Reply_Network_conflicts_per_cycle_util =       2.0674
Reply_Bank_Level_Parallism =       3.3033
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2279
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0716
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 15 hrs, 36 min, 43 sec (56203 sec)
gpgpu_simulation_rate = 5074 (inst/sec)
gpgpu_simulation_rate = 228 (cycle/sec)
gpgpu_silicon_slowdown = 5986842x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 5185232
gpu_sim_insn = 98585425
gpu_ipc =      19.0127
gpu_tot_sim_cycle = 18041502
gpu_tot_sim_insn = 383802997
gpu_tot_ipc =      21.2733
gpu_tot_issued_cta = 17900
gpu_occupancy = 28.4447% 
gpu_tot_occupancy = 28.8170% 
max_total_param_size = 0
gpu_stall_dramfull = 531384
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9906
partiton_level_parallism_total  =       2.1038
partiton_level_parallism_util =       3.0461
partiton_level_parallism_util_total  =       3.2382
L2_BW  =      86.9477 GB/Sec
L2_BW_total  =      91.8932 GB/Sec
gpu_total_sim_rate=4915

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2429179, Miss = 1406926, Miss_rate = 0.579, Pending_hits = 41439, Reservation_fails = 437947
	L1D_cache_core[1]: Access = 2246989, Miss = 1306759, Miss_rate = 0.582, Pending_hits = 39944, Reservation_fails = 417565
	L1D_cache_core[2]: Access = 2098808, Miss = 1208825, Miss_rate = 0.576, Pending_hits = 37447, Reservation_fails = 406784
	L1D_cache_core[3]: Access = 2216497, Miss = 1290443, Miss_rate = 0.582, Pending_hits = 38192, Reservation_fails = 422261
	L1D_cache_core[4]: Access = 2182601, Miss = 1256384, Miss_rate = 0.576, Pending_hits = 39584, Reservation_fails = 412970
	L1D_cache_core[5]: Access = 2090677, Miss = 1205080, Miss_rate = 0.576, Pending_hits = 37920, Reservation_fails = 403141
	L1D_cache_core[6]: Access = 2108938, Miss = 1208749, Miss_rate = 0.573, Pending_hits = 36583, Reservation_fails = 413241
	L1D_cache_core[7]: Access = 1940714, Miss = 1083320, Miss_rate = 0.558, Pending_hits = 33268, Reservation_fails = 353080
	L1D_cache_core[8]: Access = 2200423, Miss = 1260454, Miss_rate = 0.573, Pending_hits = 40134, Reservation_fails = 408610
	L1D_cache_core[9]: Access = 2297568, Miss = 1333474, Miss_rate = 0.580, Pending_hits = 40511, Reservation_fails = 439355
	L1D_cache_core[10]: Access = 2112264, Miss = 1195359, Miss_rate = 0.566, Pending_hits = 37173, Reservation_fails = 395219
	L1D_cache_core[11]: Access = 1904654, Miss = 1076531, Miss_rate = 0.565, Pending_hits = 34441, Reservation_fails = 371242
	L1D_cache_core[12]: Access = 2145203, Miss = 1247550, Miss_rate = 0.582, Pending_hits = 37295, Reservation_fails = 409783
	L1D_cache_core[13]: Access = 2148395, Miss = 1238865, Miss_rate = 0.577, Pending_hits = 40084, Reservation_fails = 398019
	L1D_cache_core[14]: Access = 1936448, Miss = 1106513, Miss_rate = 0.571, Pending_hits = 36138, Reservation_fails = 369244
	L1D_cache_core[15]: Access = 2176441, Miss = 1255414, Miss_rate = 0.577, Pending_hits = 39477, Reservation_fails = 416215
	L1D_cache_core[16]: Access = 2029779, Miss = 1159614, Miss_rate = 0.571, Pending_hits = 35873, Reservation_fails = 397278
	L1D_cache_core[17]: Access = 1970610, Miss = 1102853, Miss_rate = 0.560, Pending_hits = 33047, Reservation_fails = 366062
	L1D_cache_core[18]: Access = 2184022, Miss = 1246153, Miss_rate = 0.571, Pending_hits = 39365, Reservation_fails = 404202
	L1D_cache_core[19]: Access = 2399864, Miss = 1421484, Miss_rate = 0.592, Pending_hits = 42380, Reservation_fails = 466308
	L1D_cache_core[20]: Access = 1855294, Miss = 1040388, Miss_rate = 0.561, Pending_hits = 31690, Reservation_fails = 358611
	L1D_cache_core[21]: Access = 2241446, Miss = 1274265, Miss_rate = 0.569, Pending_hits = 39979, Reservation_fails = 407539
	L1D_cache_core[22]: Access = 2264327, Miss = 1324378, Miss_rate = 0.585, Pending_hits = 40426, Reservation_fails = 447443
	L1D_cache_core[23]: Access = 2094174, Miss = 1187796, Miss_rate = 0.567, Pending_hits = 38229, Reservation_fails = 394661
	L1D_cache_core[24]: Access = 2231700, Miss = 1299668, Miss_rate = 0.582, Pending_hits = 39753, Reservation_fails = 422538
	L1D_cache_core[25]: Access = 2100865, Miss = 1192470, Miss_rate = 0.568, Pending_hits = 36249, Reservation_fails = 377616
	L1D_cache_core[26]: Access = 1857874, Miss = 1044996, Miss_rate = 0.562, Pending_hits = 33994, Reservation_fails = 364470
	L1D_cache_core[27]: Access = 2423036, Miss = 1414151, Miss_rate = 0.584, Pending_hits = 42550, Reservation_fails = 450142
	L1D_cache_core[28]: Access = 2012729, Miss = 1129675, Miss_rate = 0.561, Pending_hits = 35650, Reservation_fails = 364400
	L1D_cache_core[29]: Access = 1988785, Miss = 1126041, Miss_rate = 0.566, Pending_hits = 35218, Reservation_fails = 365719
	L1D_total_cache_accesses = 63890304
	L1D_total_cache_misses = 36644578
	L1D_total_cache_miss_rate = 0.5736
	L1D_total_cache_pending_hits = 1134033
	L1D_total_cache_reservation_fails = 12061665
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24800948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1133950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31371446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12036352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5155789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1133954
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1310745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62462133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1428171

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7058954
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4974852
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25252
ctas_completed 17900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
94010, 152203, 77505, 79017, 89801, 91992, 74533, 86723, 72949, 114634, 79792, 87417, 95205, 98371, 77813, 102596, 67290, 87208, 98164, 66630, 68905, 96242, 68287, 69650, 77197, 77605, 112729, 72143, 79272, 84957, 75186, 76730, 
gpgpu_n_tot_thrd_icount = 2450640288
gpgpu_n_tot_w_icount = 76582509
gpgpu_n_stall_shd_mem = 20061026
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36527231
gpgpu_n_mem_write_global = 1428171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 73036144
gpgpu_n_store_insn = 3434559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17413120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18088541
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1972485
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4725491	W0_Idle:290005419	W0_Scoreboard:1320536705	W1:41937003	W2:8143291	W3:3988441	W4:2575257	W5:1894072	W6:1510389	W7:1279405	W8:1103354	W9:957294	W10:847536	W11:767388	W12:716673	W13:698081	W14:645205	W15:629441	W16:552149	W17:516111	W18:443763	W19:390367	W20:354575	W21:343850	W22:344863	W23:342930	W24:338960	W25:327440	W26:293114	W27:242894	W28:205913	W29:212513	W30:265407	W31:307582	W32:3407248
single_issue_nums: WS0:19269969	WS1:18798640	WS2:19462496	WS3:19051404	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 292217848 {8:36527231,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57126840 {40:1428171,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1461089240 {40:36527231,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11425368 {8:1428171,}
maxmflatency = 6478 
max_icnt2mem_latency = 4095 
maxmrqlatency = 2382 
max_icnt2sh_latency = 253 
averagemflatency = 314 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 4 
mrq_lat_table:12322411 	194127 	355906 	756798 	1124665 	426122 	146005 	125156 	97189 	18154 	546 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19602815 	17271153 	885800 	144800 	45813 	5021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	34184483 	1935094 	754032 	919175 	134907 	23800 	3911 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30057484 	4168558 	1988035 	1158106 	451547 	116593 	15079 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	769 	17173 	49 	12 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        62 
dram[9]:        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        60        61        62        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        63        64        63        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    367738    196797    706058    330844    351101    491102    331900 
dram[1]:    341177    320859    390913    531419    570462    241585    232102    308517    186434    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    216745    259422    303513    278968    238357    330511    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    445891    271224    509422    657154    248811    372818    222714    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    256187    189776    964178    209653    359582    221276    401253    316261    235764    337795 
dram[5]:    253277    328407    519662    299012    683415    269282    190633    244082    458534    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    262106    277194    422192    363758    456095    344454    539940 
dram[7]:    294929    231502    270737    585372    349829    269167    275435    375371    253294    348175    276371    347218    205021    231535    273516    694830 
dram[8]:    291283    182607    235535    242915    273333    345304    294758    209137    233398    425061    216511    210070    284655    227942    259239    347027 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    347868    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    249722    319414    459545    295118    373033 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    227661    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.276050  1.281500  1.278222  1.288795  1.278861  1.285676  1.285278  1.296597  1.265491  1.267373  1.261388  1.263260  1.262253  1.272649  1.275020  1.288200 
dram[1]:  1.282469  1.288279  1.294129  1.292971  1.284192  1.289757  1.294036  1.300830  1.263493  1.269358  1.271362  1.263383  1.267231  1.267721  1.291915  1.285043 
dram[2]:  1.287652  1.291820  1.294600  1.289054  1.282045  1.282507  1.293269  1.290732  1.270829  1.273873  1.261325  1.266269  1.263173  1.264112  1.289443  1.286758 
dram[3]:  1.285999  1.282887  1.287297  1.286333  1.281174  1.283858  1.292785  1.290444  1.277376  1.275802  1.267430  1.269560  1.272610  1.271836  1.284634  1.290467 
dram[4]:  1.282263  1.285885  1.287902  1.291109  1.274444  1.281842  1.283398  1.290988  1.263600  1.270342  1.266049  1.272784  1.268031  1.271000  1.283214  1.298911 
dram[5]:  1.287661  1.292987  1.296108  1.290677  1.284446  1.279249  1.299500  1.293604  1.267319  1.264372  1.269474  1.263618  1.273834  1.270719  1.298231  1.294438 
dram[6]:  1.292036  1.282396  1.298260  1.291420  1.281529  1.288424  1.289326  1.289274  1.274063  1.269600  1.272565  1.263883  1.262783  1.272268  1.302267  1.293108 
dram[7]:  1.281973  1.288760  1.288162  1.290713  1.280828  1.278551  1.296129  1.287049  1.261766  1.277457  1.264800  1.268455  1.271037  1.264268  1.290297  1.290580 
dram[8]:  1.276507  1.284999  1.282085  1.280035  1.277351  1.284390  1.288763  1.293636  1.261448  1.276176  1.262208  1.273749  1.266286  1.267439  1.281230  1.293855 
dram[9]:  1.285291  1.286720  1.292818  1.295636  1.280207  1.287269  1.283181  1.288893  1.268996  1.273167  1.266484  1.276638  1.266223  1.271970  1.290693  1.294370 
dram[10]:  1.285291  1.290340  1.293714  1.290482  1.279547  1.289973  1.285350  1.289199  1.266046  1.265644  1.267414  1.268472  1.267996  1.269940  1.286992  1.295176 
dram[11]:  1.293746  1.284710  1.296027  1.294597  1.282480  1.289291  1.295538  1.298476  1.277436  1.272315  1.267045  1.273638  1.271704  1.270645  1.290051  1.290590 
average row locality = 15567087/12157926 = 1.280406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     79468     79004     76874     76470     79864     79739     75167     74858     81308     82138     81356     82062     83188     82043     77456     76993 
dram[1]:     80421     78563     75095     78376     78574     77441     74375     73074     81312     82103     78638     82658     83501     82047     74917     76686 
dram[2]:     77800     78178     76045     75618     80490     78788     76890     75312     81098     80776     82237     80703     84163     82965     76660     77611 
dram[3]:     78501     79525     76231     76793     77725     78353     75761     76423     80045     80501     81212     80806     81609     81868     76790     75274 
dram[4]:     78298     78645     74995     75730     78513     78752     75834     74068     80579     80100     80978     79594     82171     83111     76179     74298 
dram[5]:     78719     77961     75201     76552     81397     80750     76208     75319     80144     81246     79898     82444     83355     83541     76261     76482 
dram[6]:     77607     79441     74752     76629     79152     76418     76314     76931     79628     82084     79017     81814     83128     82605     75378     76200 
dram[7]:     80627     78386     75808     75943     79160     81807     75322     76382     83700     79820     83039     80312     84881     84439     76334     75591 
dram[8]:     79696     79390     76429     78995     79197     78899     74850     75959     81445     80758     81216     82132     81583     84638     75977     76994 
dram[9]:     80168     78768     74185     73801     79467     78189     76673     75581     82510     81140     82270     78302     83507     82741     75434     74855 
dram[10]:     80157     78577     76568     77081     77955     78173     75991     75717     82576     80980     82095     80762     82473     82421     76397     75276 
dram[11]:     77823     79651     73746     74326     80136     77113     73679     74448     78338     79757     80308     79551     81711     82023     75832     76206 
total dram reads = 15128088
bank skew: 84881/73074 = 1.16
chip skew: 1271551/1244648 = 1.02
number of total write accesses:
dram[0]:      4248      4219      4252      4204      4295      4223      4278      4270      4410      4432      4600      4714      4630      4658      4344      4320 
dram[1]:      4268      4228      4187      4182      4279      4202      4297      4226      4538      4495      4591      4599      4633      4575      4274      4376 
dram[2]:      4237      4253      4185      4153      4298      4340      4329      4299      4483      4445      4591      4691      4637      4593      4250      4298 
dram[3]:      4242      4248      4185      4190      4304      4299      4292      4289      4400      4390      4664      4622      4638      4687      4252      4185 
dram[4]:      4216      4260      4129      4187      4271      4291      4348      4314      4453      4443      4708      4640      4637      4486      4315      4243 
dram[5]:      4228      4164      4163      4261      4329      4316      4283      4311      4455      4456      4639      4688      4660      4625      4234      4293 
dram[6]:      4202      4237      4118      4236      4215      4259      4326      4373      4380      4471      4597      4658      4529      4625      4264      4249 
dram[7]:      4256      4204      4163      4197      4283      4294      4300      4275      4522      4464      4687      4728      4762      4678      4266      4196 
dram[8]:      4295      4236      4237      4238      4293      4256      4275      4299      4437      4459      4692      4601      4571      4618      4280      4290 
dram[9]:      4258      4242      4141      4153      4313      4311      4345      4234      4497      4455      4717      4670      4689      4547      4275      4219 
dram[10]:      4258      4256      4180      4211      4315      4273      4285      4259      4446      4503      4641      4598      4597      4677      4230      4209 
dram[11]:      4236      4222      4136      4146      4337      4314      4235      4258      4432      4393      4674      4662      4562      4596      4230      4311 
total dram writes = 839901
bank skew: 4762/4118 = 1.16
chip skew: 70275/69739 = 1.01
average mf latency per bank:
dram[0]:        659       687       674       705       659       662       674       693       772       772       864       808       778       848       720       712
dram[1]:        670       713       689       674       649       713       669       761       786       803       854       899       782       825       748       705
dram[2]:        708       677       704       699       682       656       660       687       728       753       827       769       813       835       739       719
dram[3]:        740       689       687       679       656       669       684       675       827       809       818       837       785       761       764       731
dram[4]:        694       720       786       681       706       674       679       681       756       821       836       824       845       828      1914       794
dram[5]:        703       715       740       685       670       666       712       651       792       728       879       793       853       843       795       742
dram[6]:        712       715       759       713       723       683       666       666       826       792       854       814       845       795       788       743
dram[7]:        687       728       756       699       727       665       711       655       708       762       830       781       768       810       736       772
dram[8]:        653       658       694       668       632       694       694       681       759       743       793       870       830       804       763       732
dram[9]:        682       704       782       685       675       643       648       728       718       788       772       809       806       814       758       769
dram[10]:        667       662       752       666       652       670       715       677       785       709       839       870       783       767       750       797
dram[11]:        697       648       738       709       642       657       733       737       800       825       758       833       878       790       743       735
maximum mf latency per bank:
dram[0]:       4949      5106      5186      4953      5687      5582      5050      5596      5397      4844      5215      5183      5101      5159      5174      5247
dram[1]:       4721      5312      4687      5264      4827      5155      5206      5590      4933      5412      4826      5127      5035      5556      4819      5391
dram[2]:       5440      5172      5358      5079      5045      5387      5574      5471      5479      5444      5200      5265      5062      5422      5461      5445
dram[3]:       5324      5092      5604      5622      5599      5314      5374      5397      5884      4929      5568      4986      5434      5451      5876      5433
dram[4]:       5648      5254      6035      5467      5760      5534      5465      5692      5633      5239      5860      5140      5923      5592      6156      5282
dram[5]:       4947      5771      5112      5781      5652      5821      5729      5364      5495      5322      5582      5383      5789      5536      5436      5664
dram[6]:       5503      5677      5542      5303      5635      5648      5520      5363      5215      4959      5164      5070      5490      5679      5521      5430
dram[7]:       5511      4741      5183      5378      5277      5040      5327      5044      4628      4894      5525      5494      5354      5051      5326      5177
dram[8]:       4814      5144      5032      5300      4971      5022      5009      5194      4845      5164      4841      5242      4884      5386      4802      5857
dram[9]:       5368      5396      5544      5133      5699      5200      5110      5173      5072      5011      5439      5487      5088      5288      5494      5237
dram[10]:       4732      5336      4775      5025      5110      5608      5065      5183      4583      4999      5032      5009      4993      5419      5342      5091
dram[11]:       5317      5364      5188      5485      5692      5762      5319      6478      5425      5433      5108      5486      5212      5267      5189      5524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=42980220 n_act=1022202 n_pre=1022186 n_ref_event=0 n_req=1304615 n_rd=1267988 n_rd_L2_A=0 n_write=0 n_wr_bk=70097 bw_util=0.1157
n_activity=30130511 dram_eff=0.1776
bk0: 79468a 42192646i bk1: 79004a 42238702i bk2: 76874a 42322942i bk3: 76470a 42378641i bk4: 79864a 42190663i bk5: 79739a 42214757i bk6: 75167a 42436493i bk7: 74858a 42497201i bk8: 81308a 42099429i bk9: 82138a 42052401i bk10: 81356a 42039776i bk11: 82062a 42004804i bk12: 83188a 41938595i bk13: 82043a 42024445i bk14: 77456a 42268865i bk15: 76993a 42338139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.216478
Row_Buffer_Locality_read = 0.219258
Row_Buffer_Locality_write = 0.120266
Bank_Level_Parallism = 2.540573
Bank_Level_Parallism_Col = 1.516485
Bank_Level_Parallism_Ready = 1.106424
write_to_read_ratio_blp_rw_average = 0.038900
GrpLevelPara = 1.367437 

BW Util details:
bwutil = 0.115684 
total_CMD = 46266861 
util_bw = 5352340 
Wasted_Col = 14874778 
Wasted_Row = 6055956 
Idle = 19983787 

BW Util Bottlenecks: 
RCDc_limit = 19258822 
RCDWRc_limit = 309389 
WTRc_limit = 949313 
RTWc_limit = 783693 
CCDLc_limit = 736002 
rwq = 0 
CCDLc_limit_alone = 660973 
WTRc_limit_alone = 911258 
RTWc_limit_alone = 746719 

Commands details: 
total_CMD = 46266861 
n_nop = 42980220 
Read = 1267988 
Write = 0 
L2_Alloc = 0 
L2_WB = 70097 
n_act = 1022202 
n_pre = 1022186 
n_ref = 0 
n_req = 1304615 
total_req = 1338085 

Dual Bus Interface Util: 
issued_total_row = 2044388 
issued_total_col = 1338085 
Row_Bus_Util =  0.044187 
CoL_Bus_Util = 0.028921 
Either_Row_CoL_Bus_Util = 0.071037 
Issued_on_Two_Bus_Simul_Util = 0.002071 
issued_two_Eff = 0.029158 
queue_avg = 0.620300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.6203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=43010913 n_act=1010354 n_pre=1010338 n_ref_event=0 n_req=1294340 n_rd=1257781 n_rd_L2_A=0 n_write=0 n_wr_bk=69950 bw_util=0.1148
n_activity=30077734 dram_eff=0.1766
bk0: 80421a 42182974i bk1: 78563a 42298284i bk2: 75095a 42492600i bk3: 78376a 42331069i bk4: 78574a 42274968i bk5: 77441a 42368360i bk6: 74375a 42523015i bk7: 73074a 42619063i bk8: 81312a 42098308i bk9: 82103a 42069907i bk10: 78638a 42234550i bk11: 82658a 42014440i bk12: 83501a 41947822i bk13: 82047a 42031974i bk14: 74917a 42467058i bk15: 76686a 42372343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.219412
Row_Buffer_Locality_read = 0.222368
Row_Buffer_Locality_write = 0.117728
Bank_Level_Parallism = 2.510634
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.104771
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114789 
total_CMD = 46266861 
util_bw = 5310924 
Wasted_Col = 14769946 
Wasted_Row = 6080288 
Idle = 20105703 

BW Util Bottlenecks: 
RCDc_limit = 19061277 
RCDWRc_limit = 310711 
WTRc_limit = 935425 
RTWc_limit = 783192 
CCDLc_limit = 724526 
rwq = 0 
CCDLc_limit_alone = 649852 
WTRc_limit_alone = 897794 
RTWc_limit_alone = 746149 

Commands details: 
total_CMD = 46266861 
n_nop = 43010913 
Read = 1257781 
Write = 0 
L2_Alloc = 0 
L2_WB = 69950 
n_act = 1010354 
n_pre = 1010338 
n_ref = 0 
n_req = 1294340 
total_req = 1327731 

Dual Bus Interface Util: 
issued_total_row = 2020692 
issued_total_col = 1327731 
Row_Bus_Util =  0.043675 
CoL_Bus_Util = 0.028697 
Either_Row_CoL_Bus_Util = 0.070373 
Issued_on_Two_Bus_Simul_Util = 0.001999 
issued_two_Eff = 0.028402 
queue_avg = 0.583797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.583797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=42992368 n_act=1017088 n_pre=1017072 n_ref_event=0 n_req=1301861 n_rd=1265334 n_rd_L2_A=0 n_write=0 n_wr_bk=70082 bw_util=0.1155
n_activity=30061320 dram_eff=0.1777
bk0: 77800a 42305151i bk1: 78178a 42306752i bk2: 76045a 42431400i bk3: 75618a 42443907i bk4: 80490a 42163899i bk5: 78788a 42254076i bk6: 76890a 42383437i bk7: 75312a 42464886i bk8: 81098a 42107255i bk9: 80776a 42142630i bk10: 82237a 42011369i bk11: 80703a 42099992i bk12: 84163a 41892991i bk13: 82965a 41961964i bk14: 76660a 42355800i bk15: 77611a 42306348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218749
Row_Buffer_Locality_read = 0.221631
Row_Buffer_Locality_write = 0.118926
Bank_Level_Parallism = 2.535059
Bank_Level_Parallism_Col = 1.518226
Bank_Level_Parallism_Ready = 1.107095
write_to_read_ratio_blp_rw_average = 0.039275
GrpLevelPara = 1.367969 

BW Util details:
bwutil = 0.115453 
total_CMD = 46266861 
util_bw = 5341664 
Wasted_Col = 14807700 
Wasted_Row = 6037552 
Idle = 20079945 

BW Util Bottlenecks: 
RCDc_limit = 19162515 
RCDWRc_limit = 306616 
WTRc_limit = 934998 
RTWc_limit = 792853 
CCDLc_limit = 730475 
rwq = 0 
CCDLc_limit_alone = 655247 
WTRc_limit_alone = 897369 
RTWc_limit_alone = 755254 

Commands details: 
total_CMD = 46266861 
n_nop = 42992368 
Read = 1265334 
Write = 0 
L2_Alloc = 0 
L2_WB = 70082 
n_act = 1017088 
n_pre = 1017072 
n_ref = 0 
n_req = 1301861 
total_req = 1335416 

Dual Bus Interface Util: 
issued_total_row = 2034160 
issued_total_col = 1335416 
Row_Bus_Util =  0.043966 
CoL_Bus_Util = 0.028863 
Either_Row_CoL_Bus_Util = 0.070774 
Issued_on_Two_Bus_Simul_Util = 0.002055 
issued_two_Eff = 0.029037 
queue_avg = 0.621417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.621417
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=43011889 n_act=1010045 n_pre=1010029 n_ref_event=0 n_req=1293893 n_rd=1257417 n_rd_L2_A=0 n_write=0 n_wr_bk=69887 bw_util=0.1148
n_activity=30069974 dram_eff=0.1766
bk0: 78501a 42272298i bk1: 79525a 42223887i bk2: 76231a 42401465i bk3: 76793a 42377645i bk4: 77725a 42311289i bk5: 78353a 42279130i bk6: 75761a 42439701i bk7: 76423a 42428222i bk8: 80045a 42195703i bk9: 80501a 42163964i bk10: 81212a 42074883i bk11: 80806a 42095195i bk12: 81609a 42060040i bk13: 81868a 42043809i bk14: 76790a 42341237i bk15: 75274a 42456025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.219381
Row_Buffer_Locality_read = 0.222432
Row_Buffer_Locality_write = 0.114212
Bank_Level_Parallism = 2.517711
Bank_Level_Parallism_Col = 1.513535
Bank_Level_Parallism_Ready = 1.110730
write_to_read_ratio_blp_rw_average = 0.039117
GrpLevelPara = 1.364045 

BW Util details:
bwutil = 0.114752 
total_CMD = 46266861 
util_bw = 5309216 
Wasted_Col = 14771131 
Wasted_Row = 6072643 
Idle = 20113871 

BW Util Bottlenecks: 
RCDc_limit = 19055263 
RCDWRc_limit = 308433 
WTRc_limit = 937773 
RTWc_limit = 774355 
CCDLc_limit = 719895 
rwq = 0 
CCDLc_limit_alone = 646289 
WTRc_limit_alone = 900405 
RTWc_limit_alone = 738117 

Commands details: 
total_CMD = 46266861 
n_nop = 43011889 
Read = 1257417 
Write = 0 
L2_Alloc = 0 
L2_WB = 69887 
n_act = 1010045 
n_pre = 1010029 
n_ref = 0 
n_req = 1293893 
total_req = 1327304 

Dual Bus Interface Util: 
issued_total_row = 2020074 
issued_total_col = 1327304 
Row_Bus_Util =  0.043661 
CoL_Bus_Util = 0.028688 
Either_Row_CoL_Bus_Util = 0.070352 
Issued_on_Two_Bus_Simul_Util = 0.001997 
issued_two_Eff = 0.028389 
queue_avg = 0.610349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.610349
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=43022018 n_act=1007294 n_pre=1007278 n_ref_event=0 n_req=1288420 n_rd=1251845 n_rd_L2_A=0 n_write=0 n_wr_bk=69941 bw_util=0.1143
n_activity=30024835 dram_eff=0.1761
bk0: 78298a 42286724i bk1: 78645a 42279906i bk2: 74995a 42458068i bk3: 75730a 42452372i bk4: 78513a 42257134i bk5: 78752a 42277572i bk6: 75834a 42410270i bk7: 74068a 42525362i bk8: 80579a 42130581i bk9: 80100a 42177757i bk10: 80978a 42088167i bk11: 79594a 42182244i bk12: 82171a 42012382i bk13: 83111a 42002998i bk14: 76179a 42358146i bk15: 74298a 42519156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218201
Row_Buffer_Locality_read = 0.221118
Row_Buffer_Locality_write = 0.118332
Bank_Level_Parallism = 2.511029
Bank_Level_Parallism_Col = 1.510728
Bank_Level_Parallism_Ready = 1.106978
write_to_read_ratio_blp_rw_average = 0.039701
GrpLevelPara = 1.362493 

BW Util details:
bwutil = 0.114275 
total_CMD = 46266861 
util_bw = 5287144 
Wasted_Col = 14751771 
Wasted_Row = 6079179 
Idle = 20148767 

BW Util Bottlenecks: 
RCDc_limit = 19019784 
RCDWRc_limit = 310759 
WTRc_limit = 929672 
RTWc_limit = 783983 
CCDLc_limit = 719119 
rwq = 0 
CCDLc_limit_alone = 644427 
WTRc_limit_alone = 891992 
RTWc_limit_alone = 746971 

Commands details: 
total_CMD = 46266861 
n_nop = 43022018 
Read = 1251845 
Write = 0 
L2_Alloc = 0 
L2_WB = 69941 
n_act = 1007294 
n_pre = 1007278 
n_ref = 0 
n_req = 1288420 
total_req = 1321786 

Dual Bus Interface Util: 
issued_total_row = 2014572 
issued_total_col = 1321786 
Row_Bus_Util =  0.043542 
CoL_Bus_Util = 0.028569 
Either_Row_CoL_Bus_Util = 0.070133 
Issued_on_Two_Bus_Simul_Util = 0.001978 
issued_two_Eff = 0.028203 
queue_avg = 0.625082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.625082
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=42993704 n_act=1015432 n_pre=1015416 n_ref_event=0 n_req=1302170 n_rd=1265478 n_rd_L2_A=0 n_write=0 n_wr_bk=70105 bw_util=0.1155
n_activity=30091629 dram_eff=0.1775
bk0: 78719a 42269111i bk1: 77961a 42340911i bk2: 75201a 42458864i bk3: 76552a 42399267i bk4: 81397a 42130094i bk5: 80750a 42143835i bk6: 76208a 42411617i bk7: 75319a 42468968i bk8: 80144a 42151756i bk9: 81246a 42096930i bk10: 79898a 42131021i bk11: 82444a 41996086i bk12: 83355a 41958422i bk13: 83541a 41934797i bk14: 76261a 42385961i bk15: 76482a 42386907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220206
Row_Buffer_Locality_read = 0.223049
Row_Buffer_Locality_write = 0.122152
Bank_Level_Parallism = 2.531418
Bank_Level_Parallism_Col = 1.521837
Bank_Level_Parallism_Ready = 1.111579
write_to_read_ratio_blp_rw_average = 0.039968
GrpLevelPara = 1.368341 

BW Util details:
bwutil = 0.115468 
total_CMD = 46266861 
util_bw = 5342332 
Wasted_Col = 14809008 
Wasted_Row = 6059674 
Idle = 20055847 

BW Util Bottlenecks: 
RCDc_limit = 19138452 
RCDWRc_limit = 308593 
WTRc_limit = 950255 
RTWc_limit = 817770 
CCDLc_limit = 733722 
rwq = 0 
CCDLc_limit_alone = 655600 
WTRc_limit_alone = 911894 
RTWc_limit_alone = 778009 

Commands details: 
total_CMD = 46266861 
n_nop = 42993704 
Read = 1265478 
Write = 0 
L2_Alloc = 0 
L2_WB = 70105 
n_act = 1015432 
n_pre = 1015416 
n_ref = 0 
n_req = 1302170 
total_req = 1335583 

Dual Bus Interface Util: 
issued_total_row = 2030848 
issued_total_col = 1335583 
Row_Bus_Util =  0.043894 
CoL_Bus_Util = 0.028867 
Either_Row_CoL_Bus_Util = 0.070745 
Issued_on_Two_Bus_Simul_Util = 0.002016 
issued_two_Eff = 0.028497 
queue_avg = 0.678469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.678469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=43014853 n_act=1008855 n_pre=1008839 n_ref_event=0 n_req=1293562 n_rd=1257098 n_rd_L2_A=0 n_write=0 n_wr_bk=69739 bw_util=0.1147
n_activity=30041314 dram_eff=0.1767
bk0: 77607a 42353334i bk1: 79441a 42227252i bk2: 74752a 42493390i bk3: 76629a 42393263i bk4: 79152a 42239659i bk5: 76418a 42391511i bk6: 76314a 42397270i bk7: 76931a 42368569i bk8: 79628a 42212280i bk9: 82084a 42067255i bk10: 79017a 42197583i bk11: 81814a 42030729i bk12: 83128a 41939428i bk13: 82605a 41991831i bk14: 75378a 42441914i bk15: 76200a 42405503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220102
Row_Buffer_Locality_read = 0.222964
Row_Buffer_Locality_write = 0.121435
Bank_Level_Parallism = 2.520803
Bank_Level_Parallism_Col = 1.514794
Bank_Level_Parallism_Ready = 1.108972
write_to_read_ratio_blp_rw_average = 0.039389
GrpLevelPara = 1.365051 

BW Util details:
bwutil = 0.114712 
total_CMD = 46266861 
util_bw = 5307348 
Wasted_Col = 14750107 
Wasted_Row = 6070144 
Idle = 20139262 

BW Util Bottlenecks: 
RCDc_limit = 19037826 
RCDWRc_limit = 306464 
WTRc_limit = 927794 
RTWc_limit = 784677 
CCDLc_limit = 722665 
rwq = 0 
CCDLc_limit_alone = 648209 
WTRc_limit_alone = 891049 
RTWc_limit_alone = 746966 

Commands details: 
total_CMD = 46266861 
n_nop = 43014853 
Read = 1257098 
Write = 0 
L2_Alloc = 0 
L2_WB = 69739 
n_act = 1008855 
n_pre = 1008839 
n_ref = 0 
n_req = 1293562 
total_req = 1326837 

Dual Bus Interface Util: 
issued_total_row = 2017694 
issued_total_col = 1326837 
Row_Bus_Util =  0.043610 
CoL_Bus_Util = 0.028678 
Either_Row_CoL_Bus_Util = 0.070288 
Issued_on_Two_Bus_Simul_Util = 0.002000 
issued_two_Eff = 0.028451 
queue_avg = 0.650459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.650459
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=42975652 n_act=1022580 n_pre=1022564 n_ref_event=0 n_req=1308439 n_rd=1271551 n_rd_L2_A=0 n_write=0 n_wr_bk=70275 bw_util=0.116
n_activity=30088969 dram_eff=0.1784
bk0: 80627a 42151605i bk1: 78386a 42299605i bk2: 75808a 42411573i bk3: 75943a 42419336i bk4: 79160a 42237136i bk5: 81807a 42085515i bk6: 75322a 42454656i bk7: 76382a 42402784i bk8: 83700a 41938458i bk9: 79820a 42187008i bk10: 83039a 41964374i bk11: 80312a 42103042i bk12: 84881a 41857482i bk13: 84439a 41865626i bk14: 76334a 42361408i bk15: 75591a 42432715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218479
Row_Buffer_Locality_read = 0.221350
Row_Buffer_Locality_write = 0.119524
Bank_Level_Parallism = 2.545347
Bank_Level_Parallism_Col = 1.520138
Bank_Level_Parallism_Ready = 1.107760
write_to_read_ratio_blp_rw_average = 0.039488
GrpLevelPara = 1.368991 

BW Util details:
bwutil = 0.116008 
total_CMD = 46266861 
util_bw = 5367304 
Wasted_Col = 14866022 
Wasted_Row = 6026894 
Idle = 20006641 

BW Util Bottlenecks: 
RCDc_limit = 19258081 
RCDWRc_limit = 310529 
WTRc_limit = 952045 
RTWc_limit = 805548 
CCDLc_limit = 735915 
rwq = 0 
CCDLc_limit_alone = 660303 
WTRc_limit_alone = 914672 
RTWc_limit_alone = 767309 

Commands details: 
total_CMD = 46266861 
n_nop = 42975652 
Read = 1271551 
Write = 0 
L2_Alloc = 0 
L2_WB = 70275 
n_act = 1022580 
n_pre = 1022564 
n_ref = 0 
n_req = 1308439 
total_req = 1341826 

Dual Bus Interface Util: 
issued_total_row = 2045144 
issued_total_col = 1341826 
Row_Bus_Util =  0.044203 
CoL_Bus_Util = 0.029002 
Either_Row_CoL_Bus_Util = 0.071135 
Issued_on_Two_Bus_Simul_Util = 0.002070 
issued_two_Eff = 0.029096 
queue_avg = 0.638623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.638623
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=42980879 n_act=1021160 n_pre=1021144 n_ref_event=0 n_req=1304830 n_rd=1268158 n_rd_L2_A=0 n_write=0 n_wr_bk=70077 bw_util=0.1157
n_activity=30083425 dram_eff=0.1779
bk0: 79696a 42185730i bk1: 79390a 42235907i bk2: 76429a 42365092i bk3: 78995a 42243163i bk4: 79197a 42217742i bk5: 78899a 42246977i bk6: 74850a 42468642i bk7: 75959a 42445272i bk8: 81445a 42083406i bk9: 80758a 42137870i bk10: 81216a 42068546i bk11: 82132a 42057800i bk12: 81583a 42031002i bk13: 84638a 41887226i bk14: 75977a 42361005i bk15: 76994a 42369290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.217406
Row_Buffer_Locality_read = 0.220105
Row_Buffer_Locality_write = 0.124073
Bank_Level_Parallism = 2.536234
Bank_Level_Parallism_Col = 1.517468
Bank_Level_Parallism_Ready = 1.106968
write_to_read_ratio_blp_rw_average = 0.039100
GrpLevelPara = 1.367427 

BW Util details:
bwutil = 0.115697 
total_CMD = 46266861 
util_bw = 5352940 
Wasted_Col = 14869523 
Wasted_Row = 6035785 
Idle = 20008613 

BW Util Bottlenecks: 
RCDc_limit = 19249081 
RCDWRc_limit = 308328 
WTRc_limit = 952437 
RTWc_limit = 794570 
CCDLc_limit = 734271 
rwq = 0 
CCDLc_limit_alone = 658326 
WTRc_limit_alone = 914066 
RTWc_limit_alone = 756996 

Commands details: 
total_CMD = 46266861 
n_nop = 42980879 
Read = 1268158 
Write = 0 
L2_Alloc = 0 
L2_WB = 70077 
n_act = 1021160 
n_pre = 1021144 
n_ref = 0 
n_req = 1304830 
total_req = 1338235 

Dual Bus Interface Util: 
issued_total_row = 2042304 
issued_total_col = 1338235 
Row_Bus_Util =  0.044142 
CoL_Bus_Util = 0.028924 
Either_Row_CoL_Bus_Util = 0.071022 
Issued_on_Two_Bus_Simul_Util = 0.002044 
issued_two_Eff = 0.028776 
queue_avg = 0.629061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.629061
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=43012059 n_act=1010076 n_pre=1010060 n_ref_event=0 n_req=1294247 n_rd=1257591 n_rd_L2_A=0 n_write=0 n_wr_bk=70066 bw_util=0.1148
n_activity=30060778 dram_eff=0.1767
bk0: 80168a 42181264i bk1: 78768a 42266752i bk2: 74185a 42505988i bk3: 73801a 42555940i bk4: 79467a 42213589i bk5: 78189a 42311450i bk6: 76673a 42362785i bk7: 75581a 42455139i bk8: 82510a 42052712i bk9: 81140a 42106073i bk10: 82270a 42003780i bk11: 78302a 42254291i bk12: 83507a 41929643i bk13: 82741a 41996339i bk14: 75434a 42412755i bk15: 74855a 42466820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.219571
Row_Buffer_Locality_read = 0.222448
Row_Buffer_Locality_write = 0.120853
Bank_Level_Parallism = 2.521095
Bank_Level_Parallism_Col = 1.516015
Bank_Level_Parallism_Ready = 1.110078
write_to_read_ratio_blp_rw_average = 0.039610
GrpLevelPara = 1.365613 

BW Util details:
bwutil = 0.114783 
total_CMD = 46266861 
util_bw = 5310628 
Wasted_Col = 14766636 
Wasted_Row = 6077719 
Idle = 20111878 

BW Util Bottlenecks: 
RCDc_limit = 19054183 
RCDWRc_limit = 308799 
WTRc_limit = 939274 
RTWc_limit = 789735 
CCDLc_limit = 722768 
rwq = 0 
CCDLc_limit_alone = 648163 
WTRc_limit_alone = 901681 
RTWc_limit_alone = 752723 

Commands details: 
total_CMD = 46266861 
n_nop = 43012059 
Read = 1257591 
Write = 0 
L2_Alloc = 0 
L2_WB = 70066 
n_act = 1010076 
n_pre = 1010060 
n_ref = 0 
n_req = 1294247 
total_req = 1327657 

Dual Bus Interface Util: 
issued_total_row = 2020136 
issued_total_col = 1327657 
Row_Bus_Util =  0.043663 
CoL_Bus_Util = 0.028696 
Either_Row_CoL_Bus_Util = 0.070348 
Issued_on_Two_Bus_Simul_Util = 0.002010 
issued_two_Eff = 0.028570 
queue_avg = 0.637637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.637637
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=42997329 n_act=1015143 n_pre=1015127 n_ref_event=0 n_req=1299695 n_rd=1263199 n_rd_L2_A=0 n_write=0 n_wr_bk=69938 bw_util=0.1153
n_activity=30069913 dram_eff=0.1773
bk0: 80157a 42196225i bk1: 78577a 42287431i bk2: 76568a 42386464i bk3: 77081a 42371386i bk4: 77955a 42283522i bk5: 78173a 42322575i bk6: 75991a 42415775i bk7: 75717a 42461231i bk8: 82576a 42029689i bk9: 80980a 42110787i bk10: 82095a 42027295i bk11: 80762a 42109518i bk12: 82473a 41997049i bk13: 82421a 42000693i bk14: 76397a 42373569i bk15: 75276a 42463909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218944
Row_Buffer_Locality_read = 0.221805
Row_Buffer_Locality_write = 0.119904
Bank_Level_Parallism = 2.526916
Bank_Level_Parallism_Col = 1.515118
Bank_Level_Parallism_Ready = 1.105601
write_to_read_ratio_blp_rw_average = 0.039368
GrpLevelPara = 1.366898 

BW Util details:
bwutil = 0.115256 
total_CMD = 46266861 
util_bw = 5332548 
Wasted_Col = 14799307 
Wasted_Row = 6055477 
Idle = 20079529 

BW Util Bottlenecks: 
RCDc_limit = 19135097 
RCDWRc_limit = 307700 
WTRc_limit = 943515 
RTWc_limit = 788361 
CCDLc_limit = 725990 
rwq = 0 
CCDLc_limit_alone = 650756 
WTRc_limit_alone = 905056 
RTWc_limit_alone = 751586 

Commands details: 
total_CMD = 46266861 
n_nop = 42997329 
Read = 1263199 
Write = 0 
L2_Alloc = 0 
L2_WB = 69938 
n_act = 1015143 
n_pre = 1015127 
n_ref = 0 
n_req = 1299695 
total_req = 1333137 

Dual Bus Interface Util: 
issued_total_row = 2030270 
issued_total_col = 1333137 
Row_Bus_Util =  0.043882 
CoL_Bus_Util = 0.028814 
Either_Row_CoL_Bus_Util = 0.070667 
Issued_on_Two_Bus_Simul_Util = 0.002029 
issued_two_Eff = 0.028712 
queue_avg = 0.608561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.608561
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46266861 n_nop=43047165 n_act=997793 n_pre=997777 n_ref_event=0 n_req=1281015 n_rd=1244648 n_rd_L2_A=0 n_write=0 n_wr_bk=69744 bw_util=0.1136
n_activity=29992880 dram_eff=0.1753
bk0: 77823a 42354061i bk1: 79651a 42242171i bk2: 73746a 42540342i bk3: 74326a 42531366i bk4: 80136a 42206580i bk5: 77113a 42366488i bk6: 73679a 42570964i bk7: 74448a 42553873i bk8: 78338a 42281600i bk9: 79757a 42209439i bk10: 80308a 42140075i bk11: 79551a 42195653i bk12: 81711a 42080805i bk13: 82023a 42056263i bk14: 75832a 42420660i bk15: 76206a 42416164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221098
Row_Buffer_Locality_read = 0.224121
Row_Buffer_Locality_write = 0.117634
Bank_Level_Parallism = 2.492002
Bank_Level_Parallism_Col = 1.509342
Bank_Level_Parallism_Ready = 1.108857
write_to_read_ratio_blp_rw_average = 0.039654
GrpLevelPara = 1.360779 

BW Util details:
bwutil = 0.113636 
total_CMD = 46266861 
util_bw = 5257568 
Wasted_Col = 14656786 
Wasted_Row = 6105970 
Idle = 20246537 

BW Util Bottlenecks: 
RCDc_limit = 18852518 
RCDWRc_limit = 308967 
WTRc_limit = 932239 
RTWc_limit = 775651 
CCDLc_limit = 712123 
rwq = 0 
CCDLc_limit_alone = 638218 
WTRc_limit_alone = 894666 
RTWc_limit_alone = 739319 

Commands details: 
total_CMD = 46266861 
n_nop = 43047165 
Read = 1244648 
Write = 0 
L2_Alloc = 0 
L2_WB = 69744 
n_act = 997793 
n_pre = 997777 
n_ref = 0 
n_req = 1281015 
total_req = 1314392 

Dual Bus Interface Util: 
issued_total_row = 1995570 
issued_total_col = 1314392 
Row_Bus_Util =  0.043132 
CoL_Bus_Util = 0.028409 
Either_Row_CoL_Bus_Util = 0.069590 
Issued_on_Two_Bus_Simul_Util = 0.001951 
issued_two_Eff = 0.028036 
queue_avg = 0.598347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.598347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1545365, Miss = 634685, Miss_rate = 0.411, Pending_hits = 2270, Reservation_fails = 883
L2_cache_bank[1]: Access = 1568142, Miss = 633317, Miss_rate = 0.404, Pending_hits = 1753, Reservation_fails = 285
L2_cache_bank[2]: Access = 1554753, Miss = 626840, Miss_rate = 0.403, Pending_hits = 1599, Reservation_fails = 313
L2_cache_bank[3]: Access = 1634100, Miss = 630953, Miss_rate = 0.386, Pending_hits = 1623, Reservation_fails = 1074
L2_cache_bank[4]: Access = 1557428, Miss = 635391, Miss_rate = 0.408, Pending_hits = 1760, Reservation_fails = 147
L2_cache_bank[5]: Access = 1532063, Miss = 629962, Miss_rate = 0.411, Pending_hits = 1722, Reservation_fails = 926
L2_cache_bank[6]: Access = 1570794, Miss = 627880, Miss_rate = 0.400, Pending_hits = 1750, Reservation_fails = 841
L2_cache_bank[7]: Access = 1551004, Miss = 629547, Miss_rate = 0.406, Pending_hits = 1763, Reservation_fails = 1339
L2_cache_bank[8]: Access = 1943889, Miss = 627607, Miss_rate = 0.323, Pending_hits = 2355, Reservation_fails = 2473
L2_cache_bank[9]: Access = 1572441, Miss = 624310, Miss_rate = 0.397, Pending_hits = 1791, Reservation_fails = 2264
L2_cache_bank[10]: Access = 1566733, Miss = 631197, Miss_rate = 0.403, Pending_hits = 2049, Reservation_fails = 1574
L2_cache_bank[11]: Access = 1526414, Miss = 634301, Miss_rate = 0.416, Pending_hits = 1854, Reservation_fails = 1212
L2_cache_bank[12]: Access = 1621901, Miss = 624982, Miss_rate = 0.385, Pending_hits = 1947, Reservation_fails = 3308
L2_cache_bank[13]: Access = 1564252, Miss = 632126, Miss_rate = 0.404, Pending_hits = 1896, Reservation_fails = 1913
L2_cache_bank[14]: Access = 1589005, Miss = 638879, Miss_rate = 0.402, Pending_hits = 1829, Reservation_fails = 931
L2_cache_bank[15]: Access = 1567512, Miss = 632689, Miss_rate = 0.404, Pending_hits = 1775, Reservation_fails = 2587
L2_cache_bank[16]: Access = 1553310, Miss = 630403, Miss_rate = 0.406, Pending_hits = 2167, Reservation_fails = 590
L2_cache_bank[17]: Access = 1573820, Miss = 637775, Miss_rate = 0.405, Pending_hits = 1759, Reservation_fails = 529
L2_cache_bank[18]: Access = 1543474, Miss = 634227, Miss_rate = 0.411, Pending_hits = 1839, Reservation_fails = 406
L2_cache_bank[19]: Access = 1560995, Miss = 623386, Miss_rate = 0.399, Pending_hits = 1800, Reservation_fails = 1420
L2_cache_bank[20]: Access = 1597343, Miss = 634221, Miss_rate = 0.397, Pending_hits = 1750, Reservation_fails = 940
L2_cache_bank[21]: Access = 1539311, Miss = 628998, Miss_rate = 0.409, Pending_hits = 1675, Reservation_fails = 1961
L2_cache_bank[22]: Access = 1566477, Miss = 621582, Miss_rate = 0.397, Pending_hits = 1804, Reservation_fails = 662
L2_cache_bank[23]: Access = 1554876, Miss = 623082, Miss_rate = 0.401, Pending_hits = 1735, Reservation_fails = 1830
L2_total_cache_accesses = 37955402
L2_total_cache_misses = 15128340
L2_total_cache_miss_rate = 0.3986
L2_total_cache_pending_hits = 44265
L2_total_cache_reservation_fails = 30408
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21354880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5935474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9192614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 44263
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1427917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36527231
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1428171
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2287
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28121
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=37955402
icnt_total_pkts_simt_to_mem=37955402
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 37955402
Req_Network_cycles = 18041502
Req_Network_injected_packets_per_cycle =       2.1038 
Req_Network_conflicts_per_cycle =       0.2648
Req_Network_conflicts_per_cycle_util =       0.4075
Req_Bank_Level_Parallism =       3.2375
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6894
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2548

Reply_Network_injected_packets_num = 37955402
Reply_Network_cycles = 18041502
Reply_Network_injected_packets_per_cycle =        2.1038
Reply_Network_conflicts_per_cycle =        1.3091
Reply_Network_conflicts_per_cycle_util =       2.0070
Reply_Bank_Level_Parallism =       3.2252
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0701
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 21 hrs, 41 min, 16 sec (78076 sec)
gpgpu_simulation_rate = 4915 (inst/sec)
gpgpu_simulation_rate = 231 (cycle/sec)
gpgpu_silicon_slowdown = 5909090x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 35976
gpu_sim_insn = 16570103
gpu_ipc =     460.5877
gpu_tot_sim_cycle = 18077478
gpu_tot_sim_insn = 400373100
gpu_tot_ipc =      22.1476
gpu_tot_issued_cta = 21480
gpu_occupancy = 85.8117% 
gpu_tot_occupancy = 28.9407% 
max_total_param_size = 0
gpu_stall_dramfull = 531384
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.4764
partiton_level_parallism_total  =       2.1125
partiton_level_parallism_util =       7.6982
partiton_level_parallism_util_total  =       3.2497
L2_BW  =     282.8892 GB/Sec
L2_BW_total  =      92.2733 GB/Sec
gpu_total_sim_rate=5105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2445410, Miss = 1411393, Miss_rate = 0.577, Pending_hits = 41493, Reservation_fails = 440312
	L1D_cache_core[1]: Access = 2263438, Miss = 1311321, Miss_rate = 0.579, Pending_hits = 40009, Reservation_fails = 419628
	L1D_cache_core[2]: Access = 2115208, Miss = 1213328, Miss_rate = 0.574, Pending_hits = 37526, Reservation_fails = 409031
	L1D_cache_core[3]: Access = 2232956, Miss = 1294958, Miss_rate = 0.580, Pending_hits = 38262, Reservation_fails = 424097
	L1D_cache_core[4]: Access = 2199113, Miss = 1260917, Miss_rate = 0.573, Pending_hits = 39642, Reservation_fails = 414905
	L1D_cache_core[5]: Access = 2107300, Miss = 1209619, Miss_rate = 0.574, Pending_hits = 37994, Reservation_fails = 404804
	L1D_cache_core[6]: Access = 2125424, Miss = 1213277, Miss_rate = 0.571, Pending_hits = 36657, Reservation_fails = 414920
	L1D_cache_core[7]: Access = 1957108, Miss = 1087850, Miss_rate = 0.556, Pending_hits = 33339, Reservation_fails = 354847
	L1D_cache_core[8]: Access = 2216919, Miss = 1264971, Miss_rate = 0.571, Pending_hits = 40215, Reservation_fails = 410593
	L1D_cache_core[9]: Access = 2314088, Miss = 1337989, Miss_rate = 0.578, Pending_hits = 40551, Reservation_fails = 441194
	L1D_cache_core[10]: Access = 2128646, Miss = 1199814, Miss_rate = 0.564, Pending_hits = 37234, Reservation_fails = 397136
	L1D_cache_core[11]: Access = 1921155, Miss = 1081050, Miss_rate = 0.563, Pending_hits = 34511, Reservation_fails = 372772
	L1D_cache_core[12]: Access = 2161227, Miss = 1251983, Miss_rate = 0.579, Pending_hits = 37361, Reservation_fails = 412324
	L1D_cache_core[13]: Access = 2164936, Miss = 1243391, Miss_rate = 0.574, Pending_hits = 40174, Reservation_fails = 399920
	L1D_cache_core[14]: Access = 1952924, Miss = 1111054, Miss_rate = 0.569, Pending_hits = 36253, Reservation_fails = 371286
	L1D_cache_core[15]: Access = 2192919, Miss = 1259959, Miss_rate = 0.575, Pending_hits = 39524, Reservation_fails = 418077
	L1D_cache_core[16]: Access = 2046236, Miss = 1164186, Miss_rate = 0.569, Pending_hits = 35948, Reservation_fails = 399265
	L1D_cache_core[17]: Access = 1987065, Miss = 1107377, Miss_rate = 0.557, Pending_hits = 33127, Reservation_fails = 367812
	L1D_cache_core[18]: Access = 2200401, Miss = 1250597, Miss_rate = 0.568, Pending_hits = 39421, Reservation_fails = 406621
	L1D_cache_core[19]: Access = 2416329, Miss = 1426048, Miss_rate = 0.590, Pending_hits = 42436, Reservation_fails = 468098
	L1D_cache_core[20]: Access = 1871411, Miss = 1044824, Miss_rate = 0.558, Pending_hits = 31786, Reservation_fails = 361008
	L1D_cache_core[21]: Access = 2257526, Miss = 1278700, Miss_rate = 0.566, Pending_hits = 40045, Reservation_fails = 409986
	L1D_cache_core[22]: Access = 2280610, Miss = 1328808, Miss_rate = 0.583, Pending_hits = 40469, Reservation_fails = 449616
	L1D_cache_core[23]: Access = 2110661, Miss = 1192288, Miss_rate = 0.565, Pending_hits = 38291, Reservation_fails = 396541
	L1D_cache_core[24]: Access = 2247771, Miss = 1304098, Miss_rate = 0.580, Pending_hits = 39824, Reservation_fails = 424732
	L1D_cache_core[25]: Access = 2117267, Miss = 1196960, Miss_rate = 0.565, Pending_hits = 36290, Reservation_fails = 379648
	L1D_cache_core[26]: Access = 1874397, Miss = 1049519, Miss_rate = 0.560, Pending_hits = 34042, Reservation_fails = 366245
	L1D_cache_core[27]: Access = 2439357, Miss = 1418615, Miss_rate = 0.582, Pending_hits = 42633, Reservation_fails = 452181
	L1D_cache_core[28]: Access = 2029328, Miss = 1134230, Miss_rate = 0.559, Pending_hits = 35708, Reservation_fails = 366661
	L1D_cache_core[29]: Access = 2005310, Miss = 1130579, Miss_rate = 0.564, Pending_hits = 35300, Reservation_fails = 367936
	L1D_total_cache_accesses = 64382440
	L1D_total_cache_misses = 36779703
	L1D_total_cache_miss_rate = 0.5713
	L1D_total_cache_pending_hits = 1136065
	L1D_total_cache_reservation_fails = 12122196
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25058057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1135982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31418268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12096246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5244092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1135986
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1408615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62856399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1526041

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7118848
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4974852
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25889
ctas_completed 21480, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
94742, 152928, 78223, 79742, 90526, 92717, 75258, 87455, 73699, 115384, 80542, 88167, 95955, 99121, 78563, 103346, 68040, 87958, 98914, 67380, 69655, 96992, 69037, 70400, 77947, 78355, 113486, 72893, 80022, 85707, 75936, 77480, 
gpgpu_n_tot_thrd_icount = 2473567264
gpgpu_n_tot_w_icount = 77298977
gpgpu_n_stall_shd_mem = 20146205
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36662356
gpgpu_n_mem_write_global = 1526041
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 75067023
gpgpu_n_store_insn = 3632582
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19246080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18166086
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1980119
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4768351	W0_Idle:290071526	W0_Scoreboard:1323391458	W1:41938585	W2:8146840	W3:3997590	W4:2593744	W5:1919895	W6:1542785	W7:1311661	W8:1131228	W9:978553	W10:860969	W11:775543	W12:720699	W13:700027	W14:645877	W15:629693	W16:552212	W17:516139	W18:443770	W19:390374	W20:354575	W21:343850	W22:344863	W23:342930	W24:338960	W25:327440	W26:293114	W27:242894	W28:205913	W29:212513	W30:265407	W31:307582	W32:3922752
single_issue_nums: WS0:19449095	WS1:18977766	WS2:19641615	WS3:19230501	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 293298848 {8:36662356,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61041640 {40:1526041,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1466494240 {40:36662356,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12208328 {8:1526041,}
maxmflatency = 6478 
max_icnt2mem_latency = 4095 
maxmrqlatency = 2382 
max_icnt2sh_latency = 253 
averagemflatency = 314 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 4 
mrq_lat_table:12362082 	202927 	365119 	766585 	1138004 	432083 	153660 	129537 	97490 	18154 	546 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19729258 	17373310 	890195 	144800 	45813 	5021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	34401716 	1948493 	756333 	919237 	134907 	23800 	3911 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30222569 	4205605 	2008963 	1166955 	452633 	116593 	15079 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	770 	17202 	50 	12 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        62        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        63        64        63        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    367738    196797    706058    330844    351101    491102    331900 
dram[1]:    341177    320859    390913    531419    570462    241585    232102    308517    186434    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    216745    259422    303513    278968    238357    330511    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    445891    271224    509422    657154    248811    372818    222714    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    256187    189776    964178    209653    359582    221276    401253    316261    235764    337795 
dram[5]:    253277    328407    519662    299012    683415    269282    190633    244082    458534    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    262106    277194    422192    363758    456095    344454    539940 
dram[7]:    294929    231502    270737    585372    349829    269167    275435    375371    253294    348175    276371    347218    205021    231535    273516    694830 
dram[8]:    291283    182607    235535    242915    273333    345304    294758    209137    233398    425061    216511    210070    284655    227942    259239    347027 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    347868    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    249722    319414    459545    295118    373033 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    227661    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.283669  1.288801  1.285497  1.296205  1.286860  1.293215  1.292901  1.304229  1.273291  1.275016  1.269107  1.271038  1.270772  1.281450  1.282564  1.295714 
dram[1]:  1.290153  1.296438  1.301646  1.300642  1.292313  1.297822  1.301995  1.308438  1.271104  1.276861  1.279771  1.270962  1.275628  1.275867  1.299961  1.292761 
dram[2]:  1.295582  1.299423  1.302150  1.296551  1.289610  1.290416  1.301028  1.298149  1.278264  1.281586  1.269135  1.273976  1.271365  1.272397  1.296843  1.294981 
dram[3]:  1.293970  1.290516  1.294388  1.293958  1.289178  1.291834  1.300519  1.297748  1.285533  1.283466  1.275384  1.277513  1.281269  1.280538  1.292855  1.298760 
dram[4]:  1.290036  1.293966  1.295641  1.298555  1.281868  1.289916  1.290669  1.298539  1.271407  1.278419  1.273826  1.280782  1.276533  1.279453  1.290328  1.306322 
dram[5]:  1.295401  1.301029  1.303584  1.298316  1.292129  1.286595  1.306806  1.300757  1.274732  1.271889  1.277332  1.271369  1.282276  1.279224  1.306286  1.302307 
dram[6]:  1.300079  1.290069  1.305819  1.299119  1.289264  1.297125  1.296959  1.296964  1.281731  1.277440  1.280942  1.271473  1.271041  1.280807  1.310414  1.301104 
dram[7]:  1.289421  1.296752  1.295677  1.297987  1.288521  1.286092  1.303354  1.294439  1.269174  1.285430  1.272538  1.276220  1.279269  1.272542  1.298571  1.298791 
dram[8]:  1.284480  1.292496  1.289352  1.287142  1.285352  1.292390  1.296541  1.301369  1.268956  1.284114  1.270168  1.281118  1.274765  1.276086  1.288996  1.301341 
dram[9]:  1.292885  1.294592  1.300288  1.303212  1.288108  1.295478  1.290598  1.296136  1.276576  1.281078  1.274105  1.284673  1.274629  1.280761  1.298769  1.302147 
dram[10]:  1.292992  1.298275  1.300951  1.297673  1.287879  1.297838  1.292508  1.296721  1.273490  1.273080  1.274927  1.276273  1.276390  1.278000  1.294431  1.303455 
dram[11]:  1.301944  1.292317  1.303354  1.301822  1.290254  1.297755  1.303510  1.306145  1.285439  1.279852  1.274862  1.281275  1.280268  1.279287  1.297464  1.298202 
average row locality = 15666195/12161119 = 1.288220
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     79960     79468     77322     76919     80371     80215     75628     75310     81829     82648     81871     82580     83772     82627     77921     77451 
dram[1]:     80920     79074     75545     78858     79086     77940     74847     73515     81823     82607     79174     83167     84068     82590     75393     77153 
dram[2]:     78291     78650     76500     76066     80982     79292     77365     75758     81592     81283     82757     81205     84727     83523     77106     78111 
dram[3]:     79001     80014     76663     77257     78225     78852     76226     76873     80576     81005     81734     81327     82178     82447     77291     75765 
dram[4]:     78788     79152     75462     76174     78983     79259     76280     74521     81099     80627     81487     80110     82739     83683     76606     74727 
dram[5]:     79203     78464     75644     77013     81891     81223     76652     75750     80631     81742     80408     82965     83926     84114     76740     76953 
dram[6]:     78105     79935     75204     77098     79645     76950     76781     77405     80132     82610     79553     82319     83684     83182     75853     76675 
dram[7]:     81112     78889     76259     76375     79644     82302     75757     76833     84214     80337     83559     80819     85454     85009     76828     76079 
dram[8]:     80204     79866     76873     79443     79707     79403     75318     76432     81952     81278     81739     82621     82142     85234     76450     77444 
dram[9]:     80656     79265     74625     74244     79968     78702     77135     76022     83018     81665     82779     78812     84080     83327     75920     75316 
dram[10]:     80654     79069     77007     77517     78475     78666     76429     76174     83081     81478     82593     81276     83033     82963     76850     75767 
dram[11]:     78332     80144     74169     74754     80637     77633     74151     74905     78849     80252     80818     80037     82283     82596     76276     76669 
total dram reads = 15223088
bank skew: 85454/73515 = 1.16
chip skew: 1279470/1252505 = 1.02
number of total write accesses:
dram[0]:      4334      4288      4332      4270      4385      4309      4346      4328      4483      4503      4669      4791      4689      4741      4425      4391 
dram[1]:      4345      4292      4247      4261      4347      4262      4346      4278      4602      4567      4687      4684      4712      4662      4365      4469 
dram[2]:      4320      4332      4245      4226      4353      4390      4389      4366      4535      4504      4681      4785      4712      4678      4344      4391 
dram[3]:      4331      4310      4244      4266      4365      4371      4349      4340      4479      4449      4741      4717      4726      4759      4337      4273 
dram[4]:      4287      4351      4193      4261      4345      4362      4399      4376      4520      4512      4801      4706      4703      4544      4408      4334 
dram[5]:      4318      4235      4234      4336      4411      4398      4329      4350      4505      4535      4726      4759      4724      4703      4328      4389 
dram[6]:      4291      4320      4183      4299      4280      4327      4379      4434      4449      4539      4680      4743      4618      4681      4356      4348 
dram[7]:      4330      4270      4235      4282      4358      4360      4355      4328      4572      4531      4782      4809      4810      4751      4363      4287 
dram[8]:      4382      4325      4314      4299      4365      4326      4322      4346      4497      4527      4780      4679      4659      4694      4362      4381 
dram[9]:      4334      4321      4219      4212      4395      4384      4397      4282      4554      4521      4807      4757      4760      4634      4354      4300 
dram[10]:      4330      4345      4257      4278      4394      4328      4327      4317      4520      4558      4730      4685      4690      4762      4307      4295 
dram[11]:      4302      4292      4218      4221      4392      4387      4289      4314      4502      4449      4764      4768      4637      4679      4325      4384 
total dram writes = 853985
bank skew: 4810/4183 = 1.15
chip skew: 71423/70923 = 1.01
average mf latency per bank:
dram[0]:        658       687       674       704       658       661       674       693       771       772       864       807       777       846       720       712
dram[1]:        669       713       689       673       649       712       669       760       785       802       853       897       780       824       748       704
dram[2]:        707       676       703       698       681       656       659       687       728       753       826       769       812       834       738       718
dram[3]:        738       689       687       678       656       668       684       675       826       809       817       836       784       760       763       731
dram[4]:        693       719       785       681       705       674       679       680       756       820       835       823       844       827      1905       793
dram[5]:        702       714       740       684       669       665       712       651       792       728       877       793       852       842       793       741
dram[6]:        711       715       758       713       722       683       666       666       825       791       853       814       844       794       787       742
dram[7]:        686       727       755       699       726       664       711       655       708       761       829       781       768       809       735       771
dram[8]:        652       658       694       668       632       694       693       681       759       743       792       869       828       802       762       731
dram[9]:        681       704       781       685       675       643       648       728       718       787       771       808       805       812       757       768
dram[10]:        667       661       751       666       652       670       714       676       784       709       838       869       782       766       750       795
dram[11]:        697       648       737       709       642       657       732       737       799       824       757       832       876       789       742       734
maximum mf latency per bank:
dram[0]:       4949      5106      5186      4953      5687      5582      5050      5596      5397      4844      5215      5183      5101      5159      5174      5247
dram[1]:       4721      5312      4687      5264      4827      5155      5206      5590      4933      5412      4826      5127      5035      5556      4819      5391
dram[2]:       5440      5172      5358      5079      5045      5387      5574      5471      5479      5444      5200      5265      5062      5422      5461      5445
dram[3]:       5324      5092      5604      5622      5599      5314      5374      5397      5884      4929      5568      4986      5434      5451      5876      5433
dram[4]:       5648      5254      6035      5467      5760      5534      5465      5692      5633      5239      5860      5140      5923      5592      6156      5282
dram[5]:       4947      5771      5112      5781      5652      5821      5729      5364      5495      5322      5582      5383      5789      5536      5436      5664
dram[6]:       5503      5677      5542      5303      5635      5648      5520      5363      5215      4959      5164      5070      5490      5679      5521      5430
dram[7]:       5511      4741      5183      5378      5277      5040      5327      5044      4628      4894      5525      5494      5354      5051      5326      5177
dram[8]:       4814      5144      5032      5300      4971      5022      5009      5194      4845      5164      4841      5242      4884      5386      4802      5857
dram[9]:       5368      5396      5544      5133      5699      5200      5110      5173      5072      5011      5439      5487      5088      5288      5494      5237
dram[10]:       4732      5336      4775      5025      5110      5608      5065      5183      4583      4999      5032      5009      4993      5419      5342      5091
dram[11]:       5317      5364      5188      5485      5692      5762      5319      6478      5425      5433      5108      5486      5212      5267      5189      5524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43062883 n_act=1022462 n_pre=1022446 n_ref_event=0 n_req=1312862 n_rd=1275892 n_rd_L2_A=0 n_write=0 n_wr_bk=71284 bw_util=0.1162
n_activity=30184334 dram_eff=0.1785
bk0: 79960a 42277970i bk1: 79468a 42325001i bk2: 77322a 42409606i bk3: 76919a 42464769i bk4: 80371a 42276868i bk5: 80215a 42300701i bk6: 75628a 42522648i bk7: 75310a 42585061i bk8: 81829a 42184896i bk9: 82648a 42138146i bk10: 81871a 42125644i bk11: 82580a 42089748i bk12: 83772a 42023157i bk13: 82627a 42109667i bk14: 77921a 42354534i bk15: 77451a 42424190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221202
Row_Buffer_Locality_read = 0.223957
Row_Buffer_Locality_write = 0.126129
Bank_Level_Parallism = 2.540783
Bank_Level_Parallism_Col = 1.518684
Bank_Level_Parallism_Ready = 1.107867
write_to_read_ratio_blp_rw_average = 0.039217
GrpLevelPara = 1.368899 

BW Util details:
bwutil = 0.116238 
total_CMD = 46359118 
util_bw = 5388704 
Wasted_Col = 14881943 
Wasted_Row = 6057053 
Idle = 20031418 

BW Util Bottlenecks: 
RCDc_limit = 19260861 
RCDWRc_limit = 309663 
WTRc_limit = 950488 
RTWc_limit = 787105 
CCDLc_limit = 741149 
rwq = 0 
CCDLc_limit_alone = 665919 
WTRc_limit_alone = 912360 
RTWc_limit_alone = 750003 

Commands details: 
total_CMD = 46359118 
n_nop = 43062883 
Read = 1275892 
Write = 0 
L2_Alloc = 0 
L2_WB = 71284 
n_act = 1022462 
n_pre = 1022446 
n_ref = 0 
n_req = 1312862 
total_req = 1347176 

Dual Bus Interface Util: 
issued_total_row = 2044908 
issued_total_col = 1347176 
Row_Bus_Util =  0.044110 
CoL_Bus_Util = 0.029060 
Either_Row_CoL_Bus_Util = 0.071102 
Issued_on_Two_Bus_Simul_Util = 0.002068 
issued_two_Eff = 0.029078 
queue_avg = 0.629532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.629532
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43093489 n_act=1010626 n_pre=1010610 n_ref_event=0 n_req=1302661 n_rd=1265760 n_rd_L2_A=0 n_write=0 n_wr_bk=71126 bw_util=0.1154
n_activity=30131964 dram_eff=0.1775
bk0: 80920a 42268360i bk1: 79074a 42384109i bk2: 75545a 42579575i bk3: 78858a 42417275i bk4: 79086a 42361598i bk5: 77940a 42454976i bk6: 74847a 42610028i bk7: 73515a 42706096i bk8: 81823a 42183848i bk9: 82607a 42155705i bk10: 79174a 42319153i bk11: 83167a 42100396i bk12: 84068a 42033152i bk13: 82590a 42116552i bk14: 75393a 42552715i bk15: 77153a 42458400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224190
Row_Buffer_Locality_read = 0.227132
Row_Buffer_Locality_write = 0.123249
Bank_Level_Parallism = 2.510866
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.106195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115350 
total_CMD = 46359118 
util_bw = 5347544 
Wasted_Col = 14776854 
Wasted_Row = 6081433 
Idle = 20153287 

BW Util Bottlenecks: 
RCDc_limit = 19063351 
RCDWRc_limit = 311105 
WTRc_limit = 937124 
RTWc_limit = 786036 
CCDLc_limit = 729316 
rwq = 0 
CCDLc_limit_alone = 654303 
WTRc_limit_alone = 899377 
RTWc_limit_alone = 748770 

Commands details: 
total_CMD = 46359118 
n_nop = 43093489 
Read = 1265760 
Write = 0 
L2_Alloc = 0 
L2_WB = 71126 
n_act = 1010626 
n_pre = 1010610 
n_ref = 0 
n_req = 1302661 
total_req = 1336886 

Dual Bus Interface Util: 
issued_total_row = 2021236 
issued_total_col = 1336886 
Row_Bus_Util =  0.043600 
CoL_Bus_Util = 0.028838 
Either_Row_CoL_Bus_Util = 0.070442 
Issued_on_Two_Bus_Simul_Util = 0.001995 
issued_two_Eff = 0.028323 
queue_avg = 0.593377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.593377
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43075084 n_act=1017342 n_pre=1017326 n_ref_event=0 n_req=1310076 n_rd=1273208 n_rd_L2_A=0 n_write=0 n_wr_bk=71251 bw_util=0.116
n_activity=30114913 dram_eff=0.1786
bk0: 78291a 42391716i bk1: 78650a 42392993i bk2: 76500a 42518728i bk3: 76066a 42530839i bk4: 80982a 42250343i bk5: 79292a 42341094i bk6: 77365a 42470138i bk7: 75758a 42551549i bk8: 81592a 42193803i bk9: 81283a 42228616i bk10: 82757a 42097079i bk11: 81205a 42185423i bk12: 84727a 41978843i bk13: 83523a 42047429i bk14: 77106a 42441432i bk15: 78111a 42392235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223454
Row_Buffer_Locality_read = 0.226308
Row_Buffer_Locality_write = 0.124905
Bank_Level_Parallism = 2.535083
Bank_Level_Parallism_Col = 1.520134
Bank_Level_Parallism_Ready = 1.108245
write_to_read_ratio_blp_rw_average = 0.039601
GrpLevelPara = 1.369379 

BW Util details:
bwutil = 0.116004 
total_CMD = 46359118 
util_bw = 5377836 
Wasted_Col = 14814607 
Wasted_Row = 6038682 
Idle = 20127993 

BW Util Bottlenecks: 
RCDc_limit = 19164780 
RCDWRc_limit = 306849 
WTRc_limit = 936149 
RTWc_limit = 796104 
CCDLc_limit = 735225 
rwq = 0 
CCDLc_limit_alone = 659722 
WTRc_limit_alone = 898447 
RTWc_limit_alone = 758303 

Commands details: 
total_CMD = 46359118 
n_nop = 43075084 
Read = 1273208 
Write = 0 
L2_Alloc = 0 
L2_WB = 71251 
n_act = 1017342 
n_pre = 1017326 
n_ref = 0 
n_req = 1310076 
total_req = 1344459 

Dual Bus Interface Util: 
issued_total_row = 2034668 
issued_total_col = 1344459 
Row_Bus_Util =  0.043889 
CoL_Bus_Util = 0.029001 
Either_Row_CoL_Bus_Util = 0.070839 
Issued_on_Two_Bus_Simul_Util = 0.002051 
issued_two_Eff = 0.028956 
queue_avg = 0.630467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.630467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43094451 n_act=1010308 n_pre=1010292 n_ref_event=0 n_req=1302252 n_rd=1265434 n_rd_L2_A=0 n_write=0 n_wr_bk=71057 bw_util=0.1153
n_activity=30124120 dram_eff=0.1775
bk0: 79001a 42358621i bk1: 80014a 42310763i bk2: 76663a 42488503i bk3: 77257a 42463710i bk4: 78225a 42396848i bk5: 78852a 42364602i bk6: 76226a 42526984i bk7: 76873a 42515535i bk8: 80576a 42281053i bk9: 81005a 42249830i bk10: 81734a 42160410i bk11: 81327a 42180310i bk12: 82178a 42144402i bk13: 82447a 42128529i bk14: 77291a 42426822i bk15: 75765a 42541955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224190
Row_Buffer_Locality_read = 0.227226
Row_Buffer_Locality_write = 0.119860
Bank_Level_Parallism = 2.517983
Bank_Level_Parallism_Col = 1.515753
Bank_Level_Parallism_Ready = 1.112093
write_to_read_ratio_blp_rw_average = 0.039433
GrpLevelPara = 1.365584 

BW Util details:
bwutil = 0.115316 
total_CMD = 46359118 
util_bw = 5345964 
Wasted_Col = 14778038 
Wasted_Row = 6073644 
Idle = 20161472 

BW Util Bottlenecks: 
RCDc_limit = 19057189 
RCDWRc_limit = 308700 
WTRc_limit = 939006 
RTWc_limit = 778354 
CCDLc_limit = 724850 
rwq = 0 
CCDLc_limit_alone = 650855 
WTRc_limit_alone = 901563 
RTWc_limit_alone = 741802 

Commands details: 
total_CMD = 46359118 
n_nop = 43094451 
Read = 1265434 
Write = 0 
L2_Alloc = 0 
L2_WB = 71057 
n_act = 1010308 
n_pre = 1010292 
n_ref = 0 
n_req = 1302252 
total_req = 1336491 

Dual Bus Interface Util: 
issued_total_row = 2020600 
issued_total_col = 1336491 
Row_Bus_Util =  0.043586 
CoL_Bus_Util = 0.028829 
Either_Row_CoL_Bus_Util = 0.070421 
Issued_on_Two_Bus_Simul_Util = 0.001994 
issued_two_Eff = 0.028310 
queue_avg = 0.619505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.619505
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43104739 n_act=1007563 n_pre=1007547 n_ref_event=0 n_req=1296616 n_rd=1259697 n_rd_L2_A=0 n_write=0 n_wr_bk=71102 bw_util=0.1148
n_activity=30079080 dram_eff=0.177
bk0: 78788a 42372708i bk1: 79152a 42366100i bk2: 75462a 42543944i bk3: 76174a 42539483i bk4: 78983a 42343443i bk5: 79259a 42363425i bk6: 76280a 42496897i bk7: 74521a 42611821i bk8: 81099a 42216671i bk9: 80627a 42262718i bk10: 81487a 42173720i bk11: 80110a 42268123i bk12: 82739a 42097670i bk13: 83683a 42088801i bk14: 76606a 42444570i bk15: 74727a 42604828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222935
Row_Buffer_Locality_read = 0.225837
Row_Buffer_Locality_write = 0.123920
Bank_Level_Parallism = 2.511200
Bank_Level_Parallism_Col = 1.512839
Bank_Level_Parallism_Ready = 1.108368
write_to_read_ratio_blp_rw_average = 0.040042
GrpLevelPara = 1.363912 

BW Util details:
bwutil = 0.114825 
total_CMD = 46359118 
util_bw = 5323196 
Wasted_Col = 14759247 
Wasted_Row = 6080451 
Idle = 20196224 

BW Util Bottlenecks: 
RCDc_limit = 19021832 
RCDWRc_limit = 311092 
WTRc_limit = 931009 
RTWc_limit = 787735 
CCDLc_limit = 724405 
rwq = 0 
CCDLc_limit_alone = 649360 
WTRc_limit_alone = 893255 
RTWc_limit_alone = 750444 

Commands details: 
total_CMD = 46359118 
n_nop = 43104739 
Read = 1259697 
Write = 0 
L2_Alloc = 0 
L2_WB = 71102 
n_act = 1007563 
n_pre = 1007547 
n_ref = 0 
n_req = 1296616 
total_req = 1330799 

Dual Bus Interface Util: 
issued_total_row = 2015110 
issued_total_col = 1330799 
Row_Bus_Util =  0.043467 
CoL_Bus_Util = 0.028706 
Either_Row_CoL_Bus_Util = 0.070199 
Issued_on_Two_Bus_Simul_Util = 0.001974 
issued_two_Eff = 0.028125 
queue_avg = 0.634032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.634032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43076468 n_act=1015678 n_pre=1015662 n_ref_event=0 n_req=1310351 n_rd=1273319 n_rd_L2_A=0 n_write=0 n_wr_bk=71280 bw_util=0.116
n_activity=30145739 dram_eff=0.1784
bk0: 79203a 42354588i bk1: 78464a 42427402i bk2: 75644a 42545725i bk3: 77013a 42486598i bk4: 81891a 42216351i bk5: 81223a 42230167i bk6: 76652a 42498943i bk7: 75750a 42557246i bk8: 80631a 42237893i bk9: 81742a 42182666i bk10: 80408a 42216901i bk11: 82965a 42082250i bk12: 83926a 42043663i bk13: 84114a 42020227i bk14: 76740a 42472260i bk15: 76953a 42473573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224887
Row_Buffer_Locality_read = 0.227702
Row_Buffer_Locality_write = 0.128105
Bank_Level_Parallism = 2.531401
Bank_Level_Parallism_Col = 1.523721
Bank_Level_Parallism_Ready = 1.112713
write_to_read_ratio_blp_rw_average = 0.040291
GrpLevelPara = 1.369661 

BW Util details:
bwutil = 0.116016 
total_CMD = 46359118 
util_bw = 5378396 
Wasted_Col = 14815961 
Wasted_Row = 6060993 
Idle = 20103768 

BW Util Bottlenecks: 
RCDc_limit = 19140541 
RCDWRc_limit = 308834 
WTRc_limit = 951282 
RTWc_limit = 820610 
CCDLc_limit = 738462 
rwq = 0 
CCDLc_limit_alone = 660099 
WTRc_limit_alone = 912840 
RTWc_limit_alone = 780689 

Commands details: 
total_CMD = 46359118 
n_nop = 43076468 
Read = 1273319 
Write = 0 
L2_Alloc = 0 
L2_WB = 71280 
n_act = 1015678 
n_pre = 1015662 
n_ref = 0 
n_req = 1310351 
total_req = 1344599 

Dual Bus Interface Util: 
issued_total_row = 2031340 
issued_total_col = 1344599 
Row_Bus_Util =  0.043817 
CoL_Bus_Util = 0.029004 
Either_Row_CoL_Bus_Util = 0.070809 
Issued_on_Two_Bus_Simul_Util = 0.002012 
issued_two_Eff = 0.028419 
queue_avg = 0.686381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.686381
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43097347 n_act=1009133 n_pre=1009117 n_ref_event=0 n_req=1301940 n_rd=1265131 n_rd_L2_A=0 n_write=0 n_wr_bk=70927 bw_util=0.1153
n_activity=30095134 dram_eff=0.1776
bk0: 78105a 42439480i bk1: 79935a 42312391i bk2: 75204a 42579940i bk3: 77098a 42480091i bk4: 79645a 42326283i bk5: 76950a 42477111i bk6: 76781a 42484777i bk7: 77405a 42455739i bk8: 80132a 42298891i bk9: 82610a 42153026i bk10: 79553a 42283130i bk11: 82319a 42116036i bk12: 83684a 42024292i bk13: 83182a 42077095i bk14: 75853a 42527808i bk15: 76675a 42491391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224907
Row_Buffer_Locality_read = 0.227756
Row_Buffer_Locality_write = 0.126980
Bank_Level_Parallism = 2.520918
Bank_Level_Parallism_Col = 1.516817
Bank_Level_Parallism_Ready = 1.110263
write_to_read_ratio_blp_rw_average = 0.039714
GrpLevelPara = 1.366518 

BW Util details:
bwutil = 0.115279 
total_CMD = 46359118 
util_bw = 5344232 
Wasted_Col = 14756999 
Wasted_Row = 6071227 
Idle = 20186660 

BW Util Bottlenecks: 
RCDc_limit = 19039977 
RCDWRc_limit = 306774 
WTRc_limit = 928982 
RTWc_limit = 787465 
CCDLc_limit = 727327 
rwq = 0 
CCDLc_limit_alone = 652731 
WTRc_limit_alone = 892214 
RTWc_limit_alone = 749637 

Commands details: 
total_CMD = 46359118 
n_nop = 43097347 
Read = 1265131 
Write = 0 
L2_Alloc = 0 
L2_WB = 70927 
n_act = 1009133 
n_pre = 1009117 
n_ref = 0 
n_req = 1301940 
total_req = 1336058 

Dual Bus Interface Util: 
issued_total_row = 2018250 
issued_total_col = 1336058 
Row_Bus_Util =  0.043535 
CoL_Bus_Util = 0.028820 
Either_Row_CoL_Bus_Util = 0.070359 
Issued_on_Two_Bus_Simul_Util = 0.001996 
issued_two_Eff = 0.028370 
queue_avg = 0.659988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.659988
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43058341 n_act=1022838 n_pre=1022822 n_ref_event=0 n_req=1316698 n_rd=1279470 n_rd_L2_A=0 n_write=0 n_wr_bk=71423 bw_util=0.1166
n_activity=30142764 dram_eff=0.1793
bk0: 81112a 42237633i bk1: 78889a 42385819i bk2: 76259a 42498044i bk3: 76375a 42505824i bk4: 79644a 42323567i bk5: 82302a 42171758i bk6: 75757a 42541967i bk7: 76833a 42490650i bk8: 84214a 42025354i bk9: 80337a 42273108i bk10: 83559a 42049121i bk11: 80819a 42188014i bk12: 85454a 41943114i bk13: 85009a 41950298i bk14: 76828a 42447230i bk15: 76079a 42519135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223186
Row_Buffer_Locality_read = 0.226034
Row_Buffer_Locality_write = 0.125282
Bank_Level_Parallism = 2.545437
Bank_Level_Parallism_Col = 1.522145
Bank_Level_Parallism_Ready = 1.108837
write_to_read_ratio_blp_rw_average = 0.039800
GrpLevelPara = 1.370424 

BW Util details:
bwutil = 0.116559 
total_CMD = 46359118 
util_bw = 5403572 
Wasted_Col = 14873147 
Wasted_Row = 6027862 
Idle = 20054537 

BW Util Bottlenecks: 
RCDc_limit = 19260153 
RCDWRc_limit = 310767 
WTRc_limit = 953855 
RTWc_limit = 808431 
CCDLc_limit = 740911 
rwq = 0 
CCDLc_limit_alone = 665009 
WTRc_limit_alone = 916373 
RTWc_limit_alone = 770011 

Commands details: 
total_CMD = 46359118 
n_nop = 43058341 
Read = 1279470 
Write = 0 
L2_Alloc = 0 
L2_WB = 71423 
n_act = 1022838 
n_pre = 1022822 
n_ref = 0 
n_req = 1316698 
total_req = 1350893 

Dual Bus Interface Util: 
issued_total_row = 2045660 
issued_total_col = 1350893 
Row_Bus_Util =  0.044126 
CoL_Bus_Util = 0.029140 
Either_Row_CoL_Bus_Util = 0.071200 
Issued_on_Two_Bus_Simul_Util = 0.002066 
issued_two_Eff = 0.029016 
queue_avg = 0.648220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.64822
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43063504 n_act=1021423 n_pre=1021407 n_ref_event=0 n_req=1313122 n_rd=1276106 n_rd_L2_A=0 n_write=0 n_wr_bk=71258 bw_util=0.1163
n_activity=30138359 dram_eff=0.1788
bk0: 80204a 42271926i bk1: 79866a 42322227i bk2: 76873a 42451487i bk3: 79443a 42329477i bk4: 79707a 42303010i bk5: 79403a 42332969i bk6: 75318a 42556043i bk7: 76432a 42532531i bk8: 81952a 42169749i bk9: 81278a 42223666i bk10: 81739a 42153380i bk11: 82621a 42143558i bk12: 82142a 42116362i bk13: 85234a 41971866i bk14: 76450a 42446944i bk15: 77444a 42454572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222148
Row_Buffer_Locality_read = 0.224825
Row_Buffer_Locality_write = 0.129836
Bank_Level_Parallism = 2.536357
Bank_Level_Parallism_Col = 1.519565
Bank_Level_Parallism_Ready = 1.108346
write_to_read_ratio_blp_rw_average = 0.039418
GrpLevelPara = 1.368849 

BW Util details:
bwutil = 0.116254 
total_CMD = 46359118 
util_bw = 5389456 
Wasted_Col = 14877099 
Wasted_Row = 6036969 
Idle = 20055594 

BW Util Bottlenecks: 
RCDc_limit = 19251279 
RCDWRc_limit = 308608 
WTRc_limit = 953832 
RTWc_limit = 797391 
CCDLc_limit = 739513 
rwq = 0 
CCDLc_limit_alone = 663319 
WTRc_limit_alone = 915379 
RTWc_limit_alone = 759650 

Commands details: 
total_CMD = 46359118 
n_nop = 43063504 
Read = 1276106 
Write = 0 
L2_Alloc = 0 
L2_WB = 71258 
n_act = 1021423 
n_pre = 1021407 
n_ref = 0 
n_req = 1313122 
total_req = 1347364 

Dual Bus Interface Util: 
issued_total_row = 2042830 
issued_total_col = 1347364 
Row_Bus_Util =  0.044065 
CoL_Bus_Util = 0.029064 
Either_Row_CoL_Bus_Util = 0.071089 
Issued_on_Two_Bus_Simul_Util = 0.002040 
issued_two_Eff = 0.028699 
queue_avg = 0.638946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.638946
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43094685 n_act=1010349 n_pre=1010333 n_ref_event=0 n_req=1302529 n_rd=1265534 n_rd_L2_A=0 n_write=0 n_wr_bk=71231 bw_util=0.1153
n_activity=30115427 dram_eff=0.1776
bk0: 80656a 42267264i bk1: 79265a 42352270i bk2: 74625a 42592113i bk3: 74244a 42642626i bk4: 79968a 42299951i bk5: 78702a 42397335i bk6: 77135a 42449703i bk7: 76022a 42542807i bk8: 83018a 42138676i bk9: 81665a 42190902i bk10: 82779a 42088515i bk11: 78812a 42339721i bk12: 84080a 42014943i bk13: 83327a 42081304i bk14: 75920a 42498010i bk15: 75316a 42552235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224324
Row_Buffer_Locality_read = 0.227188
Row_Buffer_Locality_write = 0.126341
Bank_Level_Parallism = 2.521368
Bank_Level_Parallism_Col = 1.518249
Bank_Level_Parallism_Ready = 1.111500
write_to_read_ratio_blp_rw_average = 0.039952
GrpLevelPara = 1.367072 

BW Util details:
bwutil = 0.115340 
total_CMD = 46359118 
util_bw = 5347060 
Wasted_Col = 14774000 
Wasted_Row = 6078896 
Idle = 20159162 

BW Util Bottlenecks: 
RCDc_limit = 19056482 
RCDWRc_limit = 309017 
WTRc_limit = 940535 
RTWc_limit = 793836 
CCDLc_limit = 727834 
rwq = 0 
CCDLc_limit_alone = 652847 
WTRc_limit_alone = 902852 
RTWc_limit_alone = 756532 

Commands details: 
total_CMD = 46359118 
n_nop = 43094685 
Read = 1265534 
Write = 0 
L2_Alloc = 0 
L2_WB = 71231 
n_act = 1010349 
n_pre = 1010333 
n_ref = 0 
n_req = 1302529 
total_req = 1336765 

Dual Bus Interface Util: 
issued_total_row = 2020682 
issued_total_col = 1336765 
Row_Bus_Util =  0.043588 
CoL_Bus_Util = 0.028835 
Either_Row_CoL_Bus_Util = 0.070416 
Issued_on_Two_Bus_Simul_Util = 0.002006 
issued_two_Eff = 0.028493 
queue_avg = 0.646661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.646661
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43080047 n_act=1015415 n_pre=1015399 n_ref_event=0 n_req=1307872 n_rd=1271032 n_rd_L2_A=0 n_write=0 n_wr_bk=71123 bw_util=0.1158
n_activity=30124224 dram_eff=0.1782
bk0: 80654a 42282502i bk1: 79069a 42373498i bk2: 77007a 42472563i bk3: 77517a 42457411i bk4: 78475a 42369644i bk5: 78666a 42408823i bk6: 76429a 42503218i bk7: 76174a 42547869i bk8: 83081a 42115718i bk9: 81478a 42197311i bk10: 82593a 42113693i bk11: 81276a 42194997i bk12: 83033a 42081811i bk13: 82963a 42085261i bk14: 76850a 42459829i bk15: 75767a 42549488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223619
Row_Buffer_Locality_read = 0.226464
Row_Buffer_Locality_write = 0.125461
Bank_Level_Parallism = 2.527097
Bank_Level_Parallism_Col = 1.517213
Bank_Level_Parallism_Ready = 1.106916
write_to_read_ratio_blp_rw_average = 0.039687
GrpLevelPara = 1.368393 

BW Util details:
bwutil = 0.115805 
total_CMD = 46359118 
util_bw = 5368620 
Wasted_Col = 14806415 
Wasted_Row = 6056744 
Idle = 20127339 

BW Util Bottlenecks: 
RCDc_limit = 19137314 
RCDWRc_limit = 308030 
WTRc_limit = 945025 
RTWc_limit = 791686 
CCDLc_limit = 730962 
rwq = 0 
CCDLc_limit_alone = 655400 
WTRc_limit_alone = 906514 
RTWc_limit_alone = 754635 

Commands details: 
total_CMD = 46359118 
n_nop = 43080047 
Read = 1271032 
Write = 0 
L2_Alloc = 0 
L2_WB = 71123 
n_act = 1015415 
n_pre = 1015399 
n_ref = 0 
n_req = 1307872 
total_req = 1342155 

Dual Bus Interface Util: 
issued_total_row = 2030814 
issued_total_col = 1342155 
Row_Bus_Util =  0.043806 
CoL_Bus_Util = 0.028951 
Either_Row_CoL_Bus_Util = 0.070732 
Issued_on_Two_Bus_Simul_Util = 0.002025 
issued_two_Eff = 0.028636 
queue_avg = 0.617436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.617436
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46359118 n_nop=43129836 n_act=998078 n_pre=998062 n_ref_event=0 n_req=1289216 n_rd=1252505 n_rd_L2_A=0 n_write=0 n_wr_bk=70923 bw_util=0.1142
n_activity=30047109 dram_eff=0.1762
bk0: 78332a 42440351i bk1: 80144a 42328251i bk2: 74169a 42627177i bk3: 74754a 42617571i bk4: 80637a 42293203i bk5: 77633a 42452807i bk6: 74151a 42657810i bk7: 74905a 42640431i bk8: 78849a 42367966i bk9: 80252a 42295063i bk10: 80818a 42225394i bk11: 80037a 42281105i bk12: 82283a 42165515i bk13: 82596a 42141090i bk14: 76276a 42507060i bk15: 76669a 42502448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225832
Row_Buffer_Locality_read = 0.228847
Row_Buffer_Locality_write = 0.122960
Bank_Level_Parallism = 2.492234
Bank_Level_Parallism_Col = 1.511422
Bank_Level_Parallism_Ready = 1.110195
write_to_read_ratio_blp_rw_average = 0.039953
GrpLevelPara = 1.362212 

BW Util details:
bwutil = 0.114189 
total_CMD = 46359118 
util_bw = 5293712 
Wasted_Col = 14664026 
Wasted_Row = 6107063 
Idle = 20294317 

BW Util Bottlenecks: 
RCDc_limit = 18854741 
RCDWRc_limit = 309325 
WTRc_limit = 933939 
RTWc_limit = 778063 
CCDLc_limit = 717300 
rwq = 0 
CCDLc_limit_alone = 643066 
WTRc_limit_alone = 896191 
RTWc_limit_alone = 741577 

Commands details: 
total_CMD = 46359118 
n_nop = 43129836 
Read = 1252505 
Write = 0 
L2_Alloc = 0 
L2_WB = 70923 
n_act = 998078 
n_pre = 998062 
n_ref = 0 
n_req = 1289216 
total_req = 1323428 

Dual Bus Interface Util: 
issued_total_row = 1996140 
issued_total_col = 1323428 
Row_Bus_Util =  0.043058 
CoL_Bus_Util = 0.028547 
Either_Row_CoL_Bus_Util = 0.069658 
Issued_on_Two_Bus_Simul_Util = 0.001948 
issued_two_Eff = 0.027959 
queue_avg = 0.607876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.607876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1555417, Miss = 638678, Miss_rate = 0.411, Pending_hits = 2270, Reservation_fails = 883
L2_cache_bank[1]: Access = 1577991, Miss = 637228, Miss_rate = 0.404, Pending_hits = 1753, Reservation_fails = 285
L2_cache_bank[2]: Access = 1564474, Miss = 630863, Miss_rate = 0.403, Pending_hits = 1599, Reservation_fails = 313
L2_cache_bank[3]: Access = 1643630, Miss = 634909, Miss_rate = 0.386, Pending_hits = 1623, Reservation_fails = 1074
L2_cache_bank[4]: Access = 1567179, Miss = 639328, Miss_rate = 0.408, Pending_hits = 1760, Reservation_fails = 147
L2_cache_bank[5]: Access = 1542013, Miss = 633899, Miss_rate = 0.411, Pending_hits = 1722, Reservation_fails = 926
L2_cache_bank[6]: Access = 1580498, Miss = 631900, Miss_rate = 0.400, Pending_hits = 1750, Reservation_fails = 841
L2_cache_bank[7]: Access = 1560790, Miss = 633544, Miss_rate = 0.406, Pending_hits = 1763, Reservation_fails = 1339
L2_cache_bank[8]: Access = 1953617, Miss = 631504, Miss_rate = 0.323, Pending_hits = 2355, Reservation_fails = 2473
L2_cache_bank[9]: Access = 1581980, Miss = 628265, Miss_rate = 0.397, Pending_hits = 1791, Reservation_fails = 2264
L2_cache_bank[10]: Access = 1576369, Miss = 635109, Miss_rate = 0.403, Pending_hits = 2049, Reservation_fails = 1574
L2_cache_bank[11]: Access = 1536184, Miss = 638230, Miss_rate = 0.415, Pending_hits = 1854, Reservation_fails = 1212
L2_cache_bank[12]: Access = 1631465, Miss = 628963, Miss_rate = 0.386, Pending_hits = 1948, Reservation_fails = 3308
L2_cache_bank[13]: Access = 1573949, Miss = 636178, Miss_rate = 0.404, Pending_hits = 1896, Reservation_fails = 1913
L2_cache_bank[14]: Access = 1598775, Miss = 642835, Miss_rate = 0.402, Pending_hits = 1829, Reservation_fails = 931
L2_cache_bank[15]: Access = 1577208, Miss = 636652, Miss_rate = 0.404, Pending_hits = 1775, Reservation_fails = 2587
L2_cache_bank[16]: Access = 1562777, Miss = 634395, Miss_rate = 0.406, Pending_hits = 2167, Reservation_fails = 590
L2_cache_bank[17]: Access = 1583536, Miss = 641731, Miss_rate = 0.405, Pending_hits = 1759, Reservation_fails = 529
L2_cache_bank[18]: Access = 1553227, Miss = 638194, Miss_rate = 0.411, Pending_hits = 1839, Reservation_fails = 406
L2_cache_bank[19]: Access = 1570666, Miss = 627362, Miss_rate = 0.399, Pending_hits = 1800, Reservation_fails = 1420
L2_cache_bank[20]: Access = 1606935, Miss = 638131, Miss_rate = 0.397, Pending_hits = 1750, Reservation_fails = 940
L2_cache_bank[21]: Access = 1548938, Miss = 632921, Miss_rate = 0.409, Pending_hits = 1675, Reservation_fails = 1961
L2_cache_bank[22]: Access = 1576166, Miss = 625524, Miss_rate = 0.397, Pending_hits = 1804, Reservation_fails = 662
L2_cache_bank[23]: Access = 1564613, Miss = 626997, Miss_rate = 0.401, Pending_hits = 1735, Reservation_fails = 1830
L2_total_cache_accesses = 38188397
L2_total_cache_misses = 15223340
L2_total_cache_miss_rate = 0.3986
L2_total_cache_pending_hits = 44266
L2_total_cache_reservation_fails = 30408
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21395004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5956830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9266258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 44264
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1525787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36662356
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1526041
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2287
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28121
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=38188397
icnt_total_pkts_simt_to_mem=38188397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 38188397
Req_Network_cycles = 18077478
Req_Network_injected_packets_per_cycle =       2.1125 
Req_Network_conflicts_per_cycle =       0.2681
Req_Network_conflicts_per_cycle_util =       0.4124
Req_Bank_Level_Parallism =       3.2490
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6897
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2548

Reply_Network_injected_packets_num = 38188397
Reply_Network_cycles = 18077478
Reply_Network_injected_packets_per_cycle =        2.1125
Reply_Network_conflicts_per_cycle =        1.3129
Reply_Network_conflicts_per_cycle_util =       2.0116
Reply_Bank_Level_Parallism =       3.2367
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0704
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 21 hrs, 46 min, 54 sec (78414 sec)
gpgpu_simulation_rate = 5105 (inst/sec)
gpgpu_simulation_rate = 230 (cycle/sec)
gpgpu_silicon_slowdown = 5934782x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 7: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 5115306
gpu_sim_insn = 96823791
gpu_ipc =      18.9282
gpu_tot_sim_cycle = 23192784
gpu_tot_sim_insn = 497196891
gpu_tot_ipc =      21.4376
gpu_tot_issued_cta = 25060
gpu_occupancy = 27.8267% 
gpu_tot_occupancy = 28.6935% 
max_total_param_size = 0
gpu_stall_dramfull = 796183
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9933
partiton_level_parallism_total  =       2.0862
partiton_level_parallism_util =       3.0652
partiton_level_parallism_util_total  =       3.2090
L2_BW  =      87.0693 GB/Sec
L2_BW_total  =      91.1255 GB/Sec
gpu_total_sim_rate=5043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3148446, Miss = 1826735, Miss_rate = 0.580, Pending_hits = 52880, Reservation_fails = 556835
	L1D_cache_core[1]: Access = 2922620, Miss = 1699417, Miss_rate = 0.581, Pending_hits = 50902, Reservation_fails = 529143
	L1D_cache_core[2]: Access = 2528826, Miss = 1454135, Miss_rate = 0.575, Pending_hits = 43778, Reservation_fails = 476939
	L1D_cache_core[3]: Access = 2859406, Miss = 1661178, Miss_rate = 0.581, Pending_hits = 48341, Reservation_fails = 524005
	L1D_cache_core[4]: Access = 2687801, Miss = 1546971, Miss_rate = 0.576, Pending_hits = 47312, Reservation_fails = 497853
	L1D_cache_core[5]: Access = 2789351, Miss = 1611925, Miss_rate = 0.578, Pending_hits = 49332, Reservation_fails = 519055
	L1D_cache_core[6]: Access = 2738157, Miss = 1574465, Miss_rate = 0.575, Pending_hits = 46551, Reservation_fails = 518231
	L1D_cache_core[7]: Access = 2443358, Miss = 1374485, Miss_rate = 0.563, Pending_hits = 41040, Reservation_fails = 441005
	L1D_cache_core[8]: Access = 2809832, Miss = 1612257, Miss_rate = 0.574, Pending_hits = 49976, Reservation_fails = 506383
	L1D_cache_core[9]: Access = 2911261, Miss = 1687351, Miss_rate = 0.580, Pending_hits = 50260, Reservation_fails = 537297
	L1D_cache_core[10]: Access = 2518612, Miss = 1426738, Miss_rate = 0.566, Pending_hits = 43085, Reservation_fails = 465575
	L1D_cache_core[11]: Access = 2484254, Miss = 1410365, Miss_rate = 0.568, Pending_hits = 43663, Reservation_fails = 461539
	L1D_cache_core[12]: Access = 2811383, Miss = 1634523, Miss_rate = 0.581, Pending_hits = 48080, Reservation_fails = 521417
	L1D_cache_core[13]: Access = 2639798, Miss = 1519784, Miss_rate = 0.576, Pending_hits = 47489, Reservation_fails = 478158
	L1D_cache_core[14]: Access = 2592124, Miss = 1484421, Miss_rate = 0.573, Pending_hits = 46964, Reservation_fails = 473148
	L1D_cache_core[15]: Access = 2705594, Miss = 1559242, Miss_rate = 0.576, Pending_hits = 47828, Reservation_fails = 500727
	L1D_cache_core[16]: Access = 2593959, Miss = 1484204, Miss_rate = 0.572, Pending_hits = 44550, Reservation_fails = 485772
	L1D_cache_core[17]: Access = 2550062, Miss = 1436199, Miss_rate = 0.563, Pending_hits = 42082, Reservation_fails = 457798
	L1D_cache_core[18]: Access = 2685924, Miss = 1532316, Miss_rate = 0.570, Pending_hits = 46935, Reservation_fails = 484448
	L1D_cache_core[19]: Access = 3115904, Miss = 1838214, Miss_rate = 0.590, Pending_hits = 54223, Reservation_fails = 584626
	L1D_cache_core[20]: Access = 2484175, Miss = 1404366, Miss_rate = 0.565, Pending_hits = 41749, Reservation_fails = 461665
	L1D_cache_core[21]: Access = 2854267, Miss = 1627826, Miss_rate = 0.570, Pending_hits = 50137, Reservation_fails = 505862
	L1D_cache_core[22]: Access = 2896849, Miss = 1688495, Miss_rate = 0.583, Pending_hits = 50554, Reservation_fails = 546599
	L1D_cache_core[23]: Access = 2648545, Miss = 1506402, Miss_rate = 0.569, Pending_hits = 46868, Reservation_fails = 483953
	L1D_cache_core[24]: Access = 2948565, Miss = 1719629, Miss_rate = 0.583, Pending_hits = 51399, Reservation_fails = 546878
	L1D_cache_core[25]: Access = 2699167, Miss = 1540561, Miss_rate = 0.571, Pending_hits = 45975, Reservation_fails = 481010
	L1D_cache_core[26]: Access = 2416524, Miss = 1366844, Miss_rate = 0.566, Pending_hits = 42729, Reservation_fails = 454582
	L1D_cache_core[27]: Access = 3035259, Miss = 1768575, Miss_rate = 0.583, Pending_hits = 52145, Reservation_fails = 547862
	L1D_cache_core[28]: Access = 2563220, Miss = 1447441, Miss_rate = 0.565, Pending_hits = 44218, Reservation_fails = 457825
	L1D_cache_core[29]: Access = 2687401, Miss = 1531141, Miss_rate = 0.570, Pending_hits = 46556, Reservation_fails = 479522
	L1D_total_cache_accesses = 81770644
	L1D_total_cache_misses = 46976205
	L1D_total_cache_miss_rate = 0.5745
	L1D_total_cache_pending_hits = 1417601
	L1D_total_cache_reservation_fails = 14985712
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31968160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1417518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40311773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14959762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6547066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1417522
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1408678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 80244517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1526127

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9056891
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5900325
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25889
ctas_completed 25060, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
113138, 174036, 96359, 98006, 105942, 117389, 95622, 111815, 91063, 133400, 100074, 116447, 110527, 116777, 96931, 118674, 86930, 103084, 109348, 81022, 86505, 107054, 102687, 84698, 96957, 95165, 137466, 98307, 99740, 104909, 103326, 97674, 
gpgpu_n_tot_thrd_icount = 3003000992
gpgpu_n_tot_w_icount = 93843781
gpgpu_n_stall_shd_mem = 25575696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 46858835
gpgpu_n_mem_write_global = 1526127
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 95116789
gpgpu_n_store_insn = 3632668
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23828480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23010332
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2565364
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5164120	W0_Idle:373782364	W0_Scoreboard:1706411715	W1:50476555	W2:9788998	W3:4796718	W4:3125012	W5:2328399	W6:1883217	W7:1610401	W8:1393756	W9:1206535	W10:1063011	W11:960940	W12:900320	W13:881704	W14:820506	W15:807007	W16:711590	W17:669826	W18:578087	W19:510557	W20:465435	W21:452794	W22:455115	W23:452852	W24:446635	W25:429051	W26:380040	W27:308098	W28:253070	W29:257877	W30:329502	W31:392320	W32:4707853
single_issue_nums: WS0:23599065	WS1:23030320	WS2:23859198	WS3:23355198	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 374870680 {8:46858835,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61045080 {40:1526127,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1874353400 {40:46858835,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12209016 {8:1526127,}
maxmflatency = 6478 
max_icnt2mem_latency = 4095 
maxmrqlatency = 2722 
max_icnt2sh_latency = 253 
averagemflatency = 315 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 4 
mrq_lat_table:16230108 	266690 	485283 	1026623 	1496502 	568473 	195618 	170659 	132095 	25594 	1046 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24616791 	22538389 	958612 	190988 	73434 	6748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	43975431 	2463963 	803256 	943877 	156035 	36515 	5885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	38698394 	5175880 	2430834 	1410431 	527600 	126615 	15208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	969 	22088 	63 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        62        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        63        64        63        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    403366    196797    706058    330844    351246    491102    331900 
dram[1]:    341177    320859    390913    531419    570462    241585    232102    308517    193904    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    216745    259422    303513    278968    238357    330511    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    524342    271224    509422    657154    248811    372818    222714    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    256187    231516    964178    270391    359582    221276    401253    316261    295438    370610 
dram[5]:    394424    328407    519662    299012    683415    269282    190633    244082    458534    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    272399    277194    422192    363758    456095    377122    539940 
dram[7]:    294929    231502    270737    585372    349829    269167    275435    375371    253294    348175    276371    347218    205021    231535    273516    694830 
dram[8]:    291283    182607    235535    242915    273333    380367    294758    232509    233398    425061    226704    210070    284655    227942    259239    428439 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    521298    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    394369    319414    459545    295118    373033 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    252011    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.281616  1.286908  1.281947  1.294229  1.284568  1.289858  1.291672  1.302241  1.270604  1.273307  1.265375  1.267767  1.265664  1.277533  1.279418  1.293022 
dram[1]:  1.288616  1.293806  1.298667  1.297923  1.288729  1.293842  1.299666  1.305475  1.269010  1.273186  1.274655  1.266280  1.270189  1.271785  1.296690  1.291866 
dram[2]:  1.291777  1.296877  1.299101  1.293147  1.285966  1.288178  1.299089  1.296286  1.275270  1.280003  1.266686  1.272049  1.267487  1.268440  1.294966  1.291774 
dram[3]:  1.292672  1.288156  1.292648  1.291990  1.285459  1.288086  1.298572  1.296882  1.282141  1.279850  1.271671  1.274951  1.276690  1.276254  1.291323  1.295417 
dram[4]:  1.287175  1.292205  1.294534  1.295023  1.279725  1.287151  1.290033  1.296599  1.269009  1.275379  1.271610  1.277669  1.273265  1.273137  1.288841  1.303690 
dram[5]:  1.291405  1.298018  1.301134  1.294429  1.287842  1.284231  1.304565  1.298472  1.270867  1.269278  1.274943  1.267986  1.277071  1.275595  1.304092  1.299713 
dram[6]:  1.297222  1.290147  1.304054  1.297479  1.286153  1.295016  1.296775  1.293793  1.277497  1.273581  1.277662  1.270090  1.267062  1.277954  1.306408  1.298530 
dram[7]:  1.288542  1.294316  1.293214  1.295949  1.285255  1.282476  1.301344  1.292582  1.267167  1.283055  1.270252  1.273934  1.274799  1.268665  1.295996  1.296416 
dram[8]:  1.282505  1.290019  1.286855  1.285625  1.281337  1.288681  1.291498  1.298292  1.265995  1.281311  1.266529  1.278918  1.272320  1.271054  1.288103  1.299694 
dram[9]:  1.290654  1.292431  1.298293  1.301883  1.286280  1.290653  1.288532  1.294010  1.273175  1.278333  1.271068  1.280829  1.269903  1.277410  1.295793  1.300456 
dram[10]:  1.289559  1.295509  1.298578  1.296424  1.284685  1.294062  1.290615  1.293587  1.269785  1.270293  1.271520  1.272563  1.273021  1.273348  1.292717  1.301848 
dram[11]:  1.300168  1.290742  1.302746  1.298808  1.287104  1.293962  1.300595  1.303742  1.282830  1.275992  1.272324  1.277618  1.275601  1.275052  1.295427  1.294075 
average row locality = 20598738/16025727 = 1.285354
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    105610    104986    102211    101543    106311    105958     99738     99348    108107    109103    108669    109639    111113    109673    103102    102543 
dram[1]:    106699    104440     99839    104039    104499    103043     98876     96970    108163    109151    105091    110442    111568    109738     99717    102026 
dram[2]:    103421    103844    101027    100570    106883    104824    102120     99991    107689    107437    109755    107633    112394    110876    102126    103439 
dram[3]:    104482    105664    101445    101907    103361    104119    100556    101390    106646    107115    108472    107720    109026    109315    102235    100090 
dram[4]:    103981    104408     99676    100649    104312    104833    100603     98362    107064    106676    107962    106176    109781    110905    101253     99044 
dram[5]:    104809    103675     99826    101723    108134    107319    101091    100025    106794    107959    106567    109989    111248    111547    101362    101787 
dram[6]:    103100    105400     99282    101900    105291    101533    101238    102053    106138    109163    105512    108914    111038    110291    100499    101512 
dram[7]:    107146    104188    100665    100884    105239    108739     99850    101453    111059    106034    110709    106973    113237    112676    101456    100802 
dram[8]:    106085    105391    101576    104922    105403    104756     99338    100764    108469    107336    108335    109369    109033    112855    101273    102408 
dram[9]:    106545    104810     98455     98082    105691    103934    101839    100214    109783    107871    109423    104537    111456    110505    100338     99709 
dram[10]:    106622    104391    101754    102288    103782    103830    100921    100569    109772    107712    109449    107800    110075    110099    101713    100116 
dram[11]:    103505    105848     98010     98730    106604    102612     97831     98846    104218    106057    107153    106062    109197    109466    100895    101592 
total dram reads = 20131065
bank skew: 113237/96970 = 1.17
chip skew: 1691110/1656626 = 1.02
number of total write accesses:
dram[0]:      4737      4694      4744      4698      4787      4706      4780      4775      4920      4957      5152      5247      5170      5218      4850      4837 
dram[1]:      4754      4726      4676      4659      4776      4689      4802      4711      5047      5011      5148      5147      5185      5102      4795      4884 
dram[2]:      4732      4742      4665      4653      4798      4828      4807      4801      5002      4953      5118      5257      5179      5161      4780      4784 
dram[3]:      4734      4734      4676      4681      4802      4781      4778      4780      4921      4894      5214      5160      5195      5241      4750      4699 
dram[4]:      4720      4764      4614      4664      4765      4766      4831      4816      4960      4966      5249      5163      5183      5019      4866      4736 
dram[5]:      4725      4652      4661      4756      4818      4824      4763      4805      4967      4962      5172      5235      5206      5169      4746      4805 
dram[6]:      4702      4725      4605      4710      4695      4742      4836      4866      4902      4986      5156      5214      5084      5169      4770      4745 
dram[7]:      4744      4686      4643      4686      4774      4788      4782      4764      5025      4980      5234      5265      5305      5216      4762      4681 
dram[8]:      4787      4726      4747      4725      4773      4756      4770      4794      4936      4963      5259      5144      5126      5180      4782      4786 
dram[9]:      4756      4743      4621      4650      4808      4814      4831      4726      5003      4963      5271      5216      5222      5094      4775      4741 
dram[10]:      4744      4752      4672      4697      4807      4757      4776      4759      4963      5010      5172      5158      5148      5209      4743      4722 
dram[11]:      4725      4698      4638      4634      4820      4823      4724      4767      4954      4891      5226      5222      5110      5131      4733      4805 
total dram writes = 937752
bank skew: 5305/4605 = 1.15
chip skew: 78335/77901 = 1.01
average mf latency per bank:
dram[0]:        646       673       663       695       649       653       667       686       734       737       818       765       743       803       700       691
dram[1]:        657       699       677       663       640       703       660       753       753       766       807       852       743       785       726       688
dram[2]:        694       664       692       689       673       648       652       681       699       720       785       737       773       797       717       702
dram[3]:        726       675       676       670       647       659       678       668       791       771       781       798       743       725       746       713
dram[4]:        681       706       776       669       698       664       673       672       725       782       794       786       803       785      1611       771
dram[5]:        685       705       726       679       659       661       703       648       753       701       840       760       813       810       774       728
dram[6]:        703       703       752       702       718       675       662       660       789       759       817       778       803       761       771       723
dram[7]:        677       714       748       689       721       655       707       647       686       731       797       748       734       770       720       751
dram[8]:        639       646       683       658       624       686       687       675       730       717       757       834       789       770       743       713
dram[9]:        668       690       769       674       666       634       640       720       691       754       740       769       762       773       737       749
dram[10]:        653       649       739       657       643       664       708       670       746       683       799       833       745       733       731       775
dram[11]:        684       635       727       697       633       648       727       729       769       788       724       790       831       753       725       713
maximum mf latency per bank:
dram[0]:       4949      5175      5186      4953      5687      5582      5050      5596      5397      4844      5215      5183      5101      5260      5174      5247
dram[1]:       4721      5312      4687      5264      4827      5155      5206      5590      4933      5412      4826      5127      5035      5556      4819      5391
dram[2]:       5440      5172      5358      5079      5045      5387      5574      5471      5479      5444      5200      5265      5215      5422      5461      5445
dram[3]:       5324      5092      5604      5622      5599      5314      5374      5397      5884      4929      5568      4986      5434      5451      5876      5433
dram[4]:       5648      5254      6035      5467      5760      5534      5465      5692      5633      5239      5860      5140      5923      5592      6156      5282
dram[5]:       5007      5771      5112      5781      5652      5821      5729      5364      5495      5322      5582      5383      5789      5536      5436      5664
dram[6]:       5697      5677      5542      5303      5635      5648      5520      5363      5215      4959      5243      5070      5495      5679      5521      5430
dram[7]:       5511      4741      5183      5378      5277      5040      5327      5044      4628      4894      5525      5494      5354      5051      5326      5177
dram[8]:       4920      5144      5032      5300      4971      5022      5009      5194      4845      5164      4841      5242      4919      5386      5096      5857
dram[9]:       5368      5396      5544      5133      5699      5200      5110      5173      5072      5011      5439      5487      5088      5288      5494      5237
dram[10]:       4971      5336      4775      5025      5110      5608      5065      5183      4698      4999      5032      5009      4993      5419      5342      5091
dram[11]:       5317      5364      5188      5485      5692      5762      5319      6478      5425      5433      5108      5486      5212      5267      5189      5524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55147556 n_act=1347708 n_pre=1347692 n_ref_event=0 n_req=1726674 n_rd=1687654 n_rd_L2_A=0 n_write=0 n_wr_bk=78272 bw_util=0.1188
n_activity=38926590 dram_eff=0.1815
bk0: 105610a 54110072i bk1: 104986a 54169846i bk2: 102211a 54276373i bk3: 101543a 54354089i bk4: 106311a 54099310i bk5: 105958a 54137104i bk6: 99738a 54440696i bk7: 99348a 54516667i bk8: 108107a 53978864i bk9: 109103a 53926902i bk10: 108669a 53868483i bk11: 109639a 53827539i bk12: 111113a 53728079i bk13: 109673a 53851149i bk14: 103102a 54189246i bk15: 102543a 54284683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.219482
Row_Buffer_Locality_read = 0.221320
Row_Buffer_Locality_write = 0.139979
Bank_Level_Parallism = 2.580876
Bank_Level_Parallism_Col = 1.520155
Bank_Level_Parallism_Ready = 1.105236
write_to_read_ratio_blp_rw_average = 0.031482
GrpLevelPara = 1.370414 

BW Util details:
bwutil = 0.118763 
total_CMD = 59477159 
util_bw = 7063704 
Wasted_Col = 19376047 
Wasted_Row = 7708765 
Idle = 25328643 

BW Util Bottlenecks: 
RCDc_limit = 25443353 
RCDWRc_limit = 313724 
WTRc_limit = 1003935 
RTWc_limit = 840356 
CCDLc_limit = 971698 
rwq = 0 
CCDLc_limit_alone = 889541 
WTRc_limit_alone = 962274 
RTWc_limit_alone = 799860 

Commands details: 
total_CMD = 59477159 
n_nop = 55147556 
Read = 1687654 
Write = 0 
L2_Alloc = 0 
L2_WB = 78272 
n_act = 1347708 
n_pre = 1347692 
n_ref = 0 
n_req = 1726674 
total_req = 1765926 

Dual Bus Interface Util: 
issued_total_row = 2695400 
issued_total_col = 1765926 
Row_Bus_Util =  0.045318 
CoL_Bus_Util = 0.029691 
Either_Row_CoL_Bus_Util = 0.072794 
Issued_on_Two_Bus_Simul_Util = 0.002215 
issued_two_Eff = 0.030424 
queue_avg = 0.655893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.655893
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55187249 n_act=1332572 n_pre=1332556 n_ref_event=0 n_req=1713242 n_rd=1674301 n_rd_L2_A=0 n_write=0 n_wr_bk=78112 bw_util=0.1179
n_activity=38863567 dram_eff=0.1804
bk0: 106699a 54103254i bk1: 104440a 54247412i bk2: 99839a 54492762i bk3: 104039a 54290967i bk4: 104499a 54216144i bk5: 103043a 54330082i bk6: 98876a 54552751i bk7: 96970a 54678143i bk8: 108163a 53982442i bk9: 109151a 53940617i bk10: 105091a 54128513i bk11: 110442a 53827805i bk12: 111568a 53745796i bk13: 109738a 53853136i bk14: 99717a 54458683i bk15: 102026a 54346573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222197
Row_Buffer_Locality_read = 0.224202
Row_Buffer_Locality_write = 0.136001
Bank_Level_Parallism = 2.550163
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.103710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117855 
total_CMD = 59477159 
util_bw = 7009652 
Wasted_Col = 19240884 
Wasted_Row = 7744548 
Idle = 25482075 

BW Util Bottlenecks: 
RCDc_limit = 25190461 
RCDWRc_limit = 315276 
WTRc_limit = 989421 
RTWc_limit = 838949 
CCDLc_limit = 956488 
rwq = 0 
CCDLc_limit_alone = 874719 
WTRc_limit_alone = 948266 
RTWc_limit_alone = 798335 

Commands details: 
total_CMD = 59477159 
n_nop = 55187249 
Read = 1674301 
Write = 0 
L2_Alloc = 0 
L2_WB = 78112 
n_act = 1332572 
n_pre = 1332556 
n_ref = 0 
n_req = 1713242 
total_req = 1752413 

Dual Bus Interface Util: 
issued_total_row = 2665128 
issued_total_col = 1752413 
Row_Bus_Util =  0.044809 
CoL_Bus_Util = 0.029464 
Either_Row_CoL_Bus_Util = 0.072127 
Issued_on_Two_Bus_Simul_Util = 0.002146 
issued_two_Eff = 0.029751 
queue_avg = 0.616479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.616479
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55164578 n_act=1340871 n_pre=1340855 n_ref_event=0 n_req=1722949 n_rd=1684029 n_rd_L2_A=0 n_write=0 n_wr_bk=78260 bw_util=0.1185
n_activity=38841996 dram_eff=0.1815
bk0: 103421a 54244078i bk1: 103844a 54258091i bk2: 101027a 54419646i bk3: 100570a 54428617i bk4: 106883a 54066283i bk5: 104824a 54180019i bk6: 102120a 54367261i bk7: 99991a 54475898i bk8: 107689a 53995051i bk9: 107437a 54038689i bk10: 109755a 53844232i bk11: 107633a 53970661i bk12: 112394a 53682939i bk13: 110876a 53767136i bk14: 102126a 54303907i bk15: 103439a 54236620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221763
Row_Buffer_Locality_read = 0.223678
Row_Buffer_Locality_write = 0.138900
Bank_Level_Parallism = 2.573861
Bank_Level_Parallism_Col = 1.522001
Bank_Level_Parallism_Ready = 1.105900
write_to_read_ratio_blp_rw_average = 0.031950
GrpLevelPara = 1.370863 

BW Util details:
bwutil = 0.118519 
total_CMD = 59477159 
util_bw = 7049156 
Wasted_Col = 19292505 
Wasted_Row = 7699537 
Idle = 25435961 

BW Util Bottlenecks: 
RCDc_limit = 25313300 
RCDWRc_limit = 310841 
WTRc_limit = 986615 
RTWc_limit = 859285 
CCDLc_limit = 965678 
rwq = 0 
CCDLc_limit_alone = 882985 
WTRc_limit_alone = 945703 
RTWc_limit_alone = 817504 

Commands details: 
total_CMD = 59477159 
n_nop = 55164578 
Read = 1684029 
Write = 0 
L2_Alloc = 0 
L2_WB = 78260 
n_act = 1340871 
n_pre = 1340855 
n_ref = 0 
n_req = 1722949 
total_req = 1762289 

Dual Bus Interface Util: 
issued_total_row = 2681726 
issued_total_col = 1762289 
Row_Bus_Util =  0.045088 
CoL_Bus_Util = 0.029630 
Either_Row_CoL_Bus_Util = 0.072508 
Issued_on_Two_Bus_Simul_Util = 0.002210 
issued_two_Eff = 0.030477 
queue_avg = 0.661762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.661762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55190440 n_act=1331441 n_pre=1331425 n_ref_event=0 n_req=1712412 n_rd=1673543 n_rd_L2_A=0 n_write=0 n_wr_bk=78040 bw_util=0.1178
n_activity=38853882 dram_eff=0.1803
bk0: 104482a 54207774i bk1: 105664a 54147963i bk2: 101445a 54376425i bk3: 101907a 54354871i bk4: 103361a 54256393i bk5: 104119a 54221565i bk6: 100556a 54444446i bk7: 101390a 54430268i bk8: 106646a 54099421i bk9: 107115a 54063973i bk10: 108472a 53920258i bk11: 107720a 53964734i bk12: 109026a 53899080i bk13: 109315a 53880383i bk14: 102235a 54298156i bk15: 100090a 54448042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222481
Row_Buffer_Locality_read = 0.224542
Row_Buffer_Locality_write = 0.133757
Bank_Level_Parallism = 2.556936
Bank_Level_Parallism_Col = 1.517214
Bank_Level_Parallism_Ready = 1.108847
write_to_read_ratio_blp_rw_average = 0.031645
GrpLevelPara = 1.367137 

BW Util details:
bwutil = 0.117799 
total_CMD = 59477159 
util_bw = 7006332 
Wasted_Col = 19235792 
Wasted_Row = 7735994 
Idle = 25499041 

BW Util Bottlenecks: 
RCDc_limit = 25169117 
RCDWRc_limit = 312880 
WTRc_limit = 991249 
RTWc_limit = 828381 
CCDLc_limit = 950850 
rwq = 0 
CCDLc_limit_alone = 870342 
WTRc_limit_alone = 950249 
RTWc_limit_alone = 788873 

Commands details: 
total_CMD = 59477159 
n_nop = 55190440 
Read = 1673543 
Write = 0 
L2_Alloc = 0 
L2_WB = 78040 
n_act = 1331441 
n_pre = 1331425 
n_ref = 0 
n_req = 1712412 
total_req = 1751583 

Dual Bus Interface Util: 
issued_total_row = 2662866 
issued_total_col = 1751583 
Row_Bus_Util =  0.044771 
CoL_Bus_Util = 0.029450 
Either_Row_CoL_Bus_Util = 0.072073 
Issued_on_Two_Bus_Simul_Util = 0.002148 
issued_two_Eff = 0.029797 
queue_avg = 0.644020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.64402
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55205180 n_act=1327343 n_pre=1327327 n_ref_event=0 n_req=1704667 n_rd=1665685 n_rd_L2_A=0 n_write=0 n_wr_bk=78082 bw_util=0.1173
n_activity=38797663 dram_eff=0.1798
bk0: 103981a 54225076i bk1: 104408a 54229345i bk2: 99676a 54457092i bk3: 100649a 54446493i bk4: 104312a 54193379i bk5: 104833a 54209651i bk6: 100603a 54411854i bk7: 98362a 54562379i bk8: 107064a 54032149i bk9: 106676a 54078276i bk10: 107962a 53953031i bk11: 106176a 54069582i bk12: 109781a 53846280i bk13: 110905a 53816124i bk14: 101253a 54324870i bk15: 99044a 54518575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221352
Row_Buffer_Locality_read = 0.223302
Row_Buffer_Locality_write = 0.138064
Bank_Level_Parallism = 2.548551
Bank_Level_Parallism_Col = 1.515381
Bank_Level_Parallism_Ready = 1.106152
write_to_read_ratio_blp_rw_average = 0.032379
GrpLevelPara = 1.365844 

BW Util details:
bwutil = 0.117273 
total_CMD = 59477159 
util_bw = 6975068 
Wasted_Col = 19210555 
Wasted_Row = 7756923 
Idle = 25534613 

BW Util Bottlenecks: 
RCDc_limit = 25115431 
RCDWRc_limit = 315151 
WTRc_limit = 981258 
RTWc_limit = 853283 
CCDLc_limit = 950432 
rwq = 0 
CCDLc_limit_alone = 868105 
WTRc_limit_alone = 940299 
RTWc_limit_alone = 811915 

Commands details: 
total_CMD = 59477159 
n_nop = 55205180 
Read = 1665685 
Write = 0 
L2_Alloc = 0 
L2_WB = 78082 
n_act = 1327343 
n_pre = 1327327 
n_ref = 0 
n_req = 1704667 
total_req = 1743767 

Dual Bus Interface Util: 
issued_total_row = 2654670 
issued_total_col = 1743767 
Row_Bus_Util =  0.044633 
CoL_Bus_Util = 0.029318 
Either_Row_CoL_Bus_Util = 0.071826 
Issued_on_Two_Bus_Simul_Util = 0.002126 
issued_two_Eff = 0.029602 
queue_avg = 0.662306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.662306
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55166258 n_act=1338788 n_pre=1338772 n_ref_event=0 n_req=1722937 n_rd=1683855 n_rd_L2_A=0 n_write=0 n_wr_bk=78266 bw_util=0.1185
n_activity=38877502 dram_eff=0.1813
bk0: 104809a 54185295i bk1: 103675a 54288965i bk2: 99826a 54462151i bk3: 101723a 54372738i bk4: 108134a 54016520i bk5: 107319a 54041507i bk6: 101091a 54409014i bk7: 100025a 54476684i bk8: 106794a 54031637i bk9: 107959a 53981703i bk10: 106567a 54010624i bk11: 109989a 53827488i bk12: 111248a 53762538i bk13: 111547a 53738139i bk14: 101362a 54359748i bk15: 101787a 54358113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222966
Row_Buffer_Locality_read = 0.224850
Row_Buffer_Locality_write = 0.141830
Bank_Level_Parallism = 2.571308
Bank_Level_Parallism_Col = 1.523508
Bank_Level_Parallism_Ready = 1.108646
write_to_read_ratio_blp_rw_average = 0.032296
GrpLevelPara = 1.370819 

BW Util details:
bwutil = 0.118507 
total_CMD = 59477159 
util_bw = 7048484 
Wasted_Col = 19290667 
Wasted_Row = 7719447 
Idle = 25418561 

BW Util Bottlenecks: 
RCDc_limit = 25284670 
RCDWRc_limit = 312846 
WTRc_limit = 1001186 
RTWc_limit = 870099 
CCDLc_limit = 967281 
rwq = 0 
CCDLc_limit_alone = 882315 
WTRc_limit_alone = 959275 
RTWc_limit_alone = 827044 

Commands details: 
total_CMD = 59477159 
n_nop = 55166258 
Read = 1683855 
Write = 0 
L2_Alloc = 0 
L2_WB = 78266 
n_act = 1338788 
n_pre = 1338772 
n_ref = 0 
n_req = 1722937 
total_req = 1762121 

Dual Bus Interface Util: 
issued_total_row = 2677560 
issued_total_col = 1762121 
Row_Bus_Util =  0.045018 
CoL_Bus_Util = 0.029627 
Either_Row_CoL_Bus_Util = 0.072480 
Issued_on_Two_Bus_Simul_Util = 0.002165 
issued_two_Eff = 0.029873 
queue_avg = 0.710703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.710703
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55194878 n_act=1329414 n_pre=1329398 n_ref_event=0 n_req=1711715 n_rd=1672864 n_rd_L2_A=0 n_write=0 n_wr_bk=77907 bw_util=0.1177
n_activity=38807706 dram_eff=0.1805
bk0: 103100a 54316003i bk1: 105400a 54173125i bk2: 99282a 54505365i bk3: 101900a 54367501i bk4: 105291a 54157283i bk5: 101533a 54378543i bk6: 101238a 54397091i bk7: 102053a 54355113i bk8: 106138a 54113201i bk9: 109163a 53938620i bk10: 105512a 54093537i bk11: 108914a 53889801i bk12: 111038a 53739617i bk13: 110291a 53812547i bk14: 100499a 54417540i bk15: 101512a 54374234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223349
Row_Buffer_Locality_read = 0.225259
Row_Buffer_Locality_write = 0.141077
Bank_Level_Parallism = 2.558670
Bank_Level_Parallism_Col = 1.518608
Bank_Level_Parallism_Ready = 1.107592
write_to_read_ratio_blp_rw_average = 0.032053
GrpLevelPara = 1.368209 

BW Util details:
bwutil = 0.117744 
total_CMD = 59477159 
util_bw = 7003084 
Wasted_Col = 19209091 
Wasted_Row = 7736691 
Idle = 25528293 

BW Util Bottlenecks: 
RCDc_limit = 25138642 
RCDWRc_limit = 310575 
WTRc_limit = 976049 
RTWc_limit = 847368 
CCDLc_limit = 954123 
rwq = 0 
CCDLc_limit_alone = 872529 
WTRc_limit_alone = 936238 
RTWc_limit_alone = 805585 

Commands details: 
total_CMD = 59477159 
n_nop = 55194878 
Read = 1672864 
Write = 0 
L2_Alloc = 0 
L2_WB = 77907 
n_act = 1329414 
n_pre = 1329398 
n_ref = 0 
n_req = 1711715 
total_req = 1750771 

Dual Bus Interface Util: 
issued_total_row = 2658812 
issued_total_col = 1750771 
Row_Bus_Util =  0.044703 
CoL_Bus_Util = 0.029436 
Either_Row_CoL_Bus_Util = 0.071999 
Issued_on_Two_Bus_Simul_Util = 0.002140 
issued_two_Eff = 0.029728 
queue_avg = 0.688514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.688514
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55145525 n_act=1346895 n_pre=1346879 n_ref_event=0 n_req=1730383 n_rd=1691110 n_rd_L2_A=0 n_write=0 n_wr_bk=78335 bw_util=0.119
n_activity=38873836 dram_eff=0.1821
bk0: 107146a 54051641i bk1: 104188a 54244865i bk2: 100665a 54400017i bk3: 100884a 54404362i bk4: 105239a 54155796i bk5: 108739a 53964993i bk6: 99850a 54460238i bk7: 101453a 54392711i bk8: 111059a 53783489i bk9: 106034a 54104409i bk10: 110709a 53791660i bk11: 106973a 53982348i bk12: 113237a 53643336i bk13: 112676a 53651007i bk14: 101456a 54333068i bk15: 100802a 54410454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221625
Row_Buffer_Locality_read = 0.223524
Row_Buffer_Locality_write = 0.139867
Bank_Level_Parallism = 2.582854
Bank_Level_Parallism_Col = 1.523632
Bank_Level_Parallism_Ready = 1.106628
write_to_read_ratio_blp_rw_average = 0.032127
GrpLevelPara = 1.371774 

BW Util details:
bwutil = 0.119000 
total_CMD = 59477159 
util_bw = 7077780 
Wasted_Col = 19351849 
Wasted_Row = 7687490 
Idle = 25360040 

BW Util Bottlenecks: 
RCDc_limit = 25419883 
RCDWRc_limit = 314604 
WTRc_limit = 1004970 
RTWc_limit = 871039 
CCDLc_limit = 972757 
rwq = 0 
CCDLc_limit_alone = 888964 
WTRc_limit_alone = 963738 
RTWc_limit_alone = 828478 

Commands details: 
total_CMD = 59477159 
n_nop = 55145525 
Read = 1691110 
Write = 0 
L2_Alloc = 0 
L2_WB = 78335 
n_act = 1346895 
n_pre = 1346879 
n_ref = 0 
n_req = 1730383 
total_req = 1769445 

Dual Bus Interface Util: 
issued_total_row = 2693774 
issued_total_col = 1769445 
Row_Bus_Util =  0.045291 
CoL_Bus_Util = 0.029750 
Either_Row_CoL_Bus_Util = 0.072829 
Issued_on_Two_Bus_Simul_Util = 0.002212 
issued_two_Eff = 0.030378 
queue_avg = 0.680455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.680455
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55150496 n_act=1345900 n_pre=1345884 n_ref_event=0 n_req=1726370 n_rd=1687313 n_rd_L2_A=0 n_write=0 n_wr_bk=78254 bw_util=0.1187
n_activity=38864662 dram_eff=0.1817
bk0: 106085a 54088906i bk1: 105391a 54171112i bk2: 101576a 54338667i bk3: 104922a 54178805i bk4: 105403a 54127705i bk5: 104756a 54179381i bk6: 99338a 54474810i bk7: 100764a 54449904i bk8: 108469a 53948173i bk9: 107336a 54042317i bk10: 108335a 53916957i bk11: 109369a 53910332i bk12: 109033a 53871810i bk13: 112855a 53674298i bk14: 101273a 54319833i bk15: 102408a 54334385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220392
Row_Buffer_Locality_read = 0.222154
Row_Buffer_Locality_write = 0.144276
Bank_Level_Parallism = 2.575794
Bank_Level_Parallism_Col = 1.522080
Bank_Level_Parallism_Ready = 1.105899
write_to_read_ratio_blp_rw_average = 0.031787
GrpLevelPara = 1.370561 

BW Util details:
bwutil = 0.118739 
total_CMD = 59477159 
util_bw = 7062268 
Wasted_Col = 19361611 
Wasted_Row = 7684243 
Idle = 25369037 

BW Util Bottlenecks: 
RCDc_limit = 25418733 
RCDWRc_limit = 312583 
WTRc_limit = 1005418 
RTWc_limit = 861842 
CCDLc_limit = 971544 
rwq = 0 
CCDLc_limit_alone = 887463 
WTRc_limit_alone = 963169 
RTWc_limit_alone = 820010 

Commands details: 
total_CMD = 59477159 
n_nop = 55150496 
Read = 1687313 
Write = 0 
L2_Alloc = 0 
L2_WB = 78254 
n_act = 1345900 
n_pre = 1345884 
n_ref = 0 
n_req = 1726370 
total_req = 1765567 

Dual Bus Interface Util: 
issued_total_row = 2691784 
issued_total_col = 1765567 
Row_Bus_Util =  0.045257 
CoL_Bus_Util = 0.029685 
Either_Row_CoL_Bus_Util = 0.072745 
Issued_on_Two_Bus_Simul_Util = 0.002197 
issued_two_Eff = 0.030205 
queue_avg = 0.665037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.665037
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55191516 n_act=1331050 n_pre=1331034 n_ref_event=0 n_req=1712233 n_rd=1673192 n_rd_L2_A=0 n_write=0 n_wr_bk=78234 bw_util=0.1178
n_activity=38844398 dram_eff=0.1804
bk0: 106545a 54093824i bk1: 104810a 54199026i bk2: 98455a 54529702i bk3: 98082a 54588698i bk4: 105691a 54138402i bk5: 103934a 54256726i bk6: 101839a 54345119i bk7: 100214a 54469896i bk8: 109783a 53918957i bk9: 107871a 54001010i bk10: 109423a 53853148i bk11: 104537a 54169572i bk12: 111456a 53732454i bk13: 110505a 53817532i bk14: 100338a 54390480i bk15: 99709a 54465920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222628
Row_Buffer_Locality_read = 0.224527
Row_Buffer_Locality_write = 0.141236
Bank_Level_Parallism = 2.557021
Bank_Level_Parallism_Col = 1.519088
Bank_Level_Parallism_Ready = 1.108991
write_to_read_ratio_blp_rw_average = 0.032151
GrpLevelPara = 1.368061 

BW Util details:
bwutil = 0.117788 
total_CMD = 59477159 
util_bw = 7005704 
Wasted_Col = 19236803 
Wasted_Row = 7750722 
Idle = 25483930 

BW Util Bottlenecks: 
RCDc_limit = 25168353 
RCDWRc_limit = 312641 
WTRc_limit = 990315 
RTWc_limit = 850655 
CCDLc_limit = 954711 
rwq = 0 
CCDLc_limit_alone = 872827 
WTRc_limit_alone = 949446 
RTWc_limit_alone = 809640 

Commands details: 
total_CMD = 59477159 
n_nop = 55191516 
Read = 1673192 
Write = 0 
L2_Alloc = 0 
L2_WB = 78234 
n_act = 1331050 
n_pre = 1331034 
n_ref = 0 
n_req = 1712233 
total_req = 1751426 

Dual Bus Interface Util: 
issued_total_row = 2662084 
issued_total_col = 1751426 
Row_Bus_Util =  0.044758 
CoL_Bus_Util = 0.029447 
Either_Row_CoL_Bus_Util = 0.072055 
Issued_on_Two_Bus_Simul_Util = 0.002150 
issued_two_Eff = 0.029836 
queue_avg = 0.669968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.669968
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55170801 n_act=1338294 n_pre=1338278 n_ref_event=0 n_req=1719777 n_rd=1680893 n_rd_L2_A=0 n_write=0 n_wr_bk=78089 bw_util=0.1183
n_activity=38843836 dram_eff=0.1811
bk0: 106622a 54106451i bk1: 104391a 54238035i bk2: 101754a 54362333i bk3: 102288a 54355649i bk4: 103782a 54226844i bk5: 103830a 54272511i bk6: 100921a 54406886i bk7: 100569a 54457499i bk8: 109772a 53886025i bk9: 107712a 53994565i bk10: 109449a 53864001i bk11: 107800a 53968927i bk12: 110075a 53824791i bk13: 110099a 53817389i bk14: 101713a 54332771i bk15: 100116a 54465033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221826
Row_Buffer_Locality_read = 0.223723
Row_Buffer_Locality_write = 0.139826
Bank_Level_Parallism = 2.565750
Bank_Level_Parallism_Col = 1.518447
Bank_Level_Parallism_Ready = 1.104208
write_to_read_ratio_blp_rw_average = 0.031899
GrpLevelPara = 1.369697 

BW Util details:
bwutil = 0.118296 
total_CMD = 59477159 
util_bw = 7035928 
Wasted_Col = 19276934 
Wasted_Row = 7715893 
Idle = 25448404 

BW Util Bottlenecks: 
RCDc_limit = 25279663 
RCDWRc_limit = 311953 
WTRc_limit = 995594 
RTWc_limit = 844551 
CCDLc_limit = 959818 
rwq = 0 
CCDLc_limit_alone = 877246 
WTRc_limit_alone = 953551 
RTWc_limit_alone = 804022 

Commands details: 
total_CMD = 59477159 
n_nop = 55170801 
Read = 1680893 
Write = 0 
L2_Alloc = 0 
L2_WB = 78089 
n_act = 1338294 
n_pre = 1338278 
n_ref = 0 
n_req = 1719777 
total_req = 1758982 

Dual Bus Interface Util: 
issued_total_row = 2676572 
issued_total_col = 1758982 
Row_Bus_Util =  0.045002 
CoL_Bus_Util = 0.029574 
Either_Row_CoL_Bus_Util = 0.072404 
Issued_on_Two_Bus_Simul_Util = 0.002172 
issued_two_Eff = 0.030001 
queue_avg = 0.641592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.641592
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59477159 n_nop=55235620 n_act=1315547 n_pre=1315531 n_ref_event=0 n_req=1695379 n_rd=1656626 n_rd_L2_A=0 n_write=0 n_wr_bk=77901 bw_util=0.1167
n_activity=38761465 dram_eff=0.179
bk0: 103505a 54317395i bk1: 105848a 54172712i bk2: 98010a 54570680i bk3: 98730a 54555204i bk4: 106604a 54114979i bk5: 102612a 54334443i bk6: 97831a 54608885i bk7: 98846a 54590121i bk8: 104218a 54222148i bk9: 106057a 54125642i bk10: 107153a 54013091i bk11: 106062a 54088059i bk12: 109197a 53919184i bk13: 109466a 53900264i bk14: 100895a 54404753i bk15: 101592a 54378450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224044
Row_Buffer_Locality_read = 0.226074
Row_Buffer_Locality_write = 0.137280
Bank_Level_Parallism = 2.529759
Bank_Level_Parallism_Col = 1.513166
Bank_Level_Parallism_Ready = 1.107823
write_to_read_ratio_blp_rw_average = 0.032082
GrpLevelPara = 1.363544 

BW Util details:
bwutil = 0.116652 
total_CMD = 59477159 
util_bw = 6938108 
Wasted_Col = 19101646 
Wasted_Row = 7787047 
Idle = 25650358 

BW Util Bottlenecks: 
RCDc_limit = 24914790 
RCDWRc_limit = 313423 
WTRc_limit = 989077 
RTWc_limit = 830999 
CCDLc_limit = 940532 
rwq = 0 
CCDLc_limit_alone = 858967 
WTRc_limit_alone = 947318 
RTWc_limit_alone = 791193 

Commands details: 
total_CMD = 59477159 
n_nop = 55235620 
Read = 1656626 
Write = 0 
L2_Alloc = 0 
L2_WB = 77901 
n_act = 1315547 
n_pre = 1315531 
n_ref = 0 
n_req = 1695379 
total_req = 1734527 

Dual Bus Interface Util: 
issued_total_row = 2631078 
issued_total_col = 1734527 
Row_Bus_Util =  0.044237 
CoL_Bus_Util = 0.029163 
Either_Row_CoL_Bus_Util = 0.071314 
Issued_on_Two_Bus_Simul_Util = 0.002086 
issued_two_Eff = 0.029250 
queue_avg = 0.631313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.631313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1971634, Miss = 844865, Miss_rate = 0.429, Pending_hits = 3105, Reservation_fails = 883
L2_cache_bank[1]: Access = 1999827, Miss = 842803, Miss_rate = 0.421, Pending_hits = 2421, Reservation_fails = 285
L2_cache_bank[2]: Access = 1983971, Miss = 834459, Miss_rate = 0.421, Pending_hits = 2211, Reservation_fails = 460
L2_cache_bank[3]: Access = 2087615, Miss = 839854, Miss_rate = 0.402, Pending_hits = 2260, Reservation_fails = 1285
L2_cache_bank[4]: Access = 1987534, Miss = 845423, Miss_rate = 0.425, Pending_hits = 2453, Reservation_fails = 147
L2_cache_bank[5]: Access = 1957660, Miss = 838625, Miss_rate = 0.428, Pending_hits = 2369, Reservation_fails = 926
L2_cache_bank[6]: Access = 2005229, Miss = 836229, Miss_rate = 0.417, Pending_hits = 2408, Reservation_fails = 1676
L2_cache_bank[7]: Access = 1980190, Miss = 837324, Miss_rate = 0.423, Pending_hits = 2384, Reservation_fails = 1653
L2_cache_bank[8]: Access = 2376460, Miss = 834717, Miss_rate = 0.351, Pending_hits = 3233, Reservation_fails = 3197
L2_cache_bank[9]: Access = 2006998, Miss = 831065, Miss_rate = 0.414, Pending_hits = 2506, Reservation_fails = 2264
L2_cache_bank[10]: Access = 2003409, Miss = 839845, Miss_rate = 0.419, Pending_hits = 2806, Reservation_fails = 2872
L2_cache_bank[11]: Access = 1948011, Miss = 844030, Miss_rate = 0.433, Pending_hits = 2578, Reservation_fails = 2422
L2_cache_bank[12]: Access = 2071147, Miss = 832104, Miss_rate = 0.402, Pending_hits = 2747, Reservation_fails = 4811
L2_cache_bank[13]: Access = 2000590, Miss = 840770, Miss_rate = 0.420, Pending_hits = 2653, Reservation_fails = 1913
L2_cache_bank[14]: Access = 2036644, Miss = 849369, Miss_rate = 0.417, Pending_hits = 2601, Reservation_fails = 1007
L2_cache_bank[15]: Access = 2002532, Miss = 841758, Miss_rate = 0.420, Pending_hits = 2452, Reservation_fails = 3007
L2_cache_bank[16]: Access = 1985708, Miss = 839522, Miss_rate = 0.423, Pending_hits = 2967, Reservation_fails = 687
L2_cache_bank[17]: Access = 2016887, Miss = 847811, Miss_rate = 0.420, Pending_hits = 2451, Reservation_fails = 1119
L2_cache_bank[18]: Access = 1973653, Miss = 843543, Miss_rate = 0.427, Pending_hits = 2505, Reservation_fails = 406
L2_cache_bank[19]: Access = 1995404, Miss = 829671, Miss_rate = 0.416, Pending_hits = 2420, Reservation_fails = 1528
L2_cache_bank[20]: Access = 2038873, Miss = 844097, Miss_rate = 0.414, Pending_hits = 2411, Reservation_fails = 1200
L2_cache_bank[21]: Access = 1968856, Miss = 836816, Miss_rate = 0.425, Pending_hits = 2292, Reservation_fails = 3434
L2_cache_bank[22]: Access = 2001734, Miss = 827422, Miss_rate = 0.413, Pending_hits = 2508, Reservation_fails = 1780
L2_cache_bank[23]: Access = 1984396, Miss = 829220, Miss_rate = 0.418, Pending_hits = 2370, Reservation_fails = 2048
L2_total_cache_accesses = 48384962
L2_total_cache_misses = 20131342
L2_total_cache_miss_rate = 0.4161
L2_total_cache_pending_hits = 61111
L2_total_cache_reservation_fails = 41010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26666661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7877409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12253656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 61109
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1525848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 46858835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1526127
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2287
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38723
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=48384962
icnt_total_pkts_simt_to_mem=48384962
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 48384962
Req_Network_cycles = 23192784
Req_Network_injected_packets_per_cycle =       2.0862 
Req_Network_conflicts_per_cycle =       0.2409
Req_Network_conflicts_per_cycle_util =       0.3704
Req_Bank_Level_Parallism =       3.2082
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5459
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2733

Reply_Network_injected_packets_num = 48384962
Reply_Network_cycles = 23192784
Reply_Network_injected_packets_per_cycle =        2.0862
Reply_Network_conflicts_per_cycle =        1.2915
Reply_Network_conflicts_per_cycle_util =       1.9783
Reply_Bank_Level_Parallism =       3.1956
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1861
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0695
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 3 hrs, 23 min, 3 sec (98583 sec)
gpgpu_simulation_rate = 5043 (inst/sec)
gpgpu_simulation_rate = 235 (cycle/sec)
gpgpu_silicon_slowdown = 5808510x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z8shortcutiPi'
Destroy streams for kernel 8: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 8 
gpu_sim_cycle = 31166
gpu_sim_insn = 15605805
gpu_ipc =     500.7317
gpu_tot_sim_cycle = 23223950
gpu_tot_sim_insn = 512802696
gpu_tot_ipc =      22.0808
gpu_tot_issued_cta = 28640
gpu_occupancy = 73.4894% 
gpu_tot_occupancy = 28.7572% 
max_total_param_size = 0
gpu_stall_dramfull = 796183
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2945
partiton_level_parallism_total  =       2.0892
partiton_level_parallism_util =       5.3743
partiton_level_parallism_util_total  =       3.2126
L2_BW  =     187.5832 GB/Sec
L2_BW_total  =      91.2550 GB/Sec
gpu_total_sim_rate=5187

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3155439, Miss = 1831029, Miss_rate = 0.580, Pending_hits = 52894, Reservation_fails = 558728
	L1D_cache_core[1]: Access = 2929567, Miss = 1703676, Miss_rate = 0.582, Pending_hits = 50913, Reservation_fails = 530821
	L1D_cache_core[2]: Access = 2535979, Miss = 1458503, Miss_rate = 0.575, Pending_hits = 43786, Reservation_fails = 478747
	L1D_cache_core[3]: Access = 2866478, Miss = 1665499, Miss_rate = 0.581, Pending_hits = 48351, Reservation_fails = 525823
	L1D_cache_core[4]: Access = 2694815, Miss = 1551206, Miss_rate = 0.576, Pending_hits = 47323, Reservation_fails = 499749
	L1D_cache_core[5]: Access = 2796408, Miss = 1616239, Miss_rate = 0.578, Pending_hits = 49347, Reservation_fails = 520853
	L1D_cache_core[6]: Access = 2745043, Miss = 1578634, Miss_rate = 0.575, Pending_hits = 46568, Reservation_fails = 519900
	L1D_cache_core[7]: Access = 2450339, Miss = 1378702, Miss_rate = 0.563, Pending_hits = 41048, Reservation_fails = 442797
	L1D_cache_core[8]: Access = 2816743, Miss = 1616501, Miss_rate = 0.574, Pending_hits = 49992, Reservation_fails = 508447
	L1D_cache_core[9]: Access = 2918282, Miss = 1691630, Miss_rate = 0.580, Pending_hits = 50270, Reservation_fails = 538951
	L1D_cache_core[10]: Access = 2525551, Miss = 1431014, Miss_rate = 0.567, Pending_hits = 43092, Reservation_fails = 467420
	L1D_cache_core[11]: Access = 2491318, Miss = 1414705, Miss_rate = 0.568, Pending_hits = 43671, Reservation_fails = 463295
	L1D_cache_core[12]: Access = 2818382, Miss = 1638882, Miss_rate = 0.581, Pending_hits = 48091, Reservation_fails = 523032
	L1D_cache_core[13]: Access = 2646854, Miss = 1524096, Miss_rate = 0.576, Pending_hits = 47497, Reservation_fails = 479767
	L1D_cache_core[14]: Access = 2599209, Miss = 1488753, Miss_rate = 0.573, Pending_hits = 46974, Reservation_fails = 474989
	L1D_cache_core[15]: Access = 2712556, Miss = 1563493, Miss_rate = 0.576, Pending_hits = 47854, Reservation_fails = 502587
	L1D_cache_core[16]: Access = 2601005, Miss = 1488547, Miss_rate = 0.572, Pending_hits = 44562, Reservation_fails = 487490
	L1D_cache_core[17]: Access = 2557090, Miss = 1440485, Miss_rate = 0.563, Pending_hits = 42087, Reservation_fails = 459421
	L1D_cache_core[18]: Access = 2693159, Miss = 1536707, Miss_rate = 0.571, Pending_hits = 46943, Reservation_fails = 486233
	L1D_cache_core[19]: Access = 3122919, Miss = 1842518, Miss_rate = 0.590, Pending_hits = 54234, Reservation_fails = 586349
	L1D_cache_core[20]: Access = 2491250, Miss = 1408714, Miss_rate = 0.565, Pending_hits = 41756, Reservation_fails = 463649
	L1D_cache_core[21]: Access = 2861298, Miss = 1632158, Miss_rate = 0.570, Pending_hits = 50143, Reservation_fails = 507814
	L1D_cache_core[22]: Access = 2903827, Miss = 1692726, Miss_rate = 0.583, Pending_hits = 50561, Reservation_fails = 548656
	L1D_cache_core[23]: Access = 2655494, Miss = 1510650, Miss_rate = 0.569, Pending_hits = 46875, Reservation_fails = 485724
	L1D_cache_core[24]: Access = 2955640, Miss = 1723953, Miss_rate = 0.583, Pending_hits = 51414, Reservation_fails = 548864
	L1D_cache_core[25]: Access = 2706203, Miss = 1544908, Miss_rate = 0.571, Pending_hits = 45984, Reservation_fails = 482720
	L1D_cache_core[26]: Access = 2423463, Miss = 1371129, Miss_rate = 0.566, Pending_hits = 42737, Reservation_fails = 456433
	L1D_cache_core[27]: Access = 3042306, Miss = 1772903, Miss_rate = 0.583, Pending_hits = 52153, Reservation_fails = 549740
	L1D_cache_core[28]: Access = 2570279, Miss = 1451665, Miss_rate = 0.565, Pending_hits = 44230, Reservation_fails = 459786
	L1D_cache_core[29]: Access = 2694306, Miss = 1535373, Miss_rate = 0.570, Pending_hits = 46568, Reservation_fails = 481309
	L1D_total_cache_accesses = 81981202
	L1D_total_cache_misses = 47104998
	L1D_total_cache_miss_rate = 0.5746
	L1D_total_cache_pending_hits = 1417918
	L1D_total_cache_reservation_fails = 15040094
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32044559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1417835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40354291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15014144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6633341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1417839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1413727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 80450026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531176

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9111273
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5900325
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25889
ctas_completed 28640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
113692, 174597, 96941, 98574, 106524, 117964, 96183, 112376, 91656, 133986, 100667, 117026, 111106, 117370, 97503, 119267, 87498, 103666, 109916, 81590, 87066, 107615, 103255, 85294, 97528, 95722, 138030, 98878, 100311, 105480, 103897, 98231, 
gpgpu_n_tot_thrd_icount = 3020544576
gpgpu_n_tot_w_icount = 94392018
gpgpu_n_stall_shd_mem = 25594437
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 46987628
gpgpu_n_mem_write_global = 1531176
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 96954846
gpgpu_n_store_insn = 3637869
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25661440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23028101
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2566336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5199326	W0_Idle:373816586	W0_Scoreboard:1708898774	W1:50505962	W2:9791994	W3:4797005	W4:3125040	W5:2328406	W6:1883217	W7:1610401	W8:1393756	W9:1206535	W10:1063011	W11:960940	W12:900328	W13:881704	W14:820506	W15:807007	W16:711590	W17:669826	W18:578087	W19:510557	W20:465435	W21:452794	W22:455115	W23:452852	W24:446635	W25:429051	W26:380040	W27:308098	W28:253070	W29:257877	W30:329502	W31:392320	W32:5223357
single_issue_nums: WS0:23736324	WS1:23167061	WS2:23996499	WS3:23492134	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 375901024 {8:46987628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61247040 {40:1531176,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1879505120 {40:46987628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12249408 {8:1531176,}
maxmflatency = 6478 
max_icnt2mem_latency = 4095 
maxmrqlatency = 2722 
max_icnt2sh_latency = 253 
averagemflatency = 315 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 4 
mrq_lat_table:16278151 	279120 	496923 	1035796 	1506471 	570239 	196578 	171763 	132153 	25594 	1046 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24652751 	22633811 	961072 	190988 	73434 	6748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	44100726 	2470479 	805287 	943877 	156035 	36515 	5885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	38795533 	5200307 	2440497 	1412855 	527789 	126615 	15208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	970 	22113 	64 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        63        64        63        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    403366    196797    706058    330844    351246    491102    331900 
dram[1]:    341177    320859    390913    531419    570462    241585    232102    308517    193904    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    216745    259422    303513    278968    238357    330511    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    524342    271224    509422    657154    248811    372818    222714    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    256187    231516    964178    270391    359582    221276    401253    316261    295438    370610 
dram[5]:    394424    328407    519662    299012    683415    269282    190633    244082    458534    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    272399    277194    422192    363758    456095    377122    539940 
dram[7]:    294929    231502    270737    585372    349829    269167    275435    375371    253294    348175    276371    347218    205021    231535    273516    694830 
dram[8]:    291283    182607    235535    242915    273333    380367    294758    232509    233398    425061    226704    210070    284655    227942    259239    428439 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    521298    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    394369    319414    459545    295118    373033 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    252011    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.287284  1.292276  1.287311  1.299600  1.290450  1.295439  1.297257  1.307861  1.276474  1.279009  1.271107  1.273447  1.271960  1.283942  1.284787  1.298387 
dram[1]:  1.294390  1.299817  1.304150  1.303553  1.294629  1.299757  1.305633  1.311128  1.274796  1.278826  1.280697  1.271836  1.276298  1.277800  1.302596  1.297500 
dram[2]:  1.297709  1.302519  1.304650  1.298739  1.291584  1.294073  1.304781  1.301592  1.280803  1.285802  1.272370  1.277699  1.273572  1.274554  1.300378  1.297569 
dram[3]:  1.298488  1.293806  1.297860  1.297430  1.291343  1.293918  1.304184  1.302281  1.288139  1.285634  1.277490  1.280763  1.283152  1.282752  1.297217  1.301369 
dram[4]:  1.292974  1.298142  1.300254  1.300366  1.285188  1.292938  1.295333  1.302198  1.274851  1.281428  1.277249  1.283433  1.279546  1.279277  1.294129  1.309011 
dram[5]:  1.297091  1.303984  1.306664  1.300060  1.293475  1.289544  1.310108  1.303872  1.276334  1.274773  1.280745  1.273686  1.283162  1.281941  1.309948  1.305400 
dram[6]:  1.303244  1.295844  1.309568  1.303068  1.291843  1.301511  1.302442  1.299531  1.283371  1.279284  1.283854  1.275591  1.273085  1.284285  1.312395  1.304289 
dram[7]:  1.294097  1.300266  1.298791  1.301312  1.290838  1.288135  1.306638  1.298009  1.272650  1.288960  1.275838  1.279692  1.280912  1.274689  1.301929  1.302457 
dram[8]:  1.288347  1.295582  1.292190  1.290896  1.287053  1.294471  1.297276  1.304040  1.271566  1.287230  1.272359  1.284367  1.278470  1.277438  1.293842  1.305149 
dram[9]:  1.296346  1.298225  1.303759  1.307378  1.292164  1.296796  1.293945  1.299292  1.278795  1.284183  1.276529  1.286845  1.276114  1.283920  1.301673  1.306132 
dram[10]:  1.295199  1.301342  1.303923  1.301707  1.290827  1.299933  1.295873  1.299094  1.275378  1.275854  1.277037  1.278349  1.279155  1.279279  1.298068  1.307816 
dram[11]:  1.306226  1.296480  1.308112  1.304048  1.292858  1.300183  1.306512  1.309370  1.288756  1.281564  1.278115  1.283086  1.281824  1.281343  1.300774  1.299716 
average row locality = 20693881/16028073 = 1.291102
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    106101    105447    102662    101985    106820    106438    100192     99799    108631    109617    109179    110153    111692    110250    103555    102992 
dram[1]:    107200    104949    100284    104513    105002    103536     99353     97409    108680    109661    105615    110951    112130    110282    100196    102491 
dram[2]:    103919    104320    101480    101027    107373    105327    102590    100421    108182    107948    110274    108136    112960    111433    102575    103925 
dram[3]:    104975    106150    101875    102358    103857    104613    101010    101832    107176    107626    108991    108240    109602    109897    102725    100570 
dram[4]:    104472    104910    100140    101085    104780    105327    101038     98811    107583    107205    108466    106680    110349    111463    101689     99469 
dram[5]:    105290    104176    100271    102185    108629    107787    101542    100461    107277    108453    107078    110509    111804    112126    101838    102258 
dram[6]:    103601    105890     99727    102361    105781    102066    101701    102529    106651    109676    106048    109410    111591    110864    100981    101986 
dram[7]:    107629    104691    101121    101323    105719    109239    100277    101899    111568    106550    111220    107479    113806    113237    101942    101292 
dram[8]:    106591    105866    102018    105373    105896    105251     99805    101232    108972    107857    108853    109858    109584    113449    101747    102859 
dram[9]:    107034    105303     98892     98518    106198    104450    102289    100644    110293    108389    109919    105054    112024    111093    100818    100165 
dram[10]:    107111    104884    102195    102728    104303    104326    101354    101017    110280    108209    109949    108315    110630    110640    102158    100599 
dram[11]:    104010    106343     98432     99153    107105    103129     98302     99295    104726    106545    107669    106540    109755    110031    101331    102059 
total dram reads = 20225575
bank skew: 113806/97409 = 1.17
chip skew: 1698992/1664425 = 1.02
number of total write accesses:
dram[0]:      4739      4699      4746      4701      4790      4710      4783      4776      4921      4962      5161      5251      5172      5222      4855      4839 
dram[1]:      4756      4730      4679      4662      4780      4693      4803      4717      5049      5016      5158      5154      5186      5102      4799      4894 
dram[2]:      4734      4745      4672      4655      4802      4830      4808      4803      5005      4958      5122      5259      5183      5167      4783      4788 
dram[3]:      4742      4736      4682      4683      4803      4781      4783      4783      4926      4895      5218      5167      5202      5244      4754      4707 
dram[4]:      4721      4770      4619      4667      4771      4767      4831      4821      4966      4972      5252      5166      5186      5022      4872      4740 
dram[5]:      4729      4656      4663      4762      4825      4828      4766      4808      4967      4970      5173      5240      5208      5173      4751      4809 
dram[6]:      4705      4730      4609      4711      4700      4742      4840      4869      4908      4994      5160      5220      5095      5173      4775      4747 
dram[7]:      4746      4687      4644      4687      4777      4794      4784      4768      5027      4985      5239      5272      5306      5218      4767      4689 
dram[8]:      4787      4731      4751      4729      4774      4758      4771      4797      4939      4965      5268      5147      5131      5186      4791      4793 
dram[9]:      4763      4746      4625      4652      4811      4823      4832      4729      5008      4967      5273      5220      5226      5096      4779      4748 
dram[10]:      4746      4754      4677      4699      4812      4761      4781      4763      4966      5011      5172      5162      5153      5216      4753      4727 
dram[11]:      4725      4701      4642      4639      4822      4823      4727      4769      4965      4896      5231      5227      5115      5135      4741      4812 
total dram writes = 938503
bank skew: 5306/4609 = 1.15
chip skew: 78390/77970 = 1.01
average mf latency per bank:
dram[0]:        645       672       662       694       648       652       666       685       733       736       817       763       742       801       699       690
dram[1]:        656       698       676       662       639       701       660       751       752       764       806       850       741       784       725       687
dram[2]:        693       664       691       688       672       647       652       680       698       719       784       736       772       795       716       701
dram[3]:        725       674       675       669       646       658       677       667       790       769       779       797       741       723       744       712
dram[4]:        680       705       774       668       697       663       672       671       724       780       793       785       801       783      1606       769
dram[5]:        684       704       725       678       658       660       701       648       752       700       838       759       811       808       772       727
dram[6]:        702       702       751       701       716       674       662       659       787       757       816       777       802       760       770       722
dram[7]:        676       712       746       688       719       654       706       646       685       730       795       746       733       768       719       749
dram[8]:        638       645       682       657       623       685       686       674       729       716       756       832       787       768       742       712
dram[9]:        667       689       768       673       665       633       639       719       690       753       739       768       761       772       736       748
dram[10]:        652       648       738       656       642       663       707       669       745       682       797       831       744       732       730       773
dram[11]:        683       634       726       696       632       647       726       728       767       786       723       789       829       752       724       712
maximum mf latency per bank:
dram[0]:       4949      5175      5186      4953      5687      5582      5050      5596      5397      4844      5215      5183      5101      5260      5174      5247
dram[1]:       4721      5312      4687      5264      4827      5155      5206      5590      4933      5412      4826      5127      5035      5556      4819      5391
dram[2]:       5440      5172      5358      5079      5045      5387      5574      5471      5479      5444      5200      5265      5215      5422      5461      5445
dram[3]:       5324      5092      5604      5622      5599      5314      5374      5397      5884      4929      5568      4986      5434      5451      5876      5433
dram[4]:       5648      5254      6035      5467      5760      5534      5465      5692      5633      5239      5860      5140      5923      5592      6156      5282
dram[5]:       5007      5771      5112      5781      5652      5821      5729      5364      5495      5322      5582      5383      5789      5536      5436      5664
dram[6]:       5697      5677      5542      5303      5635      5648      5520      5363      5215      4959      5243      5070      5495      5679      5521      5430
dram[7]:       5511      4741      5183      5378      5277      5040      5327      5044      4628      4894      5525      5494      5354      5051      5326      5177
dram[8]:       4920      5144      5032      5300      4971      5022      5009      5194      4845      5164      4841      5242      4919      5386      5096      5857
dram[9]:       5368      5396      5544      5133      5699      5200      5110      5173      5072      5011      5439      5487      5088      5288      5494      5237
dram[10]:       4971      5336      4775      5025      5110      5608      5065      5183      4698      4999      5032      5009      4993      5419      5342      5091
dram[11]:       5317      5364      5188      5485      5692      5762      5319      6478      5425      5433      5108      5486      5212      5267      5189      5524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55219185 n_act=1347899 n_pre=1347883 n_ref_event=0 n_req=1734585 n_rd=1695513 n_rd_L2_A=0 n_write=0 n_wr_bk=78327 bw_util=0.1191
n_activity=38979265 dram_eff=0.182
bk0: 106101a 54186803i bk1: 105447a 54246493i bk2: 102662a 54353492i bk3: 101985a 54431311i bk4: 106820a 54175960i bk5: 106438a 54213760i bk6: 100192a 54517439i bk7: 99799a 54593976i bk8: 108631a 54055942i bk9: 109617a 54003301i bk10: 109179a 53944570i bk11: 110153a 53903937i bk12: 111692a 53803920i bk13: 110250a 53926246i bk14: 103555a 54265562i bk15: 102992a 54361498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222932
Row_Buffer_Locality_read = 0.224836
Row_Buffer_Locality_write = 0.140279
Bank_Level_Parallism = 2.579798
Bank_Level_Parallism_Col = 1.520203
Bank_Level_Parallism_Ready = 1.105168
write_to_read_ratio_blp_rw_average = 0.031524
GrpLevelPara = 1.370627 

BW Util details:
bwutil = 0.119135 
total_CMD = 59557081 
util_bw = 7095360 
Wasted_Col = 19384727 
Wasted_Row = 7710174 
Idle = 25366820 

BW Util Bottlenecks: 
RCDc_limit = 25445777 
RCDWRc_limit = 313935 
WTRc_limit = 1004260 
RTWc_limit = 841890 
CCDLc_limit = 977763 
rwq = 0 
CCDLc_limit_alone = 895584 
WTRc_limit_alone = 962595 
RTWc_limit_alone = 801376 

Commands details: 
total_CMD = 59557081 
n_nop = 55219185 
Read = 1695513 
Write = 0 
L2_Alloc = 0 
L2_WB = 78327 
n_act = 1347899 
n_pre = 1347883 
n_ref = 0 
n_req = 1734585 
total_req = 1773840 

Dual Bus Interface Util: 
issued_total_row = 2695782 
issued_total_col = 1773840 
Row_Bus_Util =  0.045264 
CoL_Bus_Util = 0.029784 
Either_Row_CoL_Bus_Util = 0.072836 
Issued_on_Two_Bus_Simul_Util = 0.002212 
issued_two_Eff = 0.030366 
queue_avg = 0.657869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.657869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55258757 n_act=1332772 n_pre=1332756 n_ref_event=0 n_req=1721250 n_rd=1682252 n_rd_L2_A=0 n_write=0 n_wr_bk=78178 bw_util=0.1182
n_activity=38917253 dram_eff=0.1809
bk0: 107200a 54179991i bk1: 104949a 54323905i bk2: 100284a 54569537i bk3: 104513a 54367868i bk4: 105002a 54292730i bk5: 103536a 54406974i bk6: 99353a 54630022i bk7: 97409a 54755364i bk8: 108680a 54059176i bk9: 109661a 54017504i bk10: 105615a 54203770i bk11: 110951a 53903546i bk12: 112130a 53821404i bk13: 110282a 53929078i bk14: 100196a 54535085i bk15: 102491a 54422596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225700
Row_Buffer_Locality_read = 0.227776
Row_Buffer_Locality_write = 0.136161
Bank_Level_Parallism = 2.549138
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.103665
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118235 
total_CMD = 59557081 
util_bw = 7041720 
Wasted_Col = 19249671 
Wasted_Row = 7746176 
Idle = 25519514 

BW Util Bottlenecks: 
RCDc_limit = 25193028 
RCDWRc_limit = 315508 
WTRc_limit = 989896 
RTWc_limit = 841012 
CCDLc_limit = 962386 
rwq = 0 
CCDLc_limit_alone = 880489 
WTRc_limit_alone = 948739 
RTWc_limit_alone = 800272 

Commands details: 
total_CMD = 59557081 
n_nop = 55258757 
Read = 1682252 
Write = 0 
L2_Alloc = 0 
L2_WB = 78178 
n_act = 1332772 
n_pre = 1332756 
n_ref = 0 
n_req = 1721250 
total_req = 1760430 

Dual Bus Interface Util: 
issued_total_row = 2665528 
issued_total_col = 1760430 
Row_Bus_Util =  0.044756 
CoL_Bus_Util = 0.029559 
Either_Row_CoL_Bus_Util = 0.072172 
Issued_on_Two_Bus_Simul_Util = 0.002143 
issued_two_Eff = 0.029694 
queue_avg = 0.618608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.618608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55236203 n_act=1341064 n_pre=1341048 n_ref_event=0 n_req=1730857 n_rd=1691890 n_rd_L2_A=0 n_write=0 n_wr_bk=78314 bw_util=0.1189
n_activity=38894254 dram_eff=0.1821
bk0: 103919a 54320940i bk1: 104320a 54334684i bk2: 101480a 54496450i bk3: 101027a 54505462i bk4: 107373a 54143015i bk5: 105327a 54256633i bk6: 102590a 54444557i bk7: 100421a 54552777i bk8: 108182a 54071931i bk9: 107948a 54115396i bk10: 110274a 53920503i bk11: 108136a 54047195i bk12: 112960a 53758462i bk13: 111433a 53842276i bk14: 102575a 54380015i bk15: 103925a 54312379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225207
Row_Buffer_Locality_read = 0.227193
Row_Buffer_Locality_write = 0.138989
Bank_Level_Parallism = 2.572896
Bank_Level_Parallism_Col = 1.522162
Bank_Level_Parallism_Ready = 1.105857
write_to_read_ratio_blp_rw_average = 0.032015
GrpLevelPara = 1.371173 

BW Util details:
bwutil = 0.118891 
total_CMD = 59557081 
util_bw = 7080816 
Wasted_Col = 19300512 
Wasted_Row = 7700973 
Idle = 25474780 

BW Util Bottlenecks: 
RCDc_limit = 25315801 
RCDWRc_limit = 310986 
WTRc_limit = 986943 
RTWc_limit = 861228 
CCDLc_limit = 971086 
rwq = 0 
CCDLc_limit_alone = 888326 
WTRc_limit_alone = 946029 
RTWc_limit_alone = 819382 

Commands details: 
total_CMD = 59557081 
n_nop = 55236203 
Read = 1691890 
Write = 0 
L2_Alloc = 0 
L2_WB = 78314 
n_act = 1341064 
n_pre = 1341048 
n_ref = 0 
n_req = 1730857 
total_req = 1770204 

Dual Bus Interface Util: 
issued_total_row = 2682112 
issued_total_col = 1770204 
Row_Bus_Util =  0.045034 
CoL_Bus_Util = 0.029723 
Either_Row_CoL_Bus_Util = 0.072550 
Issued_on_Two_Bus_Simul_Util = 0.002207 
issued_two_Eff = 0.030419 
queue_avg = 0.663515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.663515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55261948 n_act=1331639 n_pre=1331623 n_ref_event=0 n_req=1720422 n_rd=1681497 n_rd_L2_A=0 n_write=0 n_wr_bk=78106 bw_util=0.1182
n_activity=38906885 dram_eff=0.1809
bk0: 104975a 54283582i bk1: 106150a 54224763i bk2: 101875a 54453670i bk3: 102358a 54432190i bk4: 103857a 54333413i bk5: 104613a 54298692i bk6: 101010a 54521318i bk7: 101832a 54507219i bk8: 107176a 54175474i bk9: 107626a 54140968i bk10: 108991a 53996481i bk11: 108240a 54040306i bk12: 109602a 53973940i bk13: 109897a 53956143i bk14: 102725a 54374705i bk15: 100570a 54523936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225986
Row_Buffer_Locality_read = 0.228114
Row_Buffer_Locality_write = 0.134053
Bank_Level_Parallism = 2.555937
Bank_Level_Parallism_Col = 1.517361
Bank_Level_Parallism_Ready = 1.108827
write_to_read_ratio_blp_rw_average = 0.031718
GrpLevelPara = 1.367393 

BW Util details:
bwutil = 0.118179 
total_CMD = 59557081 
util_bw = 7038412 
Wasted_Col = 19244252 
Wasted_Row = 7737612 
Idle = 25536805 

BW Util Bottlenecks: 
RCDc_limit = 25171680 
RCDWRc_limit = 313101 
WTRc_limit = 991625 
RTWc_limit = 830358 
CCDLc_limit = 956409 
rwq = 0 
CCDLc_limit_alone = 875815 
WTRc_limit_alone = 950616 
RTWc_limit_alone = 790773 

Commands details: 
total_CMD = 59557081 
n_nop = 55261948 
Read = 1681497 
Write = 0 
L2_Alloc = 0 
L2_WB = 78106 
n_act = 1331639 
n_pre = 1331623 
n_ref = 0 
n_req = 1720422 
total_req = 1759603 

Dual Bus Interface Util: 
issued_total_row = 2663262 
issued_total_col = 1759603 
Row_Bus_Util =  0.044718 
CoL_Bus_Util = 0.029545 
Either_Row_CoL_Bus_Util = 0.072118 
Issued_on_Two_Bus_Simul_Util = 0.002145 
issued_two_Eff = 0.029739 
queue_avg = 0.645776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.645776
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55276890 n_act=1327530 n_pre=1327514 n_ref_event=0 n_req=1712493 n_rd=1673467 n_rd_L2_A=0 n_write=0 n_wr_bk=78143 bw_util=0.1176
n_activity=38849737 dram_eff=0.1803
bk0: 104472a 54301895i bk1: 104910a 54305915i bk2: 100140a 54534128i bk3: 101085a 54523366i bk4: 104780a 54269941i bk5: 105327a 54286452i bk6: 101038a 54489477i bk7: 98811a 54639211i bk8: 107583a 54108370i bk9: 107205a 54154746i bk10: 108466a 54029179i bk11: 106680a 54146051i bk12: 110349a 53921758i bk13: 111463a 53891758i bk14: 101689a 54401527i bk15: 99469a 54595756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224801
Row_Buffer_Locality_read = 0.226818
Row_Buffer_Locality_write = 0.138318
Bank_Level_Parallism = 2.547513
Bank_Level_Parallism_Col = 1.515459
Bank_Level_Parallism_Ready = 1.106108
write_to_read_ratio_blp_rw_average = 0.032426
GrpLevelPara = 1.366085 

BW Util details:
bwutil = 0.117642 
total_CMD = 59557081 
util_bw = 7006440 
Wasted_Col = 19218901 
Wasted_Row = 7758464 
Idle = 25573276 

BW Util Bottlenecks: 
RCDc_limit = 25117983 
RCDWRc_limit = 315298 
WTRc_limit = 981604 
RTWc_limit = 854572 
CCDLc_limit = 955987 
rwq = 0 
CCDLc_limit_alone = 873632 
WTRc_limit_alone = 940637 
RTWc_limit_alone = 813184 

Commands details: 
total_CMD = 59557081 
n_nop = 55276890 
Read = 1673467 
Write = 0 
L2_Alloc = 0 
L2_WB = 78143 
n_act = 1327530 
n_pre = 1327514 
n_ref = 0 
n_req = 1712493 
total_req = 1751610 

Dual Bus Interface Util: 
issued_total_row = 2655044 
issued_total_col = 1751610 
Row_Bus_Util =  0.044580 
CoL_Bus_Util = 0.029411 
Either_Row_CoL_Bus_Util = 0.071867 
Issued_on_Two_Bus_Simul_Util = 0.002123 
issued_two_Eff = 0.029546 
queue_avg = 0.664475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.664475
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55237906 n_act=1338981 n_pre=1338965 n_ref_event=0 n_req=1730819 n_rd=1691684 n_rd_L2_A=0 n_write=0 n_wr_bk=78328 bw_util=0.1189
n_activity=38930378 dram_eff=0.1819
bk0: 105290a 54262122i bk1: 104176a 54365696i bk2: 100271a 54539349i bk3: 102185a 54449736i bk4: 108629a 54093096i bk5: 107787a 54118301i bk6: 101542a 54486126i bk7: 100461a 54554023i bk8: 107277a 54108930i bk9: 108453a 54058037i bk10: 107078a 54087220i bk11: 110509a 53903629i bk12: 111804a 53838355i bk13: 112126a 53813878i bk14: 101838a 54436098i bk15: 102258a 54434973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226393
Row_Buffer_Locality_read = 0.228343
Row_Buffer_Locality_write = 0.142098
Bank_Level_Parallism = 2.570222
Bank_Level_Parallism_Col = 1.523525
Bank_Level_Parallism_Ready = 1.108614
write_to_read_ratio_blp_rw_average = 0.032339
GrpLevelPara = 1.370982 

BW Util details:
bwutil = 0.118878 
total_CMD = 59557081 
util_bw = 7080048 
Wasted_Col = 19299153 
Wasted_Row = 7721067 
Idle = 25456813 

BW Util Bottlenecks: 
RCDc_limit = 25287167 
RCDWRc_limit = 313007 
WTRc_limit = 1001597 
RTWc_limit = 871469 
CCDLc_limit = 972991 
rwq = 0 
CCDLc_limit_alone = 887971 
WTRc_limit_alone = 959677 
RTWc_limit_alone = 828369 

Commands details: 
total_CMD = 59557081 
n_nop = 55237906 
Read = 1691684 
Write = 0 
L2_Alloc = 0 
L2_WB = 78328 
n_act = 1338981 
n_pre = 1338965 
n_ref = 0 
n_req = 1730819 
total_req = 1770012 

Dual Bus Interface Util: 
issued_total_row = 2677946 
issued_total_col = 1770012 
Row_Bus_Util =  0.044964 
CoL_Bus_Util = 0.029720 
Either_Row_CoL_Bus_Util = 0.072522 
Issued_on_Two_Bus_Simul_Util = 0.002162 
issued_two_Eff = 0.029817 
queue_avg = 0.712471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.712471
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55266337 n_act=1329612 n_pre=1329596 n_ref_event=0 n_req=1719766 n_rd=1680863 n_rd_L2_A=0 n_write=0 n_wr_bk=77978 bw_util=0.1181
n_activity=38860718 dram_eff=0.181
bk0: 103601a 54392556i bk1: 105890a 54249588i bk2: 99727a 54582077i bk3: 102361a 54444510i bk4: 105781a 54234035i bk5: 102066a 54455346i bk6: 101701a 54473885i bk7: 102529a 54431909i bk8: 106651a 54189769i bk9: 109676a 54015006i bk10: 106048a 54170132i bk11: 109410a 53965873i bk12: 111591a 53814400i bk13: 110864a 53887850i bk14: 100981a 54494034i bk15: 101986a 54450807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226869
Row_Buffer_Locality_read = 0.228851
Row_Buffer_Locality_write = 0.141249
Bank_Level_Parallism = 2.557626
Bank_Level_Parallism_Col = 1.518716
Bank_Level_Parallism_Ready = 1.107567
write_to_read_ratio_blp_rw_average = 0.032124
GrpLevelPara = 1.368479 

BW Util details:
bwutil = 0.118128 
total_CMD = 59557081 
util_bw = 7035364 
Wasted_Col = 19217646 
Wasted_Row = 7738285 
Idle = 25565786 

BW Util Bottlenecks: 
RCDc_limit = 25141110 
RCDWRc_limit = 310798 
WTRc_limit = 976479 
RTWc_limit = 849316 
CCDLc_limit = 959770 
rwq = 0 
CCDLc_limit_alone = 878099 
WTRc_limit_alone = 936660 
RTWc_limit_alone = 807464 

Commands details: 
total_CMD = 59557081 
n_nop = 55266337 
Read = 1680863 
Write = 0 
L2_Alloc = 0 
L2_WB = 77978 
n_act = 1329612 
n_pre = 1329596 
n_ref = 0 
n_req = 1719766 
total_req = 1758841 

Dual Bus Interface Util: 
issued_total_row = 2659208 
issued_total_col = 1758841 
Row_Bus_Util =  0.044650 
CoL_Bus_Util = 0.029532 
Either_Row_CoL_Bus_Util = 0.072044 
Issued_on_Two_Bus_Simul_Util = 0.002138 
issued_two_Eff = 0.029670 
queue_avg = 0.690452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.690452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55217134 n_act=1347084 n_pre=1347068 n_ref_event=0 n_req=1738314 n_rd=1698992 n_rd_L2_A=0 n_write=0 n_wr_bk=78390 bw_util=0.1194
n_activity=38926994 dram_eff=0.1826
bk0: 107629a 54128646i bk1: 104691a 54321664i bk2: 101121a 54477081i bk3: 101323a 54481947i bk4: 105719a 54232672i bk5: 109239a 54041485i bk6: 100277a 54537505i bk7: 101899a 54469810i bk8: 111568a 53860375i bk9: 106550a 54180991i bk10: 111220a 53867872i bk11: 107479a 54058327i bk12: 113806a 53719047i bk13: 113237a 53726523i bk14: 101942a 54409466i bk15: 101292a 54487048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225068
Row_Buffer_Locality_read = 0.227032
Row_Buffer_Locality_write = 0.140176
Bank_Level_Parallism = 2.581776
Bank_Level_Parallism_Col = 1.523666
Bank_Level_Parallism_Ready = 1.106570
write_to_read_ratio_blp_rw_average = 0.032174
GrpLevelPara = 1.371950 

BW Util details:
bwutil = 0.119373 
total_CMD = 59557081 
util_bw = 7109528 
Wasted_Col = 19360509 
Wasted_Row = 7688933 
Idle = 25398111 

BW Util Bottlenecks: 
RCDc_limit = 25422399 
RCDWRc_limit = 314757 
WTRc_limit = 1005459 
RTWc_limit = 872688 
CCDLc_limit = 978549 
rwq = 0 
CCDLc_limit_alone = 894714 
WTRc_limit_alone = 964222 
RTWc_limit_alone = 830090 

Commands details: 
total_CMD = 59557081 
n_nop = 55217134 
Read = 1698992 
Write = 0 
L2_Alloc = 0 
L2_WB = 78390 
n_act = 1347084 
n_pre = 1347068 
n_ref = 0 
n_req = 1738314 
total_req = 1777382 

Dual Bus Interface Util: 
issued_total_row = 2694152 
issued_total_col = 1777382 
Row_Bus_Util =  0.045236 
CoL_Bus_Util = 0.029843 
Either_Row_CoL_Bus_Util = 0.072870 
Issued_on_Two_Bus_Simul_Util = 0.002209 
issued_two_Eff = 0.030320 
queue_avg = 0.682114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.682114
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55222076 n_act=1346092 n_pre=1346076 n_ref_event=0 n_req=1734325 n_rd=1695211 n_rd_L2_A=0 n_write=0 n_wr_bk=78318 bw_util=0.1191
n_activity=38917868 dram_eff=0.1823
bk0: 106591a 54165911i bk1: 105866a 54247496i bk2: 102018a 54415880i bk3: 105373a 54255948i bk4: 105896a 54204505i bk5: 105251a 54255665i bk6: 99805a 54551994i bk7: 101232a 54526954i bk8: 108972a 54024968i bk9: 107857a 54119085i bk10: 108853a 53992940i bk11: 109858a 53986939i bk12: 109584a 53947198i bk13: 113449a 53749250i bk14: 101747a 54396039i bk15: 102859a 54410641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223857
Row_Buffer_Locality_read = 0.225685
Row_Buffer_Locality_write = 0.144654
Bank_Level_Parallism = 2.574717
Bank_Level_Parallism_Col = 1.522154
Bank_Level_Parallism_Ready = 1.105834
write_to_read_ratio_blp_rw_average = 0.031845
GrpLevelPara = 1.370801 

BW Util details:
bwutil = 0.119115 
total_CMD = 59557081 
util_bw = 7094116 
Wasted_Col = 19370406 
Wasted_Row = 7685787 
Idle = 25406772 

BW Util Bottlenecks: 
RCDc_limit = 25421264 
RCDWRc_limit = 312742 
WTRc_limit = 1005877 
RTWc_limit = 863715 
CCDLc_limit = 977456 
rwq = 0 
CCDLc_limit_alone = 893308 
WTRc_limit_alone = 963624 
RTWc_limit_alone = 821820 

Commands details: 
total_CMD = 59557081 
n_nop = 55222076 
Read = 1695211 
Write = 0 
L2_Alloc = 0 
L2_WB = 78318 
n_act = 1346092 
n_pre = 1346076 
n_ref = 0 
n_req = 1734325 
total_req = 1773529 

Dual Bus Interface Util: 
issued_total_row = 2692168 
issued_total_col = 1773529 
Row_Bus_Util =  0.045203 
CoL_Bus_Util = 0.029779 
Either_Row_CoL_Bus_Util = 0.072787 
Issued_on_Two_Bus_Simul_Util = 0.002194 
issued_two_Eff = 0.030148 
queue_avg = 0.667031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.667031
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55263097 n_act=1331245 n_pre=1331229 n_ref_event=0 n_req=1720182 n_rd=1681083 n_rd_L2_A=0 n_write=0 n_wr_bk=78298 bw_util=0.1182
n_activity=38897625 dram_eff=0.1809
bk0: 107034a 54170134i bk1: 105303a 54275734i bk2: 98892a 54606574i bk3: 98518a 54666027i bk4: 106198a 54215155i bk5: 104450a 54333042i bk6: 102289a 54422505i bk7: 100644a 54547261i bk8: 110293a 53995283i bk9: 108389a 54077936i bk10: 109919a 53929832i bk11: 105054a 54245729i bk12: 112024a 53808042i bk13: 111093a 53893337i bk14: 100818a 54467339i bk15: 100165a 54542707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226107
Row_Buffer_Locality_read = 0.228073
Row_Buffer_Locality_write = 0.141564
Bank_Level_Parallism = 2.555983
Bank_Level_Parallism_Col = 1.519141
Bank_Level_Parallism_Ready = 1.108904
write_to_read_ratio_blp_rw_average = 0.032212
GrpLevelPara = 1.368258 

BW Util details:
bwutil = 0.118164 
total_CMD = 59557081 
util_bw = 7037524 
Wasted_Col = 19245152 
Wasted_Row = 7752230 
Idle = 25522175 

BW Util Bottlenecks: 
RCDc_limit = 25170745 
RCDWRc_limit = 312808 
WTRc_limit = 990636 
RTWc_limit = 852396 
CCDLc_limit = 960340 
rwq = 0 
CCDLc_limit_alone = 878348 
WTRc_limit_alone = 949763 
RTWc_limit_alone = 811277 

Commands details: 
total_CMD = 59557081 
n_nop = 55263097 
Read = 1681083 
Write = 0 
L2_Alloc = 0 
L2_WB = 78298 
n_act = 1331245 
n_pre = 1331229 
n_ref = 0 
n_req = 1720182 
total_req = 1759381 

Dual Bus Interface Util: 
issued_total_row = 2662474 
issued_total_col = 1759381 
Row_Bus_Util =  0.044705 
CoL_Bus_Util = 0.029541 
Either_Row_CoL_Bus_Util = 0.072099 
Issued_on_Two_Bus_Simul_Util = 0.002147 
issued_two_Eff = 0.029779 
queue_avg = 0.671777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.671777
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55242459 n_act=1338495 n_pre=1338479 n_ref_event=0 n_req=1727630 n_rd=1688698 n_rd_L2_A=0 n_write=0 n_wr_bk=78153 bw_util=0.1187
n_activity=38896194 dram_eff=0.1817
bk0: 107111a 54183367i bk1: 104884a 54314881i bk2: 102195a 54439402i bk3: 102728a 54432845i bk4: 104303a 54302343i bk5: 104326a 54348585i bk6: 101354a 54483851i bk7: 101017a 54534708i bk8: 110280a 53962947i bk9: 108209a 54071689i bk10: 109949a 53940751i bk11: 108315a 54045209i bk12: 110630a 53900542i bk13: 110640a 53892505i bk14: 102158a 54409266i bk15: 100599a 54540925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225247
Row_Buffer_Locality_read = 0.227215
Row_Buffer_Locality_write = 0.139885
Bank_Level_Parallism = 2.564719
Bank_Level_Parallism_Col = 1.518549
Bank_Level_Parallism_Ready = 1.104224
write_to_read_ratio_blp_rw_average = 0.031955
GrpLevelPara = 1.369914 

BW Util details:
bwutil = 0.118666 
total_CMD = 59557081 
util_bw = 7067404 
Wasted_Col = 19285398 
Wasted_Row = 7717605 
Idle = 25486674 

BW Util Bottlenecks: 
RCDc_limit = 25282092 
RCDWRc_limit = 312193 
WTRc_limit = 996035 
RTWc_limit = 846372 
CCDLc_limit = 965622 
rwq = 0 
CCDLc_limit_alone = 882887 
WTRc_limit_alone = 953982 
RTWc_limit_alone = 805690 

Commands details: 
total_CMD = 59557081 
n_nop = 55242459 
Read = 1688698 
Write = 0 
L2_Alloc = 0 
L2_WB = 78153 
n_act = 1338495 
n_pre = 1338479 
n_ref = 0 
n_req = 1727630 
total_req = 1766851 

Dual Bus Interface Util: 
issued_total_row = 2676974 
issued_total_col = 1766851 
Row_Bus_Util =  0.044948 
CoL_Bus_Util = 0.029667 
Either_Row_CoL_Bus_Util = 0.072445 
Issued_on_Two_Bus_Simul_Util = 0.002169 
issued_two_Eff = 0.029945 
queue_avg = 0.643424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.643424
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=59557081 n_nop=55307260 n_act=1315756 n_pre=1315740 n_ref_event=0 n_req=1703238 n_rd=1664425 n_rd_L2_A=0 n_write=0 n_wr_bk=77970 bw_util=0.117
n_activity=38814622 dram_eff=0.1796
bk0: 104010a 54394387i bk1: 106343a 54249510i bk2: 98432a 54648089i bk3: 99153a 54632203i bk4: 107105a 54191877i bk5: 103129a 54411362i bk6: 98302a 54685842i bk7: 99295a 54667463i bk8: 104726a 54298394i bk9: 106545a 54202407i bk10: 107669a 54089328i bk11: 106540a 54164091i bk12: 109755a 53994253i bk13: 110031a 53975213i bk14: 101331a 54481139i bk15: 102059a 54454536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227502
Row_Buffer_Locality_read = 0.229599
Row_Buffer_Locality_write = 0.137557
Bank_Level_Parallism = 2.528810
Bank_Level_Parallism_Col = 1.513281
Bank_Level_Parallism_Ready = 1.107799
write_to_read_ratio_blp_rw_average = 0.032157
GrpLevelPara = 1.363792 

BW Util details:
bwutil = 0.117024 
total_CMD = 59557081 
util_bw = 6969580 
Wasted_Col = 19110328 
Wasted_Row = 7788488 
Idle = 25688685 

BW Util Bottlenecks: 
RCDc_limit = 24917310 
RCDWRc_limit = 313662 
WTRc_limit = 989524 
RTWc_limit = 832964 
CCDLc_limit = 946315 
rwq = 0 
CCDLc_limit_alone = 864687 
WTRc_limit_alone = 947761 
RTWc_limit_alone = 793099 

Commands details: 
total_CMD = 59557081 
n_nop = 55307260 
Read = 1664425 
Write = 0 
L2_Alloc = 0 
L2_WB = 77970 
n_act = 1315756 
n_pre = 1315740 
n_ref = 0 
n_req = 1703238 
total_req = 1742395 

Dual Bus Interface Util: 
issued_total_row = 2631496 
issued_total_col = 1742395 
Row_Bus_Util =  0.044184 
CoL_Bus_Util = 0.029256 
Either_Row_CoL_Bus_Util = 0.071357 
Issued_on_Two_Bus_Simul_Util = 0.002083 
issued_two_Eff = 0.029194 
queue_avg = 0.633213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.633213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1977426, Miss = 848836, Miss_rate = 0.429, Pending_hits = 3105, Reservation_fails = 883
L2_cache_bank[1]: Access = 2005398, Miss = 846691, Miss_rate = 0.422, Pending_hits = 2421, Reservation_fails = 285
L2_cache_bank[2]: Access = 1989561, Miss = 838467, Miss_rate = 0.421, Pending_hits = 2211, Reservation_fails = 460
L2_cache_bank[3]: Access = 2093143, Miss = 843797, Miss_rate = 0.403, Pending_hits = 2260, Reservation_fails = 1285
L2_cache_bank[4]: Access = 1993148, Miss = 849361, Miss_rate = 0.426, Pending_hits = 2453, Reservation_fails = 147
L2_cache_bank[5]: Access = 1963353, Miss = 842548, Miss_rate = 0.429, Pending_hits = 2369, Reservation_fails = 926
L2_cache_bank[6]: Access = 2010853, Miss = 840217, Miss_rate = 0.418, Pending_hits = 2408, Reservation_fails = 1676
L2_cache_bank[7]: Access = 1985794, Miss = 841290, Miss_rate = 0.424, Pending_hits = 2384, Reservation_fails = 1653
L2_cache_bank[8]: Access = 2381934, Miss = 838602, Miss_rate = 0.352, Pending_hits = 3233, Reservation_fails = 3197
L2_cache_bank[9]: Access = 2012433, Miss = 834962, Miss_rate = 0.415, Pending_hits = 2506, Reservation_fails = 2264
L2_cache_bank[10]: Access = 2008987, Miss = 843743, Miss_rate = 0.420, Pending_hits = 2806, Reservation_fails = 2872
L2_cache_bank[11]: Access = 1953570, Miss = 847961, Miss_rate = 0.434, Pending_hits = 2578, Reservation_fails = 2422
L2_cache_bank[12]: Access = 2076568, Miss = 836087, Miss_rate = 0.403, Pending_hits = 2748, Reservation_fails = 4811
L2_cache_bank[13]: Access = 2006251, Miss = 844786, Miss_rate = 0.421, Pending_hits = 2653, Reservation_fails = 1913
L2_cache_bank[14]: Access = 2042154, Miss = 853290, Miss_rate = 0.418, Pending_hits = 2601, Reservation_fails = 1007
L2_cache_bank[15]: Access = 2008041, Miss = 845719, Miss_rate = 0.421, Pending_hits = 2452, Reservation_fails = 3007
L2_cache_bank[16]: Access = 1991144, Miss = 843476, Miss_rate = 0.424, Pending_hits = 2967, Reservation_fails = 687
L2_cache_bank[17]: Access = 2022574, Miss = 851755, Miss_rate = 0.421, Pending_hits = 2451, Reservation_fails = 1119
L2_cache_bank[18]: Access = 1979282, Miss = 847480, Miss_rate = 0.428, Pending_hits = 2505, Reservation_fails = 406
L2_cache_bank[19]: Access = 2000939, Miss = 833625, Miss_rate = 0.417, Pending_hits = 2420, Reservation_fails = 1528
L2_cache_bank[20]: Access = 2044380, Miss = 847989, Miss_rate = 0.415, Pending_hits = 2411, Reservation_fails = 1200
L2_cache_bank[21]: Access = 1974355, Miss = 840729, Miss_rate = 0.426, Pending_hits = 2292, Reservation_fails = 3434
L2_cache_bank[22]: Access = 2007381, Miss = 831339, Miss_rate = 0.414, Pending_hits = 2508, Reservation_fails = 1780
L2_cache_bank[23]: Access = 1990135, Miss = 833102, Miss_rate = 0.419, Pending_hits = 2370, Reservation_fails = 2048
L2_total_cache_accesses = 48518804
L2_total_cache_misses = 20225852
L2_total_cache_miss_rate = 0.4169
L2_total_cache_pending_hits = 61112
L2_total_cache_reservation_fails = 41010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26700943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7898591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12326984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 61110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1530897
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 46987628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531176
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2287
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38723
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=48518804
icnt_total_pkts_simt_to_mem=48518804
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 48518804
Req_Network_cycles = 23223950
Req_Network_injected_packets_per_cycle =       2.0892 
Req_Network_conflicts_per_cycle =       0.2414
Req_Network_conflicts_per_cycle_util =       0.3711
Req_Bank_Level_Parallism =       3.2118
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5458
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2732

Reply_Network_injected_packets_num = 48518804
Reply_Network_cycles = 23223950
Reply_Network_injected_packets_per_cycle =        2.0892
Reply_Network_conflicts_per_cycle =        1.2938
Reply_Network_conflicts_per_cycle_util =       1.9813
Reply_Bank_Level_Parallism =       3.1991
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1863
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0696
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 3 hrs, 27 min, 39 sec (98859 sec)
gpgpu_simulation_rate = 5187 (inst/sec)
gpgpu_simulation_rate = 234 (cycle/sec)
gpgpu_silicon_slowdown = 5833333x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 9: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 9 
gpu_sim_cycle = 5100391
gpu_sim_insn = 96737824
gpu_ipc =      18.9667
gpu_tot_sim_cycle = 28324341
gpu_tot_sim_insn = 609540520
gpu_tot_ipc =      21.5200
gpu_tot_issued_cta = 32220
gpu_occupancy = 27.5741% 
gpu_tot_occupancy = 28.5427% 
max_total_param_size = 0
gpu_stall_dramfull = 882484
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9968
partiton_level_parallism_total  =       2.0725
partiton_level_parallism_util =       3.0709
partiton_level_parallism_util_total  =       3.1871
L2_BW  =      87.2199 GB/Sec
L2_BW_total  =      90.5284 GB/Sec
gpu_total_sim_rate=5079

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3787599, Miss = 2203007, Miss_rate = 0.582, Pending_hits = 63259, Reservation_fails = 646875
	L1D_cache_core[1]: Access = 3473580, Miss = 2021138, Miss_rate = 0.582, Pending_hits = 59562, Reservation_fails = 602276
	L1D_cache_core[2]: Access = 3157310, Miss = 1821258, Miss_rate = 0.577, Pending_hits = 53749, Reservation_fails = 558468
	L1D_cache_core[3]: Access = 3587834, Miss = 2091525, Miss_rate = 0.583, Pending_hits = 60415, Reservation_fails = 631339
	L1D_cache_core[4]: Access = 3291819, Miss = 1898332, Miss_rate = 0.577, Pending_hits = 56891, Reservation_fails = 576467
	L1D_cache_core[5]: Access = 3300641, Miss = 1911616, Miss_rate = 0.579, Pending_hits = 57165, Reservation_fails = 590156
	L1D_cache_core[6]: Access = 3204564, Miss = 1847338, Miss_rate = 0.576, Pending_hits = 53894, Reservation_fails = 581458
	L1D_cache_core[7]: Access = 2969157, Miss = 1685044, Miss_rate = 0.568, Pending_hits = 49303, Reservation_fails = 518022
	L1D_cache_core[8]: Access = 3411949, Miss = 1966175, Miss_rate = 0.576, Pending_hits = 59883, Reservation_fails = 591558
	L1D_cache_core[9]: Access = 3351455, Miss = 1945354, Miss_rate = 0.580, Pending_hits = 56956, Reservation_fails = 599254
	L1D_cache_core[10]: Access = 3142840, Miss = 1794324, Miss_rate = 0.571, Pending_hits = 53055, Reservation_fails = 553986
	L1D_cache_core[11]: Access = 3046575, Miss = 1738591, Miss_rate = 0.571, Pending_hits = 52676, Reservation_fails = 535940
	L1D_cache_core[12]: Access = 3493924, Miss = 2035303, Miss_rate = 0.583, Pending_hits = 59390, Reservation_fails = 614209
	L1D_cache_core[13]: Access = 3178836, Miss = 1835323, Miss_rate = 0.577, Pending_hits = 55950, Reservation_fails = 550632
	L1D_cache_core[14]: Access = 3019617, Miss = 1734026, Miss_rate = 0.574, Pending_hits = 53381, Reservation_fails = 531034
	L1D_cache_core[15]: Access = 3291106, Miss = 1905630, Miss_rate = 0.579, Pending_hits = 57512, Reservation_fails = 586514
	L1D_cache_core[16]: Access = 3159129, Miss = 1815788, Miss_rate = 0.575, Pending_hits = 53629, Reservation_fails = 563463
	L1D_cache_core[17]: Access = 3158561, Miss = 1793871, Miss_rate = 0.568, Pending_hits = 51799, Reservation_fails = 541616
	L1D_cache_core[18]: Access = 3362603, Miss = 1928858, Miss_rate = 0.574, Pending_hits = 57958, Reservation_fails = 574771
	L1D_cache_core[19]: Access = 3635413, Miss = 2141213, Miss_rate = 0.589, Pending_hits = 62329, Reservation_fails = 654734
	L1D_cache_core[20]: Access = 3111366, Miss = 1770541, Miss_rate = 0.569, Pending_hits = 51983, Reservation_fails = 546565
	L1D_cache_core[21]: Access = 3469512, Miss = 1987048, Miss_rate = 0.573, Pending_hits = 59917, Reservation_fails = 587314
	L1D_cache_core[22]: Access = 3475670, Miss = 2027626, Miss_rate = 0.583, Pending_hits = 59662, Reservation_fails = 625027
	L1D_cache_core[23]: Access = 3306156, Miss = 1890081, Miss_rate = 0.572, Pending_hits = 57802, Reservation_fails = 572519
	L1D_cache_core[24]: Access = 3560001, Miss = 2075591, Miss_rate = 0.583, Pending_hits = 61122, Reservation_fails = 625698
	L1D_cache_core[25]: Access = 3340339, Miss = 1917089, Miss_rate = 0.574, Pending_hits = 56345, Reservation_fails = 569862
	L1D_cache_core[26]: Access = 3033740, Miss = 1727268, Miss_rate = 0.569, Pending_hits = 52820, Reservation_fails = 537574
	L1D_cache_core[27]: Access = 3607167, Miss = 2104185, Miss_rate = 0.583, Pending_hits = 61316, Reservation_fails = 626773
	L1D_cache_core[28]: Access = 3186025, Miss = 1817029, Miss_rate = 0.570, Pending_hits = 54347, Reservation_fails = 551311
	L1D_cache_core[29]: Access = 3242609, Miss = 1859251, Miss_rate = 0.573, Pending_hits = 55244, Reservation_fails = 557849
	L1D_total_cache_accesses = 99357097
	L1D_total_cache_misses = 57289423
	L1D_total_cache_miss_rate = 0.5766
	L1D_total_cache_pending_hits = 1699314
	L1D_total_cache_reservation_fails = 17403264
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38954632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1699231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49237997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17377314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7934059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1699235
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1413728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 97825919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531178

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11055080
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6319688
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25889
ctas_completed 32220, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
135612, 198897, 125665, 132478, 126456, 141032, 114155, 132980, 105460, 145830, 111951, 176106, 122922, 135878, 111604, 141919, 99474, 116538, 118224, 110142, 99182, 122727, 122511, 100602, 108624, 114266, 155118, 109106, 120143, 137632, 116197, 109355, 
gpgpu_n_tot_thrd_icount = 3546850112
gpgpu_n_tot_w_icount = 110839066
gpgpu_n_stall_shd_mem = 30844428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57172052
gpgpu_n_mem_write_global = 1531178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 116992337
gpgpu_n_store_insn = 3637871
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30243840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27692763
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3151665
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5535920	W0_Idle:462879377	W0_Scoreboard:2086478233	W1:58946688	W2:11433656	W3:5596117	W4:3656308	W5:2736910	W6:2223649	W7:1909141	W8:1656284	W9:1434517	W10:1265053	W11:1146337	W12:1079949	W13:1063381	W14:995135	W15:984321	W16:870968	W17:823513	W18:712404	W19:630740	W20:576295	W21:561738	W22:565367	W23:562774	W24:554310	W25:530662	W26:466966	W27:373302	W28:300227	W29:303241	W30:393597	W31:477058	W32:6008458
single_issue_nums: WS0:27866722	WS1:27201405	WS2:28175092	WS3:27595847	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 457376416 {8:57172052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61247120 {40:1531178,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2286882080 {40:57172052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12249424 {8:1531178,}
maxmflatency = 6478 
max_icnt2mem_latency = 4095 
maxmrqlatency = 3880 
max_icnt2sh_latency = 253 
averagemflatency = 315 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 4 
mrq_lat_table:20150745 	342895 	617508 	1295683 	1863560 	707908 	237395 	205996 	151672 	28801 	1994 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29533341 	27811020 	1041678 	235458 	74956 	6777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	53662411 	2998325 	856968 	973312 	169199 	37130 	5885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	47250284 	6175457 	2869277 	1658542 	599399 	134959 	15312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1169 	26996 	75 	20 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    403366    196797    706058    330844    351246    491102    331900 
dram[1]:    341177    320859    390913    531419    570462    241585    232102    308517    193904    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    216745    259422    303513    278968    238357    330511    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    524342    271224    509422    657154    248811    372818    222714    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    256187    231516    964178    275749    359582    221276    401253    316261    295438    370610 
dram[5]:    394604    328407    519662    299012    683415    269282    190633    244082    467535    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    272399    277194    422192    363758    456095    377122    539940 
dram[7]:    294929    231502    270737    585372    349829    269167    275435    375371    253294    348175    276371    347218    205021    231535    273516    694830 
dram[8]:    291283    182607    235535    242915    273333    380367    294758    232509    233398    425061    226704    210070    284655    227942    259239    430560 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    521298    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    394544    319414    459545    295118    390356 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    256057    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.285959  1.289641  1.284690  1.297154  1.286655  1.292404  1.294216  1.305827  1.272981  1.275588  1.267803  1.269435  1.268102  1.279095  1.283738  1.295751 
dram[1]:  1.291110  1.296812  1.301482  1.300692  1.291888  1.297785  1.302808  1.309356  1.271595  1.275839  1.276912  1.268214  1.272426  1.273853  1.299703  1.295878 
dram[2]:  1.294442  1.299177  1.301282  1.295957  1.287909  1.291112  1.302418  1.299022  1.277449  1.281666  1.268802  1.274009  1.269962  1.271511  1.298045  1.294033 
dram[3]:  1.296570  1.290838  1.294170  1.295135  1.288599  1.291020  1.302550  1.300151  1.283888  1.282421  1.273674  1.277595  1.278187  1.278479  1.293075  1.297878 
dram[4]:  1.290913  1.295095  1.298102  1.297501  1.281822  1.288928  1.293570  1.300712  1.270875  1.277848  1.273947  1.279905  1.275438  1.274204  1.292594  1.307278 
dram[5]:  1.294178  1.300130  1.304378  1.296209  1.290456  1.286759  1.305947  1.301761  1.272976  1.271387  1.277500  1.269603  1.278798  1.278119  1.307599  1.303308 
dram[6]:  1.300683  1.293241  1.306364  1.299778  1.288640  1.297540  1.300225  1.297093  1.279590  1.276327  1.280172  1.272728  1.269882  1.279897  1.308015  1.302012 
dram[7]:  1.291322  1.297449  1.295004  1.298640  1.287322  1.286686  1.304105  1.294890  1.270881  1.285402  1.273657  1.276755  1.277056  1.271373  1.299929  1.299408 
dram[8]:  1.284848  1.292449  1.289406  1.287394  1.284319  1.291744  1.294528  1.301510  1.268045  1.282360  1.269098  1.281704  1.274254  1.272566  1.291107  1.302004 
dram[9]:  1.293416  1.294391  1.301525  1.304901  1.289373  1.293471  1.292445  1.296740  1.276291  1.280356  1.274229  1.284737  1.271340  1.279671  1.299309  1.303775 
dram[10]:  1.292128  1.299119  1.301262  1.299158  1.286870  1.296231  1.293037  1.296171  1.272027  1.272931  1.274239  1.275149  1.273745  1.276369  1.297004  1.305999 
dram[11]:  1.303663  1.295419  1.306935  1.301572  1.290143  1.295921  1.303579  1.306508  1.285606  1.278925  1.275331  1.280111  1.277497  1.277551  1.297736  1.296433 
average row locality = 25604489/19878936 = 1.288021
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    131750    130954    127514    126559    132615    132231    124369    123793    134933    136107    135953    137212    138952    137211    128659    128115 
dram[1]:    132931    130345    124570    129810    130382    128602    123347    120761    134955    136240    131637    138207    139674    137381    124569    127401 
dram[2]:    128988    129614    126074    125567    133312    130750    127442    124721    134375    134103    137121    134609    140485    138679    127614    129245 
dram[3]:    130373    131808    126525    127060    128962    129896    125299    126329    133290    133613    135596    134659    136520    136774    127701    124831 
dram[4]:    129641    130144    124333    125628    130146    130761    125256    122656    133595    133207    134892    132799    137422    138692    126168    123703 
dram[5]:    130916    129280    124341    126887    134902    133970    126024    124635    133344    134734    133257    137432    139109    139512    126471    127165 
dram[6]:    128614    131336    123755    127208    131478    126643    126216    127249    132662    136367    132071    135960    138985    138021    125611    126727 
dram[7]:    133682    129947    125456    125777    131274    135679    124454    126521    138434    132255    138433    133531    141551    140966    126546    125925 
dram[8]:    132467    131492    126669    130753    131526    130634    123889    125651    135457    133960    135348    136556    136449    141086    126524    127857 
dram[9]:    132908    130891    122737    122448    131875    129653    126977    124934    136961    134763    136563    130833    139422    138345    125135    124573 
dram[10]:    133059    130382    126935    127610    129594    129427    125742    125269    137012    134278    136854    134826    137666    137748    126979    124945 
dram[11]:    129247    131976    122239    123122    133167    128093    122031    123254    130118    132353    133982    132457    136588    136907    126020    126874 
total dram reads = 25132120
bank skew: 141551/120761 = 1.17
chip skew: 2110431/2068428 = 1.02
number of total write accesses:
dram[0]:      4760      4713      4766      4719      4807      4728      4805      4796      4939      4977      5189      5275      5196      5243      4884      4856 
dram[1]:      4782      4751      4694      4683      4804      4721      4828      4744      5072      5032      5185      5175      5214      5126      4819      4921 
dram[2]:      4755      4763      4689      4679      4820      4852      4828      4824      5024      4990      5155      5280      5207      5205      4810      4813 
dram[3]:      4770      4754      4699      4701      4831      4805      4814      4799      4949      4917      5243      5192      5227      5268      4775      4723 
dram[4]:      4743      4791      4654      4687      4796      4789      4853      4850      4985      4994      5273      5188      5209      5043      4896      4773 
dram[5]:      4746      4679      4693      4775      4847      4847      4780      4842      4992      4984      5187      5264      5233      5200      4775      4823 
dram[6]:      4733      4751      4643      4728      4717      4760      4876      4892      4932      5010      5183      5242      5115      5200      4796      4765 
dram[7]:      4765      4708      4663      4712      4796      4821      4815      4792      5053      5013      5262      5296      5326      5235      4784      4706 
dram[8]:      4801      4755      4772      4753      4799      4780      4799      4827      4962      4987      5298      5169      5158      5211      4816      4812 
dram[9]:      4789      4770      4656      4674      4832      4839      4860      4761      5037      4986      5294      5242      5246      5111      4805      4772 
dram[10]:      4777      4772      4697      4726      4823      4784      4803      4781      4997      5033      5188      5181      5180      5248      4783      4745 
dram[11]:      4747      4721      4663      4666      4847      4840      4756      4792      4990      4919      5261      5248      5143      5156      4765      4837 
total dram writes = 942888
bank skew: 5326/4643 = 1.15
chip skew: 78747/78343 = 1.01
average mf latency per bank:
dram[0]:        638       664       654       687       642       646       661       680       710       715       789       738       722       775       687       677
dram[1]:        649       689       669       654       634       695       655       748       734       743       778       824       720       762       712       677
dram[2]:        683       654       682       680       665       640       645       674       678       698       759       716       749       772       702       689
dram[3]:        715       665       667       662       640       652       672       662       768       748       756       774       715       702       732       701
dram[4]:        672       698       768       660       691       658       668       666       707       758       769       762       776       759      1429       757
dram[5]:        676       696       719       671       653       654       697       644       731       682       818       737       790       786       763       715
dram[6]:        695       693       744       693       710       668       658       654       765       736       792       755       775       739       758       709
dram[7]:        667       704       740       681       713       648       701       641       670       712       774       727       710       744       707       737
dram[8]:        629       637       675       651       618       680       682       669       712       696       735       811       763       748       730       700
dram[9]:        660       680       762       665       661       628       636       715       675       733       722       745       737       749       726       736
dram[10]:        644       638       731       649       636       658       703       665       722       667       773       808       722       712       719       760
dram[11]:        673       626       718       689       625       641       721       723       749       765       701       764       802       731       712       699
maximum mf latency per bank:
dram[0]:       4949      5175      5186      4953      5687      5582      5050      5596      5397      4844      5215      5183      5101      5260      5174      5247
dram[1]:       4721      5312      4687      5264      4827      5155      5206      5590      4933      5412      4826      5127      5035      5556      4819      5391
dram[2]:       5440      5172      5358      5079      5045      5387      5574      5471      5479      5444      5200      5265      5215      5422      5461      5445
dram[3]:       5324      5092      5604      5622      5599      5314      5374      5397      5884      4929      5568      4986      5434      5451      5876      5433
dram[4]:       5648      5254      6035      5467      5760      5534      5465      5692      5633      5239      5860      5140      5923      5592      6156      5282
dram[5]:       5007      5771      5112      5781      5652      5821      5729      5364      5495      5322      5582      5383      5789      5536      5436      5664
dram[6]:       5697      5677      5542      5303      5635      5648      5520      5363      5215      4959      5243      5070      5495      5679      5521      5430
dram[7]:       5511      4741      5183      5378      5277      5040      5327      5044      4628      4894      5525      5494      5354      5051      5326      5177
dram[8]:       4920      5144      5032      5300      4971      5022      5009      5194      4845      5164      4841      5242      4919      5386      5096      5857
dram[9]:       5368      5396      5544      5133      5699      5200      5110      5173      5072      5011      5439      5487      5088      5288      5494      5237
dram[10]:       4971      5336      4775      5025      5110      5608      5065      5183      4698      4999      5032      5009      4993      5419      5342      5091
dram[11]:       5317      5364      5188      5485      5692      5762      5319      6478      5425      5433      5108      5486      5212      5267      5189      5524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67275828 n_act=1671743 n_pre=1671727 n_ref_event=0 n_req=2146303 n_rd=2106927 n_rd_L2_A=0 n_write=0 n_wr_bk=78653 bw_util=0.1204
n_activity=47692347 dram_eff=0.1833
bk0: 131750a 66002494i bk1: 130954a 66077092i bk2: 127514a 66206947i bk3: 126559a 66318835i bk4: 132615a 65977811i bk5: 132231a 66037397i bk6: 124369a 66416275i bk7: 123793a 66522629i bk8: 134933a 65837476i bk9: 136107a 65773929i bk10: 135953a 65681348i bk11: 137212a 65625912i bk12: 138952a 65504344i bk13: 137211a 65650740i bk14: 128659a 66107047i bk15: 128115a 66208529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221110
Row_Buffer_Locality_read = 0.222610
Row_Buffer_Locality_write = 0.140822
Bank_Level_Parallism = 2.596448
Bank_Level_Parallism_Col = 1.508625
Bank_Level_Parallism_Ready = 1.091379
write_to_read_ratio_blp_rw_average = 0.026184
GrpLevelPara = 1.368315 

BW Util details:
bwutil = 0.120357 
total_CMD = 72636873 
util_bw = 8742320 
Wasted_Col = 23878553 
Wasted_Row = 9360963 
Idle = 30655037 

BW Util Bottlenecks: 
RCDc_limit = 31636274 
RCDWRc_limit = 314957 
WTRc_limit = 1011080 
RTWc_limit = 876280 
CCDLc_limit = 1203139 
rwq = 0 
CCDLc_limit_alone = 1118471 
WTRc_limit_alone = 969211 
RTWc_limit_alone = 833481 

Commands details: 
total_CMD = 72636873 
n_nop = 67275828 
Read = 2106927 
Write = 0 
L2_Alloc = 0 
L2_WB = 78653 
n_act = 1671743 
n_pre = 1671727 
n_ref = 0 
n_req = 2146303 
total_req = 2185580 

Dual Bus Interface Util: 
issued_total_row = 3343470 
issued_total_col = 2185580 
Row_Bus_Util =  0.046030 
CoL_Bus_Util = 0.030089 
Either_Row_CoL_Bus_Util = 0.073806 
Issued_on_Two_Bus_Simul_Util = 0.002313 
issued_two_Eff = 0.031338 
queue_avg = 0.648866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.648866
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67323647 n_act=1653207 n_pre=1653191 n_ref_event=0 n_req=2130153 n_rd=2090812 n_rd_L2_A=0 n_write=0 n_wr_bk=78551 bw_util=0.1195
n_activity=47609129 dram_eff=0.1823
bk0: 132931a 65995957i bk1: 130345a 66173611i bk2: 124570a 66477428i bk3: 129810a 66224294i bk4: 130382a 66131676i bk5: 128602a 66275055i bk6: 123347a 66553950i bk7: 120761a 66724108i bk8: 134955a 65845044i bk9: 136240a 65794939i bk10: 131637a 65992538i bk11: 138207a 65628370i bk12: 139674a 65517661i bk13: 137381a 65647307i bk14: 124569a 66426136i bk15: 127401a 66292833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223906
Row_Buffer_Locality_read = 0.225540
Row_Buffer_Locality_write = 0.137058
Bank_Level_Parallism = 2.565887
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.090639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.119463 
total_CMD = 72636873 
util_bw = 8677452 
Wasted_Col = 23713878 
Wasted_Row = 9405910 
Idle = 30839633 

BW Util Bottlenecks: 
RCDc_limit = 31327607 
RCDWRc_limit = 316689 
WTRc_limit = 996925 
RTWc_limit = 883275 
CCDLc_limit = 1186246 
rwq = 0 
CCDLc_limit_alone = 1101043 
WTRc_limit_alone = 955566 
RTWc_limit_alone = 839431 

Commands details: 
total_CMD = 72636873 
n_nop = 67323647 
Read = 2090812 
Write = 0 
L2_Alloc = 0 
L2_WB = 78551 
n_act = 1653207 
n_pre = 1653191 
n_ref = 0 
n_req = 2130153 
total_req = 2169363 

Dual Bus Interface Util: 
issued_total_row = 3306398 
issued_total_col = 2169363 
Row_Bus_Util =  0.045520 
CoL_Bus_Util = 0.029866 
Either_Row_CoL_Bus_Util = 0.073148 
Issued_on_Two_Bus_Simul_Util = 0.002238 
issued_two_Eff = 0.030591 
queue_avg = 0.614838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.614838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67295694 n_act=1663810 n_pre=1663794 n_ref_event=0 n_req=2142016 n_rd=2102699 n_rd_L2_A=0 n_write=0 n_wr_bk=78694 bw_util=0.1201
n_activity=47589884 dram_eff=0.1833
bk0: 128988a 66171968i bk1: 129614a 66179558i bk2: 126074a 66379291i bk3: 125567a 66391895i bk4: 133312a 65942735i bk5: 130750a 66090371i bk6: 127442a 66326427i bk7: 124721a 66454852i bk8: 134375a 65863606i bk9: 134103a 65899715i bk10: 137121a 65651582i bk11: 134609a 65805244i bk12: 140485a 65455250i bk13: 138679a 65553059i bk14: 127614a 66227737i bk15: 129245a 66143461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223254
Row_Buffer_Locality_read = 0.224813
Row_Buffer_Locality_write = 0.139863
Bank_Level_Parallism = 2.590461
Bank_Level_Parallism_Col = 1.509966
Bank_Level_Parallism_Ready = 1.092211
write_to_read_ratio_blp_rw_average = 0.026451
GrpLevelPara = 1.368558 

BW Util details:
bwutil = 0.120126 
total_CMD = 72636873 
util_bw = 8725572 
Wasted_Col = 23777780 
Wasted_Row = 9350913 
Idle = 30782608 

BW Util Bottlenecks: 
RCDc_limit = 31481978 
RCDWRc_limit = 312103 
WTRc_limit = 994070 
RTWc_limit = 888340 
CCDLc_limit = 1196361 
rwq = 0 
CCDLc_limit_alone = 1111541 
WTRc_limit_alone = 952981 
RTWc_limit_alone = 844609 

Commands details: 
total_CMD = 72636873 
n_nop = 67295694 
Read = 2102699 
Write = 0 
L2_Alloc = 0 
L2_WB = 78694 
n_act = 1663810 
n_pre = 1663794 
n_ref = 0 
n_req = 2142016 
total_req = 2181393 

Dual Bus Interface Util: 
issued_total_row = 3327604 
issued_total_col = 2181393 
Row_Bus_Util =  0.045812 
CoL_Bus_Util = 0.030031 
Either_Row_CoL_Bus_Util = 0.073533 
Issued_on_Two_Bus_Simul_Util = 0.002310 
issued_two_Eff = 0.031420 
queue_avg = 0.652417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.652417
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67329320 n_act=1651658 n_pre=1651642 n_ref_event=0 n_req=2128498 n_rd=2089236 n_rd_L2_A=0 n_write=0 n_wr_bk=78467 bw_util=0.1194
n_activity=47599482 dram_eff=0.1822
bk0: 130373a 66127634i bk1: 131808a 66043938i bk2: 126525a 66329493i bk3: 127060a 66314036i bk4: 128962a 66181979i bk5: 129896a 66140414i bk6: 125299a 66429785i bk7: 126329a 66410153i bk8: 133290a 65973329i bk9: 133613a 65948390i bk10: 135596a 65754494i bk11: 134659a 65805505i bk12: 136520a 65709074i bk13: 136774a 65699525i bk14: 127701a 66219414i bk15: 124831a 66420690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224030
Row_Buffer_Locality_read = 0.225706
Row_Buffer_Locality_write = 0.134838
Bank_Level_Parallism = 2.572032
Bank_Level_Parallism_Col = 1.506024
Bank_Level_Parallism_Ready = 1.094915
write_to_read_ratio_blp_rw_average = 0.026364
GrpLevelPara = 1.365210 

BW Util details:
bwutil = 0.119372 
total_CMD = 72636873 
util_bw = 8670812 
Wasted_Col = 23705034 
Wasted_Row = 9399440 
Idle = 30861587 

BW Util Bottlenecks: 
RCDc_limit = 31298427 
RCDWRc_limit = 314204 
WTRc_limit = 998310 
RTWc_limit = 866749 
CCDLc_limit = 1179105 
rwq = 0 
CCDLc_limit_alone = 1095619 
WTRc_limit_alone = 957111 
RTWc_limit_alone = 824462 

Commands details: 
total_CMD = 72636873 
n_nop = 67329320 
Read = 2089236 
Write = 0 
L2_Alloc = 0 
L2_WB = 78467 
n_act = 1651658 
n_pre = 1651642 
n_ref = 0 
n_req = 2128498 
total_req = 2167703 

Dual Bus Interface Util: 
issued_total_row = 3303300 
issued_total_col = 2167703 
Row_Bus_Util =  0.045477 
CoL_Bus_Util = 0.029843 
Either_Row_CoL_Bus_Util = 0.073070 
Issued_on_Two_Bus_Simul_Util = 0.002250 
issued_two_Eff = 0.030796 
queue_avg = 0.635438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.635438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67348085 n_act=1646072 n_pre=1646056 n_ref_event=0 n_req=2118427 n_rd=2079043 n_rd_L2_A=0 n_write=0 n_wr_bk=78524 bw_util=0.1188
n_activity=47529679 dram_eff=0.1816
bk0: 129641a 66151155i bk1: 130144a 66155914i bk2: 124333a 66437807i bk3: 125628a 66415296i bk4: 130146a 66099314i bk5: 130761a 66120722i bk6: 125256a 66397890i bk7: 122656a 66573291i bk8: 133595a 65897683i bk9: 133207a 65959926i bk10: 134892a 65793046i bk11: 132799a 65935306i bk12: 137422a 65651595i bk13: 138692a 65604113i bk14: 126168a 66285145i bk15: 123703a 66506723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222978
Row_Buffer_Locality_read = 0.224562
Row_Buffer_Locality_write = 0.139371
Bank_Level_Parallism = 2.562981
Bank_Level_Parallism_Col = 1.504025
Bank_Level_Parallism_Ready = 1.092308
write_to_read_ratio_blp_rw_average = 0.027057
GrpLevelPara = 1.363843 

BW Util details:
bwutil = 0.118814 
total_CMD = 72636873 
util_bw = 8630268 
Wasted_Col = 23674081 
Wasted_Row = 9424878 
Idle = 30907646 

BW Util Bottlenecks: 
RCDc_limit = 31226668 
RCDWRc_limit = 316374 
WTRc_limit = 989164 
RTWc_limit = 895224 
CCDLc_limit = 1176756 
rwq = 0 
CCDLc_limit_alone = 1091217 
WTRc_limit_alone = 947952 
RTWc_limit_alone = 850897 

Commands details: 
total_CMD = 72636873 
n_nop = 67348085 
Read = 2079043 
Write = 0 
L2_Alloc = 0 
L2_WB = 78524 
n_act = 1646072 
n_pre = 1646056 
n_ref = 0 
n_req = 2118427 
total_req = 2157567 

Dual Bus Interface Util: 
issued_total_row = 3292128 
issued_total_col = 2157567 
Row_Bus_Util =  0.045323 
CoL_Bus_Util = 0.029703 
Either_Row_CoL_Bus_Util = 0.072811 
Issued_on_Two_Bus_Simul_Util = 0.002215 
issued_two_Eff = 0.030424 
queue_avg = 0.660255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.660255
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67299193 n_act=1660825 n_pre=1660809 n_ref_event=0 n_req=2141434 n_rd=2101979 n_rd_L2_A=0 n_write=0 n_wr_bk=78667 bw_util=0.1201
n_activity=47630313 dram_eff=0.1831
bk0: 130916a 66080004i bk1: 129280a 66222696i bk2: 124341a 66453262i bk3: 126887a 66328346i bk4: 134902a 65884979i bk5: 133970a 65910768i bk6: 126024a 66377304i bk7: 124635a 66465580i bk8: 133344a 65894989i bk9: 134734a 65835753i bk10: 133257a 65863744i bk11: 137432a 65627752i bk12: 139109a 65546390i bk13: 139512a 65518586i bk14: 126471a 66310780i bk15: 127165a 66309149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224437
Row_Buffer_Locality_read = 0.225965
Row_Buffer_Locality_write = 0.143024
Bank_Level_Parallism = 2.586932
Bank_Level_Parallism_Col = 1.511758
Bank_Level_Parallism_Ready = 1.094445
write_to_read_ratio_blp_rw_average = 0.026953
GrpLevelPara = 1.368718 

BW Util details:
bwutil = 0.120085 
total_CMD = 72636873 
util_bw = 8722584 
Wasted_Col = 23776993 
Wasted_Row = 9376796 
Idle = 30760500 

BW Util Bottlenecks: 
RCDc_limit = 31446189 
RCDWRc_limit = 314010 
WTRc_limit = 1008487 
RTWc_limit = 916708 
CCDLc_limit = 1197887 
rwq = 0 
CCDLc_limit_alone = 1109370 
WTRc_limit_alone = 966393 
RTWc_limit_alone = 870285 

Commands details: 
total_CMD = 72636873 
n_nop = 67299193 
Read = 2101979 
Write = 0 
L2_Alloc = 0 
L2_WB = 78667 
n_act = 1660825 
n_pre = 1660809 
n_ref = 0 
n_req = 2141434 
total_req = 2180646 

Dual Bus Interface Util: 
issued_total_row = 3321634 
issued_total_col = 2180646 
Row_Bus_Util =  0.045729 
CoL_Bus_Util = 0.030021 
Either_Row_CoL_Bus_Util = 0.073484 
Issued_on_Two_Bus_Simul_Util = 0.002266 
issued_two_Eff = 0.030837 
queue_avg = 0.708625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.708625
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67333785 n_act=1649424 n_pre=1649408 n_ref_event=0 n_req=2128139 n_rd=2088903 n_rd_L2_A=0 n_write=0 n_wr_bk=78343 bw_util=0.1193
n_activity=47546185 dram_eff=0.1823
bk0: 128614a 66250806i bk1: 131336a 66088243i bk2: 123755a 66495781i bk3: 127208a 66315232i bk4: 131478a 66049977i bk5: 126643a 66335077i bk6: 126216a 66362704i bk7: 127249a 66312591i bk8: 132662a 65984660i bk9: 136367a 65784093i bk10: 132071a 65958421i bk11: 135960a 65722728i bk12: 138985a 65518365i bk13: 138021a 65605118i bk14: 125611a 66363212i bk15: 126727a 66322629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224949
Row_Buffer_Locality_read = 0.226512
Row_Buffer_Locality_write = 0.141758
Bank_Level_Parallism = 2.574743
Bank_Level_Parallism_Col = 1.506877
Bank_Level_Parallism_Ready = 1.093772
write_to_read_ratio_blp_rw_average = 0.026654
GrpLevelPara = 1.365939 

BW Util details:
bwutil = 0.119347 
total_CMD = 72636873 
util_bw = 8668984 
Wasted_Col = 23677588 
Wasted_Row = 9399006 
Idle = 30891295 

BW Util Bottlenecks: 
RCDc_limit = 31265272 
RCDWRc_limit = 311902 
WTRc_limit = 983868 
RTWc_limit = 885358 
CCDLc_limit = 1183713 
rwq = 0 
CCDLc_limit_alone = 1099239 
WTRc_limit_alone = 943834 
RTWc_limit_alone = 840918 

Commands details: 
total_CMD = 72636873 
n_nop = 67333785 
Read = 2088903 
Write = 0 
L2_Alloc = 0 
L2_WB = 78343 
n_act = 1649424 
n_pre = 1649408 
n_ref = 0 
n_req = 2128139 
total_req = 2167246 

Dual Bus Interface Util: 
issued_total_row = 3298832 
issued_total_col = 2167246 
Row_Bus_Util =  0.045415 
CoL_Bus_Util = 0.029837 
Either_Row_CoL_Bus_Util = 0.073008 
Issued_on_Two_Bus_Simul_Util = 0.002244 
issued_two_Eff = 0.030735 
queue_avg = 0.682430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.68243
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67275671 n_act=1669851 n_pre=1669835 n_ref_event=0 n_req=2150087 n_rd=2110431 n_rd_L2_A=0 n_write=0 n_wr_bk=78747 bw_util=0.1206
n_activity=47629754 dram_eff=0.1838
bk0: 133682a 65933351i bk1: 129947a 66172227i bk2: 125456a 66363227i bk3: 125777a 66367748i bk4: 131274a 66053395i bk5: 135679a 65823330i bk6: 124454a 66448288i bk7: 126521a 66350967i bk8: 138434a 65610177i bk9: 132255a 65993771i bk10: 138433a 65589318i bk11: 133531a 65844362i bk12: 141551a 65411152i bk13: 140966a 65412658i bk14: 126546a 66283713i bk15: 125925a 66362927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223360
Row_Buffer_Locality_read = 0.224911
Row_Buffer_Locality_write = 0.140836
Bank_Level_Parallism = 2.597072
Bank_Level_Parallism_Col = 1.512011
Bank_Level_Parallism_Ready = 1.092854
write_to_read_ratio_blp_rw_average = 0.026810
GrpLevelPara = 1.369603 

BW Util details:
bwutil = 0.120555 
total_CMD = 72636873 
util_bw = 8756712 
Wasted_Col = 23841249 
Wasted_Row = 9348128 
Idle = 30690784 

BW Util Bottlenecks: 
RCDc_limit = 31592353 
RCDWRc_limit = 315859 
WTRc_limit = 1011934 
RTWc_limit = 915447 
CCDLc_limit = 1205241 
rwq = 0 
CCDLc_limit_alone = 1118097 
WTRc_limit_alone = 970517 
RTWc_limit_alone = 869720 

Commands details: 
total_CMD = 72636873 
n_nop = 67275671 
Read = 2110431 
Write = 0 
L2_Alloc = 0 
L2_WB = 78747 
n_act = 1669851 
n_pre = 1669835 
n_ref = 0 
n_req = 2150087 
total_req = 2189178 

Dual Bus Interface Util: 
issued_total_row = 3339686 
issued_total_col = 2189178 
Row_Bus_Util =  0.045978 
CoL_Bus_Util = 0.030139 
Either_Row_CoL_Bus_Util = 0.073808 
Issued_on_Two_Bus_Simul_Util = 0.002308 
issued_two_Eff = 0.031273 
queue_avg = 0.674814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.674814
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67279385 n_act=1669766 n_pre=1669750 n_ref_event=0 n_req=2145782 n_rd=2106318 n_rd_L2_A=0 n_write=0 n_wr_bk=78699 bw_util=0.1203
n_activity=47614548 dram_eff=0.1836
bk0: 132467a 65967528i bk1: 131492a 66074406i bk2: 126669a 66285695i bk3: 130753a 66090813i bk4: 131526a 66015696i bk5: 130634a 66085951i bk6: 123889a 66459087i bk7: 125651a 66428363i bk8: 135457a 65782316i bk9: 133960a 65911709i bk10: 135348a 65748736i bk11: 136556a 65749613i bk12: 136449a 65677605i bk13: 141086a 65437871i bk14: 126524a 66256607i bk15: 127857a 66275194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221842
Row_Buffer_Locality_read = 0.223277
Row_Buffer_Locality_write = 0.145221
Bank_Level_Parallism = 2.591836
Bank_Level_Parallism_Col = 1.510624
Bank_Level_Parallism_Ready = 1.092109
write_to_read_ratio_blp_rw_average = 0.026466
GrpLevelPara = 1.368486 

BW Util details:
bwutil = 0.120325 
total_CMD = 72636873 
util_bw = 8740068 
Wasted_Col = 23858787 
Wasted_Row = 9338692 
Idle = 30699326 

BW Util Bottlenecks: 
RCDc_limit = 31603780 
RCDWRc_limit = 313969 
WTRc_limit = 1012921 
RTWc_limit = 900109 
CCDLc_limit = 1204889 
rwq = 0 
CCDLc_limit_alone = 1117923 
WTRc_limit_alone = 970487 
RTWc_limit_alone = 855577 

Commands details: 
total_CMD = 72636873 
n_nop = 67279385 
Read = 2106318 
Write = 0 
L2_Alloc = 0 
L2_WB = 78699 
n_act = 1669766 
n_pre = 1669750 
n_ref = 0 
n_req = 2145782 
total_req = 2185017 

Dual Bus Interface Util: 
issued_total_row = 3339516 
issued_total_col = 2185017 
Row_Bus_Util =  0.045975 
CoL_Bus_Util = 0.030081 
Either_Row_CoL_Bus_Util = 0.073757 
Issued_on_Two_Bus_Simul_Util = 0.002300 
issued_two_Eff = 0.031180 
queue_avg = 0.658417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.658417
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67329815 n_act=1650933 n_pre=1650917 n_ref_event=0 n_req=2128460 n_rd=2089018 n_rd_L2_A=0 n_write=0 n_wr_bk=78674 bw_util=0.1194
n_activity=47588317 dram_eff=0.1822
bk0: 132908a 65982743i bk1: 130891a 66098717i bk2: 122737a 66527458i bk3: 122448a 66588526i bk4: 131875a 66039653i bk5: 129653a 66186636i bk6: 126977a 66307295i bk7: 124934a 66454786i bk8: 136961a 65759593i bk9: 134763a 65855102i bk10: 136563a 65683797i bk11: 130833a 66062106i bk12: 139422a 65510074i bk13: 138345a 65611195i bk14: 125135a 66357009i bk15: 124573a 66442425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224357
Row_Buffer_Locality_read = 0.225906
Row_Buffer_Locality_write = 0.142336
Bank_Level_Parallism = 2.572213
Bank_Level_Parallism_Col = 1.507795
Bank_Level_Parallism_Ready = 1.094885
write_to_read_ratio_blp_rw_average = 0.026837
GrpLevelPara = 1.365993 

BW Util details:
bwutil = 0.119371 
total_CMD = 72636873 
util_bw = 8670768 
Wasted_Col = 23704320 
Wasted_Row = 9413097 
Idle = 30848688 

BW Util Bottlenecks: 
RCDc_limit = 31290368 
RCDWRc_limit = 313950 
WTRc_limit = 998129 
RTWc_limit = 895655 
CCDLc_limit = 1184014 
rwq = 0 
CCDLc_limit_alone = 1098664 
WTRc_limit_alone = 957039 
RTWc_limit_alone = 851395 

Commands details: 
total_CMD = 72636873 
n_nop = 67329815 
Read = 2089018 
Write = 0 
L2_Alloc = 0 
L2_WB = 78674 
n_act = 1650933 
n_pre = 1650917 
n_ref = 0 
n_req = 2128460 
total_req = 2167692 

Dual Bus Interface Util: 
issued_total_row = 3301850 
issued_total_col = 2167692 
Row_Bus_Util =  0.045457 
CoL_Bus_Util = 0.029843 
Either_Row_CoL_Bus_Util = 0.073063 
Issued_on_Two_Bus_Simul_Util = 0.002237 
issued_two_Eff = 0.030617 
queue_avg = 0.666428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.666428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67304845 n_act=1659968 n_pre=1659952 n_ref_event=0 n_req=2137597 n_rd=2098326 n_rd_L2_A=0 n_write=0 n_wr_bk=78518 bw_util=0.1199
n_activity=47587672 dram_eff=0.183
bk0: 133059a 65988852i bk1: 130382a 66158957i bk2: 126935a 66319039i bk3: 127610a 66310251i bk4: 129594a 66144111i bk5: 129427a 66203723i bk6: 125742a 66373751i bk7: 125269a 66440564i bk8: 137012a 65714152i bk9: 134278a 65859880i bk10: 136854a 65684337i bk11: 134826a 65804920i bk12: 137666a 65621498i bk13: 137748a 65614697i bk14: 126979a 66276198i bk15: 124945a 66450499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223446
Row_Buffer_Locality_read = 0.224996
Row_Buffer_Locality_write = 0.140613
Bank_Level_Parallism = 2.580927
Bank_Level_Parallism_Col = 1.507173
Bank_Level_Parallism_Ready = 1.090725
write_to_read_ratio_blp_rw_average = 0.026539
GrpLevelPara = 1.367487 

BW Util details:
bwutil = 0.119875 
total_CMD = 72636873 
util_bw = 8707376 
Wasted_Col = 23758154 
Wasted_Row = 9373200 
Idle = 30798143 

BW Util Bottlenecks: 
RCDc_limit = 31431049 
RCDWRc_limit = 313382 
WTRc_limit = 1003437 
RTWc_limit = 884610 
CCDLc_limit = 1189360 
rwq = 0 
CCDLc_limit_alone = 1103723 
WTRc_limit_alone = 961177 
RTWc_limit_alone = 841233 

Commands details: 
total_CMD = 72636873 
n_nop = 67304845 
Read = 2098326 
Write = 0 
L2_Alloc = 0 
L2_WB = 78518 
n_act = 1659968 
n_pre = 1659952 
n_ref = 0 
n_req = 2137597 
total_req = 2176844 

Dual Bus Interface Util: 
issued_total_row = 3319920 
issued_total_col = 2176844 
Row_Bus_Util =  0.045706 
CoL_Bus_Util = 0.029969 
Either_Row_CoL_Bus_Util = 0.073407 
Issued_on_Two_Bus_Simul_Util = 0.002268 
issued_two_Eff = 0.030896 
queue_avg = 0.635491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.635491
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72636873 n_nop=67385635 n_act=1631775 n_pre=1631759 n_ref_event=0 n_req=2107593 n_rd=2068428 n_rd_L2_A=0 n_write=0 n_wr_bk=78351 bw_util=0.1182
n_activity=47499729 dram_eff=0.1808
bk0: 129247a 66255656i bk1: 131976a 66089391i bk2: 122239a 66581888i bk3: 123122a 66549831i bk4: 133167a 65995188i bk5: 128093a 66275386i bk6: 122031a 66614652i bk7: 123254a 66602165i bk8: 130118a 66144221i bk9: 132353a 66021753i bk10: 133982a 65867784i bk11: 132457a 65966252i bk12: 136588a 65732926i bk13: 136907a 65720268i bk14: 126020a 66351897i bk15: 126874a 66319029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225767
Row_Buffer_Locality_read = 0.227424
Row_Buffer_Locality_write = 0.138287
Bank_Level_Parallism = 2.544851
Bank_Level_Parallism_Col = 1.501649
Bank_Level_Parallism_Ready = 1.094112
write_to_read_ratio_blp_rw_average = 0.026693
GrpLevelPara = 1.361153 

BW Util details:
bwutil = 0.118220 
total_CMD = 72636873 
util_bw = 8587116 
Wasted_Col = 23542494 
Wasted_Row = 9468945 
Idle = 31038318 

BW Util Bottlenecks: 
RCDc_limit = 30979640 
RCDWRc_limit = 314860 
WTRc_limit = 997513 
RTWc_limit = 866529 
CCDLc_limit = 1166516 
rwq = 0 
CCDLc_limit_alone = 1082335 
WTRc_limit_alone = 955512 
RTWc_limit_alone = 824349 

Commands details: 
total_CMD = 72636873 
n_nop = 67385635 
Read = 2068428 
Write = 0 
L2_Alloc = 0 
L2_WB = 78351 
n_act = 1631775 
n_pre = 1631759 
n_ref = 0 
n_req = 2107593 
total_req = 2146779 

Dual Bus Interface Util: 
issued_total_row = 3263534 
issued_total_col = 2146779 
Row_Bus_Util =  0.044929 
CoL_Bus_Util = 0.029555 
Either_Row_CoL_Bus_Util = 0.072294 
Issued_on_Two_Bus_Simul_Util = 0.002190 
issued_two_Eff = 0.030293 
queue_avg = 0.624279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.624279

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2392329, Miss = 1054749, Miss_rate = 0.441, Pending_hits = 4021, Reservation_fails = 1144
L2_cache_bank[1]: Access = 2426963, Miss = 1052192, Miss_rate = 0.434, Pending_hits = 3113, Reservation_fails = 285
L2_cache_bank[2]: Access = 2408774, Miss = 1042072, Miss_rate = 0.433, Pending_hits = 2806, Reservation_fails = 574
L2_cache_bank[3]: Access = 2536876, Miss = 1048752, Miss_rate = 0.413, Pending_hits = 2930, Reservation_fails = 1973
L2_cache_bank[4]: Access = 2412898, Miss = 1055419, Miss_rate = 0.437, Pending_hits = 3094, Reservation_fails = 147
L2_cache_bank[5]: Access = 2378991, Miss = 1047299, Miss_rate = 0.440, Pending_hits = 2993, Reservation_fails = 926
L2_cache_bank[6]: Access = 2434938, Miss = 1044272, Miss_rate = 0.429, Pending_hits = 3091, Reservation_fails = 2077
L2_cache_bank[7]: Access = 2405049, Miss = 1044974, Miss_rate = 0.434, Pending_hits = 3059, Reservation_fails = 1964
L2_cache_bank[8]: Access = 2804160, Miss = 1041539, Miss_rate = 0.371, Pending_hits = 4165, Reservation_fails = 3824
L2_cache_bank[9]: Access = 2437328, Miss = 1037602, Miss_rate = 0.426, Pending_hits = 3199, Reservation_fails = 2264
L2_cache_bank[10]: Access = 2435812, Miss = 1048378, Miss_rate = 0.430, Pending_hits = 3613, Reservation_fails = 3094
L2_cache_bank[11]: Access = 2365459, Miss = 1053621, Miss_rate = 0.445, Pending_hits = 3295, Reservation_fails = 2829
L2_cache_bank[12]: Access = 2515708, Miss = 1039398, Miss_rate = 0.413, Pending_hits = 3497, Reservation_fails = 5423
L2_cache_bank[13]: Access = 2432636, Miss = 1049515, Miss_rate = 0.431, Pending_hits = 3362, Reservation_fails = 2175
L2_cache_bank[14]: Access = 2479423, Miss = 1059838, Miss_rate = 0.427, Pending_hits = 3304, Reservation_fails = 1412
L2_cache_bank[15]: Access = 2433017, Miss = 1050610, Miss_rate = 0.432, Pending_hits = 3081, Reservation_fails = 3389
L2_cache_bank[16]: Access = 2413335, Miss = 1048339, Miss_rate = 0.434, Pending_hits = 3792, Reservation_fails = 844
L2_cache_bank[17]: Access = 2452747, Miss = 1057999, Miss_rate = 0.431, Pending_hits = 3098, Reservation_fails = 1119
L2_cache_bank[18]: Access = 2399322, Miss = 1052591, Miss_rate = 0.439, Pending_hits = 3201, Reservation_fails = 1699
L2_cache_bank[19]: Access = 2425610, Miss = 1036449, Miss_rate = 0.427, Pending_hits = 3055, Reservation_fails = 1529
L2_cache_bank[20]: Access = 2475541, Miss = 1053850, Miss_rate = 0.426, Pending_hits = 3019, Reservation_fails = 1609
L2_cache_bank[21]: Access = 2393965, Miss = 1044496, Miss_rate = 0.436, Pending_hits = 2947, Reservation_fails = 4568
L2_cache_bank[22]: Access = 2432397, Miss = 1033401, Miss_rate = 0.425, Pending_hits = 3144, Reservation_fails = 1922
L2_cache_bank[23]: Access = 2409952, Miss = 1035043, Miss_rate = 0.429, Pending_hits = 2996, Reservation_fails = 2538
L2_total_cache_accesses = 58703230
L2_total_cache_misses = 25132398
L2_total_cache_miss_rate = 0.4281
L2_total_cache_pending_hits = 77875
L2_total_cache_reservation_fails = 49328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31962059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9818138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15313982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 77873
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1530898
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57172052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531178
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2297
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 47031
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=58703230
icnt_total_pkts_simt_to_mem=58703230
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 58703230
Req_Network_cycles = 28324341
Req_Network_injected_packets_per_cycle =       2.0725 
Req_Network_conflicts_per_cycle =       0.2241
Req_Network_conflicts_per_cycle_util =       0.3446
Req_Bank_Level_Parallism =       3.1864
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4536
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2603

Reply_Network_injected_packets_num = 58703230
Reply_Network_cycles = 28324341
Reply_Network_injected_packets_per_cycle =        2.0725
Reply_Network_conflicts_per_cycle =        1.2802
Reply_Network_conflicts_per_cycle_util =       1.9603
Reply_Bank_Level_Parallism =       3.1736
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1763
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0691
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 9 hrs, 20 min, 5 sec (120005 sec)
gpgpu_simulation_rate = 5079 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 5783898x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z8shortcutiPi'
Destroy streams for kernel 10: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 10 
gpu_sim_cycle = 27437
gpu_sim_insn = 15579806
gpu_ipc =     567.8393
gpu_tot_sim_cycle = 28351778
gpu_tot_sim_insn = 625120326
gpu_tot_ipc =      22.0487
gpu_tot_issued_cta = 35800
gpu_occupancy = 79.7551% 
gpu_tot_occupancy = 28.5939% 
max_total_param_size = 0
gpu_stall_dramfull = 882484
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6591
partiton_level_parallism_total  =       2.0750
partiton_level_parallism_util =       5.9892
partiton_level_parallism_util_total  =       3.1903
L2_BW  =     203.5115 GB/Sec
L2_BW_total  =      90.6377 GB/Sec
gpu_total_sim_rate=5195

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3794083, Miss = 2207222, Miss_rate = 0.582, Pending_hits = 63265, Reservation_fails = 648493
	L1D_cache_core[1]: Access = 3480098, Miss = 2025397, Miss_rate = 0.582, Pending_hits = 59567, Reservation_fails = 603955
	L1D_cache_core[2]: Access = 3163852, Miss = 1825533, Miss_rate = 0.577, Pending_hits = 53757, Reservation_fails = 560028
	L1D_cache_core[3]: Access = 3594437, Miss = 2095807, Miss_rate = 0.583, Pending_hits = 60424, Reservation_fails = 632993
	L1D_cache_core[4]: Access = 3298251, Miss = 1902548, Miss_rate = 0.577, Pending_hits = 56903, Reservation_fails = 578185
	L1D_cache_core[5]: Access = 3307193, Miss = 1915878, Miss_rate = 0.579, Pending_hits = 57174, Reservation_fails = 592037
	L1D_cache_core[6]: Access = 3211134, Miss = 1851607, Miss_rate = 0.577, Pending_hits = 53904, Reservation_fails = 583115
	L1D_cache_core[7]: Access = 2975784, Miss = 1689353, Miss_rate = 0.568, Pending_hits = 49314, Reservation_fails = 519620
	L1D_cache_core[8]: Access = 3418343, Miss = 1970383, Miss_rate = 0.576, Pending_hits = 59892, Reservation_fails = 593207
	L1D_cache_core[9]: Access = 3357863, Miss = 1949542, Miss_rate = 0.581, Pending_hits = 56960, Reservation_fails = 601236
	L1D_cache_core[10]: Access = 3149424, Miss = 1798632, Miss_rate = 0.571, Pending_hits = 53061, Reservation_fails = 555630
	L1D_cache_core[11]: Access = 3053026, Miss = 1742815, Miss_rate = 0.571, Pending_hits = 52681, Reservation_fails = 537802
	L1D_cache_core[12]: Access = 3500437, Miss = 2039577, Miss_rate = 0.583, Pending_hits = 59395, Reservation_fails = 615952
	L1D_cache_core[13]: Access = 3185392, Miss = 1839598, Miss_rate = 0.578, Pending_hits = 55963, Reservation_fails = 552165
	L1D_cache_core[14]: Access = 3026076, Miss = 1738224, Miss_rate = 0.574, Pending_hits = 53390, Reservation_fails = 532641
	L1D_cache_core[15]: Access = 3297667, Miss = 1909885, Miss_rate = 0.579, Pending_hits = 57518, Reservation_fails = 588266
	L1D_cache_core[16]: Access = 3165742, Miss = 1820101, Miss_rate = 0.575, Pending_hits = 53642, Reservation_fails = 565082
	L1D_cache_core[17]: Access = 3165219, Miss = 1798232, Miss_rate = 0.568, Pending_hits = 51806, Reservation_fails = 543231
	L1D_cache_core[18]: Access = 3369211, Miss = 1933137, Miss_rate = 0.574, Pending_hits = 57965, Reservation_fails = 576504
	L1D_cache_core[19]: Access = 3641913, Miss = 2145461, Miss_rate = 0.589, Pending_hits = 62334, Reservation_fails = 656379
	L1D_cache_core[20]: Access = 3117845, Miss = 1774779, Miss_rate = 0.569, Pending_hits = 51990, Reservation_fails = 548569
	L1D_cache_core[21]: Access = 3476008, Miss = 1991307, Miss_rate = 0.573, Pending_hits = 59923, Reservation_fails = 589075
	L1D_cache_core[22]: Access = 3482246, Miss = 2031908, Miss_rate = 0.584, Pending_hits = 59669, Reservation_fails = 626717
	L1D_cache_core[23]: Access = 3312718, Miss = 1894371, Miss_rate = 0.572, Pending_hits = 57812, Reservation_fails = 574244
	L1D_cache_core[24]: Access = 3566705, Miss = 2079936, Miss_rate = 0.583, Pending_hits = 61143, Reservation_fails = 627506
	L1D_cache_core[25]: Access = 3346852, Miss = 1921336, Miss_rate = 0.574, Pending_hits = 56350, Reservation_fails = 571574
	L1D_cache_core[26]: Access = 3040250, Miss = 1731530, Miss_rate = 0.570, Pending_hits = 52825, Reservation_fails = 539519
	L1D_cache_core[27]: Access = 3613698, Miss = 2108432, Miss_rate = 0.583, Pending_hits = 61330, Reservation_fails = 628297
	L1D_cache_core[28]: Access = 3192452, Miss = 1821243, Miss_rate = 0.570, Pending_hits = 54352, Reservation_fails = 553219
	L1D_cache_core[29]: Access = 3249075, Miss = 1863480, Miss_rate = 0.574, Pending_hits = 55252, Reservation_fails = 559531
	L1D_total_cache_accesses = 99552994
	L1D_total_cache_misses = 57417254
	L1D_total_cache_miss_rate = 0.5768
	L1D_total_cache_pending_hits = 1699561
	L1D_total_cache_reservation_fails = 17454772
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39022449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1699478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49279640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17428822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8020247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1699482
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1413730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 98021814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531180

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11106588
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6319688
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25889
ctas_completed 35800, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
136152, 199437, 126205, 133018, 126996, 141572, 114695, 133520, 106000, 146370, 112491, 176646, 123462, 136418, 112144, 142459, 100014, 117078, 118764, 110682, 99722, 123267, 123051, 101142, 109146, 114788, 155640, 109628, 120665, 138154, 116719, 109877, 
gpgpu_n_tot_thrd_icount = 3563346944
gpgpu_n_tot_w_icount = 111354592
gpgpu_n_stall_shd_mem = 30860857
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57299883
gpgpu_n_mem_write_global = 1531180
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 118825195
gpgpu_n_store_insn = 3637873
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32076800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27708375
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3152482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5564810	W0_Idle:462887969	W0_Scoreboard:2088596433	W1:58946702	W2:11433656	W3:5596117	W4:3656308	W5:2736910	W6:2223649	W7:1909141	W8:1656284	W9:1434517	W10:1265053	W11:1146337	W12:1079957	W13:1063381	W14:995135	W15:984321	W16:870968	W17:823513	W18:712404	W19:630740	W20:576295	W21:561738	W22:565367	W23:562774	W24:554310	W25:530662	W26:466966	W27:373302	W28:300227	W29:303241	W30:393597	W31:477058	W32:6523962
single_issue_nums: WS0:27995609	WS1:27330285	WS2:28303979	WS3:27724719	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 458399064 {8:57299883,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61247200 {40:1531180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2291995320 {40:57299883,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12249440 {8:1531180,}
maxmflatency = 6478 
max_icnt2mem_latency = 4095 
maxmrqlatency = 3880 
max_icnt2sh_latency = 253 
averagemflatency = 315 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 4 
mrq_lat_table:20191389 	354954 	630772 	1307841 	1876307 	709633 	238168 	207102 	151742 	28801 	1994 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29562923 	27906689 	1044260 	235458 	74956 	6777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	53782092 	3004053 	859194 	973510 	169199 	37130 	5885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	47340403 	6200439 	2879694 	1660760 	599496 	134959 	15312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1170 	27017 	76 	20 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    403366    196797    706058    330844    351246    491102    331900 
dram[1]:    341177    320859    390913    531419    570462    241585    232102    308517    193904    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    216745    259422    303513    278968    238357    330511    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    524342    271224    509422    657154    248811    372818    222714    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    256187    231516    964178    275749    359582    221276    401253    316261    295438    370610 
dram[5]:    394604    328407    519662    299012    683415    269282    190633    244082    467535    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    272399    277194    422192    363758    456095    377122    539940 
dram[7]:    294929    231502    270737    585372    349829    269167    275435    375371    253294    348175    276371    347218    205021    231535    273516    694830 
dram[8]:    291283    182607    235535    242915    273333    380367    294758    232509    233398    425061    226704    210070    284655    227942    259239    430560 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    521298    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    394544    319414    459545    295118    390356 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    256057    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.290584  1.293977  1.289065  1.301494  1.291432  1.296891  1.298719  1.310362  1.277716  1.280236  1.272360  1.273967  1.273191  1.284257  1.288030  1.300089 
dram[1]:  1.295769  1.301679  1.305937  1.305261  1.296676  1.302535  1.307648  1.313879  1.276247  1.280409  1.281776  1.272658  1.277364  1.278687  1.304444  1.300388 
dram[2]:  1.299234  1.303727  1.305764  1.300379  1.292437  1.295856  1.306994  1.303256  1.281975  1.286365  1.273400  1.278520  1.274861  1.276410  1.302410  1.298675 
dram[3]:  1.301230  1.295354  1.298391  1.299563  1.293349  1.295735  1.307091  1.304527  1.288768  1.287095  1.278341  1.282289  1.283301  1.283698  1.297819  1.302604 
dram[4]:  1.295568  1.299872  1.302738  1.301804  1.286225  1.293586  1.297827  1.305236  1.275600  1.282708  1.278506  1.284556  1.280482  1.279124  1.296824  1.311551 
dram[5]:  1.298743  1.304964  1.308861  1.300735  1.295004  1.291073  1.310414  1.306117  1.277391  1.275872  1.282152  1.274238  1.283697  1.283210  1.312287  1.307908 
dram[6]:  1.305530  1.297876  1.310899  1.304276  1.293224  1.302771  1.304806  1.301696  1.284316  1.280905  1.285213  1.277144  1.274729  1.284967  1.312807  1.306589 
dram[7]:  1.295872  1.302306  1.299506  1.302932  1.291842  1.291216  1.308352  1.299262  1.275320  1.290199  1.278184  1.281370  1.281979  1.276216  1.304677  1.304232 
dram[8]:  1.289565  1.296932  1.293683  1.291663  1.288933  1.296475  1.299195  1.306137  1.272454  1.287142  1.273763  1.286129  1.279196  1.277715  1.295699  1.306392 
dram[9]:  1.297967  1.299066  1.305993  1.309349  1.294139  1.298410  1.296802  1.301092  1.280875  1.285084  1.278652  1.289599  1.276309  1.284878  1.304056  1.308314 
dram[10]:  1.296661  1.303838  1.305543  1.303439  1.291843  1.300983  1.297300  1.300599  1.276569  1.277473  1.278680  1.279830  1.278689  1.281169  1.301321  1.310820 
dram[11]:  1.308548  1.300027  1.311220  1.305827  1.294797  1.300946  1.308377  1.311150  1.290433  1.283469  1.279995  1.284497  1.282479  1.282646  1.301991  1.300963 
average row locality = 25699035/19880801 = 1.292656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    132244    131414    127968    127002    133128    132710    124823    124243    135457    136625    136465    137724    139533    137788    129110    128565 
dram[1]:    133431    130855    125016    130286    130886    129093    123826    121198    135471    136750    132161    138713    140239    137925    125045    127866 
dram[2]:    129486    130088    126528    126015    133801    131251    127910    125147    134873    134617    137640    135109    141050    139236    128064    129730 
dram[3]:    130862    132289    126957    127514    129458    130391    125756    126774    133819    134122    136115    135176    137091    137356    128191    125307 
dram[4]:    130130    130645    124797    126064    130613    131254    125688    123104    134114    133736    135397    133305    137990    139250    126602    124128 
dram[5]:    131398    129781    124788    127350    135398    134439    126475    125072    133828    135231    133767    137956    139666    140091    126946    127637 
dram[6]:    129114    131827    124207    127668    131966    127175    126681    127721    133174    136878    132614    136455    139538    138591    126093    127195 
dram[7]:    134173    130454    125912    126212    131755    136177    124879    126968    138942    132771    138947    134036    142120    141526    127030    126414 
dram[8]:    132974    131968    127110    131206    132019    131133    124356    126118    135952    134482    135868    137049    137001    141683    126997    128309 
dram[9]:    133396    131384    123178    122885    132383    130169    127425    125373    137475    135283    137059    131351    139990    138931    125614    125028 
dram[10]:    133546    130876    127371    128050    130116    129922    126176    125718    137523    134779    137354    135343    138223    138289    127424    125428 
dram[11]:    129752    132467    122659    123545    133668    128611    122502    123712    130629    132845    134497    132934    137146    137476    126454    127340 
total dram reads = 25226660
bank skew: 142120/121198 = 1.17
chip skew: 2118316/2076237 = 1.02
number of total write accesses:
dram[0]:      4760      4713      4766      4719      4807      4728      4805      4796      4939      4977      5189      5275      5196      5243      4884      4856 
dram[1]:      4782      4751      4694      4683      4804      4721      4828      4744      5072      5032      5185      5175      5214      5126      4819      4921 
dram[2]:      4755      4763      4689      4679      4820      4852      4828      4824      5024      4990      5155      5280      5207      5205      4810      4813 
dram[3]:      4770      4754      4699      4701      4831      4805      4814      4799      4949      4917      5243      5192      5227      5268      4775      4723 
dram[4]:      4743      4792      4654      4687      4796      4789      4853      4850      4985      4994      5273      5188      5209      5043      4896      4773 
dram[5]:      4746      4679      4693      4775      4847      4847      4780      4842      4992      4984      5187      5264      5233      5200      4775      4824 
dram[6]:      4733      4751      4643      4728      4717      4760      4876      4892      4932      5010      5183      5242      5115      5200      4796      4765 
dram[7]:      4765      4708      4663      4712      4796      4821      4815      4792      5053      5013      5262      5296      5326      5235      4784      4706 
dram[8]:      4801      4755      4772      4753      4799      4780      4799      4827      4962      4987      5298      5169      5158      5212      4817      4812 
dram[9]:      4789      4770      4656      4674      4832      4839      4860      4761      5037      4986      5294      5242      5246      5111      4805      4772 
dram[10]:      4777      4772      4698      4726      4823      4784      4803      4781      4997      5033      5188      5181      5180      5248      4784      4745 
dram[11]:      4747      4721      4663      4666      4847      4840      4756      4792      4990      4919      5261      5248      5143      5156      4765      4837 
total dram writes = 942894
bank skew: 5326/4643 = 1.15
chip skew: 78747/78343 = 1.01
average mf latency per bank:
dram[0]:        637       663       654       686       641       645       660       680       709       714       788       737       721       774       686       676
dram[1]:        648       688       668       653       633       694       655       747       732       741       777       822       719       761       711       676
dram[2]:        682       654       681       679       665       639       644       674       678       697       758       715       748       771       701       688
dram[3]:        714       665       667       662       639       652       671       662       767       747       755       773       714       701       731       700
dram[4]:        671       697       767       659       690       657       668       665       706       757       768       761       775       757      1426       756
dram[5]:        675       695       718       670       652       653       696       643       730       681       817       736       789       785       762       714
dram[6]:        694       692       743       692       709       667       657       653       763       735       791       754       774       738       757       708
dram[7]:        666       703       739       681       712       647       700       640       669       711       773       726       709       743       706       736
dram[8]:        628       636       674       650       617       679       681       668       711       695       734       810       762       747       729       699
dram[9]:        659       679       761       665       660       627       635       714       674       732       721       744       736       747       725       735
dram[10]:        643       637       730       649       635       657       702       665       721       666       772       806       721       711       718       758
dram[11]:        672       625       717       688       625       640       720       722       747       764       701       763       801       730       711       699
maximum mf latency per bank:
dram[0]:       4949      5175      5186      4953      5687      5582      5050      5596      5397      4844      5215      5183      5101      5260      5174      5247
dram[1]:       4721      5312      4687      5264      4827      5155      5206      5590      4933      5412      4826      5127      5035      5556      4819      5391
dram[2]:       5440      5172      5358      5079      5045      5387      5574      5471      5479      5444      5200      5265      5215      5422      5461      5445
dram[3]:       5324      5092      5604      5622      5599      5314      5374      5397      5884      4929      5568      4986      5434      5451      5876      5433
dram[4]:       5648      5254      6035      5467      5760      5534      5465      5692      5633      5239      5860      5140      5923      5592      6156      5282
dram[5]:       5007      5771      5112      5781      5652      5821      5729      5364      5495      5322      5582      5383      5789      5536      5436      5664
dram[6]:       5697      5677      5542      5303      5635      5648      5520      5363      5215      4959      5243      5070      5495      5679      5521      5430
dram[7]:       5511      4741      5183      5378      5277      5040      5327      5044      4628      4894      5525      5494      5354      5051      5326      5177
dram[8]:       4920      5144      5032      5300      4971      5022      5009      5194      4845      5164      4841      5242      4919      5386      5096      5857
dram[9]:       5368      5396      5544      5133      5699      5200      5110      5173      5072      5011      5439      5487      5088      5288      5494      5237
dram[10]:       4971      5336      4775      5025      5110      5608      5065      5183      4698      4999      5032      5009      4993      5419      5342      5091
dram[11]:       5317      5364      5188      5485      5692      5762      5319      6478      5425      5433      5108      5486      5212      5267      5189      5524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67338008 n_act=1671897 n_pre=1671881 n_ref_event=0 n_req=2154175 n_rd=2114799 n_rd_L2_A=0 n_write=0 n_wr_bk=78653 bw_util=0.1207
n_activity=47740194 dram_eff=0.1838
bk0: 132244a 66069932i bk1: 131414a 66144539i bk2: 127968a 66274612i bk3: 127002a 66386600i bk4: 133128a 66045125i bk5: 132710a 66104883i bk6: 124823a 66483975i bk7: 124243a 66590369i bk8: 135457a 65904756i bk9: 136625a 65841251i bk10: 136465a 65748417i bk11: 137724a 65692805i bk12: 139533a 65570682i bk13: 137788a 65716967i bk14: 129110a 66174469i bk15: 128565a 66276042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223884
Row_Buffer_Locality_read = 0.225431
Row_Buffer_Locality_write = 0.140822
Bank_Level_Parallism = 2.595552
Bank_Level_Parallism_Col = 1.508636
Bank_Level_Parallism_Ready = 1.091351
write_to_read_ratio_blp_rw_average = 0.026154
GrpLevelPara = 1.368473 

BW Util details:
bwutil = 0.120673 
total_CMD = 72707232 
util_bw = 8773808 
Wasted_Col = 23885347 
Wasted_Row = 9362092 
Idle = 30685985 

BW Util Bottlenecks: 
RCDc_limit = 31638581 
RCDWRc_limit = 314957 
WTRc_limit = 1011080 
RTWc_limit = 876280 
CCDLc_limit = 1208235 
rwq = 0 
CCDLc_limit_alone = 1123567 
WTRc_limit_alone = 969211 
RTWc_limit_alone = 833481 

Commands details: 
total_CMD = 72707232 
n_nop = 67338008 
Read = 2114799 
Write = 0 
L2_Alloc = 0 
L2_WB = 78653 
n_act = 1671897 
n_pre = 1671881 
n_ref = 0 
n_req = 2154175 
total_req = 2193452 

Dual Bus Interface Util: 
issued_total_row = 3343778 
issued_total_col = 2193452 
Row_Bus_Util =  0.045990 
CoL_Bus_Util = 0.030168 
Either_Row_CoL_Bus_Util = 0.073847 
Issued_on_Two_Bus_Simul_Util = 0.002311 
issued_two_Eff = 0.031291 
queue_avg = 0.650711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.650711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67385754 n_act=1653359 n_pre=1653343 n_ref_event=0 n_req=2138102 n_rd=2098761 n_rd_L2_A=0 n_write=0 n_wr_bk=78551 bw_util=0.1198
n_activity=47657175 dram_eff=0.1827
bk0: 133431a 66063259i bk1: 130855a 66240852i bk2: 125016a 66545306i bk3: 130286a 66291945i bk4: 130886a 66199010i bk5: 129093a 66342395i bk6: 123826a 66621623i bk7: 121198a 66792071i bk8: 135471a 65912294i bk9: 136750a 65862161i bk10: 132161a 66059471i bk11: 138713a 65695197i bk12: 140239a 65584092i bk13: 137925a 65713833i bk14: 125045a 66493548i bk15: 127866a 66360048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226720
Row_Buffer_Locality_read = 0.228401
Row_Buffer_Locality_write = 0.137058
Bank_Level_Parallism = 2.565002
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.090632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.119785 
total_CMD = 72707232 
util_bw = 8709248 
Wasted_Col = 23720658 
Wasted_Row = 9407147 
Idle = 30870179 

BW Util Bottlenecks: 
RCDc_limit = 31329861 
RCDWRc_limit = 316689 
WTRc_limit = 996925 
RTWc_limit = 883275 
CCDLc_limit = 1191384 
rwq = 0 
CCDLc_limit_alone = 1106181 
WTRc_limit_alone = 955566 
RTWc_limit_alone = 839431 

Commands details: 
total_CMD = 72707232 
n_nop = 67385754 
Read = 2098761 
Write = 0 
L2_Alloc = 0 
L2_WB = 78551 
n_act = 1653359 
n_pre = 1653343 
n_ref = 0 
n_req = 2138102 
total_req = 2177312 

Dual Bus Interface Util: 
issued_total_row = 3306702 
issued_total_col = 2177312 
Row_Bus_Util =  0.045480 
CoL_Bus_Util = 0.029946 
Either_Row_CoL_Bus_Util = 0.073190 
Issued_on_Two_Bus_Simul_Util = 0.002235 
issued_two_Eff = 0.030543 
queue_avg = 0.616784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.616784
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67357904 n_act=1663963 n_pre=1663947 n_ref_event=0 n_req=2149862 n_rd=2110545 n_rd_L2_A=0 n_write=0 n_wr_bk=78694 bw_util=0.1204
n_activity=47637597 dram_eff=0.1838
bk0: 129486a 66239232i bk1: 130088a 66246895i bk2: 126528a 66447165i bk3: 126015a 66459604i bk4: 133801a 66010155i bk5: 131251a 66157702i bk6: 127910a 66394179i bk7: 125147a 66522804i bk8: 134873a 65930896i bk9: 134617a 65966913i bk10: 137640a 65718589i bk11: 135109a 65872075i bk12: 141050a 65521581i bk13: 139236a 65619403i bk14: 128064a 66295062i bk15: 129730a 66210663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226018
Row_Buffer_Locality_read = 0.227623
Row_Buffer_Locality_write = 0.139863
Bank_Level_Parallism = 2.589606
Bank_Level_Parallism_Col = 1.510019
Bank_Level_Parallism_Ready = 1.092226
write_to_read_ratio_blp_rw_average = 0.026421
GrpLevelPara = 1.368739 

BW Util details:
bwutil = 0.120441 
total_CMD = 72707232 
util_bw = 8756956 
Wasted_Col = 23784135 
Wasted_Row = 9352174 
Idle = 30813967 

BW Util Bottlenecks: 
RCDc_limit = 31484204 
RCDWRc_limit = 312103 
WTRc_limit = 994070 
RTWc_limit = 888340 
CCDLc_limit = 1201171 
rwq = 0 
CCDLc_limit_alone = 1116351 
WTRc_limit_alone = 952981 
RTWc_limit_alone = 844609 

Commands details: 
total_CMD = 72707232 
n_nop = 67357904 
Read = 2110545 
Write = 0 
L2_Alloc = 0 
L2_WB = 78694 
n_act = 1663963 
n_pre = 1663947 
n_ref = 0 
n_req = 2149862 
total_req = 2189239 

Dual Bus Interface Util: 
issued_total_row = 3327910 
issued_total_col = 2189239 
Row_Bus_Util =  0.045771 
CoL_Bus_Util = 0.030110 
Either_Row_CoL_Bus_Util = 0.073574 
Issued_on_Two_Bus_Simul_Util = 0.002308 
issued_two_Eff = 0.031372 
queue_avg = 0.654314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.654314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67391431 n_act=1651811 n_pre=1651795 n_ref_event=0 n_req=2136440 n_rd=2097178 n_rd_L2_A=0 n_write=0 n_wr_bk=78467 bw_util=0.1197
n_activity=47647560 dram_eff=0.1826
bk0: 130862a 66194989i bk1: 132289a 66111233i bk2: 126957a 66397512i bk3: 127514a 66381938i bk4: 129458a 66249398i bk5: 130391a 66207778i bk6: 125756a 66497511i bk7: 126774a 66477966i bk8: 133819a 66040640i bk9: 134122a 66015718i bk10: 136115a 65821525i bk11: 135176a 65872216i bk12: 137091a 65775456i bk13: 137356a 65765730i bk14: 128191a 66286700i bk15: 125307a 66487920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226843
Row_Buffer_Locality_read = 0.228566
Row_Buffer_Locality_write = 0.134838
Bank_Level_Parallism = 2.571145
Bank_Level_Parallism_Col = 1.506043
Bank_Level_Parallism_Ready = 1.094898
write_to_read_ratio_blp_rw_average = 0.026333
GrpLevelPara = 1.365364 

BW Util details:
bwutil = 0.119693 
total_CMD = 72707232 
util_bw = 8702580 
Wasted_Col = 23711819 
Wasted_Row = 9400672 
Idle = 30892161 

BW Util Bottlenecks: 
RCDc_limit = 31300785 
RCDWRc_limit = 314204 
WTRc_limit = 998310 
RTWc_limit = 866749 
CCDLc_limit = 1184134 
rwq = 0 
CCDLc_limit_alone = 1100648 
WTRc_limit_alone = 957111 
RTWc_limit_alone = 824462 

Commands details: 
total_CMD = 72707232 
n_nop = 67391431 
Read = 2097178 
Write = 0 
L2_Alloc = 0 
L2_WB = 78467 
n_act = 1651811 
n_pre = 1651795 
n_ref = 0 
n_req = 2136440 
total_req = 2175645 

Dual Bus Interface Util: 
issued_total_row = 3303606 
issued_total_col = 2175645 
Row_Bus_Util =  0.045437 
CoL_Bus_Util = 0.029923 
Either_Row_CoL_Bus_Util = 0.073112 
Issued_on_Two_Bus_Simul_Util = 0.002248 
issued_two_Eff = 0.030748 
queue_avg = 0.637317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.637317
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67410355 n_act=1646229 n_pre=1646213 n_ref_event=0 n_req=2126202 n_rd=2086817 n_rd_L2_A=0 n_write=0 n_wr_bk=78525 bw_util=0.1191
n_activity=47577437 dram_eff=0.182
bk0: 130130a 66218531i bk1: 130645a 66223125i bk2: 124797a 66505485i bk3: 126064a 66483127i bk4: 130613a 66166734i bk5: 131254a 66187900i bk6: 125688a 66465911i bk7: 123104a 66640961i bk8: 134114a 65964969i bk9: 133736a 66027059i bk10: 135397a 65860116i bk11: 133305a 66002146i bk12: 137990a 65718057i bk13: 139250a 65670458i bk14: 126602a 66352445i bk15: 124128a 66574290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225746
Row_Buffer_Locality_read = 0.227376
Row_Buffer_Locality_write = 0.139368
Bank_Level_Parallism = 2.562102
Bank_Level_Parallism_Col = 1.504045
Bank_Level_Parallism_Ready = 1.092311
write_to_read_ratio_blp_rw_average = 0.027028
GrpLevelPara = 1.364000 

BW Util details:
bwutil = 0.119127 
total_CMD = 72707232 
util_bw = 8661368 
Wasted_Col = 23681106 
Wasted_Row = 9426147 
Idle = 30938611 

BW Util Bottlenecks: 
RCDc_limit = 31229092 
RCDWRc_limit = 316381 
WTRc_limit = 989164 
RTWc_limit = 895270 
CCDLc_limit = 1181942 
rwq = 0 
CCDLc_limit_alone = 1096393 
WTRc_limit_alone = 947952 
RTWc_limit_alone = 850933 

Commands details: 
total_CMD = 72707232 
n_nop = 67410355 
Read = 2086817 
Write = 0 
L2_Alloc = 0 
L2_WB = 78525 
n_act = 1646229 
n_pre = 1646213 
n_ref = 0 
n_req = 2126202 
total_req = 2165342 

Dual Bus Interface Util: 
issued_total_row = 3292442 
issued_total_col = 2165342 
Row_Bus_Util =  0.045284 
CoL_Bus_Util = 0.029782 
Either_Row_CoL_Bus_Util = 0.072852 
Issued_on_Two_Bus_Simul_Util = 0.002213 
issued_two_Eff = 0.030378 
queue_avg = 0.662102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.662102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67361394 n_act=1660982 n_pre=1660966 n_ref_event=0 n_req=2149279 n_rd=2109823 n_rd_L2_A=0 n_write=0 n_wr_bk=78668 bw_util=0.1204
n_activity=47677977 dram_eff=0.1836
bk0: 131398a 66147502i bk1: 129781a 66290064i bk2: 124788a 66521121i bk3: 127350a 66396063i bk4: 135398a 65952225i bk5: 134439a 65978160i bk6: 126475a 66445156i bk7: 125072a 66533625i bk8: 133828a 65962524i bk9: 135231a 65903087i bk10: 133767a 65930595i bk11: 137956a 65694435i bk12: 139666a 65612700i bk13: 140091a 65584819i bk14: 126946a 66378115i bk15: 127637a 66376416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227195
Row_Buffer_Locality_read = 0.228769
Row_Buffer_Locality_write = 0.143020
Bank_Level_Parallism = 2.586039
Bank_Level_Parallism_Col = 1.511763
Bank_Level_Parallism_Ready = 1.094439
write_to_read_ratio_blp_rw_average = 0.026924
GrpLevelPara = 1.368866 

BW Util details:
bwutil = 0.120400 
total_CMD = 72707232 
util_bw = 8753964 
Wasted_Col = 23783858 
Wasted_Row = 9378021 
Idle = 30791389 

BW Util Bottlenecks: 
RCDc_limit = 31448507 
RCDWRc_limit = 314016 
WTRc_limit = 1008487 
RTWc_limit = 916751 
CCDLc_limit = 1203003 
rwq = 0 
CCDLc_limit_alone = 1114486 
WTRc_limit_alone = 966393 
RTWc_limit_alone = 870328 

Commands details: 
total_CMD = 72707232 
n_nop = 67361394 
Read = 2109823 
Write = 0 
L2_Alloc = 0 
L2_WB = 78668 
n_act = 1660982 
n_pre = 1660966 
n_ref = 0 
n_req = 2149279 
total_req = 2188491 

Dual Bus Interface Util: 
issued_total_row = 3321948 
issued_total_col = 2188491 
Row_Bus_Util =  0.045689 
CoL_Bus_Util = 0.030100 
Either_Row_CoL_Bus_Util = 0.073526 
Issued_on_Two_Bus_Simul_Util = 0.002264 
issued_two_Eff = 0.030790 
queue_avg = 0.710476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.710476
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67395840 n_act=1649580 n_pre=1649564 n_ref_event=0 n_req=2136133 n_rd=2096897 n_rd_L2_A=0 n_write=0 n_wr_bk=78343 bw_util=0.1197
n_activity=47593667 dram_eff=0.1828
bk0: 129114a 66318092i bk1: 131827a 66155576i bk2: 124207a 66563367i bk3: 127668a 66382974i bk4: 131966a 66117220i bk5: 127175a 66402116i bk6: 126681a 66430386i bk7: 127721a 66380138i bk8: 133174a 66051893i bk9: 136878a 65851264i bk10: 132614a 66025184i bk11: 136455a 65789487i bk12: 139538a 65584756i bk13: 138591a 65671218i bk14: 126093a 66430338i bk15: 127195a 66389992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227777
Row_Buffer_Locality_read = 0.229386
Row_Buffer_Locality_write = 0.141758
Bank_Level_Parallism = 2.573877
Bank_Level_Parallism_Col = 1.506940
Bank_Level_Parallism_Ready = 1.093818
write_to_read_ratio_blp_rw_average = 0.026623
GrpLevelPara = 1.366134 

BW Util details:
bwutil = 0.119671 
total_CMD = 72707232 
util_bw = 8700960 
Wasted_Col = 23684181 
Wasted_Row = 9400250 
Idle = 30921841 

BW Util Bottlenecks: 
RCDc_limit = 31267707 
RCDWRc_limit = 311902 
WTRc_limit = 983868 
RTWc_limit = 885358 
CCDLc_limit = 1188552 
rwq = 0 
CCDLc_limit_alone = 1104078 
WTRc_limit_alone = 943834 
RTWc_limit_alone = 840918 

Commands details: 
total_CMD = 72707232 
n_nop = 67395840 
Read = 2096897 
Write = 0 
L2_Alloc = 0 
L2_WB = 78343 
n_act = 1649580 
n_pre = 1649564 
n_ref = 0 
n_req = 2136133 
total_req = 2175240 

Dual Bus Interface Util: 
issued_total_row = 3299144 
issued_total_col = 2175240 
Row_Bus_Util =  0.045376 
CoL_Bus_Util = 0.029918 
Either_Row_CoL_Bus_Util = 0.073052 
Issued_on_Two_Bus_Simul_Util = 0.002242 
issued_two_Eff = 0.030687 
queue_avg = 0.684424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.684424
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67337838 n_act=1670005 n_pre=1669989 n_ref_event=0 n_req=2157972 n_rd=2118316 n_rd_L2_A=0 n_write=0 n_wr_bk=78747 bw_util=0.1209
n_activity=47677371 dram_eff=0.1843
bk0: 134173a 66000735i bk1: 130454a 66239525i bk2: 125912a 66431114i bk3: 126212a 66435629i bk4: 131755a 66120727i bk5: 136177a 65890653i bk6: 124879a 66516286i bk7: 126968a 66418866i bk8: 138942a 65677365i bk9: 132771a 66061087i bk10: 138947a 65656264i bk11: 134036a 65911208i bk12: 142120a 65477579i bk13: 141526a 65478915i bk14: 127030a 66351074i bk15: 126414a 66430103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226127
Row_Buffer_Locality_read = 0.227723
Row_Buffer_Locality_write = 0.140836
Bank_Level_Parallism = 2.596181
Bank_Level_Parallism_Col = 1.512028
Bank_Level_Parallism_Ready = 1.092850
write_to_read_ratio_blp_rw_average = 0.026779
GrpLevelPara = 1.369760 

BW Util details:
bwutil = 0.120872 
total_CMD = 72707232 
util_bw = 8788252 
Wasted_Col = 23847900 
Wasted_Row = 9349310 
Idle = 30721770 

BW Util Bottlenecks: 
RCDc_limit = 31594655 
RCDWRc_limit = 315859 
WTRc_limit = 1011934 
RTWc_limit = 915447 
CCDLc_limit = 1210238 
rwq = 0 
CCDLc_limit_alone = 1123094 
WTRc_limit_alone = 970517 
RTWc_limit_alone = 869720 

Commands details: 
total_CMD = 72707232 
n_nop = 67337838 
Read = 2118316 
Write = 0 
L2_Alloc = 0 
L2_WB = 78747 
n_act = 1670005 
n_pre = 1669989 
n_ref = 0 
n_req = 2157972 
total_req = 2197063 

Dual Bus Interface Util: 
issued_total_row = 3339994 
issued_total_col = 2197063 
Row_Bus_Util =  0.045938 
CoL_Bus_Util = 0.030218 
Either_Row_CoL_Bus_Util = 0.073850 
Issued_on_Two_Bus_Simul_Util = 0.002306 
issued_two_Eff = 0.031226 
queue_avg = 0.676586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.676586
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67341517 n_act=1669926 n_pre=1669910 n_ref_event=0 n_req=2153691 n_rd=2114225 n_rd_L2_A=0 n_write=0 n_wr_bk=78701 bw_util=0.1206
n_activity=47662526 dram_eff=0.184
bk0: 132974a 66034679i bk1: 131968a 66141610i bk2: 127110a 66353557i bk3: 131206a 66158611i bk4: 132019a 66083092i bk5: 131133a 66153204i bk6: 124356a 66526813i bk7: 126118a 66496194i bk8: 135952a 65849604i bk9: 134482a 65978997i bk10: 135868a 65815665i bk11: 137049a 65816563i bk12: 137001a 65744023i bk13: 141683a 65503811i bk14: 126997a 66323518i bk15: 128309a 66342491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224625
Row_Buffer_Locality_read = 0.226107
Row_Buffer_Locality_write = 0.145214
Bank_Level_Parallism = 2.590931
Bank_Level_Parallism_Col = 1.510647
Bank_Level_Parallism_Ready = 1.092108
write_to_read_ratio_blp_rw_average = 0.026438
GrpLevelPara = 1.368650 

BW Util details:
bwutil = 0.120644 
total_CMD = 72707232 
util_bw = 8771704 
Wasted_Col = 23865688 
Wasted_Row = 9340053 
Idle = 30729787 

BW Util Bottlenecks: 
RCDc_limit = 31606219 
RCDWRc_limit = 313985 
WTRc_limit = 1012921 
RTWc_limit = 900157 
CCDLc_limit = 1209969 
rwq = 0 
CCDLc_limit_alone = 1123003 
WTRc_limit_alone = 970487 
RTWc_limit_alone = 855625 

Commands details: 
total_CMD = 72707232 
n_nop = 67341517 
Read = 2114225 
Write = 0 
L2_Alloc = 0 
L2_WB = 78701 
n_act = 1669926 
n_pre = 1669910 
n_ref = 0 
n_req = 2153691 
total_req = 2192926 

Dual Bus Interface Util: 
issued_total_row = 3339836 
issued_total_col = 2192926 
Row_Bus_Util =  0.045935 
CoL_Bus_Util = 0.030161 
Either_Row_CoL_Bus_Util = 0.073799 
Issued_on_Two_Bus_Simul_Util = 0.002298 
issued_two_Eff = 0.031132 
queue_avg = 0.660345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.660345
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67391965 n_act=1651085 n_pre=1651069 n_ref_event=0 n_req=2136366 n_rd=2096924 n_rd_L2_A=0 n_write=0 n_wr_bk=78674 bw_util=0.1197
n_activity=47635577 dram_eff=0.1827
bk0: 133396a 66050102i bk1: 131384a 66165880i bk2: 123178a 66595417i bk3: 122885a 66656429i bk4: 132383a 66106959i bk5: 130169a 66253844i bk6: 127425a 66375043i bk7: 125373a 66522433i bk8: 137475a 65826956i bk9: 135283a 65922340i bk10: 137059a 65750893i bk11: 131351a 66128985i bk12: 139990a 65576428i bk13: 138931a 65677432i bk14: 125614a 66424356i bk15: 125028a 66509867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227156
Row_Buffer_Locality_read = 0.228752
Row_Buffer_Locality_write = 0.142336
Bank_Level_Parallism = 2.571338
Bank_Level_Parallism_Col = 1.507818
Bank_Level_Parallism_Ready = 1.094873
write_to_read_ratio_blp_rw_average = 0.026806
GrpLevelPara = 1.366163 

BW Util details:
bwutil = 0.119691 
total_CMD = 72707232 
util_bw = 8702392 
Wasted_Col = 23710945 
Wasted_Row = 9414248 
Idle = 30879647 

BW Util Bottlenecks: 
RCDc_limit = 31292586 
RCDWRc_limit = 313950 
WTRc_limit = 998129 
RTWc_limit = 895655 
CCDLc_limit = 1189033 
rwq = 0 
CCDLc_limit_alone = 1103683 
WTRc_limit_alone = 957039 
RTWc_limit_alone = 851395 

Commands details: 
total_CMD = 72707232 
n_nop = 67391965 
Read = 2096924 
Write = 0 
L2_Alloc = 0 
L2_WB = 78674 
n_act = 1651085 
n_pre = 1651069 
n_ref = 0 
n_req = 2136366 
total_req = 2175598 

Dual Bus Interface Util: 
issued_total_row = 3302154 
issued_total_col = 2175598 
Row_Bus_Util =  0.045417 
CoL_Bus_Util = 0.029923 
Either_Row_CoL_Bus_Util = 0.073105 
Issued_on_Two_Bus_Simul_Util = 0.002235 
issued_two_Eff = 0.030569 
queue_avg = 0.668326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.668326
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67367079 n_act=1660124 n_pre=1660108 n_ref_event=0 n_req=2145411 n_rd=2106138 n_rd_L2_A=0 n_write=0 n_wr_bk=78520 bw_util=0.1202
n_activity=47635138 dram_eff=0.1834
bk0: 133546a 66056199i bk1: 130876a 66226164i bk2: 127371a 66386745i bk3: 128050a 66378105i bk4: 130116a 66211209i bk5: 129922a 66270928i bk6: 126176a 66441666i bk7: 125718a 66508407i bk8: 137523a 65781408i bk9: 134779a 65927147i bk10: 137354a 65751448i bk11: 135343a 65871757i bk12: 138223a 65688050i bk13: 138289a 65681331i bk14: 127424a 66343347i bk15: 125428a 66517639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226201
Row_Buffer_Locality_read = 0.227798
Row_Buffer_Locality_write = 0.140606
Bank_Level_Parallism = 2.580029
Bank_Level_Parallism_Col = 1.507199
Bank_Level_Parallism_Ready = 1.090732
write_to_read_ratio_blp_rw_average = 0.026511
GrpLevelPara = 1.367644 

BW Util details:
bwutil = 0.120189 
total_CMD = 72707232 
util_bw = 8738632 
Wasted_Col = 23764950 
Wasted_Row = 9374714 
Idle = 30828936 

BW Util Bottlenecks: 
RCDc_limit = 31433593 
RCDWRc_limit = 313405 
WTRc_limit = 1003437 
RTWc_limit = 884644 
CCDLc_limit = 1194293 
rwq = 0 
CCDLc_limit_alone = 1108646 
WTRc_limit_alone = 961177 
RTWc_limit_alone = 841257 

Commands details: 
total_CMD = 72707232 
n_nop = 67367079 
Read = 2106138 
Write = 0 
L2_Alloc = 0 
L2_WB = 78520 
n_act = 1660124 
n_pre = 1660108 
n_ref = 0 
n_req = 2145411 
total_req = 2184658 

Dual Bus Interface Util: 
issued_total_row = 3320232 
issued_total_col = 2184658 
Row_Bus_Util =  0.045666 
CoL_Bus_Util = 0.030047 
Either_Row_CoL_Bus_Util = 0.073447 
Issued_on_Two_Bus_Simul_Util = 0.002266 
issued_two_Eff = 0.030849 
queue_avg = 0.637272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.637272
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72707232 n_nop=67447863 n_act=1631936 n_pre=1631920 n_ref_event=0 n_req=2115402 n_rd=2076237 n_rd_L2_A=0 n_write=0 n_wr_bk=78351 bw_util=0.1185
n_activity=47547536 dram_eff=0.1813
bk0: 129752a 66323008i bk1: 132467a 66156754i bk2: 122659a 66649842i bk3: 123545a 66617791i bk4: 133668a 66062537i bk5: 128611a 66342627i bk6: 122502a 66682321i bk7: 123712a 66669928i bk8: 130629a 66211592i bk9: 132845a 66089197i bk10: 134497a 65934868i bk11: 132934a 66033446i bk12: 137146a 65799280i bk13: 137476a 65786441i bk14: 126454a 66419365i bk15: 127340a 66386558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228549
Row_Buffer_Locality_read = 0.230252
Row_Buffer_Locality_write = 0.138287
Bank_Level_Parallism = 2.543972
Bank_Level_Parallism_Col = 1.501649
Bank_Level_Parallism_Ready = 1.094093
write_to_read_ratio_blp_rw_average = 0.026662
GrpLevelPara = 1.361288 

BW Util details:
bwutil = 0.118535 
total_CMD = 72707232 
util_bw = 8618352 
Wasted_Col = 23549492 
Wasted_Row = 9470324 
Idle = 31069064 

BW Util Bottlenecks: 
RCDc_limit = 30982051 
RCDWRc_limit = 314860 
WTRc_limit = 997513 
RTWc_limit = 866529 
CCDLc_limit = 1171766 
rwq = 0 
CCDLc_limit_alone = 1087585 
WTRc_limit_alone = 955512 
RTWc_limit_alone = 824349 

Commands details: 
total_CMD = 72707232 
n_nop = 67447863 
Read = 2076237 
Write = 0 
L2_Alloc = 0 
L2_WB = 78351 
n_act = 1631936 
n_pre = 1631920 
n_ref = 0 
n_req = 2115402 
total_req = 2154588 

Dual Bus Interface Util: 
issued_total_row = 3263856 
issued_total_col = 2154588 
Row_Bus_Util =  0.044890 
CoL_Bus_Util = 0.029634 
Either_Row_CoL_Bus_Util = 0.072336 
Issued_on_Two_Bus_Simul_Util = 0.002188 
issued_two_Eff = 0.030246 
queue_avg = 0.626133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.626133

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2397806, Miss = 1058732, Miss_rate = 0.442, Pending_hits = 4021, Reservation_fails = 1144
L2_cache_bank[1]: Access = 2432282, Miss = 1056081, Miss_rate = 0.434, Pending_hits = 3113, Reservation_fails = 285
L2_cache_bank[2]: Access = 2414107, Miss = 1046082, Miss_rate = 0.433, Pending_hits = 2806, Reservation_fails = 574
L2_cache_bank[3]: Access = 2542186, Miss = 1052691, Miss_rate = 0.414, Pending_hits = 2930, Reservation_fails = 1973
L2_cache_bank[4]: Access = 2418238, Miss = 1059360, Miss_rate = 0.438, Pending_hits = 3094, Reservation_fails = 147
L2_cache_bank[5]: Access = 2384401, Miss = 1051204, Miss_rate = 0.441, Pending_hits = 2993, Reservation_fails = 926
L2_cache_bank[6]: Access = 2440263, Miss = 1048255, Miss_rate = 0.430, Pending_hits = 3091, Reservation_fails = 2077
L2_cache_bank[7]: Access = 2410418, Miss = 1048933, Miss_rate = 0.435, Pending_hits = 3059, Reservation_fails = 1964
L2_cache_bank[8]: Access = 2809406, Miss = 1045417, Miss_rate = 0.372, Pending_hits = 4165, Reservation_fails = 3824
L2_cache_bank[9]: Access = 2442555, Miss = 1041498, Miss_rate = 0.426, Pending_hits = 3199, Reservation_fails = 2264
L2_cache_bank[10]: Access = 2441139, Miss = 1052280, Miss_rate = 0.431, Pending_hits = 3613, Reservation_fails = 3094
L2_cache_bank[11]: Access = 2370749, Miss = 1057563, Miss_rate = 0.446, Pending_hits = 3295, Reservation_fails = 2829
L2_cache_bank[12]: Access = 2520884, Miss = 1043393, Miss_rate = 0.414, Pending_hits = 3498, Reservation_fails = 5423
L2_cache_bank[13]: Access = 2438030, Miss = 1053514, Miss_rate = 0.432, Pending_hits = 3362, Reservation_fails = 2175
L2_cache_bank[14]: Access = 2484730, Miss = 1063766, Miss_rate = 0.428, Pending_hits = 3304, Reservation_fails = 1412
L2_cache_bank[15]: Access = 2438318, Miss = 1054567, Miss_rate = 0.432, Pending_hits = 3081, Reservation_fails = 3389
L2_cache_bank[16]: Access = 2418530, Miss = 1052287, Miss_rate = 0.435, Pending_hits = 3792, Reservation_fails = 844
L2_cache_bank[17]: Access = 2458188, Miss = 1061958, Miss_rate = 0.432, Pending_hits = 3098, Reservation_fails = 1119
L2_cache_bank[18]: Access = 2404681, Miss = 1056533, Miss_rate = 0.439, Pending_hits = 3201, Reservation_fails = 1699
L2_cache_bank[19]: Access = 2430913, Miss = 1040413, Miss_rate = 0.428, Pending_hits = 3055, Reservation_fails = 1529
L2_cache_bank[20]: Access = 2480728, Miss = 1057742, Miss_rate = 0.426, Pending_hits = 3019, Reservation_fails = 1609
L2_cache_bank[21]: Access = 2399259, Miss = 1048416, Miss_rate = 0.437, Pending_hits = 2947, Reservation_fails = 4568
L2_cache_bank[22]: Access = 2437783, Miss = 1037316, Miss_rate = 0.426, Pending_hits = 3144, Reservation_fails = 1922
L2_cache_bank[23]: Access = 2415469, Miss = 1038937, Miss_rate = 0.430, Pending_hits = 2996, Reservation_fails = 2538
L2_total_cache_accesses = 58831063
L2_total_cache_misses = 25226938
L2_total_cache_miss_rate = 0.4288
L2_total_cache_pending_hits = 77876
L2_total_cache_reservation_fails = 49328
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31995349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9839346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15387314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 77874
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1530900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57299883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531180
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2297
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 47031
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=58831063
icnt_total_pkts_simt_to_mem=58831063
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 58831063
Req_Network_cycles = 28351778
Req_Network_injected_packets_per_cycle =       2.0750 
Req_Network_conflicts_per_cycle =       0.2248
Req_Network_conflicts_per_cycle_util =       0.3455
Req_Bank_Level_Parallism =       3.1896
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4538
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2603

Reply_Network_injected_packets_num = 58831063
Reply_Network_cycles = 28351778
Reply_Network_injected_packets_per_cycle =        2.0750
Reply_Network_conflicts_per_cycle =        1.2823
Reply_Network_conflicts_per_cycle_util =       1.9631
Reply_Bank_Level_Parallism =       3.1768
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1764
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0692
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 9 hrs, 25 min, 14 sec (120314 sec)
gpgpu_simulation_rate = 5195 (inst/sec)
gpgpu_simulation_rate = 235 (cycle/sec)
gpgpu_silicon_slowdown = 5808510x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 11: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 11 
gpu_sim_cycle = 5102797
gpu_sim_insn = 96737802
gpu_ipc =      18.9578
gpu_tot_sim_cycle = 33454575
gpu_tot_sim_insn = 721858128
gpu_tot_ipc =      21.5773
gpu_tot_issued_cta = 39380
gpu_occupancy = 27.6143% 
gpu_tot_occupancy = 28.4440% 
max_total_param_size = 0
gpu_stall_dramfull = 935013
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9992
partiton_level_parallism_total  =       2.0635
partiton_level_parallism_util =       3.0787
partiton_level_parallism_util_total  =       3.1733
L2_BW  =      87.3254 GB/Sec
L2_BW_total  =      90.1325 GB/Sec
gpu_total_sim_rate=5058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4245749, Miss = 2470519, Miss_rate = 0.582, Pending_hits = 70167, Reservation_fails = 705866
	L1D_cache_core[1]: Access = 4041279, Miss = 2354117, Miss_rate = 0.583, Pending_hits = 68672, Reservation_fails = 678116
	L1D_cache_core[2]: Access = 3748755, Miss = 2168619, Miss_rate = 0.578, Pending_hits = 63317, Reservation_fails = 641086
	L1D_cache_core[3]: Access = 4167297, Miss = 2430309, Miss_rate = 0.583, Pending_hits = 69694, Reservation_fails = 709707
	L1D_cache_core[4]: Access = 3883144, Miss = 2244915, Miss_rate = 0.578, Pending_hits = 66415, Reservation_fails = 656631
	L1D_cache_core[5]: Access = 3912933, Miss = 2270685, Miss_rate = 0.580, Pending_hits = 66911, Reservation_fails = 672051
	L1D_cache_core[6]: Access = 3838415, Miss = 2221818, Miss_rate = 0.579, Pending_hits = 64023, Reservation_fails = 668290
	L1D_cache_core[7]: Access = 3669712, Miss = 2096475, Miss_rate = 0.571, Pending_hits = 61002, Reservation_fails = 616384
	L1D_cache_core[8]: Access = 4134790, Miss = 2396324, Miss_rate = 0.580, Pending_hits = 72018, Reservation_fails = 701097
	L1D_cache_core[9]: Access = 3981276, Miss = 2315615, Miss_rate = 0.582, Pending_hits = 67287, Reservation_fails = 689552
	L1D_cache_core[10]: Access = 3583697, Miss = 2051762, Miss_rate = 0.573, Pending_hits = 59616, Reservation_fails = 611071
	L1D_cache_core[11]: Access = 3630150, Miss = 2084556, Miss_rate = 0.574, Pending_hits = 62133, Reservation_fails = 622334
	L1D_cache_core[12]: Access = 3970837, Miss = 2314557, Miss_rate = 0.583, Pending_hits = 66766, Reservation_fails = 676000
	L1D_cache_core[13]: Access = 3644549, Miss = 2106758, Miss_rate = 0.578, Pending_hits = 62967, Reservation_fails = 612568
	L1D_cache_core[14]: Access = 3659673, Miss = 2112545, Miss_rate = 0.577, Pending_hits = 63837, Reservation_fails = 625327
	L1D_cache_core[15]: Access = 3926542, Miss = 2278645, Miss_rate = 0.580, Pending_hits = 67796, Reservation_fails = 672155
	L1D_cache_core[16]: Access = 3631046, Miss = 2091895, Miss_rate = 0.576, Pending_hits = 60886, Reservation_fails = 626312
	L1D_cache_core[17]: Access = 3638114, Miss = 2077853, Miss_rate = 0.571, Pending_hits = 59079, Reservation_fails = 611092
	L1D_cache_core[18]: Access = 4053487, Miss = 2333869, Miss_rate = 0.576, Pending_hits = 69284, Reservation_fails = 669690
	L1D_cache_core[19]: Access = 4222210, Miss = 2487544, Miss_rate = 0.589, Pending_hits = 71896, Reservation_fails = 739785
	L1D_cache_core[20]: Access = 3695827, Miss = 2114615, Miss_rate = 0.572, Pending_hits = 61153, Reservation_fails = 627344
	L1D_cache_core[21]: Access = 4208890, Miss = 2425274, Miss_rate = 0.576, Pending_hits = 72198, Reservation_fails = 697811
	L1D_cache_core[22]: Access = 4022787, Miss = 2347435, Miss_rate = 0.584, Pending_hits = 68110, Reservation_fails = 697173
	L1D_cache_core[23]: Access = 4026313, Miss = 2311700, Miss_rate = 0.574, Pending_hits = 69642, Reservation_fails = 670798
	L1D_cache_core[24]: Access = 4210703, Miss = 2461241, Miss_rate = 0.585, Pending_hits = 71772, Reservation_fails = 721667
	L1D_cache_core[25]: Access = 3776726, Miss = 2171652, Miss_rate = 0.575, Pending_hits = 63000, Reservation_fails = 625364
	L1D_cache_core[26]: Access = 3597560, Miss = 2056550, Miss_rate = 0.572, Pending_hits = 61954, Reservation_fails = 611964
	L1D_cache_core[27]: Access = 4224058, Miss = 2468664, Miss_rate = 0.584, Pending_hits = 71478, Reservation_fails = 716322
	L1D_cache_core[28]: Access = 3780911, Miss = 2164421, Miss_rate = 0.572, Pending_hits = 63860, Reservation_fails = 628777
	L1D_cache_core[29]: Access = 3801454, Miss = 2187873, Miss_rate = 0.576, Pending_hits = 64276, Reservation_fails = 635523
	L1D_total_cache_accesses = 116928884
	L1D_total_cache_misses = 67618805
	L1D_total_cache_miss_rate = 0.5783
	L1D_total_cache_pending_hits = 1981209
	L1D_total_cache_reservation_fails = 19837857
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45915140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1981126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58174764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19811907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9326674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1981130
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1413730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115397704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531180

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13080538
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6728823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25889
ctas_completed 39380, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
149696, 212281, 140085, 154055, 141044, 154052, 151143, 151040, 128378, 156036, 119217, 183344, 151692, 146224, 121530, 153217, 111848, 131880, 130850, 135984, 118752, 135857, 135154, 124484, 123724, 120434, 162462, 144982, 126395, 143856, 125389, 125015, 
gpgpu_n_tot_thrd_icount = 4089651648
gpgpu_n_tot_w_icount = 127801614
gpgpu_n_stall_shd_mem = 36092688
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67501434
gpgpu_n_mem_write_global = 1531180
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 138862683
gpgpu_n_store_insn = 3637873
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36659200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32354771
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3737917
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5899529	W0_Idle:549236400	W0_Scoreboard:-1827465423	W1:67387402	W2:13075318	W3:6395229	W4:4187576	W5:3145414	W6:2564081	W7:2207881	W8:1918812	W9:1662499	W10:1467095	W11:1331734	W12:1259578	W13:1245058	W14:1169764	W15:1161635	W16:1030346	W17:977200	W18:846721	W19:750923	W20:687155	W21:670682	W22:675619	W23:672696	W24:661985	W25:632273	W26:553892	W27:438506	W28:347384	W29:348605	W30:457692	W31:561796	W32:7309063
single_issue_nums: WS0:32125997	WS1:31364629	WS2:32482556	WS3:31828432	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540011472 {8:67501434,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61247200 {40:1531180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2700057360 {40:67501434,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12249440 {8:1531180,}
maxmflatency = 6478 
max_icnt2mem_latency = 4095 
maxmrqlatency = 3880 
max_icnt2sh_latency = 253 
averagemflatency = 314 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:24056329 	418603 	751601 	1566992 	2232658 	846111 	279516 	246952 	176559 	29783 	2044 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34429207 	33109383 	1137560 	274147 	75540 	6777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	63332165 	3554535 	922368 	998182 	180757 	38703 	5904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	55772088 	7194668 	3315296 	1912179 	677778 	145214 	15391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1356 	31918 	85 	22 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    403366    196797    706058    330844    351246    491102    331900 
dram[1]:    341177    320859    390913    531419    570462    241585    232102    308517    193904    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    216745    259422    303513    278968    238357    330511    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    524342    271224    509422    657154    248811    372818    222714    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    256187    231516    964178    275749    359582    221276    401253    316261    295438    370610 
dram[5]:    394604    328407    519662    299012    683415    269282    190633    244082    467535    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    272399    277194    422192    363758    456095    377122    539940 
dram[7]:    294929    231502    270737    585372    349829    269167    275435    375371    253294    348175    276371    347218    205021    231535    273516    694830 
dram[8]:    291283    182607    235535    242915    273333    380367    294758    232509    233398    425061    226704    210070    284655    227942    259239    430560 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    521298    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    394696    319414    459545    295118    390356 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    258429    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.287146  1.292303  1.287000  1.300197  1.289703  1.294994  1.296156  1.307985  1.274101  1.277201  1.269455  1.271526  1.268826  1.279983  1.286677  1.298327 
dram[1]:  1.292880  1.298591  1.303891  1.302548  1.294469  1.300558  1.305200  1.312090  1.273755  1.277779  1.278230  1.269545  1.274473  1.275742  1.303361  1.297929 
dram[2]:  1.296497  1.301498  1.303001  1.297892  1.290394  1.293972  1.304206  1.301736  1.279775  1.282321  1.271036  1.276166  1.272162  1.272917  1.300136  1.295909 
dram[3]:  1.299316  1.293245  1.297099  1.297837  1.289754  1.293166  1.305159  1.302266  1.285081  1.283870  1.275186  1.278783  1.279459  1.280570  1.295024  1.300161 
dram[4]:  1.292765  1.296369  1.299461  1.299321  1.283834  1.291380  1.295974  1.301618  1.272150  1.280120  1.275210  1.281684  1.276283  1.275933  1.294422  1.309292 
dram[5]:  1.295620  1.303110  1.306216  1.299515  1.291700  1.287700  1.308481  1.304739  1.274499  1.273487  1.279608  1.271914  1.280209  1.279314  1.309222  1.304727 
dram[6]:  1.302787  1.296304  1.308910  1.301768  1.290248  1.299935  1.301901  1.299460  1.281350  1.277527  1.282723  1.275444  1.271918  1.281022  1.310273  1.304354 
dram[7]:  1.293864  1.299495  1.297189  1.301790  1.288859  1.288065  1.306647  1.296963  1.272338  1.286319  1.275296  1.278568  1.278203  1.271975  1.302302  1.301504 
dram[8]:  1.286815  1.294965  1.291044  1.289623  1.286679  1.293103  1.296718  1.303930  1.270167  1.282956  1.271240  1.283147  1.275719  1.275241  1.293433  1.304033 
dram[9]:  1.295176  1.296114  1.304338  1.306046  1.291833  1.296072  1.294382  1.299013  1.278173  1.282581  1.276138  1.285729  1.273056  1.280968  1.302465  1.306090 
dram[10]:  1.294071  1.301517  1.302527  1.301143  1.288646  1.298267  1.295447  1.299204  1.274323  1.274990  1.276188  1.276644  1.275375  1.277934  1.298935  1.307967 
dram[11]:  1.305181  1.297830  1.308818  1.303410  1.290510  1.298341  1.305874  1.308695  1.287610  1.281150  1.276982  1.282200  1.278502  1.279512  1.299636  1.296838 
average row locality = 30607525/23727422 = 1.289964
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    157905    157012    152947    151716    158947    158503    148989    148296    161796    163147    163211    164831    166843    164756    154237    153710 
dram[1]:    159256    156238    149344    155479    156208    154162    147758    144637    161884    163301    158148    165886    167726    165026    149372    152741 
dram[2]:    154626    155285    151071    150536    159747    156755    152824    149467    161140    160831    164576    161494    168727    166544    153111    155039 
dram[3]:    156282    157883    151647    152142    154604    155687    150020    151241    159822    160063    162873    161526    164062    164291    153115    149629 
dram[4]:    155422    155939    149041    150605    155982    156709    149846    146987    160200    159774    161860    159359    164960    166491    151208    148373 
dram[5]:    156872    154858    148913    152127    161690    160608    150904    149340    159904    161490    159850    164930    166987    167548    151658    152442 
dram[6]:    154070    157361    148294    152507    157690    151775    151170    152373    159236    163507    158580    163100    166908    165743    150718    151931 
dram[7]:    160091    155831    150326    150728    157234    162539    148920    151572    165853    158520    166078    160169    169893    169366    151753    151092 
dram[8]:    158859    157525    151812    156585    157646    156508    148433    150489    162477    160691    162399    163855    163899    169288    151853    153263 
dram[9]:    159260    157005    147083    146863    158048    155310    152084    149676    164135    161637    163619    157039    167402    166236    150090    149379 
dram[10]:    159544    156332    152102    152879    155409    155119    150637    150007    164240    160870    164236    161794    165229    165438    152366    149877 
dram[11]:    154974    158049    146354    147635    159594    153522    146312    147679    156001    158627    160738    158869    163973    164399    151096    152322 
total dram reads = 30135148
bank skew: 169893/144637 = 1.17
chip skew: 2529965/2480144 = 1.02
number of total write accesses:
dram[0]:      4760      4713      4766      4719      4807      4728      4805      4796      4939      4977      5189      5275      5196      5243      4884      4856 
dram[1]:      4782      4751      4694      4683      4804      4721      4828      4744      5072      5032      5185      5175      5214      5126      4819      4921 
dram[2]:      4755      4763      4689      4679      4820      4852      4828      4824      5024      4990      5155      5280      5207      5205      4810      4813 
dram[3]:      4770      4754      4699      4701      4831      4805      4814      4799      4949      4917      5243      5192      5227      5268      4775      4723 
dram[4]:      4743      4792      4654      4687      4796      4789      4853      4850      4985      4994      5273      5188      5209      5043      4896      4773 
dram[5]:      4746      4679      4693      4775      4847      4847      4780      4842      4992      4984      5187      5264      5233      5200      4775      4824 
dram[6]:      4733      4751      4643      4728      4717      4760      4876      4892      4932      5010      5183      5242      5115      5200      4796      4765 
dram[7]:      4765      4708      4663      4712      4796      4821      4815      4792      5053      5013      5262      5296      5326      5235      4784      4706 
dram[8]:      4801      4755      4772      4753      4799      4780      4799      4827      4962      4987      5298      5169      5158      5212      4817      4812 
dram[9]:      4789      4770      4657      4674      4832      4839      4860      4761      5037      4986      5294      5242      5246      5111      4805      4772 
dram[10]:      4777      4772      4698      4726      4824      4784      4803      4781      4997      5033      5188      5181      5180      5248      4784      4745 
dram[11]:      4747      4721      4663      4666      4847      4840      4756      4792      4990      4919      5261      5248      5143      5156      4765      4837 
total dram writes = 942896
bank skew: 5326/4643 = 1.15
chip skew: 78747/78343 = 1.01
average mf latency per bank:
dram[0]:        632       657       649       682       637       642       658       677       694       701       770       721       708       758       678       668
dram[1]:        643       682       663       649       630       690       652       744       720       727       759       805       705       747       703       670
dram[2]:        675       648       676       674       661       635       640       670       665       683       741       702       732       756       693       681
dram[3]:        708       659       662       658       635       648       668       659       752       732       739       759       697       687       723       693
dram[4]:        663       691       761       653       685       652       663       661       691       742       749       746       757       741      1303       747
dram[5]:        669       688       713       664       648       648       693       639       715       667       803       720       774       768       755       706
dram[6]:        689       686       739       686       704       663       654       650       747       721       775       738       756       723       749       699
dram[7]:        662       697       735       676       710       643       699       637       661       699       760       713       696       726       700       727
dram[8]:        623       631       670       646       614       675       679       666       699       681       720       795       746       734       721       692
dram[9]:        653       674       757       661       657       624       633       712       664       720       709       730       719       733       717       728
dram[10]:        639       631       727       645       633       654       701       663       708       657       758       792       708       698       712       749
dram[11]:        666       620       712       682       620       636       716       719       735       749       686       747       782       715       703       689
maximum mf latency per bank:
dram[0]:       4949      5175      5186      4953      5687      5582      5050      5596      5397      4844      5215      5183      5101      5260      5174      5247
dram[1]:       4721      5312      4687      5264      4827      5155      5206      5590      4933      5412      4826      5127      5035      5556      4819      5391
dram[2]:       5440      5172      5358      5079      5045      5387      5574      5471      5479      5444      5200      5265      5215      5422      5461      5445
dram[3]:       5324      5092      5604      5622      5599      5314      5374      5397      5884      4929      5568      4986      5434      5451      5876      5433
dram[4]:       5648      5254      6035      5467      5760      5534      5465      5692      5633      5239      5860      5140      5923      5592      6156      5282
dram[5]:       5007      5771      5112      5781      5652      5821      5729      5364      5495      5322      5582      5383      5789      5536      5436      5664
dram[6]:       5697      5677      5542      5303      5635      5648      5520      5363      5215      4959      5243      5070      5495      5679      5521      5430
dram[7]:       5511      4741      5183      5378      5277      5040      5327      5044      4628      4894      5525      5494      5354      5051      5326      5177
dram[8]:       4920      5144      5032      5300      4971      5022      5009      5194      4845      5164      4841      5242      4919      5386      5096      5857
dram[9]:       5368      5396      5544      5133      5699      5200      5110      5173      5072      5011      5439      5487      5088      5288      5494      5237
dram[10]:       4971      5336      4775      5025      5110      5608      5065      5183      4698      4999      5032      5009      4993      5419      5342      5091
dram[11]:       5317      5364      5188      5485      5692      5762      5319      6478      5425      5433      5108      5486      5212      5267      5189      5524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79401350 n_act=1995699 n_pre=1995683 n_ref_event=0 n_req=2566222 n_rd=2526846 n_rd_L2_A=0 n_write=0 n_wr_bk=78653 bw_util=0.1215
n_activity=56444844 dram_eff=0.1846
bk0: 157905a 77888582i bk1: 157012a 77976777i bk2: 152947a 78131303i bk3: 151716a 78273147i bk4: 158947a 77869987i bk5: 158503a 77929715i bk6: 148989a 78392891i bk7: 148296a 78518907i bk8: 161796a 77681100i bk9: 163147a 77618684i bk10: 163211a 77495574i bk11: 164831a 77425408i bk12: 166843a 77272788i bk13: 164756a 77445584i bk14: 154237a 78015312i bk15: 153710a 78131083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222323
Row_Buffer_Locality_read = 0.223593
Row_Buffer_Locality_write = 0.140822
Bank_Level_Parallism = 2.607579
Bank_Level_Parallism_Col = 1.498986
Bank_Level_Parallism_Ready = 1.084219
write_to_read_ratio_blp_rw_average = 0.022001
GrpLevelPara = 1.366049 

BW Util details:
bwutil = 0.121478 
total_CMD = 85793194 
util_bw = 10421996 
Wasted_Col = 28382586 
Wasted_Row = 11007756 
Idle = 35980856 

BW Util Bottlenecks: 
RCDc_limit = 37832004 
RCDWRc_limit = 314957 
WTRc_limit = 1011080 
RTWc_limit = 876280 
CCDLc_limit = 1431541 
rwq = 0 
CCDLc_limit_alone = 1346873 
WTRc_limit_alone = 969211 
RTWc_limit_alone = 833481 

Commands details: 
total_CMD = 85793194 
n_nop = 79401350 
Read = 2526846 
Write = 0 
L2_Alloc = 0 
L2_WB = 78653 
n_act = 1995699 
n_pre = 1995683 
n_ref = 0 
n_req = 2566222 
total_req = 2605499 

Dual Bus Interface Util: 
issued_total_row = 3991382 
issued_total_col = 2605499 
Row_Bus_Util =  0.046523 
CoL_Bus_Util = 0.030370 
Either_Row_CoL_Bus_Util = 0.074503 
Issued_on_Two_Bus_Simul_Util = 0.002390 
issued_two_Eff = 0.032078 
queue_avg = 0.645085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.645085
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79458544 n_act=1973065 n_pre=1973049 n_ref_event=0 n_req=2546507 n_rd=2507166 n_rd_L2_A=0 n_write=0 n_wr_bk=78551 bw_util=0.1206
n_activity=56351834 dram_eff=0.1835
bk0: 159256a 77885945i bk1: 156238a 78091241i bk2: 149344a 78453757i bk3: 155479a 78157596i bk4: 156208a 78049523i bk5: 154162a 78216487i bk6: 147758a 78555195i bk7: 144637a 78764810i bk8: 161884a 77701927i bk9: 163301a 77642834i bk10: 158148a 77857171i bk11: 165886a 77428487i bk12: 167726a 77298483i bk13: 165026a 77446838i bk14: 149372a 78402055i bk15: 152741a 78237636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225191
Row_Buffer_Locality_read = 0.226574
Row_Buffer_Locality_write = 0.137058
Bank_Level_Parallism = 2.576148
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.083724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.120556 
total_CMD = 85793194 
util_bw = 10342868 
Wasted_Col = 28183395 
Wasted_Row = 11067681 
Idle = 36199250 

BW Util Bottlenecks: 
RCDc_limit = 37456469 
RCDWRc_limit = 316689 
WTRc_limit = 996925 
RTWc_limit = 883275 
CCDLc_limit = 1411353 
rwq = 0 
CCDLc_limit_alone = 1326150 
WTRc_limit_alone = 955566 
RTWc_limit_alone = 839431 

Commands details: 
total_CMD = 85793194 
n_nop = 79458544 
Read = 2507166 
Write = 0 
L2_Alloc = 0 
L2_WB = 78551 
n_act = 1973065 
n_pre = 1973049 
n_ref = 0 
n_req = 2546507 
total_req = 2585717 

Dual Bus Interface Util: 
issued_total_row = 3946114 
issued_total_col = 2585717 
Row_Bus_Util =  0.045996 
CoL_Bus_Util = 0.030139 
Either_Row_CoL_Bus_Util = 0.073836 
Issued_on_Two_Bus_Simul_Util = 0.002298 
issued_two_Eff = 0.031127 
queue_avg = 0.611595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.611595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79423836 n_act=1986175 n_pre=1986159 n_ref_event=0 n_req=2561090 n_rd=2521773 n_rd_L2_A=0 n_write=0 n_wr_bk=78694 bw_util=0.1212
n_activity=56327298 dram_eff=0.1847
bk0: 154626a 78096200i bk1: 155285a 78105064i bk2: 151071a 78338078i bk3: 150536a 78352980i bk4: 159747a 77828716i bk5: 156755a 78000985i bk6: 152824a 78271281i bk7: 149467a 78441002i bk8: 161140a 77727531i bk9: 160831a 77754921i bk10: 164576a 77462984i bk11: 161494a 77648528i bk12: 168727a 77217854i bk13: 166544a 77331872i bk14: 153111a 78151247i bk15: 155039a 78058963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224484
Row_Buffer_Locality_read = 0.225803
Row_Buffer_Locality_write = 0.139863
Bank_Level_Parallism = 2.601210
Bank_Level_Parallism_Col = 1.500354
Bank_Level_Parallism_Ready = 1.085343
write_to_read_ratio_blp_rw_average = 0.022227
GrpLevelPara = 1.366247 

BW Util details:
bwutil = 0.121244 
total_CMD = 85793194 
util_bw = 10401868 
Wasted_Col = 28259931 
Wasted_Row = 10998523 
Idle = 36132872 

BW Util Bottlenecks: 
RCDc_limit = 37646318 
RCDWRc_limit = 312103 
WTRc_limit = 994070 
RTWc_limit = 888340 
CCDLc_limit = 1423753 
rwq = 0 
CCDLc_limit_alone = 1338933 
WTRc_limit_alone = 952981 
RTWc_limit_alone = 844609 

Commands details: 
total_CMD = 85793194 
n_nop = 79423836 
Read = 2521773 
Write = 0 
L2_Alloc = 0 
L2_WB = 78694 
n_act = 1986175 
n_pre = 1986159 
n_ref = 0 
n_req = 2561090 
total_req = 2600467 

Dual Bus Interface Util: 
issued_total_row = 3972334 
issued_total_col = 2600467 
Row_Bus_Util =  0.046301 
CoL_Bus_Util = 0.030311 
Either_Row_CoL_Bus_Util = 0.074241 
Issued_on_Two_Bus_Simul_Util = 0.002371 
issued_two_Eff = 0.031941 
queue_avg = 0.648977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.648977
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79466933 n_act=1971194 n_pre=1971178 n_ref_event=0 n_req=2544149 n_rd=2504887 n_rd_L2_A=0 n_write=0 n_wr_bk=78467 bw_util=0.1204
n_activity=56337253 dram_eff=0.1834
bk0: 156282a 78044245i bk1: 157883a 77948412i bk2: 151647a 78283584i bk3: 152142a 78273912i bk4: 154604a 78097718i bk5: 155687a 78051403i bk6: 150020a 78410092i bk7: 151241a 78385649i bk8: 159822a 77844555i bk9: 160063a 77824240i bk10: 162873a 77574423i bk11: 161526a 77644467i bk12: 164062a 77514391i bk13: 164291a 77512379i bk14: 153115a 78147020i bk15: 149629a 78391555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225208
Row_Buffer_Locality_read = 0.226625
Row_Buffer_Locality_write = 0.134838
Bank_Level_Parallism = 2.582750
Bank_Level_Parallism_Col = 1.496551
Bank_Level_Parallism_Ready = 1.087875
write_to_read_ratio_blp_rw_average = 0.022160
GrpLevelPara = 1.362775 

BW Util details:
bwutil = 0.120446 
total_CMD = 85793194 
util_bw = 10333416 
Wasted_Col = 28165409 
Wasted_Row = 11065459 
Idle = 36228910 

BW Util Bottlenecks: 
RCDc_limit = 37418109 
RCDWRc_limit = 314204 
WTRc_limit = 998310 
RTWc_limit = 866749 
CCDLc_limit = 1405609 
rwq = 0 
CCDLc_limit_alone = 1322123 
WTRc_limit_alone = 957111 
RTWc_limit_alone = 824462 

Commands details: 
total_CMD = 85793194 
n_nop = 79466933 
Read = 2504887 
Write = 0 
L2_Alloc = 0 
L2_WB = 78467 
n_act = 1971194 
n_pre = 1971178 
n_ref = 0 
n_req = 2544149 
total_req = 2583354 

Dual Bus Interface Util: 
issued_total_row = 3942372 
issued_total_col = 2583354 
Row_Bus_Util =  0.045952 
CoL_Bus_Util = 0.030111 
Either_Row_CoL_Bus_Util = 0.073738 
Issued_on_Two_Bus_Simul_Util = 0.002325 
issued_two_Eff = 0.031530 
queue_avg = 0.630588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.630588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79488252 n_act=1964966 n_pre=1964950 n_ref_event=0 n_req=2532141 n_rd=2492756 n_rd_L2_A=0 n_write=0 n_wr_bk=78525 bw_util=0.1199
n_activity=56262047 dram_eff=0.1828
bk0: 155422a 78068824i bk1: 155939a 78070627i bk2: 149041a 78408464i bk3: 150605a 78384417i bk4: 155982a 78005245i bk5: 156709a 78033204i bk6: 149846a 78378575i bk7: 146987a 78572082i bk8: 160200a 77760250i bk9: 159774a 77834439i bk10: 161860a 77624457i bk11: 159359a 77799395i bk12: 164960a 77451969i bk13: 166491a 77396136i bk14: 151208a 78229347i bk15: 148373a 78486900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223993
Row_Buffer_Locality_read = 0.225331
Row_Buffer_Locality_write = 0.139368
Bank_Level_Parallism = 2.573396
Bank_Level_Parallism_Col = 1.494382
Bank_Level_Parallism_Ready = 1.085709
write_to_read_ratio_blp_rw_average = 0.022738
GrpLevelPara = 1.361508 

BW Util details:
bwutil = 0.119883 
total_CMD = 85793194 
util_bw = 10285124 
Wasted_Col = 28140187 
Wasted_Row = 11093857 
Idle = 36274026 

BW Util Bottlenecks: 
RCDc_limit = 37345869 
RCDWRc_limit = 316381 
WTRc_limit = 989164 
RTWc_limit = 895270 
CCDLc_limit = 1400358 
rwq = 0 
CCDLc_limit_alone = 1314809 
WTRc_limit_alone = 947952 
RTWc_limit_alone = 850933 

Commands details: 
total_CMD = 85793194 
n_nop = 79488252 
Read = 2492756 
Write = 0 
L2_Alloc = 0 
L2_WB = 78525 
n_act = 1964966 
n_pre = 1964950 
n_ref = 0 
n_req = 2532141 
total_req = 2571281 

Dual Bus Interface Util: 
issued_total_row = 3929916 
issued_total_col = 2571281 
Row_Bus_Util =  0.045807 
CoL_Bus_Util = 0.029971 
Either_Row_CoL_Bus_Util = 0.073490 
Issued_on_Two_Bus_Simul_Util = 0.002288 
issued_two_Eff = 0.031127 
queue_avg = 0.651792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.651792
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79430999 n_act=1982183 n_pre=1982167 n_ref_event=0 n_req=2559577 n_rd=2520121 n_rd_L2_A=0 n_write=0 n_wr_bk=78668 bw_util=0.1212
n_activity=56373038 dram_eff=0.1844
bk0: 156872a 77984451i bk1: 154858a 78163036i bk2: 148913a 78440362i bk3: 152127a 78287850i bk4: 161690a 77742369i bk5: 160608a 77776989i bk6: 150904a 78349877i bk7: 149340a 78455341i bk8: 159904a 77758125i bk9: 161490a 77696259i bk10: 159850a 77726797i bk11: 164930a 77433558i bk12: 166987a 77333522i bk13: 167548a 77291968i bk14: 151658a 78254186i bk15: 152442a 78251435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225585
Row_Buffer_Locality_read = 0.226878
Row_Buffer_Locality_write = 0.143020
Bank_Level_Parallism = 2.596519
Bank_Level_Parallism_Col = 1.501607
Bank_Level_Parallism_Ready = 1.087138
write_to_read_ratio_blp_rw_average = 0.022655
GrpLevelPara = 1.366047 

BW Util details:
bwutil = 0.121165 
total_CMD = 85793194 
util_bw = 10395156 
Wasted_Col = 28254301 
Wasted_Row = 11040406 
Idle = 36103331 

BW Util Bottlenecks: 
RCDc_limit = 37594514 
RCDWRc_limit = 314016 
WTRc_limit = 1008487 
RTWc_limit = 916751 
CCDLc_limit = 1426548 
rwq = 0 
CCDLc_limit_alone = 1338031 
WTRc_limit_alone = 966393 
RTWc_limit_alone = 870328 

Commands details: 
total_CMD = 85793194 
n_nop = 79430999 
Read = 2520121 
Write = 0 
L2_Alloc = 0 
L2_WB = 78668 
n_act = 1982183 
n_pre = 1982167 
n_ref = 0 
n_req = 2559577 
total_req = 2598789 

Dual Bus Interface Util: 
issued_total_row = 3964350 
issued_total_col = 2598789 
Row_Bus_Util =  0.046208 
CoL_Bus_Util = 0.030291 
Either_Row_CoL_Bus_Util = 0.074157 
Issued_on_Two_Bus_Simul_Util = 0.002342 
issued_two_Eff = 0.031584 
queue_avg = 0.700071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.700071
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79471064 n_act=1968700 n_pre=1968684 n_ref_event=0 n_req=2544199 n_rd=2504963 n_rd_L2_A=0 n_write=0 n_wr_bk=78343 bw_util=0.1204
n_activity=56269891 dram_eff=0.1836
bk0: 154070a 78192339i bk1: 157361a 78003262i bk2: 148294a 78482498i bk3: 152507a 78265487i bk4: 157690a 77939388i bk5: 151775a 78289190i bk6: 151170a 78328539i bk7: 152373a 78272770i bk8: 159236a 77856540i bk9: 163507a 77617093i bk10: 158580a 77826079i bk11: 163100a 77559542i bk12: 166908a 77303340i bk13: 165743a 77397631i bk14: 150718a 78313550i bk15: 151931a 78275023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226204
Row_Buffer_Locality_read = 0.227526
Row_Buffer_Locality_write = 0.141758
Bank_Level_Parallism = 2.585402
Bank_Level_Parallism_Col = 1.497582
Bank_Level_Parallism_Ready = 1.086772
write_to_read_ratio_blp_rw_average = 0.022406
GrpLevelPara = 1.363846 

BW Util details:
bwutil = 0.120443 
total_CMD = 85793194 
util_bw = 10333224 
Wasted_Col = 28128284 
Wasted_Row = 11063056 
Idle = 36268630 

BW Util Bottlenecks: 
RCDc_limit = 37374531 
RCDWRc_limit = 311902 
WTRc_limit = 983868 
RTWc_limit = 885358 
CCDLc_limit = 1410119 
rwq = 0 
CCDLc_limit_alone = 1325645 
WTRc_limit_alone = 943834 
RTWc_limit_alone = 840918 

Commands details: 
total_CMD = 85793194 
n_nop = 79471064 
Read = 2504963 
Write = 0 
L2_Alloc = 0 
L2_WB = 78343 
n_act = 1968700 
n_pre = 1968684 
n_ref = 0 
n_req = 2544199 
total_req = 2583306 

Dual Bus Interface Util: 
issued_total_row = 3937384 
issued_total_col = 2583306 
Row_Bus_Util =  0.045894 
CoL_Bus_Util = 0.030111 
Either_Row_CoL_Bus_Util = 0.073690 
Issued_on_Two_Bus_Simul_Util = 0.002314 
issued_two_Eff = 0.031407 
queue_avg = 0.675139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.675139
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79403677 n_act=1992878 n_pre=1992862 n_ref_event=0 n_req=2569621 n_rd=2529965 n_rd_L2_A=0 n_write=0 n_wr_bk=78747 bw_util=0.1216
n_activity=56373403 dram_eff=0.1851
bk0: 160091a 77818429i bk1: 155831a 78091194i bk2: 150326a 78322766i bk3: 150728a 78336415i bk4: 157234a 77950981i bk5: 162539a 77678968i bk6: 148920a 78441836i bk7: 151572a 78311351i bk8: 165853a 77423462i bk9: 158520a 77874681i bk10: 166078a 77389746i bk11: 160169a 77700873i bk12: 169893a 77175340i bk13: 169366a 77158946i bk14: 151753a 78222311i bk15: 151092a 78313630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224450
Row_Buffer_Locality_read = 0.225760
Row_Buffer_Locality_write = 0.140836
Bank_Level_Parallism = 2.607577
Bank_Level_Parallism_Col = 1.502155
Bank_Level_Parallism_Ready = 1.085438
write_to_read_ratio_blp_rw_average = 0.022537
GrpLevelPara = 1.367098 

BW Util details:
bwutil = 0.121628 
total_CMD = 85793194 
util_bw = 10434848 
Wasted_Col = 28324481 
Wasted_Row = 11000594 
Idle = 36033271 

BW Util Bottlenecks: 
RCDc_limit = 37765700 
RCDWRc_limit = 315859 
WTRc_limit = 1011934 
RTWc_limit = 915447 
CCDLc_limit = 1435095 
rwq = 0 
CCDLc_limit_alone = 1347951 
WTRc_limit_alone = 970517 
RTWc_limit_alone = 869720 

Commands details: 
total_CMD = 85793194 
n_nop = 79403677 
Read = 2529965 
Write = 0 
L2_Alloc = 0 
L2_WB = 78747 
n_act = 1992878 
n_pre = 1992862 
n_ref = 0 
n_req = 2569621 
total_req = 2608712 

Dual Bus Interface Util: 
issued_total_row = 3985740 
issued_total_col = 2608712 
Row_Bus_Util =  0.046458 
CoL_Bus_Util = 0.030407 
Either_Row_CoL_Bus_Util = 0.074476 
Issued_on_Two_Bus_Simul_Util = 0.002389 
issued_two_Eff = 0.032074 
queue_avg = 0.668945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.668945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79405992 n_act=1992984 n_pre=1992968 n_ref_event=0 n_req=2565048 n_rd=2525582 n_rd_L2_A=0 n_write=0 n_wr_bk=78701 bw_util=0.1214
n_activity=56352415 dram_eff=0.1849
bk0: 158859a 77843305i bk1: 157525a 77982276i bk2: 151812a 78227506i bk3: 156585a 77999232i bk4: 157646a 77910392i bk5: 156508a 77993700i bk6: 148433a 78443249i bk7: 150489a 78409811i bk8: 162477a 77624378i bk9: 160691a 77771185i bk10: 162399a 77582998i bk11: 163855a 77574099i bk12: 163899a 77483267i bk13: 169288a 77213402i bk14: 151853a 78186787i bk15: 153263a 78215577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223026
Row_Buffer_Locality_read = 0.224242
Row_Buffer_Locality_write = 0.145214
Bank_Level_Parallism = 2.602448
Bank_Level_Parallism_Col = 1.500506
Bank_Level_Parallism_Ready = 1.084319
write_to_read_ratio_blp_rw_average = 0.022246
GrpLevelPara = 1.366075 

BW Util details:
bwutil = 0.121421 
total_CMD = 85793194 
util_bw = 10417132 
Wasted_Col = 28352200 
Wasted_Row = 10985475 
Idle = 36038387 

BW Util Bottlenecks: 
RCDc_limit = 37784481 
RCDWRc_limit = 313985 
WTRc_limit = 1012921 
RTWc_limit = 900157 
CCDLc_limit = 1433142 
rwq = 0 
CCDLc_limit_alone = 1346176 
WTRc_limit_alone = 970487 
RTWc_limit_alone = 855625 

Commands details: 
total_CMD = 85793194 
n_nop = 79405992 
Read = 2525582 
Write = 0 
L2_Alloc = 0 
L2_WB = 78701 
n_act = 1992984 
n_pre = 1992968 
n_ref = 0 
n_req = 2565048 
total_req = 2604283 

Dual Bus Interface Util: 
issued_total_row = 3985952 
issued_total_col = 2604283 
Row_Bus_Util =  0.046460 
CoL_Bus_Util = 0.030355 
Either_Row_CoL_Bus_Util = 0.074449 
Issued_on_Two_Bus_Simul_Util = 0.002367 
issued_two_Eff = 0.031787 
queue_avg = 0.651579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.651579
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79466045 n_act=1970430 n_pre=1970414 n_ref_event=0 n_req=2544309 n_rd=2504866 n_rd_L2_A=0 n_write=0 n_wr_bk=78675 bw_util=0.1205
n_activity=56326914 dram_eff=0.1835
bk0: 159260a 77869198i bk1: 157005a 77997269i bk2: 147083a 78518844i bk3: 146863a 78579709i bk4: 158048a 77938375i bk5: 155310a 78122709i bk6: 152084a 78262379i bk7: 149676a 78435916i bk8: 164135a 77600964i bk9: 161637a 77709954i bk10: 163619a 77516729i bk11: 157039a 77944187i bk12: 167402a 77288811i bk13: 166236a 77396340i bk14: 150090a 78316571i bk15: 149379a 78417116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225557
Row_Buffer_Locality_read = 0.226868
Row_Buffer_Locality_write = 0.142332
Bank_Level_Parallism = 2.582477
Bank_Level_Parallism_Col = 1.498136
Bank_Level_Parallism_Ready = 1.087464
write_to_read_ratio_blp_rw_average = 0.022628
GrpLevelPara = 1.363761 

BW Util details:
bwutil = 0.120454 
total_CMD = 85793194 
util_bw = 10334164 
Wasted_Col = 28167503 
Wasted_Row = 11080806 
Idle = 36210721 

BW Util Bottlenecks: 
RCDc_limit = 37408938 
RCDWRc_limit = 313958 
WTRc_limit = 998205 
RTWc_limit = 899871 
CCDLc_limit = 1409055 
rwq = 0 
CCDLc_limit_alone = 1323404 
WTRc_limit_alone = 957112 
RTWc_limit_alone = 855313 

Commands details: 
total_CMD = 85793194 
n_nop = 79466045 
Read = 2504866 
Write = 0 
L2_Alloc = 0 
L2_WB = 78675 
n_act = 1970430 
n_pre = 1970414 
n_ref = 0 
n_req = 2544309 
total_req = 2583541 

Dual Bus Interface Util: 
issued_total_row = 3940844 
issued_total_col = 2583541 
Row_Bus_Util =  0.045934 
CoL_Bus_Util = 0.030114 
Either_Row_CoL_Bus_Util = 0.073749 
Issued_on_Two_Bus_Simul_Util = 0.002299 
issued_two_Eff = 0.031173 
queue_avg = 0.663402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.663402
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79436832 n_act=1981342 n_pre=1981326 n_ref_event=0 n_req=2555353 n_rd=2516079 n_rd_L2_A=0 n_write=0 n_wr_bk=78521 bw_util=0.121
n_activity=56330430 dram_eff=0.1842
bk0: 159544a 77867051i bk1: 156332a 78072649i bk2: 152102a 78264415i bk3: 152879a 78263522i bk4: 155409a 78052029i bk5: 155119a 78131501i bk6: 150637a 78342406i bk7: 150007a 78423743i bk8: 164240a 77542712i bk9: 160870a 77723278i bk10: 164236a 77503528i bk11: 161794a 77639191i bk12: 165229a 77421378i bk13: 165438a 77411886i bk14: 152366a 78207400i bk15: 149877a 78415995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224634
Row_Buffer_Locality_read = 0.225946
Row_Buffer_Locality_write = 0.140602
Bank_Level_Parallism = 2.591507
Bank_Level_Parallism_Col = 1.497720
Bank_Level_Parallism_Ready = 1.083531
write_to_read_ratio_blp_rw_average = 0.022347
GrpLevelPara = 1.365106 

BW Util details:
bwutil = 0.120970 
total_CMD = 85793194 
util_bw = 10378400 
Wasted_Col = 28234515 
Wasted_Row = 11037362 
Idle = 36142917 

BW Util Bottlenecks: 
RCDc_limit = 37579605 
RCDWRc_limit = 313405 
WTRc_limit = 1003467 
RTWc_limit = 886567 
CCDLc_limit = 1419029 
rwq = 0 
CCDLc_limit_alone = 1333308 
WTRc_limit_alone = 961205 
RTWc_limit_alone = 843108 

Commands details: 
total_CMD = 85793194 
n_nop = 79436832 
Read = 2516079 
Write = 0 
L2_Alloc = 0 
L2_WB = 78521 
n_act = 1981342 
n_pre = 1981326 
n_ref = 0 
n_req = 2555353 
total_req = 2594600 

Dual Bus Interface Util: 
issued_total_row = 3962668 
issued_total_col = 2594600 
Row_Bus_Util =  0.046189 
CoL_Bus_Util = 0.030242 
Either_Row_CoL_Bus_Util = 0.074089 
Issued_on_Two_Bus_Simul_Util = 0.002342 
issued_two_Eff = 0.031607 
queue_avg = 0.635032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.635032
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85793194 n_nop=79533153 n_act=1947902 n_pre=1947886 n_ref_event=0 n_req=2519309 n_rd=2480144 n_rd_L2_A=0 n_write=0 n_wr_bk=78351 bw_util=0.1193
n_activity=56215104 dram_eff=0.1821
bk0: 154974a 78180707i bk1: 158049a 77995071i bk2: 146354a 78593248i bk3: 147635a 78540885i bk4: 159594a 77873387i bk5: 153522a 78220981i bk6: 146312a 78623607i bk7: 147679a 78608834i bk8: 156001a 78059641i bk9: 158627a 77914760i bk10: 160738a 77718422i bk11: 158869a 77843960i bk12: 163973a 77546789i bk13: 164399a 77536049i bk14: 151096a 78303312i bk15: 152322a 78253240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226814
Row_Buffer_Locality_read = 0.228212
Row_Buffer_Locality_write = 0.138287
Bank_Level_Parallism = 2.555595
Bank_Level_Parallism_Col = 1.492079
Bank_Level_Parallism_Ready = 1.086921
write_to_read_ratio_blp_rw_average = 0.022434
GrpLevelPara = 1.358977 

BW Util details:
bwutil = 0.119287 
total_CMD = 85793194 
util_bw = 10233980 
Wasted_Col = 27977376 
Wasted_Row = 11147029 
Idle = 36434809 

BW Util Bottlenecks: 
RCDc_limit = 37045925 
RCDWRc_limit = 314860 
WTRc_limit = 997513 
RTWc_limit = 866529 
CCDLc_limit = 1389732 
rwq = 0 
CCDLc_limit_alone = 1305551 
WTRc_limit_alone = 955512 
RTWc_limit_alone = 824349 

Commands details: 
total_CMD = 85793194 
n_nop = 79533153 
Read = 2480144 
Write = 0 
L2_Alloc = 0 
L2_WB = 78351 
n_act = 1947902 
n_pre = 1947886 
n_ref = 0 
n_req = 2519309 
total_req = 2558495 

Dual Bus Interface Util: 
issued_total_row = 3895788 
issued_total_col = 2558495 
Row_Bus_Util =  0.045409 
CoL_Bus_Util = 0.029822 
Either_Row_CoL_Bus_Util = 0.072967 
Issued_on_Two_Bus_Simul_Util = 0.002264 
issued_two_Eff = 0.031029 
queue_avg = 0.615946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.615946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2813895, Miss = 1264879, Miss_rate = 0.450, Pending_hits = 4897, Reservation_fails = 1144
L2_cache_bank[1]: Access = 2854650, Miss = 1261981, Miss_rate = 0.442, Pending_hits = 3837, Reservation_fails = 492
L2_cache_bank[2]: Access = 2834050, Miss = 1249703, Miss_rate = 0.441, Pending_hits = 3446, Reservation_fails = 834
L2_cache_bank[3]: Access = 2986744, Miss = 1257475, Miss_rate = 0.421, Pending_hits = 3634, Reservation_fails = 2054
L2_cache_bank[4]: Access = 2838755, Miss = 1265830, Miss_rate = 0.446, Pending_hits = 3767, Reservation_fails = 366
L2_cache_bank[5]: Access = 2800452, Miss = 1255962, Miss_rate = 0.448, Pending_hits = 3646, Reservation_fails = 926
L2_cache_bank[6]: Access = 2865055, Miss = 1252431, Miss_rate = 0.437, Pending_hits = 3798, Reservation_fails = 2304
L2_cache_bank[7]: Access = 2830345, Miss = 1252466, Miss_rate = 0.443, Pending_hits = 3714, Reservation_fails = 1964
L2_cache_bank[8]: Access = 3232596, Miss = 1248605, Miss_rate = 0.386, Pending_hits = 5068, Reservation_fails = 4403
L2_cache_bank[9]: Access = 2868133, Miss = 1244249, Miss_rate = 0.434, Pending_hits = 3873, Reservation_fails = 2442
L2_cache_bank[10]: Access = 2868607, Miss = 1256792, Miss_rate = 0.438, Pending_hits = 4385, Reservation_fails = 3600
L2_cache_bank[11]: Access = 2782631, Miss = 1263349, Miss_rate = 0.454, Pending_hits = 4051, Reservation_fails = 3221
L2_cache_bank[12]: Access = 2960900, Miss = 1246672, Miss_rate = 0.421, Pending_hits = 4215, Reservation_fails = 6336
L2_cache_bank[13]: Access = 2865238, Miss = 1258301, Miss_rate = 0.439, Pending_hits = 4059, Reservation_fails = 2575
L2_cache_bank[14]: Access = 2922850, Miss = 1270156, Miss_rate = 0.435, Pending_hits = 4030, Reservation_fails = 1671
L2_cache_bank[15]: Access = 2863838, Miss = 1259826, Miss_rate = 0.440, Pending_hits = 3725, Reservation_fails = 3652
L2_cache_bank[16]: Access = 2841612, Miss = 1257388, Miss_rate = 0.442, Pending_hits = 4633, Reservation_fails = 844
L2_cache_bank[17]: Access = 2888985, Miss = 1268214, Miss_rate = 0.439, Pending_hits = 3743, Reservation_fails = 1852
L2_cache_bank[18]: Access = 2825455, Miss = 1261734, Miss_rate = 0.447, Pending_hits = 3950, Reservation_fails = 2104
L2_cache_bank[19]: Access = 2856097, Miss = 1243154, Miss_rate = 0.435, Pending_hits = 3747, Reservation_fails = 2197
L2_cache_bank[20]: Access = 2912957, Miss = 1263772, Miss_rate = 0.434, Pending_hits = 3658, Reservation_fails = 3543
L2_cache_bank[21]: Access = 2819615, Miss = 1252327, Miss_rate = 0.444, Pending_hits = 3636, Reservation_fails = 4931
L2_cache_bank[22]: Access = 2863598, Miss = 1239051, Miss_rate = 0.433, Pending_hits = 3818, Reservation_fails = 1946
L2_cache_bank[23]: Access = 2835556, Miss = 1241109, Miss_rate = 0.438, Pending_hits = 3652, Reservation_fails = 2838
L2_total_cache_accesses = 69032614
L2_total_cache_misses = 30135426
L2_total_cache_miss_rate = 0.4365
L2_total_cache_pending_hits = 94982
L2_total_cache_reservation_fails = 58239
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37271306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11759827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18375321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 94980
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1530900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 67501434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531180
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3037
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55202
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=69032614
icnt_total_pkts_simt_to_mem=69032614
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 69032614
Req_Network_cycles = 33454575
Req_Network_injected_packets_per_cycle =       2.0635 
Req_Network_conflicts_per_cycle =       0.2144
Req_Network_conflicts_per_cycle_util =       0.3296
Req_Bank_Level_Parallism =       3.1726
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3957
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2464

Reply_Network_injected_packets_num = 69032614
Reply_Network_cycles = 33454575
Reply_Network_injected_packets_per_cycle =        2.0635
Reply_Network_conflicts_per_cycle =        1.2757
Reply_Network_conflicts_per_cycle_util =       1.9533
Reply_Bank_Level_Parallism =       3.1597
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1703
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0688
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 15 hrs, 38 min, 13 sec (142693 sec)
gpgpu_simulation_rate = 5058 (inst/sec)
gpgpu_simulation_rate = 234 (cycle/sec)
gpgpu_silicon_slowdown = 5833333x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffec323e8fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffec323e8f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e7d257dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z8shortcutiPi'
Destroy streams for kernel 12: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 12 
gpu_sim_cycle = 27494
gpu_sim_insn = 15579796
gpu_ipc =     566.6617
gpu_tot_sim_cycle = 33482069
gpu_tot_sim_insn = 737437924
gpu_tot_ipc =      22.0249
gpu_tot_issued_cta = 42960
gpu_occupancy = 79.6743% 
gpu_tot_occupancy = 28.4875% 
max_total_param_size = 0
gpu_stall_dramfull = 935013
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6463
partiton_level_parallism_total  =       2.0656
partiton_level_parallism_util =       5.9613
partiton_level_parallism_util_total  =       3.1760
L2_BW  =     202.9482 GB/Sec
L2_BW_total  =      90.2251 GB/Sec
gpu_total_sim_rate=5158

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4252322, Miss = 2474786, Miss_rate = 0.582, Pending_hits = 70172, Reservation_fails = 707606
	L1D_cache_core[1]: Access = 4047812, Miss = 2358337, Miss_rate = 0.583, Pending_hits = 68678, Reservation_fails = 679878
	L1D_cache_core[2]: Access = 3755326, Miss = 2172904, Miss_rate = 0.579, Pending_hits = 63325, Reservation_fails = 642686
	L1D_cache_core[3]: Access = 4173765, Miss = 2434547, Miss_rate = 0.583, Pending_hits = 69701, Reservation_fails = 711335
	L1D_cache_core[4]: Access = 3889602, Miss = 2249111, Miss_rate = 0.578, Pending_hits = 66423, Reservation_fails = 658129
	L1D_cache_core[5]: Access = 3919459, Miss = 2274949, Miss_rate = 0.580, Pending_hits = 66922, Reservation_fails = 673671
	L1D_cache_core[6]: Access = 3845049, Miss = 2226102, Miss_rate = 0.579, Pending_hits = 64029, Reservation_fails = 670272
	L1D_cache_core[7]: Access = 3676189, Miss = 2100732, Miss_rate = 0.571, Pending_hits = 61012, Reservation_fails = 618135
	L1D_cache_core[8]: Access = 4141321, Miss = 2400598, Miss_rate = 0.580, Pending_hits = 72026, Reservation_fails = 702698
	L1D_cache_core[9]: Access = 3987834, Miss = 2319882, Miss_rate = 0.582, Pending_hits = 67293, Reservation_fails = 691127
	L1D_cache_core[10]: Access = 3590215, Miss = 2056014, Miss_rate = 0.573, Pending_hits = 59622, Reservation_fails = 612651
	L1D_cache_core[11]: Access = 3636630, Miss = 2088790, Miss_rate = 0.574, Pending_hits = 62140, Reservation_fails = 623925
	L1D_cache_core[12]: Access = 3977528, Miss = 2318885, Miss_rate = 0.583, Pending_hits = 66785, Reservation_fails = 677591
	L1D_cache_core[13]: Access = 3651016, Miss = 2110956, Miss_rate = 0.578, Pending_hits = 62978, Reservation_fails = 614323
	L1D_cache_core[14]: Access = 3666169, Miss = 2116780, Miss_rate = 0.577, Pending_hits = 63855, Reservation_fails = 627112
	L1D_cache_core[15]: Access = 3933018, Miss = 2282878, Miss_rate = 0.580, Pending_hits = 67812, Reservation_fails = 673785
	L1D_cache_core[16]: Access = 3637645, Miss = 2096173, Miss_rate = 0.576, Pending_hits = 60905, Reservation_fails = 627814
	L1D_cache_core[17]: Access = 3644656, Miss = 2082144, Miss_rate = 0.571, Pending_hits = 59089, Reservation_fails = 612830
	L1D_cache_core[18]: Access = 4059927, Miss = 2338090, Miss_rate = 0.576, Pending_hits = 69291, Reservation_fails = 671422
	L1D_cache_core[19]: Access = 4228778, Miss = 2491856, Miss_rate = 0.589, Pending_hits = 71902, Reservation_fails = 741409
	L1D_cache_core[20]: Access = 3702281, Miss = 2118822, Miss_rate = 0.572, Pending_hits = 61158, Reservation_fails = 628950
	L1D_cache_core[21]: Access = 4215399, Miss = 2429557, Miss_rate = 0.576, Pending_hits = 72206, Reservation_fails = 699417
	L1D_cache_core[22]: Access = 4029321, Miss = 2351707, Miss_rate = 0.584, Pending_hits = 68110, Reservation_fails = 698917
	L1D_cache_core[23]: Access = 4032942, Miss = 2315996, Miss_rate = 0.574, Pending_hits = 69655, Reservation_fails = 672464
	L1D_cache_core[24]: Access = 4217308, Miss = 2465522, Miss_rate = 0.585, Pending_hits = 71780, Reservation_fails = 723577
	L1D_cache_core[25]: Access = 3783342, Miss = 2175956, Miss_rate = 0.575, Pending_hits = 63005, Reservation_fails = 627003
	L1D_cache_core[26]: Access = 3604104, Miss = 2060833, Miss_rate = 0.572, Pending_hits = 61965, Reservation_fails = 613733
	L1D_cache_core[27]: Access = 4230404, Miss = 2472824, Miss_rate = 0.585, Pending_hits = 71488, Reservation_fails = 718435
	L1D_cache_core[28]: Access = 3787440, Miss = 2168697, Miss_rate = 0.573, Pending_hits = 63865, Reservation_fails = 630234
	L1D_cache_core[29]: Access = 3807973, Miss = 2192121, Miss_rate = 0.576, Pending_hits = 64281, Reservation_fails = 637293
	L1D_total_cache_accesses = 117124775
	L1D_total_cache_misses = 67746549
	L1D_total_cache_miss_rate = 0.5784
	L1D_total_cache_pending_hits = 1981473
	L1D_total_cache_reservation_fails = 19888422
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45983023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1981390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58216353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19862472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9412829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1981394
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1413730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 68327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115593595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531180

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13131103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6728823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 61
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25889
ctas_completed 42960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
150236, 212821, 140625, 154595, 141584, 154592, 151683, 151580, 128918, 156576, 119757, 183884, 152232, 146764, 122070, 153757, 112370, 132402, 131372, 136506, 119274, 136379, 135676, 125006, 124264, 120974, 163002, 145522, 126935, 144396, 125929, 125555, 
gpgpu_n_tot_thrd_icount = 4106148032
gpgpu_n_tot_w_icount = 128317126
gpgpu_n_stall_shd_mem = 36109115
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67629178
gpgpu_n_mem_write_global = 1531180
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 140695539
gpgpu_n_store_insn = 3637873
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38492160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32370381
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3738734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5929603	W0_Idle:549244714	W0_Scoreboard:-1825342759	W1:67387402	W2:13075318	W3:6395229	W4:4187576	W5:3145414	W6:2564081	W7:2207881	W8:1918812	W9:1662499	W10:1467095	W11:1331734	W12:1259586	W13:1245058	W14:1169764	W15:1161635	W16:1030346	W17:977200	W18:846721	W19:750923	W20:687155	W21:670682	W22:675619	W23:672696	W24:661985	W25:632273	W26:553892	W27:438506	W28:347384	W29:348605	W30:457692	W31:561796	W32:7824567
single_issue_nums: WS0:32254877	WS1:31493509	WS2:32611436	WS3:31957304	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 541033424 {8:67629178,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61247200 {40:1531180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2705167120 {40:67629178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12249440 {8:1531180,}
maxmflatency = 6478 
max_icnt2mem_latency = 4095 
maxmrqlatency = 3880 
max_icnt2sh_latency = 253 
averagemflatency = 315 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:24095026 	429936 	764141 	1579533 	2247683 	848613 	280298 	248062 	176621 	29783 	2044 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34458559 	33205240 	1140095 	274147 	75540 	6777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	63451811 	3560422 	924403 	998358 	180757 	38703 	5904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	55861014 	7219050 	3326089 	1915535 	678052 	145227 	15391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1357 	31939 	86 	22 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    580444    224196    182435    199483    363345    274332    381777    269108    733104    403366    196797    706058    330844    351246    491102    331900 
dram[1]:    341177    320859    390913    531419    570462    241585    232102    308517    193904    229054    714168    263332    185918    225223    461906    401790 
dram[2]:    850457    358182    163611    322059    174890    296515    143318    266408    216745    259422    303513    278968    238357    330511    288188    202229 
dram[3]:    470282    362281    606312    285481    270071    202033    269674    187156    524342    271224    509422    657154    248811    372818    222714    255600 
dram[4]:    271040    231749    550780    182447    244296    232728    256187    231516    964178    275749    359582    221276    401253    316261    295438    370610 
dram[5]:    394604    328407    519662    299012    683415    269282    190633    244082    467535    560473    215721    307994    318546    375941    286439    337693 
dram[6]:    311858    411241    282945    293568    291330    514138    440749    302351    509648    272399    277194    422192    363758    456095    377122    539940 
dram[7]:    294929    231502    270737    585372    349829    269167    275435    375371    253294    348175    276371    347218    205021    231535    273516    694830 
dram[8]:    291283    182607    235535    242915    273333    380367    294758    232509    233398    425061    226704    210070    284655    227942    259239    430560 
dram[9]:    274244    393278    333394    463772    354883    672629    423122    562794    521298    439254    131916    288053    469724    204096    276363    215959 
dram[10]:    560192    376312    189947    308630    265370    235396    631722    687409    281308    239896    313149    394696    319414    459545    295118    390356 
dram[11]:    549321    279065    517595    432991    310648    227224    200126    209335    341432    382783    204880    258429    339987    467235    229420    400342 
average row accesses per activate:
dram[0]:  1.291003  1.295945  1.290665  1.303837  1.293694  1.298756  1.299915  1.311789  1.278096  1.281103  1.273268  1.275308  1.273080  1.284298  1.290292  1.301969 
dram[1]:  1.296786  1.302662  1.307651  1.306354  1.298486  1.304557  1.309234  1.315913  1.277667  1.281609  1.282312  1.273262  1.278568  1.279785  1.307329  1.301718 
dram[2]:  1.300505  1.305322  1.306775  1.301631  1.294200  1.297990  1.308047  1.305278  1.283583  1.286285  1.274893  1.279967  1.276269  1.276998  1.303833  1.299787 
dram[3]:  1.303273  1.297041  1.300656  1.301562  1.293740  1.297102  1.308979  1.305904  1.289182  1.287796  1.279065  1.282736  1.283725  1.284936  1.299023  1.304148 
dram[4]:  1.296665  1.300391  1.303353  1.302917  1.287541  1.295295  1.299550  1.305416  1.276123  1.284191  1.279002  1.285568  1.280509  1.280049  1.297968  1.312896 
dram[5]:  1.299445  1.307150  1.309984  1.303310  1.295502  1.291304  1.312212  1.308403  1.278204  1.277261  1.283496  1.275772  1.284315  1.283577  1.313115  1.308595 
dram[6]:  1.306810  1.300144  1.312705  1.305511  1.294111  1.304294  1.305734  1.303332  1.285297  1.281368  1.286896  1.279152  1.275980  1.285284  1.314312  1.308215 
dram[7]:  1.297673  1.303547  1.301007  1.305433  1.292640  1.291878  1.310197  1.300629  1.276058  1.290328  1.279093  1.282480  1.282321  1.276050  1.306281  1.305525 
dram[8]:  1.290783  1.298749  1.294628  1.293179  1.290571  1.297067  1.300633  1.307812  1.273868  1.286965  1.275131  1.286850  1.279873  1.279543  1.297333  1.307710 
dram[9]:  1.298976  1.300028  1.308103  1.309795  1.295829  1.300216  1.297995  1.302645  1.282024  1.286542  1.279809  1.289796  1.277205  1.285318  1.306436  1.309902 
dram[10]:  1.297868  1.305463  1.306147  1.304733  1.292795  1.302242  1.299056  1.302922  1.278107  1.278831  1.279860  1.280553  1.279519  1.281948  1.302562  1.311995 
dram[11]:  1.309272  1.301712  1.312430  1.306983  1.294383  1.302545  1.309895  1.312579  1.291655  1.284967  1.280903  1.285875  1.282668  1.283805  1.303184  1.300624 
average row locality = 30702117/23729279 = 1.293849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    158397    157473    153401    152159    159458    158982    149441    148746    162324    163666    163723    165342    167424    165333    154690    154161 
dram[1]:    159756    156747    149793    155952    156712    154655    148234    145077    162402    163811    158674    166392    168286    165570    149847    153207 
dram[2]:    155123    155760    151527    150988    160237    157261    153293    149892    161640    161349    165096    161997    169293    167099    153566    155523 
dram[3]:    156777    158365    152081    152597    155101    156180    150478    151682    160353    160573    163389    162046    164632    164873    153608    150108 
dram[4]:    155911    156442    149506    151040    156451    157203    150278    147436    160721    160303    162362    159864    165529    167049    151642    148801 
dram[5]:    157354    155357    149361    152590    162185    161076    151353    149778    160389    161989    160359    165451    167545    168128    152129    152914 
dram[6]:    154565    157846    148745    152964    158181    152305    151634    152846    159747    164019    159117    163596    167462    166316    151203    152402 
dram[7]:    160581    156336    150787    151168    157714    163039    149343    152019    166361    159035    166593    160680    170462    169930    152237    151579 
dram[8]:    159368    158004    152253    157035    158142    157007    148900    150956    162973    161214    162917    164348    164454    169882    152331    153715 
dram[9]:    159746    157498    147526    147303    158556    155826    152527    150113    164650    162157    164110    157557    167969    166822    150568    149835 
dram[10]:    160031    156825    152543    153319    155929    155613    151075    150456    164748    161375    164730    162310    165787    165979    152811    150359 
dram[11]:    155479    158542    146776    148059    160092    154039    146783    148136    156512    159120    161255    159346    164531    164972    151528    152788 
total dram reads = 30229740
bank skew: 170462/145077 = 1.17
chip skew: 2537864/2487958 = 1.02
number of total write accesses:
dram[0]:      4760      4713      4766      4719      4807      4728      4805      4796      4939      4977      5189      5275      5196      5243      4884      4856 
dram[1]:      4782      4751      4694      4683      4804      4721      4828      4744      5072      5032      5185      5175      5214      5126      4819      4921 
dram[2]:      4755      4763      4689      4679      4820      4852      4828      4824      5024      4990      5155      5280      5207      5205      4810      4813 
dram[3]:      4770      4754      4699      4701      4831      4805      4814      4799      4949      4917      5243      5192      5227      5268      4775      4723 
dram[4]:      4743      4792      4654      4687      4796      4789      4853      4850      4985      4994      5273      5188      5209      5043      4896      4773 
dram[5]:      4746      4679      4693      4775      4847      4847      4780      4842      4992      4984      5187      5264      5233      5200      4775      4824 
dram[6]:      4733      4751      4643      4728      4717      4760      4876      4892      4932      5010      5183      5242      5115      5200      4796      4765 
dram[7]:      4765      4708      4663      4712      4796      4821      4815      4792      5053      5013      5262      5296      5326      5235      4784      4706 
dram[8]:      4801      4755      4772      4753      4799      4780      4799      4827      4962      4987      5298      5169      5158      5212      4817      4812 
dram[9]:      4789      4770      4657      4674      4832      4839      4860      4761      5037      4986      5294      5242      5246      5111      4805      4772 
dram[10]:      4777      4772      4698      4726      4824      4784      4803      4781      4997      5033      5188      5181      5180      5248      4784      4745 
dram[11]:      4747      4721      4663      4666      4847      4840      4756      4792      4990      4919      5261      5248      5143      5156      4765      4837 
total dram writes = 942896
bank skew: 5326/4643 = 1.15
chip skew: 78747/78343 = 1.01
average mf latency per bank:
dram[0]:        632       657       648       682       637       642       657       676       693       700       769       720       707       757       678       667
dram[1]:        643       682       663       648       630       690       652       743       719       726       759       804       704       746       703       669
dram[2]:        674       647       676       674       660       634       639       670       664       682       740       701       731       755       692       680
dram[3]:        708       659       661       657       634       647       668       658       751       732       738       758       696       686       722       692
dram[4]:        663       690       760       653       684       652       663       660       690       741       749       745       756       740      1301       746
dram[5]:        668       687       713       664       648       647       693       639       715       667       802       719       773       767       754       705
dram[6]:        688       685       738       686       703       662       653       649       746       721       774       738       755       723       748       699
dram[7]:        661       697       735       676       710       643       699       637       660       698       759       712       696       726       700       726
dram[8]:        622       630       669       646       613       674       678       665       699       680       720       794       746       733       720       691
dram[9]:        652       673       756       660       656       624       632       711       663       719       709       729       718       732       716       727
dram[10]:        639       631       726       644       633       653       701       662       707       656       757       791       708       697       712       749
dram[11]:        665       619       711       682       620       635       716       718       734       748       686       746       781       714       702       689
maximum mf latency per bank:
dram[0]:       4949      5175      5186      4953      5687      5582      5050      5596      5397      4844      5215      5183      5101      5260      5174      5247
dram[1]:       4721      5312      4687      5264      4827      5155      5206      5590      4933      5412      4826      5127      5035      5556      4819      5391
dram[2]:       5440      5172      5358      5079      5045      5387      5574      5471      5479      5444      5200      5265      5215      5422      5461      5445
dram[3]:       5324      5092      5604      5622      5599      5314      5374      5397      5884      4929      5568      4986      5434      5451      5876      5433
dram[4]:       5648      5254      6035      5467      5760      5534      5465      5692      5633      5239      5860      5140      5923      5592      6156      5282
dram[5]:       5007      5771      5112      5781      5652      5821      5729      5364      5495      5322      5582      5383      5789      5536      5436      5664
dram[6]:       5697      5677      5542      5303      5635      5648      5520      5363      5215      4959      5243      5070      5495      5679      5521      5430
dram[7]:       5511      4741      5183      5378      5277      5040      5327      5044      4628      4894      5525      5494      5354      5051      5326      5177
dram[8]:       4920      5144      5032      5300      4971      5022      5009      5194      4845      5164      4841      5242      4919      5386      5096      5857
dram[9]:       5368      5396      5544      5133      5699      5200      5110      5173      5072      5011      5439      5487      5088      5288      5494      5237
dram[10]:       4971      5336      4775      5025      5110      5608      5065      5183      4698      4999      5032      5009      4993      5419      5342      5091
dram[11]:       5317      5364      5188      5485      5692      5762      5319      6478      5425      5433      5108      5486      5212      5267      5189      5524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79463674 n_act=1995853 n_pre=1995837 n_ref_event=0 n_req=2574096 n_rd=2534720 n_rd_L2_A=0 n_write=0 n_wr_bk=78653 bw_util=0.1217
n_activity=56492079 dram_eff=0.185
bk0: 158397a 77956061i bk1: 157473a 78044432i bk2: 153401a 78199143i bk3: 152159a 78341109i bk4: 159458a 77937249i bk5: 158982a 77997236i bk6: 149441a 78460878i bk7: 148746a 78586907i bk8: 162324a 77748338i bk9: 163666a 77685924i bk10: 163723a 77562498i bk11: 165342a 77492271i bk12: 167424a 77339263i bk13: 165333a 77511938i bk14: 154690a 78082609i bk15: 154161a 78198476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224642
Row_Buffer_Locality_read = 0.225944
Row_Buffer_Locality_write = 0.140822
Bank_Level_Parallism = 2.606846
Bank_Level_Parallism_Col = 1.499048
Bank_Level_Parallism_Ready = 1.084245
write_to_read_ratio_blp_rw_average = 0.021980
GrpLevelPara = 1.366212 

BW Util details:
bwutil = 0.121745 
total_CMD = 85863699 
util_bw = 10453492 
Wasted_Col = 28388988 
Wasted_Row = 11008971 
Idle = 36012248 

BW Util Bottlenecks: 
RCDc_limit = 37834267 
RCDWRc_limit = 314957 
WTRc_limit = 1011080 
RTWc_limit = 876280 
CCDLc_limit = 1436338 
rwq = 0 
CCDLc_limit_alone = 1351670 
WTRc_limit_alone = 969211 
RTWc_limit_alone = 833481 

Commands details: 
total_CMD = 85863699 
n_nop = 79463674 
Read = 2534720 
Write = 0 
L2_Alloc = 0 
L2_WB = 78653 
n_act = 1995853 
n_pre = 1995837 
n_ref = 0 
n_req = 2574096 
total_req = 2613373 

Dual Bus Interface Util: 
issued_total_row = 3991690 
issued_total_col = 2613373 
Row_Bus_Util =  0.046489 
CoL_Bus_Util = 0.030436 
Either_Row_CoL_Bus_Util = 0.074537 
Issued_on_Two_Bus_Simul_Util = 0.002388 
issued_two_Eff = 0.032037 
queue_avg = 0.646871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.646871
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79520797 n_act=1973217 n_pre=1973201 n_ref_event=0 n_req=2554456 n_rd=2515115 n_rd_L2_A=0 n_write=0 n_wr_bk=78551 bw_util=0.1208
n_activity=56399501 dram_eff=0.1839
bk0: 159756a 77953366i bk1: 156747a 78158611i bk2: 149793a 78521627i bk3: 155952a 78225314i bk4: 156712a 78116797i bk5: 154655a 78283906i bk6: 148234a 78623008i bk7: 145077a 78832966i bk8: 162402a 77769242i bk9: 163811a 77710153i bk10: 158674a 77924095i bk11: 166392a 77495369i bk12: 168286a 77365164i bk13: 165570a 77513504i bk14: 149847a 78469238i bk15: 153207a 78304796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227542
Row_Buffer_Locality_read = 0.228958
Row_Buffer_Locality_write = 0.137058
Bank_Level_Parallism = 2.575436
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.083757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.120827 
total_CMD = 85863699 
util_bw = 10374664 
Wasted_Col = 28189837 
Wasted_Row = 11068967 
Idle = 36230231 

BW Util Bottlenecks: 
RCDc_limit = 37458799 
RCDWRc_limit = 316689 
WTRc_limit = 996925 
RTWc_limit = 883275 
CCDLc_limit = 1416104 
rwq = 0 
CCDLc_limit_alone = 1330901 
WTRc_limit_alone = 955566 
RTWc_limit_alone = 839431 

Commands details: 
total_CMD = 85863699 
n_nop = 79520797 
Read = 2515115 
Write = 0 
L2_Alloc = 0 
L2_WB = 78551 
n_act = 1973217 
n_pre = 1973201 
n_ref = 0 
n_req = 2554456 
total_req = 2593666 

Dual Bus Interface Util: 
issued_total_row = 3946418 
issued_total_col = 2593666 
Row_Bus_Util =  0.045961 
CoL_Bus_Util = 0.030207 
Either_Row_CoL_Bus_Util = 0.073872 
Issued_on_Two_Bus_Simul_Util = 0.002296 
issued_two_Eff = 0.031087 
queue_avg = 0.613442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.613442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79486167 n_act=1986328 n_pre=1986312 n_ref_event=0 n_req=2568961 n_rd=2529644 n_rd_L2_A=0 n_write=0 n_wr_bk=78694 bw_util=0.1215
n_activity=56374569 dram_eff=0.1851
bk0: 155123a 78163645i bk1: 155760a 78172439i bk2: 151527a 78406025i bk3: 150988a 78420903i bk4: 160237a 77896098i bk5: 157261a 78068233i bk6: 153293a 78339093i bk7: 149892a 78509012i bk8: 161640a 77794971i bk9: 161349a 77822189i bk10: 165096a 77529976i bk11: 161997a 77715403i bk12: 169293a 77284545i bk13: 167099a 77398426i bk14: 153566a 78218313i bk15: 155523a 78125933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226800
Row_Buffer_Locality_read = 0.228151
Row_Buffer_Locality_write = 0.139863
Bank_Level_Parallism = 2.600496
Bank_Level_Parallism_Col = 1.500440
Bank_Level_Parallism_Ready = 1.085404
write_to_read_ratio_blp_rw_average = 0.022205
GrpLevelPara = 1.366425 

BW Util details:
bwutil = 0.121511 
total_CMD = 85863699 
util_bw = 10433352 
Wasted_Col = 28266244 
Wasted_Row = 10999843 
Idle = 36164260 

BW Util Bottlenecks: 
RCDc_limit = 37648743 
RCDWRc_limit = 312103 
WTRc_limit = 994070 
RTWc_limit = 888340 
CCDLc_limit = 1428310 
rwq = 0 
CCDLc_limit_alone = 1343490 
WTRc_limit_alone = 952981 
RTWc_limit_alone = 844609 

Commands details: 
total_CMD = 85863699 
n_nop = 79486167 
Read = 2529644 
Write = 0 
L2_Alloc = 0 
L2_WB = 78694 
n_act = 1986328 
n_pre = 1986312 
n_ref = 0 
n_req = 2568961 
total_req = 2608338 

Dual Bus Interface Util: 
issued_total_row = 3972640 
issued_total_col = 2608338 
Row_Bus_Util =  0.046267 
CoL_Bus_Util = 0.030378 
Either_Row_CoL_Bus_Util = 0.074275 
Issued_on_Two_Bus_Simul_Util = 0.002369 
issued_two_Eff = 0.031900 
queue_avg = 0.650693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.650693
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79529177 n_act=1971347 n_pre=1971331 n_ref_event=0 n_req=2552105 n_rd=2512843 n_rd_L2_A=0 n_write=0 n_wr_bk=78467 bw_util=0.1207
n_activity=56384853 dram_eff=0.1838
bk0: 156777a 78111758i bk1: 158365a 78015879i bk2: 152081a 78351612i bk3: 152597a 78341831i bk4: 155101a 78165059i bk5: 156180a 78118860i bk6: 150478a 78478037i bk7: 151682a 78453686i bk8: 160353a 77911996i bk9: 160573a 77891712i bk10: 163389a 77641518i bk11: 162046a 77711342i bk12: 164632a 77580738i bk13: 164873a 77578830i bk14: 153608a 78213962i bk15: 150108a 78458640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227564
Row_Buffer_Locality_read = 0.229012
Row_Buffer_Locality_write = 0.134838
Bank_Level_Parallism = 2.582018
Bank_Level_Parallism_Col = 1.496613
Bank_Level_Parallism_Ready = 1.087902
write_to_read_ratio_blp_rw_average = 0.022138
GrpLevelPara = 1.362937 

BW Util details:
bwutil = 0.120717 
total_CMD = 85863699 
util_bw = 10365240 
Wasted_Col = 28171879 
Wasted_Row = 11066745 
Idle = 36259835 

BW Util Bottlenecks: 
RCDc_limit = 37420367 
RCDWRc_limit = 314204 
WTRc_limit = 998310 
RTWc_limit = 866749 
CCDLc_limit = 1410418 
rwq = 0 
CCDLc_limit_alone = 1326932 
WTRc_limit_alone = 957111 
RTWc_limit_alone = 824462 

Commands details: 
total_CMD = 85863699 
n_nop = 79529177 
Read = 2512843 
Write = 0 
L2_Alloc = 0 
L2_WB = 78467 
n_act = 1971347 
n_pre = 1971331 
n_ref = 0 
n_req = 2552105 
total_req = 2591310 

Dual Bus Interface Util: 
issued_total_row = 3942678 
issued_total_col = 2591310 
Row_Bus_Util =  0.045918 
CoL_Bus_Util = 0.030179 
Either_Row_CoL_Bus_Util = 0.073774 
Issued_on_Two_Bus_Simul_Util = 0.002323 
issued_two_Eff = 0.031489 
queue_avg = 0.632354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.632354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79550664 n_act=1965122 n_pre=1965106 n_ref_event=0 n_req=2539923 n_rd=2500538 n_rd_L2_A=0 n_write=0 n_wr_bk=78525 bw_util=0.1201
n_activity=56309223 dram_eff=0.1832
bk0: 155911a 78136338i bk1: 156442a 78138021i bk2: 149506a 78476337i bk3: 151040a 78452320i bk4: 156451a 78072605i bk5: 157203a 78100335i bk6: 150278a 78446714i bk7: 147436a 78640023i bk8: 160721a 77827608i bk9: 160303a 77901860i bk10: 162362a 77691520i bk11: 159864a 77866300i bk12: 165529a 77518616i bk13: 167049a 77462794i bk14: 151642a 78297007i bk15: 148801a 78554561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226310
Row_Buffer_Locality_read = 0.227679
Row_Buffer_Locality_write = 0.139368
Bank_Level_Parallism = 2.572666
Bank_Level_Parallism_Col = 1.494422
Bank_Level_Parallism_Ready = 1.085692
write_to_read_ratio_blp_rw_average = 0.022716
GrpLevelPara = 1.361666 

BW Util details:
bwutil = 0.120147 
total_CMD = 85863699 
util_bw = 10316252 
Wasted_Col = 28146839 
Wasted_Row = 11095075 
Idle = 36305533 

BW Util Bottlenecks: 
RCDc_limit = 37348176 
RCDWRc_limit = 316381 
WTRc_limit = 989164 
RTWc_limit = 895270 
CCDLc_limit = 1405283 
rwq = 0 
CCDLc_limit_alone = 1319734 
WTRc_limit_alone = 947952 
RTWc_limit_alone = 850933 

Commands details: 
total_CMD = 85863699 
n_nop = 79550664 
Read = 2500538 
Write = 0 
L2_Alloc = 0 
L2_WB = 78525 
n_act = 1965122 
n_pre = 1965106 
n_ref = 0 
n_req = 2539923 
total_req = 2579063 

Dual Bus Interface Util: 
issued_total_row = 3930228 
issued_total_col = 2579063 
Row_Bus_Util =  0.045773 
CoL_Bus_Util = 0.030037 
Either_Row_CoL_Bus_Util = 0.073524 
Issued_on_Two_Bus_Simul_Util = 0.002286 
issued_two_Eff = 0.031087 
queue_avg = 0.653725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.653725
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79493359 n_act=1982338 n_pre=1982322 n_ref_event=0 n_req=2567414 n_rd=2527958 n_rd_L2_A=0 n_write=0 n_wr_bk=78668 bw_util=0.1214
n_activity=56420709 dram_eff=0.1848
bk0: 157354a 78052024i bk1: 155357a 78230499i bk2: 149361a 78508405i bk3: 152590a 78355707i bk4: 162185a 77809731i bk5: 161076a 77844463i bk6: 151353a 78417950i bk7: 149778a 78523430i bk8: 160389a 77825768i bk9: 161989a 77763716i bk10: 160359a 77793717i bk11: 165451a 77500406i bk12: 167545a 77400085i bk13: 168128a 77358482i bk14: 152129a 78321483i bk15: 152914a 78318929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227888
Row_Buffer_Locality_read = 0.229213
Row_Buffer_Locality_write = 0.143020
Bank_Level_Parallism = 2.595758
Bank_Level_Parallism_Col = 1.501628
Bank_Level_Parallism_Ready = 1.087140
write_to_read_ratio_blp_rw_average = 0.022633
GrpLevelPara = 1.366183 

BW Util details:
bwutil = 0.121431 
total_CMD = 85863699 
util_bw = 10426504 
Wasted_Col = 28261149 
Wasted_Row = 11041653 
Idle = 36134393 

BW Util Bottlenecks: 
RCDc_limit = 37596830 
RCDWRc_limit = 314016 
WTRc_limit = 1008487 
RTWc_limit = 916751 
CCDLc_limit = 1431626 
rwq = 0 
CCDLc_limit_alone = 1343109 
WTRc_limit_alone = 966393 
RTWc_limit_alone = 870328 

Commands details: 
total_CMD = 85863699 
n_nop = 79493359 
Read = 2527958 
Write = 0 
L2_Alloc = 0 
L2_WB = 78668 
n_act = 1982338 
n_pre = 1982322 
n_ref = 0 
n_req = 2567414 
total_req = 2606626 

Dual Bus Interface Util: 
issued_total_row = 3964660 
issued_total_col = 2606626 
Row_Bus_Util =  0.046174 
CoL_Bus_Util = 0.030358 
Either_Row_CoL_Bus_Util = 0.074191 
Issued_on_Two_Bus_Simul_Util = 0.002340 
issued_two_Eff = 0.031544 
queue_avg = 0.701867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.701867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79533272 n_act=1968857 n_pre=1968841 n_ref_event=0 n_req=2552184 n_rd=2512948 n_rd_L2_A=0 n_write=0 n_wr_bk=78343 bw_util=0.1207
n_activity=56317106 dram_eff=0.1841
bk0: 154565a 78259797i bk1: 157846a 78070675i bk2: 148745a 78550203i bk3: 152964a 78333276i bk4: 158181a 78006759i bk5: 152305a 78356093i bk6: 151634a 78396374i bk7: 152846a 78340534i bk8: 159747a 77924044i bk9: 164019a 77684493i bk10: 159117a 77892879i bk11: 163596a 77626485i bk12: 167462a 77369941i bk13: 166316a 77464153i bk14: 151203a 78380838i bk15: 152402a 78342239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228563
Row_Buffer_Locality_read = 0.229918
Row_Buffer_Locality_write = 0.141758
Bank_Level_Parallism = 2.584697
Bank_Level_Parallism_Col = 1.497665
Bank_Level_Parallism_Ready = 1.086787
write_to_read_ratio_blp_rw_average = 0.022384
GrpLevelPara = 1.364036 

BW Util details:
bwutil = 0.120716 
total_CMD = 85863699 
util_bw = 10365164 
Wasted_Col = 28134497 
Wasted_Row = 11064180 
Idle = 36299858 

BW Util Bottlenecks: 
RCDc_limit = 37376705 
RCDWRc_limit = 311902 
WTRc_limit = 983868 
RTWc_limit = 885358 
CCDLc_limit = 1414830 
rwq = 0 
CCDLc_limit_alone = 1330356 
WTRc_limit_alone = 943834 
RTWc_limit_alone = 840918 

Commands details: 
total_CMD = 85863699 
n_nop = 79533272 
Read = 2512948 
Write = 0 
L2_Alloc = 0 
L2_WB = 78343 
n_act = 1968857 
n_pre = 1968841 
n_ref = 0 
n_req = 2552184 
total_req = 2591291 

Dual Bus Interface Util: 
issued_total_row = 3937698 
issued_total_col = 2591291 
Row_Bus_Util =  0.045860 
CoL_Bus_Util = 0.030179 
Either_Row_CoL_Bus_Util = 0.073726 
Issued_on_Two_Bus_Simul_Util = 0.002313 
issued_two_Eff = 0.031366 
queue_avg = 0.677021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.677021
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79465975 n_act=1993032 n_pre=1993016 n_ref_event=0 n_req=2577520 n_rd=2537864 n_rd_L2_A=0 n_write=0 n_wr_bk=78747 bw_util=0.1219
n_activity=56420467 dram_eff=0.1855
bk0: 160581a 77885855i bk1: 156336a 78158578i bk2: 150787a 78390720i bk3: 151168a 78404380i bk4: 157714a 78018425i bk5: 163039a 77746254i bk6: 149343a 78510010i bk7: 152019a 78379339i bk8: 166361a 77490860i bk9: 159035a 77941998i bk10: 166593a 77456874i bk11: 160680a 77767687i bk12: 170462a 77241807i bk13: 169930a 77225345i bk14: 152237a 78289704i bk15: 151579a 78380868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226767
Row_Buffer_Locality_read = 0.228110
Row_Buffer_Locality_write = 0.140836
Bank_Level_Parallism = 2.606853
Bank_Level_Parallism_Col = 1.502215
Bank_Level_Parallism_Ready = 1.085459
write_to_read_ratio_blp_rw_average = 0.022515
GrpLevelPara = 1.367263 

BW Util details:
bwutil = 0.121896 
total_CMD = 85863699 
util_bw = 10466444 
Wasted_Col = 28330818 
Wasted_Row = 11001693 
Idle = 36064744 

BW Util Bottlenecks: 
RCDc_limit = 37767928 
RCDWRc_limit = 315859 
WTRc_limit = 1011934 
RTWc_limit = 915447 
CCDLc_limit = 1439902 
rwq = 0 
CCDLc_limit_alone = 1352758 
WTRc_limit_alone = 970517 
RTWc_limit_alone = 869720 

Commands details: 
total_CMD = 85863699 
n_nop = 79465975 
Read = 2537864 
Write = 0 
L2_Alloc = 0 
L2_WB = 78747 
n_act = 1993032 
n_pre = 1993016 
n_ref = 0 
n_req = 2577520 
total_req = 2616611 

Dual Bus Interface Util: 
issued_total_row = 3986048 
issued_total_col = 2616611 
Row_Bus_Util =  0.046423 
CoL_Bus_Util = 0.030474 
Either_Row_CoL_Bus_Util = 0.074510 
Issued_on_Two_Bus_Simul_Util = 0.002387 
issued_two_Eff = 0.032032 
queue_avg = 0.670745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.670745
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79468269 n_act=1993140 n_pre=1993124 n_ref_event=0 n_req=2572965 n_rd=2533499 n_rd_L2_A=0 n_write=0 n_wr_bk=78701 bw_util=0.1217
n_activity=56400119 dram_eff=0.1853
bk0: 159368a 77910728i bk1: 158004a 78049685i bk2: 152253a 78295446i bk3: 157035a 78067166i bk4: 158142a 77977724i bk5: 157007a 78060982i bk6: 148900a 78511071i bk7: 150956a 78477614i bk8: 162973a 77691806i bk9: 161214a 77838445i bk10: 162917a 77650100i bk11: 164348a 77641079i bk12: 164454a 77549772i bk13: 169882a 77279647i bk14: 152331a 78254012i bk15: 153715a 78282953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225356
Row_Buffer_Locality_read = 0.226604
Row_Buffer_Locality_write = 0.145214
Bank_Level_Parallism = 2.601706
Bank_Level_Parallism_Col = 1.500566
Bank_Level_Parallism_Ready = 1.084352
write_to_read_ratio_blp_rw_average = 0.022224
GrpLevelPara = 1.366246 

BW Util details:
bwutil = 0.121691 
total_CMD = 85863699 
util_bw = 10448800 
Wasted_Col = 28358855 
Wasted_Row = 10986720 
Idle = 36069324 

BW Util Bottlenecks: 
RCDc_limit = 37786845 
RCDWRc_limit = 313985 
WTRc_limit = 1012921 
RTWc_limit = 900157 
CCDLc_limit = 1438090 
rwq = 0 
CCDLc_limit_alone = 1351124 
WTRc_limit_alone = 970487 
RTWc_limit_alone = 855625 

Commands details: 
total_CMD = 85863699 
n_nop = 79468269 
Read = 2533499 
Write = 0 
L2_Alloc = 0 
L2_WB = 78701 
n_act = 1993140 
n_pre = 1993124 
n_ref = 0 
n_req = 2572965 
total_req = 2612200 

Dual Bus Interface Util: 
issued_total_row = 3986264 
issued_total_col = 2612200 
Row_Bus_Util =  0.046425 
CoL_Bus_Util = 0.030423 
Either_Row_CoL_Bus_Util = 0.074484 
Issued_on_Two_Bus_Simul_Util = 0.002365 
issued_two_Eff = 0.031747 
queue_avg = 0.653481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.653481
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79528349 n_act=1970582 n_pre=1970566 n_ref_event=0 n_req=2552206 n_rd=2512763 n_rd_L2_A=0 n_write=0 n_wr_bk=78675 bw_util=0.1207
n_activity=56373947 dram_eff=0.1839
bk0: 159746a 77936792i bk1: 157498a 78064828i bk2: 147526a 78586818i bk3: 147303a 78647733i bk4: 158556a 78005632i bk5: 155826a 78189711i bk6: 152527a 78330469i bk7: 150113a 78504003i bk8: 164650a 77668402i bk9: 162157a 77777454i bk10: 164110a 77583949i bk11: 157557a 78011071i bk12: 167969a 77355255i bk13: 166822a 77462705i bk14: 150568a 78384026i bk15: 149835a 78484496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227894
Row_Buffer_Locality_read = 0.229237
Row_Buffer_Locality_write = 0.142332
Bank_Level_Parallism = 2.581756
Bank_Level_Parallism_Col = 1.498188
Bank_Level_Parallism_Ready = 1.087461
write_to_read_ratio_blp_rw_average = 0.022606
GrpLevelPara = 1.363928 

BW Util details:
bwutil = 0.120723 
total_CMD = 85863699 
util_bw = 10365752 
Wasted_Col = 28173802 
Wasted_Row = 11081994 
Idle = 36242151 

BW Util Bottlenecks: 
RCDc_limit = 37411079 
RCDWRc_limit = 313958 
WTRc_limit = 998205 
RTWc_limit = 899871 
CCDLc_limit = 1413817 
rwq = 0 
CCDLc_limit_alone = 1328166 
WTRc_limit_alone = 957112 
RTWc_limit_alone = 855313 

Commands details: 
total_CMD = 85863699 
n_nop = 79528349 
Read = 2512763 
Write = 0 
L2_Alloc = 0 
L2_WB = 78675 
n_act = 1970582 
n_pre = 1970566 
n_ref = 0 
n_req = 2552206 
total_req = 2591438 

Dual Bus Interface Util: 
issued_total_row = 3941148 
issued_total_col = 2591438 
Row_Bus_Util =  0.045900 
CoL_Bus_Util = 0.030181 
Either_Row_CoL_Bus_Util = 0.073784 
Issued_on_Two_Bus_Simul_Util = 0.002297 
issued_two_Eff = 0.031133 
queue_avg = 0.665190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.66519
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79499221 n_act=1981496 n_pre=1981480 n_ref_event=0 n_req=2563164 n_rd=2523890 n_rd_L2_A=0 n_write=0 n_wr_bk=78521 bw_util=0.1212
n_activity=56378001 dram_eff=0.1846
bk0: 160031a 77934617i bk1: 156825a 78140107i bk2: 152543a 78332493i bk3: 153319a 78331575i bk4: 155929a 78119205i bk5: 155613a 78198819i bk6: 151075a 78410624i bk7: 150456a 78491674i bk8: 164748a 77610301i bk9: 161375a 77790713i bk10: 164730a 77570702i bk11: 162310a 77706072i bk12: 165787a 77488030i bk13: 165979a 77478587i bk14: 152811a 78274635i bk15: 150359a 78483111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226937
Row_Buffer_Locality_read = 0.228280
Row_Buffer_Locality_write = 0.140602
Bank_Level_Parallism = 2.590766
Bank_Level_Parallism_Col = 1.497759
Bank_Level_Parallism_Ready = 1.083574
write_to_read_ratio_blp_rw_average = 0.022325
GrpLevelPara = 1.365245 

BW Util details:
bwutil = 0.121235 
total_CMD = 85863699 
util_bw = 10409644 
Wasted_Col = 28241281 
Wasted_Row = 11038576 
Idle = 36174198 

BW Util Bottlenecks: 
RCDc_limit = 37582064 
RCDWRc_limit = 313405 
WTRc_limit = 1003467 
RTWc_limit = 886567 
CCDLc_limit = 1423955 
rwq = 0 
CCDLc_limit_alone = 1338234 
WTRc_limit_alone = 961205 
RTWc_limit_alone = 843108 

Commands details: 
total_CMD = 85863699 
n_nop = 79499221 
Read = 2523890 
Write = 0 
L2_Alloc = 0 
L2_WB = 78521 
n_act = 1981496 
n_pre = 1981480 
n_ref = 0 
n_req = 2563164 
total_req = 2602411 

Dual Bus Interface Util: 
issued_total_row = 3962976 
issued_total_col = 2602411 
Row_Bus_Util =  0.046154 
CoL_Bus_Util = 0.030309 
Either_Row_CoL_Bus_Util = 0.074123 
Issued_on_Two_Bus_Simul_Util = 0.002340 
issued_two_Eff = 0.031567 
queue_avg = 0.636640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.63664
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=85863699 n_nop=79595523 n_act=1948063 n_pre=1948047 n_ref_event=0 n_req=2527123 n_rd=2487958 n_rd_L2_A=0 n_write=0 n_wr_bk=78351 bw_util=0.1196
n_activity=56262705 dram_eff=0.1825
bk0: 155479a 78248158i bk1: 158542a 78062487i bk2: 146776a 78661378i bk3: 148059a 78608913i bk4: 160092a 77940801i bk5: 154039a 78288132i bk6: 146783a 78691408i bk7: 148136a 78676725i bk8: 156512a 78127273i bk9: 159120a 77982524i bk10: 161255a 77785570i bk11: 159346a 77911179i bk12: 164531a 77613309i bk13: 164972a 77602659i bk14: 151528a 78370858i bk15: 152788a 78320817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.229141
Row_Buffer_Locality_read = 0.230571
Row_Buffer_Locality_write = 0.138287
Bank_Level_Parallism = 2.554882
Bank_Level_Parallism_Col = 1.492117
Bank_Level_Parallism_Ready = 1.086912
write_to_read_ratio_blp_rw_average = 0.022412
GrpLevelPara = 1.359122 

BW Util details:
bwutil = 0.119553 
total_CMD = 85863699 
util_bw = 10265236 
Wasted_Col = 27983981 
Wasted_Row = 11148237 
Idle = 36466245 

BW Util Bottlenecks: 
RCDc_limit = 37048315 
RCDWRc_limit = 314860 
WTRc_limit = 997513 
RTWc_limit = 866529 
CCDLc_limit = 1394613 
rwq = 0 
CCDLc_limit_alone = 1310432 
WTRc_limit_alone = 955512 
RTWc_limit_alone = 824349 

Commands details: 
total_CMD = 85863699 
n_nop = 79595523 
Read = 2487958 
Write = 0 
L2_Alloc = 0 
L2_WB = 78351 
n_act = 1948063 
n_pre = 1948047 
n_ref = 0 
n_req = 2527123 
total_req = 2566309 

Dual Bus Interface Util: 
issued_total_row = 3896110 
issued_total_col = 2566309 
Row_Bus_Util =  0.045376 
CoL_Bus_Util = 0.029888 
Either_Row_CoL_Bus_Util = 0.073001 
Issued_on_Two_Bus_Simul_Util = 0.002262 
issued_two_Eff = 0.030989 
queue_avg = 0.617605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.617605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2819354, Miss = 1268862, Miss_rate = 0.450, Pending_hits = 4897, Reservation_fails = 1144
L2_cache_bank[1]: Access = 2859952, Miss = 1265872, Miss_rate = 0.443, Pending_hits = 3837, Reservation_fails = 492
L2_cache_bank[2]: Access = 2839386, Miss = 1253711, Miss_rate = 0.442, Pending_hits = 3446, Reservation_fails = 834
L2_cache_bank[3]: Access = 2992051, Miss = 1261416, Miss_rate = 0.422, Pending_hits = 3634, Reservation_fails = 2054
L2_cache_bank[4]: Access = 2844085, Miss = 1269783, Miss_rate = 0.446, Pending_hits = 3767, Reservation_fails = 366
L2_cache_bank[5]: Access = 2805860, Miss = 1259880, Miss_rate = 0.449, Pending_hits = 3646, Reservation_fails = 926
L2_cache_bank[6]: Access = 2870373, Miss = 1256425, Miss_rate = 0.438, Pending_hits = 3798, Reservation_fails = 2304
L2_cache_bank[7]: Access = 2835696, Miss = 1256428, Miss_rate = 0.443, Pending_hits = 3714, Reservation_fails = 1964
L2_cache_bank[8]: Access = 3237856, Miss = 1252486, Miss_rate = 0.387, Pending_hits = 5068, Reservation_fails = 4403
L2_cache_bank[9]: Access = 2873350, Miss = 1248150, Miss_rate = 0.434, Pending_hits = 3873, Reservation_fails = 2442
L2_cache_bank[10]: Access = 2873939, Miss = 1260689, Miss_rate = 0.439, Pending_hits = 4385, Reservation_fails = 3600
L2_cache_bank[11]: Access = 2787921, Miss = 1267289, Miss_rate = 0.455, Pending_hits = 4051, Reservation_fails = 3221
L2_cache_bank[12]: Access = 2966078, Miss = 1250660, Miss_rate = 0.422, Pending_hits = 4216, Reservation_fails = 6336
L2_cache_bank[13]: Access = 2870637, Miss = 1262298, Miss_rate = 0.440, Pending_hits = 4059, Reservation_fails = 2575
L2_cache_bank[14]: Access = 2928157, Miss = 1274086, Miss_rate = 0.435, Pending_hits = 4030, Reservation_fails = 1671
L2_cache_bank[15]: Access = 2869132, Miss = 1263795, Miss_rate = 0.440, Pending_hits = 3725, Reservation_fails = 3652
L2_cache_bank[16]: Access = 2846798, Miss = 1261348, Miss_rate = 0.443, Pending_hits = 4633, Reservation_fails = 844
L2_cache_bank[17]: Access = 2894433, Miss = 1272171, Miss_rate = 0.440, Pending_hits = 3743, Reservation_fails = 1852
L2_cache_bank[18]: Access = 2830819, Miss = 1265665, Miss_rate = 0.447, Pending_hits = 3950, Reservation_fails = 2104
L2_cache_bank[19]: Access = 2861401, Miss = 1247120, Miss_rate = 0.436, Pending_hits = 3747, Reservation_fails = 2197
L2_cache_bank[20]: Access = 2918150, Miss = 1267663, Miss_rate = 0.434, Pending_hits = 3658, Reservation_fails = 3543
L2_cache_bank[21]: Access = 2824894, Miss = 1256247, Miss_rate = 0.445, Pending_hits = 3636, Reservation_fails = 4931
L2_cache_bank[22]: Access = 2868978, Miss = 1242965, Miss_rate = 0.433, Pending_hits = 3818, Reservation_fails = 1946
L2_cache_bank[23]: Access = 2841058, Miss = 1245009, Miss_rate = 0.438, Pending_hits = 3652, Reservation_fails = 2838
L2_total_cache_accesses = 69160358
L2_total_cache_misses = 30230018
L2_total_cache_miss_rate = 0.4371
L2_total_cache_pending_hits = 94983
L2_total_cache_reservation_fails = 58239
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37304457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11781033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18448707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 94981
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1530900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 67629178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1531180
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3037
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55202
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=69160358
icnt_total_pkts_simt_to_mem=69160358
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 69160358
Req_Network_cycles = 33482069
Req_Network_injected_packets_per_cycle =       2.0656 
Req_Network_conflicts_per_cycle =       0.2149
Req_Network_conflicts_per_cycle_util =       0.3304
Req_Bank_Level_Parallism =       3.1754
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3959
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       0.2463

Reply_Network_injected_packets_num = 69160358
Reply_Network_cycles = 33482069
Reply_Network_injected_packets_per_cycle =        2.0656
Reply_Network_conflicts_per_cycle =        1.2775
Reply_Network_conflicts_per_cycle_util =       1.9558
Reply_Bank_Level_Parallism =       3.1624
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1705
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0689
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 15 hrs, 42 min, 36 sec (142956 sec)
gpgpu_simulation_rate = 5158 (inst/sec)
gpgpu_simulation_rate = 234 (cycle/sec)
gpgpu_silicon_slowdown = 5833333x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 6.
	runtime [cuda_base] = 142940157.689000 ms.
Verifying...
	runtime [serial] = 385.900000 ms.
Correct
GPGPU-Sim: *** exit detected ***
