# Verilog Examples

This repository contains Verilog examples for the bachelor-level course [Digital Electronics](https://www.vut.cz/en/students/courses/detail/287953) at Brno University of Technology (Czechia).

## Labs

1. [Basic Logic Gates](lab1-gates)
