<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="9"><twSigConn><twSig>Core0/Data_Hazard_inv</twSig><twDriver>SLICE_X36Y135.A</twDriver><twLoad>SLICE_X28Y156.C1</twLoad></twSigConn><twSigConn><twSig>Core0/Data_Hazard_inv</twSig><twDriver>SLICE_X36Y135.A</twDriver><twLoad>SLICE_X29Y156.A4</twLoad></twSigConn><twSigConn><twSig>Core0/Data_Hazard_inv</twSig><twDriver>SLICE_X36Y135.A</twDriver><twLoad>SLICE_X30Y157.A6</twLoad></twSigConn><twSigConn><twSig>Core0/Data_Hazard_inv</twSig><twDriver>SLICE_X36Y135.A</twDriver><twLoad>SLICE_X22Y147.A5</twLoad></twSigConn><twSigConn><twSig>Core0/Data_Hazard_inv</twSig><twDriver>SLICE_X36Y135.A</twDriver><twLoad>SLICE_X30Y151.B5</twLoad></twSigConn><twSigConn><twSig>Core0/Data_Hazard_inv</twSig><twDriver>SLICE_X36Y135.A</twDriver><twLoad>SLICE_X29Y151.C5</twLoad></twSigConn><twSigConn><twSig>Core0/Data_Hazard_inv</twSig><twDriver>SLICE_X36Y135.A</twDriver><twLoad>SLICE_X31Y153.C6</twLoad></twSigConn><twSigConn><twSig>Core0/Data_Hazard_inv</twSig><twDriver>SLICE_X36Y135.A</twDriver><twLoad>SLICE_X30Y153.A2</twLoad></twSigConn><twSigConn><twSig>Core0/Data_Hazard_inv</twSig><twDriver>SLICE_X36Y135.A</twDriver><twLoad>SLICE_X30Y151.C6</twLoad></twSigConn></twCycles><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>126108379</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4828</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.809</twMinPer></twConstHead><twPathRptBanner iPaths="388603" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/ID_NextPC[15]_dff_0_13 (SLICE_X44Y123.A6), 388603 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.809</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/ID_NextPC[15]_dff_0_13</twDest><twDel>8.453</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>8.432</twTotPathDel><twClkSkew dest = "0.950" src = "1.292">0.342</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/ID_NextPC[15]_dff_0_13</twDest><twLogLvls>15</twLogLvls><twSrcSite>RAMB36_X1Y31.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y153.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;3&gt;</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y152.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y152.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/Data_Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Core0/Data_Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;29&gt;</twComp><twBEL>Core0/Mmux_ID_I241</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>Core0/ID_I&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/Mmux_BrCond11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Core0/ID_BrCond&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_BrCond&lt;2&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement20</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut&lt;3&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y125.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y123.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;2&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC51</twBEL><twBEL>Core0/ID_NextPC[15]_dff_0_13</twBEL></twPathDel><twLogDel>3.092</twLogDel><twRouteDel>5.340</twRouteDel><twTotDel>8.432</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.809</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/ID_NextPC[15]_dff_0_13</twDest><twDel>8.453</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>8.432</twTotPathDel><twClkSkew dest = "0.950" src = "1.292">0.342</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/ID_NextPC[15]_dff_0_13</twDest><twLogLvls>15</twLogLvls><twSrcSite>RAMB36_X1Y31.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y153.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;3&gt;</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y152.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y152.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/Data_Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Core0/Data_Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;29&gt;</twComp><twBEL>Core0/Mmux_ID_I241</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>Core0/ID_I&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/Mmux_BrCond11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Core0/ID_BrCond&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_BrCond&lt;2&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement20</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut&lt;3&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y125.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y123.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;2&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC51</twBEL><twBEL>Core0/ID_NextPC[15]_dff_0_13</twBEL></twPathDel><twLogDel>3.092</twLogDel><twRouteDel>5.340</twRouteDel><twTotDel>8.432</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.796</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/ID_NextPC[15]_dff_0_13</twDest><twDel>8.440</twDel><twSUTime>-0.021</twSUTime><twTotPathDel>8.419</twTotPathDel><twClkSkew dest = "0.950" src = "1.292">0.342</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/ID_NextPC[15]_dff_0_13</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB36_X1Y31.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y153.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;3&gt;</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y152.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y152.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/Data_Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Core0/Data_Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;29&gt;</twComp><twBEL>Core0/Mmux_ID_I241</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>Core0/ID_I&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/Mmux_BrCond11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Core0/ID_BrCond&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_BrCond&lt;2&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y123.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y124.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y124.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut&lt;11&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y125.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y123.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;2&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC51</twBEL><twBEL>Core0/ID_NextPC[15]_dff_0_13</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>5.433</twRouteDel><twTotDel>8.419</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="414990" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/ID_NextPC[15]_dff_0_14 (SLICE_X47Y125.A6), 414990 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.734</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/ID_NextPC[15]_dff_0_14</twDest><twDel>8.347</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.356</twTotPathDel><twClkSkew dest = "0.949" src = "1.292">0.343</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/ID_NextPC[15]_dff_0_14</twDest><twLogLvls>15</twLogLvls><twSrcSite>RAMB36_X1Y31.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y153.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;3&gt;</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y152.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y152.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/Data_Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Core0/Data_Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;29&gt;</twComp><twBEL>Core0/Mmux_ID_I241</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>Core0/ID_I&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/Mmux_BrCond11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Core0/ID_BrCond&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_BrCond&lt;2&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement20</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut&lt;3&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y125.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;14&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC61</twBEL><twBEL>Core0/ID_NextPC[15]_dff_0_14</twBEL></twPathDel><twLogDel>3.066</twLogDel><twRouteDel>5.290</twRouteDel><twTotDel>8.356</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.734</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/ID_NextPC[15]_dff_0_14</twDest><twDel>8.347</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.356</twTotPathDel><twClkSkew dest = "0.949" src = "1.292">0.343</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/ID_NextPC[15]_dff_0_14</twDest><twLogLvls>15</twLogLvls><twSrcSite>RAMB36_X1Y31.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y153.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;3&gt;</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y152.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y152.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/Data_Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Core0/Data_Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;29&gt;</twComp><twBEL>Core0/Mmux_ID_I241</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>Core0/ID_I&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/Mmux_BrCond11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Core0/ID_BrCond&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_BrCond&lt;2&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement20</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut&lt;3&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y125.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;14&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC61</twBEL><twBEL>Core0/ID_NextPC[15]_dff_0_14</twBEL></twPathDel><twLogDel>3.066</twLogDel><twRouteDel>5.290</twRouteDel><twTotDel>8.356</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.721</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/ID_NextPC[15]_dff_0_14</twDest><twDel>8.334</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.343</twTotPathDel><twClkSkew dest = "0.949" src = "1.292">0.343</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/ID_NextPC[15]_dff_0_14</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB36_X1Y31.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y153.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;3&gt;</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y152.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y152.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/Data_Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Core0/Data_Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;29&gt;</twComp><twBEL>Core0/Mmux_ID_I241</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>Core0/ID_I&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_346_o</twComp><twBEL>Core0/uDecoder/Mmux_BrCond11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Core0/ID_BrCond&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_BrCond&lt;2&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y123.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y124.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y124.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut&lt;11&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y125.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/ID_NextPC[15]_dff_0&lt;14&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC61</twBEL><twBEL>Core0/ID_NextPC[15]_dff_0_14</twBEL></twPathDel><twLogDel>2.960</twLogDel><twRouteDel>5.383</twRouteDel><twTotDel>8.343</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="17719" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpB[32]_dff_12_2_1 (SLICE_X23Y93.BX), 17719 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.732</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_12_2_1</twDest><twDel>8.364</twDel><twSUTime>0.019</twSUTime><twTotPathDel>8.383</twTotPathDel><twClkSkew dest = "1.098" src = "1.412">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_12_2_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB36_X1Y31.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y153.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;3&gt;</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y152.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y152.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/Data_Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>Core0/Data_Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;31&gt;</twComp><twBEL>Core0/Mmux_ID_I251</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y118.B2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>Core0/ID_I&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpC</twComp><twBEL>Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpB[32]_dff_12&lt;25&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpB2411</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.C3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpB241</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpB[32]_dff_12&lt;3&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpB69</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y93.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Core0/ID_ExOpB&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>Core0/EX_OpB[32]_dff_12_2_1</twComp><twBEL>Core0/EX_OpB[32]_dff_12_2_1</twBEL></twPathDel><twLogDel>2.407</twLogDel><twRouteDel>5.976</twRouteDel><twTotDel>8.383</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.732</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_12_2_1</twDest><twDel>8.364</twDel><twSUTime>0.019</twSUTime><twTotPathDel>8.383</twTotPathDel><twClkSkew dest = "1.098" src = "1.412">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_12_2_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB36_X1Y31.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y153.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;3&gt;</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y152.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y152.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/Data_Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>Core0/Data_Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;31&gt;</twComp><twBEL>Core0/Mmux_ID_I251</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y118.B2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>Core0/ID_I&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpC</twComp><twBEL>Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpB[32]_dff_12&lt;25&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpB2411</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.C3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpB241</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpB[32]_dff_12&lt;3&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpB69</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y93.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Core0/ID_ExOpB&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>Core0/EX_OpB[32]_dff_12_2_1</twComp><twBEL>Core0/EX_OpB[32]_dff_12_2_1</twBEL></twPathDel><twLogDel>2.407</twLogDel><twRouteDel>5.976</twRouteDel><twTotDel>8.383</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.690</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_12_2_1</twDest><twDel>8.322</twDel><twSUTime>0.019</twSUTime><twTotPathDel>8.341</twTotPathDel><twClkSkew dest = "1.098" src = "1.412">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_12_2_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB36_X1Y31.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y31.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y153.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y154.A5</twSite><twDelType>net</twDelType><twFanCnt>280</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y154.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;3&gt;</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y152.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y152.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7</twComp><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_3</twBEL><twBEL>Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Core0/uRF/OpA[4]_memTable[31]_Mux_36_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/uRF/AIsInValid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/RF_InValidA</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/Data_Hazard</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.C5</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>Core0/Data_Hazard_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/REG_I[31]_dff_3&lt;29&gt;</twComp><twBEL>Core0/Mmux_ID_I221</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Core0/ID_I&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpC</twComp><twBEL>Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>Core0/uDecoder/GND_7_o_GND_7_o_OR_70_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpB[32]_dff_12&lt;25&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpB2411</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.C3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpB241</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpB[32]_dff_12&lt;3&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpB69</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y93.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Core0/ID_ExOpB&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>Core0/EX_OpB[32]_dff_12_2_1</twComp><twBEL>Core0/EX_OpB[32]_dff_12_2_1</twBEL></twPathDel><twLogDel>2.407</twLogDel><twRouteDel>5.934</twRouteDel><twTotDel>8.341</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/exTable[31]_dff_33_16 (SLICE_X35Y151.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.015</twTotDel><twSrc BELType="FF">Core0/uRF/idTable[31]_dff_32_16</twSrc><twDest BELType="FF">Core0/uRF/exTable[31]_dff_33_16</twDest><twDelConst>0.000</twDelConst><twDel>0.257</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.217</twTotPathDel><twClkSkew dest = "0.664" src = "0.462">-0.202</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/uRF/idTable[31]_dff_32_16</twSrc><twDest BELType='FF'>Core0/uRF/exTable[31]_dff_33_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y150.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;19&gt;</twComp><twBEL>Core0/uRF/idTable[31]_dff_32_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y151.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y151.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>Core0/uRF/exTable[31]_dff_33&lt;19&gt;</twComp><twBEL>Core0/uRF/exTable[31]_dff_33_16</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.217</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/exTable[31]_dff_33_19 (SLICE_X35Y151.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.016</twTotDel><twSrc BELType="FF">Core0/uRF/idTable[31]_dff_32_19</twSrc><twDest BELType="FF">Core0/uRF/exTable[31]_dff_33_19</twDest><twDelConst>0.000</twDelConst><twDel>0.261</twDel><twSUTime>0.043</twSUTime><twTotPathDel>0.218</twTotPathDel><twClkSkew dest = "0.664" src = "0.462">-0.202</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/uRF/idTable[31]_dff_32_19</twSrc><twDest BELType='FF'>Core0/uRF/exTable[31]_dff_33_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;19&gt;</twComp><twBEL>Core0/uRF/idTable[31]_dff_32_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y151.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y151.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.043</twDelInfo><twComp>Core0/uRF/exTable[31]_dff_33&lt;19&gt;</twComp><twBEL>Core0/uRF/exTable[31]_dff_33_19</twBEL></twPathDel><twLogDel>0.057</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.218</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/exTable[31]_dff_33_30 (SLICE_X32Y154.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.021</twTotDel><twSrc BELType="FF">Core0/uRF/idTable[31]_dff_32_30</twSrc><twDest BELType="FF">Core0/uRF/exTable[31]_dff_33_30</twDest><twDelConst>0.000</twDelConst><twDel>0.264</twDel><twSUTime>0.041</twSUTime><twTotPathDel>0.223</twTotPathDel><twClkSkew dest = "0.663" src = "0.461">-0.202</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/uRF/idTable[31]_dff_32_30</twSrc><twDest BELType='FF'>Core0/uRF/exTable[31]_dff_33_30</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y154.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;31&gt;</twComp><twBEL>Core0/uRF/idTable[31]_dff_32_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y154.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y154.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.041</twDelInfo><twComp>Core0/uRF/exTable[31]_dff_33&lt;31&gt;</twComp><twBEL>Core0/uRF/exTable[31]_dff_33_30</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.223</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>1402</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1402</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.622</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uDecoder/RImm16[15]_dff_532_4 (SLICE_X44Y111.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstOffIn anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>4.622</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uDecoder/RImm16[15]_dff_532_4</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uDecoder/RImm16[15]_dff_532_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>435</twFanCnt><twDelInfo twEdge="twFalling">7.296</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_532&lt;7&gt;</twComp><twBEL>Core0/uDecoder/RImm16[15]_dff_532_4</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>7.296</twRouteDel><twTotDel>8.220</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uDecoder/RImm16[15]_dff_532_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.854</twRouteDel><twTotDel>3.623</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uDecoder/RImm16[15]_dff_532_5 (SLICE_X44Y111.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twUnconstOffIn anchorID="35" twDataPathType="twDataPathMaxDelay"><twOff>4.622</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uDecoder/RImm16[15]_dff_532_5</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uDecoder/RImm16[15]_dff_532_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>435</twFanCnt><twDelInfo twEdge="twFalling">7.296</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_532&lt;7&gt;</twComp><twBEL>Core0/uDecoder/RImm16[15]_dff_532_5</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>7.296</twRouteDel><twTotDel>8.220</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uDecoder/RImm16[15]_dff_532_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.854</twRouteDel><twTotDel>3.623</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uDecoder/RImm16[15]_dff_532_6 (SLICE_X44Y111.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>4.622</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uDecoder/RImm16[15]_dff_532_6</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uDecoder/RImm16[15]_dff_532_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>435</twFanCnt><twDelInfo twEdge="twFalling">7.296</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_532&lt;7&gt;</twComp><twBEL>Core0/uDecoder/RImm16[15]_dff_532_6</twBEL></twPathDel><twLogDel>0.924</twLogDel><twRouteDel>7.296</twRouteDel><twTotDel>8.220</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uDecoder/RImm16[15]_dff_532_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.854</twRouteDel><twTotDel>3.623</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_43_24 (SLICE_X6Y191.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMinDelay"><twOff>-2.556</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_43_24</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>435</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_24</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>1.661</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_24</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.339</twRouteDel><twTotDel>4.193</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_43_25 (SLICE_X6Y191.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMinDelay"><twOff>-2.556</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_43_25</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>435</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_25</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>1.661</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.339</twRouteDel><twTotDel>4.193</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_43_26 (SLICE_X6Y191.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMinDelay"><twOff>-2.556</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_43_26</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y191.SR</twSite><twDelType>net</twDelType><twFanCnt>435</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y191.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_26</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>1.661</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_26</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.339</twRouteDel><twTotDel>4.193</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="44" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>14.611</twMaxOff></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;18&gt; (E12.PAD), 16 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstOffOut anchorID="46" twDataPathType="twDataPathMaxDelay"><twOff>14.611</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_45_2</twSrc><twDest BELType="PAD">MemWData&lt;18&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.961</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_2</twSrc><twDest BELType='PAD'>MemWData&lt;18&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_45_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">5.297</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData201</twComp><twBEL>Core0/Mmux_MemWriteData202</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y162.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>Core0/Mmux_MemWriteData201</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_11&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData203</twBEL></twPathDel><twPathDel><twSite>E12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>MemWData_18_OBUF</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.364</twDelInfo><twComp>MemWData&lt;18&gt;</twComp><twBEL>MemWData_18_OBUF</twBEL><twBEL>MemWData&lt;18&gt;</twBEL></twPathDel><twLogDel>2.673</twLogDel><twRouteDel>7.952</twRouteDel><twTotDel>10.625</twTotDel><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="47"><twUnconstOffOut anchorID="48" twDataPathType="twDataPathMaxDelay"><twOff>13.769</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_45_1</twSrc><twDest BELType="PAD">MemWData&lt;18&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.961</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_1</twSrc><twDest BELType='PAD'>MemWData&lt;18&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_45_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y162.A1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData201</twComp><twBEL>Core0/Mmux_MemWriteData202</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y162.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>Core0/Mmux_MemWriteData201</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_11&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData203</twBEL></twPathDel><twPathDel><twSite>E12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>MemWData_18_OBUF</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.364</twDelInfo><twComp>MemWData&lt;18&gt;</twComp><twBEL>MemWData_18_OBUF</twBEL><twBEL>MemWData&lt;18&gt;</twBEL></twPathDel><twLogDel>2.673</twLogDel><twRouteDel>7.110</twRouteDel><twTotDel>9.783</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="49"><twUnconstOffOut anchorID="50" twDataPathType="twDataPathMaxDelay"><twOff>13.593</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_45_2</twSrc><twDest BELType="PAD">MemWData&lt;18&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.961</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_2</twSrc><twDest BELType='PAD'>MemWData&lt;18&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_45_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y153.B5</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">4.039</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>Core0/Mmux_MemWriteData101</twComp><twBEL>Core0/Mmux_MemWriteData1621</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>Core0/Mmux_MemWriteData162</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_11&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData203</twBEL></twPathDel><twPathDel><twSite>E12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>MemWData_18_OBUF</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.364</twDelInfo><twComp>MemWData&lt;18&gt;</twComp><twBEL>MemWData_18_OBUF</twBEL><twBEL>MemWData&lt;18&gt;</twBEL></twPathDel><twLogDel>2.776</twLogDel><twRouteDel>6.831</twRouteDel><twTotDel>9.607</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;13&gt; (G12.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstOffOut anchorID="52" twDataPathType="twDataPathMaxDelay"><twOff>14.277</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_45_2</twSrc><twDest BELType="PAD">MemWData&lt;13&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.961</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_2</twSrc><twDest BELType='PAD'>MemWData&lt;13&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_45_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">4.697</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y160.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;7&gt;</twComp><twBEL>Core0/Mmux_MemWriteData81</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y153.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>Core0/Mmux_MemWriteData10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y153.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_13_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData103</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>MemWData_13_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>MemWData&lt;13&gt;</twComp><twBEL>MemWData_13_OBUF</twBEL><twBEL>MemWData&lt;13&gt;</twBEL></twPathDel><twLogDel>2.764</twLogDel><twRouteDel>7.527</twRouteDel><twTotDel>10.291</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="53"><twUnconstOffOut anchorID="54" twDataPathType="twDataPathMaxDelay"><twOff>13.670</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_45_1</twSrc><twDest BELType="PAD">MemWData&lt;13&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.961</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_1</twSrc><twDest BELType='PAD'>MemWData&lt;13&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_45_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y160.B3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">4.090</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y160.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;7&gt;</twComp><twBEL>Core0/Mmux_MemWriteData81</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y153.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>Core0/Mmux_MemWriteData10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y153.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_13_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData103</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>MemWData_13_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>MemWData&lt;13&gt;</twComp><twBEL>MemWData_13_OBUF</twBEL><twBEL>MemWData&lt;13&gt;</twBEL></twPathDel><twLogDel>2.764</twLogDel><twRouteDel>6.920</twRouteDel><twTotDel>9.684</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="55"><twUnconstOffOut anchorID="56" twDataPathType="twDataPathMaxDelay"><twOff>13.400</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_45_0</twSrc><twDest BELType="PAD">MemWData&lt;13&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.961</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_0</twSrc><twDest BELType='PAD'>MemWData&lt;13&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_45_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y160.B2</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">3.822</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y160.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;7&gt;</twComp><twBEL>Core0/Mmux_MemWriteData81</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y153.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>Core0/Mmux_MemWriteData10</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y153.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_13_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData103</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>MemWData_13_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>MemWData&lt;13&gt;</twComp><twBEL>MemWData_13_OBUF</twBEL><twBEL>MemWData&lt;13&gt;</twBEL></twPathDel><twLogDel>2.762</twLogDel><twRouteDel>6.652</twRouteDel><twTotDel>9.414</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;28&gt; (A12.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twOff>14.158</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_45_2</twSrc><twDest BELType="PAD">MemWData&lt;28&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.961</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_2</twSrc><twDest BELType='PAD'>MemWData&lt;28&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_45_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y160.C5</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">4.690</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y160.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1281_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y146.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1281_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N10</twComp><twBEL>Core0/Mmux_MemWriteData42</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>MemWData_28_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>MemWData&lt;28&gt;</twComp><twBEL>MemWData_28_OBUF</twBEL><twBEL>MemWData&lt;28&gt;</twBEL></twPathDel><twLogDel>2.810</twLogDel><twRouteDel>7.362</twRouteDel><twTotDel>10.172</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="59"><twUnconstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>13.723</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_45_1</twSrc><twDest BELType="PAD">MemWData&lt;28&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.961</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_1</twSrc><twDest BELType='PAD'>MemWData&lt;28&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_45_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y160.C1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">4.253</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y160.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1281_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y146.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1281_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N10</twComp><twBEL>Core0/Mmux_MemWriteData42</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>MemWData_28_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>MemWData&lt;28&gt;</twComp><twBEL>MemWData_28_OBUF</twBEL><twBEL>MemWData&lt;28&gt;</twBEL></twPathDel><twLogDel>2.812</twLogDel><twRouteDel>6.925</twRouteDel><twTotDel>9.737</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>13.258</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_45_0</twSrc><twDest BELType="PAD">MemWData&lt;28&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.961</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_45_0</twSrc><twDest BELType='PAD'>MemWData&lt;28&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_45_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y160.C4</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">3.786</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_45&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y160.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/PWR_5_o_PWR_5_o_AND_1281_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y146.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Core0/PWR_5_o_PWR_5_o_AND_1281_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N10</twComp><twBEL>Core0/Mmux_MemWriteData42</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>MemWData_28_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>MemWData&lt;28&gt;</twComp><twBEL>MemWData_28_OBUF</twBEL><twBEL>MemWData&lt;28&gt;</twBEL></twPathDel><twLogDel>2.814</twLogDel><twRouteDel>6.458</twRouteDel><twTotDel>9.272</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;11&gt; (F14.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMinDelay"><twOff>3.609</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_43_11</twSrc><twDest BELType="PAD">MemWData&lt;11&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.505</twRouteDel><twTotDel>1.634</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_43_11</twSrc><twDest BELType='PAD'>MemWData&lt;11&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_11_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData63</twBEL></twPathDel><twPathDel><twSite>F14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MemWData_11_OBUF</twComp></twPathDel><twPathDel><twSite>F14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>MemWData&lt;11&gt;</twComp><twBEL>MemWData_11_OBUF</twBEL><twBEL>MemWData&lt;11&gt;</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMinDelay"><twOff>4.197</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_43_3</twSrc><twDest BELType="PAD">MemWData&lt;11&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.506</twRouteDel><twTotDel>1.635</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_43_3</twSrc><twDest BELType='PAD'>MemWData&lt;11&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y187.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData61</twComp><twBEL>Core0/Mmux_MemWriteData62</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>Core0/Mmux_MemWriteData61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_11_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData63</twBEL></twPathDel><twPathDel><twSite>F14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MemWData_11_OBUF</twComp></twPathDel><twPathDel><twSite>F14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>MemWData&lt;11&gt;</twComp><twBEL>MemWData_11_OBUF</twBEL><twBEL>MemWData&lt;11&gt;</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>1.127</twRouteDel><twTotDel>2.587</twTotDel><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMinDelay"><twOff>4.579</twOff><twSrc BELType="RAM">CoreMem0/Mram_RAM6</twSrc><twDest BELType="PAD">MemWData&lt;11&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y33.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.500</twRouteDel><twTotDel>1.629</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM6</twSrc><twDest BELType='PAD'>MemWData&lt;11&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y33.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>CoreMem0/Mram_RAM6</twComp><twBEL>CoreMem0/Mram_RAM6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y162.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>MemReadData&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_11_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData63</twBEL></twPathDel><twPathDel><twSite>F14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>MemWData_11_OBUF</twComp></twPathDel><twPathDel><twSite>F14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>MemWData&lt;11&gt;</twComp><twBEL>MemWData_11_OBUF</twBEL><twBEL>MemWData&lt;11&gt;</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>1.058</twRouteDel><twTotDel>2.975</twTotDel><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;30&gt; (J14.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMinDelay"><twOff>3.696</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_43_6</twSrc><twDest BELType="PAD">MemWData&lt;30&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.507</twRouteDel><twTotDel>1.636</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_43_6</twSrc><twDest BELType='PAD'>MemWData&lt;30&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y160.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;7&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y150.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData48</twBEL></twPathDel><twPathDel><twSite>J14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>MemWData_30_OBUF</twComp></twPathDel><twPathDel><twSite>J14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>MemWData&lt;30&gt;</twComp><twBEL>MemWData_30_OBUF</twBEL><twBEL>MemWData&lt;30&gt;</twBEL></twPathDel><twLogDel>1.394</twLogDel><twRouteDel>0.691</twRouteDel><twTotDel>2.085</twTotDel><twPctLog>66.9</twPctLog><twPctRoute>33.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMinDelay"><twOff>3.916</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_43_14</twSrc><twDest BELType="PAD">MemWData&lt;30&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y145.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.400</twRouteDel><twTotDel>1.529</twTotDel><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_43_14</twSrc><twDest BELType='PAD'>MemWData&lt;30&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;15&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y146.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N6</twComp><twBEL>Core0/Mmux_MemWriteData48_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y150.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>N6</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData48</twBEL></twPathDel><twPathDel><twSite>J14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>MemWData_30_OBUF</twComp></twPathDel><twPathDel><twSite>J14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>MemWData&lt;30&gt;</twComp><twBEL>MemWData_30_OBUF</twBEL><twBEL>MemWData&lt;30&gt;</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>0.990</twRouteDel><twTotDel>2.412</twTotDel><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMinDelay"><twOff>4.143</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_43_30</twSrc><twDest BELType="PAD">MemWData&lt;30&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_30</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y135.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>1.554</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_43_30</twSrc><twDest BELType='PAD'>MemWData&lt;30&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;31&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y146.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N6</twComp><twBEL>Core0/Mmux_MemWriteData48_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y150.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>N6</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData48</twBEL></twPathDel><twPathDel><twSite>J14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>MemWData_30_OBUF</twComp></twPathDel><twPathDel><twSite>J14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>MemWData&lt;30&gt;</twComp><twBEL>MemWData_30_OBUF</twBEL><twBEL>MemWData&lt;30&gt;</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>1.210</twRouteDel><twTotDel>2.614</twTotDel><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;9&gt; (E11.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twOff>3.737</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_43_9</twSrc><twDest BELType="PAD">MemWData&lt;9&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.505</twRouteDel><twTotDel>1.634</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_43_9</twSrc><twDest BELType='PAD'>MemWData&lt;9&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y163.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y167.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_9_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData643</twBEL></twPathDel><twPathDel><twSite>E11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MemWData_9_OBUF</twComp></twPathDel><twPathDel><twSite>E11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>MemWData&lt;9&gt;</twComp><twBEL>MemWData_9_OBUF</twBEL><twBEL>MemWData&lt;9&gt;</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>0.710</twRouteDel><twTotDel>2.128</twTotDel><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="77"><twUnconstOffOut anchorID="78" twDataPathType="twDataPathMinDelay"><twOff>4.091</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_43_1</twSrc><twDest BELType="PAD">MemWData&lt;9&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_43_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.506</twRouteDel><twTotDel>1.635</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_43_1</twSrc><twDest BELType='PAD'>MemWData&lt;9&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_43_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y167.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_43&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData641</twComp><twBEL>Core0/Mmux_MemWriteData642</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y167.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>Core0/Mmux_MemWriteData641</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_9_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData643</twBEL></twPathDel><twPathDel><twSite>E11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MemWData_9_OBUF</twComp></twPathDel><twPathDel><twSite>E11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>MemWData&lt;9&gt;</twComp><twBEL>MemWData_9_OBUF</twBEL><twBEL>MemWData&lt;9&gt;</twBEL></twPathDel><twLogDel>1.446</twLogDel><twRouteDel>1.035</twRouteDel><twTotDel>2.481</twTotDel><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="79"><twUnconstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twOff>4.228</twOff><twSrc BELType="RAM">CoreMem0/Mram_RAM5</twSrc><twDest BELType="PAD">MemWData&lt;9&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM5</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y33.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>500</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.503</twRouteDel><twTotDel>1.632</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM5</twSrc><twDest BELType='PAD'>MemWData&lt;9&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X0Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y33.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>CoreMem0/Mram_RAM5</twComp><twBEL>CoreMem0/Mram_RAM5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y167.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>MemReadData&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_9_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData643</twBEL></twPathDel><twPathDel><twSite>E11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MemWData_9_OBUF</twComp></twPathDel><twPathDel><twSite>E11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>MemWData&lt;9&gt;</twComp><twBEL>MemWData_9_OBUF</twBEL><twBEL>MemWData&lt;9&gt;</twBEL></twPathDel><twLogDel>1.903</twLogDel><twRouteDel>0.718</twRouteDel><twTotDel>2.621</twTotDel><twPctLog>72.6</twPctLog><twPctRoute>27.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="81">0</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twSUH2ClkList anchorID="83" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.622</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.557</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="84" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "4.577" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.197" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "3.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.053" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "4.484" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.988" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "4.359" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "4.206" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "4.151" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.346" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "4.293" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.537" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "4.305" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.536" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "4.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.143" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "4.162" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.371" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "4.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.369" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "4.197" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.469" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "4.219" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.463" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "4.080" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.230" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "4.323" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "4.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.789" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "4.219" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.347" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "4.356" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.456" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.242" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "4.221" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.336" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "3.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.411" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "3.997" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "4.115" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.826" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "3.856" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.162" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "3.756" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.720" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "3.737" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.542" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "3.878" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.696" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "3.609" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.258" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "3.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.265" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "3.999" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.277" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "3.911" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.704" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "3.932" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "4.529" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.873" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "4.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.059" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "4.775" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.611" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "4.488" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "4.429" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "4.106" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.344" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "4.026" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.898" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "4.040" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.464" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "3.970" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.506" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "3.972" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.351" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "3.968" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.291" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "3.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "3.915" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.158" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "3.772" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "3.696" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "3.771" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.678" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "6.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "4.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.426" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "4.131" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "4.572" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "4.879" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.602" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "4.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.068" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "4.368" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.829" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "4.535" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "4.498" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "4.679" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.319" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "4.545" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "4.426" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.937" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "4.478" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.056" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "4.501" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "4.548" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.123" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "4.618" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.203" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "4.497" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.988" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="85" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.809</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="86"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>126110318</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>14645</twConnCnt></twConstCov><twStats anchorID="87"><twMinPer>8.809</twMinPer><twFootnote number="1" /><twMaxFreq>113.520</twMaxFreq><twMinInBeforeClk>4.622</twMinInBeforeClk><twMaxOutBeforeClk>14.611</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Mar 23 19:08:49 2016 </twTimestamp></twFoot><twClientInfo anchorID="88"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 780 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
