
RMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1ac  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  0800e2c0  0800e2c0  0000f2c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e82c  0800e82c  000101f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e82c  0800e82c  0000f82c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e834  0800e834  000101f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e834  0800e834  0000f834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e838  0800e838  0000f838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800e83c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000392c  200001f4  0800ea30  000101f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003b20  0800ea30  00010b20  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020277  00000000  00000000  0001021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f97  00000000  00000000  00030494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b50  00000000  00000000  00035430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001530  00000000  00000000  00036f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d04d  00000000  00000000  000384b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002221e  00000000  00000000  000554fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ed16  00000000  00000000  0007771b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00116431  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085cc  00000000  00000000  00116474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0011ea40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f4 	.word	0x200001f4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e2a4 	.word	0x0800e2a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f8 	.word	0x200001f8
 800014c:	0800e2a4 	.word	0x0800e2a4

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_fmul>:
 8000174:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000178:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800017c:	bf1e      	ittt	ne
 800017e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000182:	ea92 0f0c 	teqne	r2, ip
 8000186:	ea93 0f0c 	teqne	r3, ip
 800018a:	d06f      	beq.n	800026c <__aeabi_fmul+0xf8>
 800018c:	441a      	add	r2, r3
 800018e:	ea80 0c01 	eor.w	ip, r0, r1
 8000192:	0240      	lsls	r0, r0, #9
 8000194:	bf18      	it	ne
 8000196:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800019a:	d01e      	beq.n	80001da <__aeabi_fmul+0x66>
 800019c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80001a0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001a4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001a8:	fba0 3101 	umull	r3, r1, r0, r1
 80001ac:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80001b0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001b4:	bf3e      	ittt	cc
 80001b6:	0049      	lslcc	r1, r1, #1
 80001b8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001bc:	005b      	lslcc	r3, r3, #1
 80001be:	ea40 0001 	orr.w	r0, r0, r1
 80001c2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001c6:	2afd      	cmp	r2, #253	@ 0xfd
 80001c8:	d81d      	bhi.n	8000206 <__aeabi_fmul+0x92>
 80001ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001d2:	bf08      	it	eq
 80001d4:	f020 0001 	biceq.w	r0, r0, #1
 80001d8:	4770      	bx	lr
 80001da:	f090 0f00 	teq	r0, #0
 80001de:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001e2:	bf08      	it	eq
 80001e4:	0249      	lsleq	r1, r1, #9
 80001e6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001ea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ee:	3a7f      	subs	r2, #127	@ 0x7f
 80001f0:	bfc2      	ittt	gt
 80001f2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001f6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001fa:	4770      	bxgt	lr
 80001fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000200:	f04f 0300 	mov.w	r3, #0
 8000204:	3a01      	subs	r2, #1
 8000206:	dc5d      	bgt.n	80002c4 <__aeabi_fmul+0x150>
 8000208:	f112 0f19 	cmn.w	r2, #25
 800020c:	bfdc      	itt	le
 800020e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000212:	4770      	bxle	lr
 8000214:	f1c2 0200 	rsb	r2, r2, #0
 8000218:	0041      	lsls	r1, r0, #1
 800021a:	fa21 f102 	lsr.w	r1, r1, r2
 800021e:	f1c2 0220 	rsb	r2, r2, #32
 8000222:	fa00 fc02 	lsl.w	ip, r0, r2
 8000226:	ea5f 0031 	movs.w	r0, r1, rrx
 800022a:	f140 0000 	adc.w	r0, r0, #0
 800022e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000232:	bf08      	it	eq
 8000234:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000238:	4770      	bx	lr
 800023a:	f092 0f00 	teq	r2, #0
 800023e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000242:	bf02      	ittt	eq
 8000244:	0040      	lsleq	r0, r0, #1
 8000246:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800024a:	3a01      	subeq	r2, #1
 800024c:	d0f9      	beq.n	8000242 <__aeabi_fmul+0xce>
 800024e:	ea40 000c 	orr.w	r0, r0, ip
 8000252:	f093 0f00 	teq	r3, #0
 8000256:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800025a:	bf02      	ittt	eq
 800025c:	0049      	lsleq	r1, r1, #1
 800025e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000262:	3b01      	subeq	r3, #1
 8000264:	d0f9      	beq.n	800025a <__aeabi_fmul+0xe6>
 8000266:	ea41 010c 	orr.w	r1, r1, ip
 800026a:	e78f      	b.n	800018c <__aeabi_fmul+0x18>
 800026c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000270:	ea92 0f0c 	teq	r2, ip
 8000274:	bf18      	it	ne
 8000276:	ea93 0f0c 	teqne	r3, ip
 800027a:	d00a      	beq.n	8000292 <__aeabi_fmul+0x11e>
 800027c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000280:	bf18      	it	ne
 8000282:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000286:	d1d8      	bne.n	800023a <__aeabi_fmul+0xc6>
 8000288:	ea80 0001 	eor.w	r0, r0, r1
 800028c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000290:	4770      	bx	lr
 8000292:	f090 0f00 	teq	r0, #0
 8000296:	bf17      	itett	ne
 8000298:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 800029c:	4608      	moveq	r0, r1
 800029e:	f091 0f00 	teqne	r1, #0
 80002a2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80002a6:	d014      	beq.n	80002d2 <__aeabi_fmul+0x15e>
 80002a8:	ea92 0f0c 	teq	r2, ip
 80002ac:	d101      	bne.n	80002b2 <__aeabi_fmul+0x13e>
 80002ae:	0242      	lsls	r2, r0, #9
 80002b0:	d10f      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002b2:	ea93 0f0c 	teq	r3, ip
 80002b6:	d103      	bne.n	80002c0 <__aeabi_fmul+0x14c>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	bf18      	it	ne
 80002bc:	4608      	movne	r0, r1
 80002be:	d108      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002c0:	ea80 0001 	eor.w	r0, r0, r1
 80002c4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002c8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002cc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002d0:	4770      	bx	lr
 80002d2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002d6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002da:	4770      	bx	lr

080002dc <__aeabi_drsub>:
 80002dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e0:	e002      	b.n	80002e8 <__adddf3>
 80002e2:	bf00      	nop

080002e4 <__aeabi_dsub>:
 80002e4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002e8 <__adddf3>:
 80002e8:	b530      	push	{r4, r5, lr}
 80002ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f2:	ea94 0f05 	teq	r4, r5
 80002f6:	bf08      	it	eq
 80002f8:	ea90 0f02 	teqeq	r0, r2
 80002fc:	bf1f      	itttt	ne
 80002fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000302:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000306:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030e:	f000 80e2 	beq.w	80004d6 <__adddf3+0x1ee>
 8000312:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000316:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031a:	bfb8      	it	lt
 800031c:	426d      	neglt	r5, r5
 800031e:	dd0c      	ble.n	800033a <__adddf3+0x52>
 8000320:	442c      	add	r4, r5
 8000322:	ea80 0202 	eor.w	r2, r0, r2
 8000326:	ea81 0303 	eor.w	r3, r1, r3
 800032a:	ea82 0000 	eor.w	r0, r2, r0
 800032e:	ea83 0101 	eor.w	r1, r3, r1
 8000332:	ea80 0202 	eor.w	r2, r0, r2
 8000336:	ea81 0303 	eor.w	r3, r1, r3
 800033a:	2d36      	cmp	r5, #54	@ 0x36
 800033c:	bf88      	it	hi
 800033e:	bd30      	pophi	{r4, r5, pc}
 8000340:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000344:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000348:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800034c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x70>
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800035c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000360:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x84>
 8000366:	4252      	negs	r2, r2
 8000368:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800036c:	ea94 0f05 	teq	r4, r5
 8000370:	f000 80a7 	beq.w	80004c2 <__adddf3+0x1da>
 8000374:	f1a4 0401 	sub.w	r4, r4, #1
 8000378:	f1d5 0e20 	rsbs	lr, r5, #32
 800037c:	db0d      	blt.n	800039a <__adddf3+0xb2>
 800037e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000382:	fa22 f205 	lsr.w	r2, r2, r5
 8000386:	1880      	adds	r0, r0, r2
 8000388:	f141 0100 	adc.w	r1, r1, #0
 800038c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000390:	1880      	adds	r0, r0, r2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	4159      	adcs	r1, r3
 8000398:	e00e      	b.n	80003b8 <__adddf3+0xd0>
 800039a:	f1a5 0520 	sub.w	r5, r5, #32
 800039e:	f10e 0e20 	add.w	lr, lr, #32
 80003a2:	2a01      	cmp	r2, #1
 80003a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a8:	bf28      	it	cs
 80003aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003ae:	fa43 f305 	asr.w	r3, r3, r5
 80003b2:	18c0      	adds	r0, r0, r3
 80003b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003bc:	d507      	bpl.n	80003ce <__adddf3+0xe6>
 80003be:	f04f 0e00 	mov.w	lr, #0
 80003c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ce:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d2:	d31b      	bcc.n	800040c <__adddf3+0x124>
 80003d4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003d8:	d30c      	bcc.n	80003f4 <__adddf3+0x10c>
 80003da:	0849      	lsrs	r1, r1, #1
 80003dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e4:	f104 0401 	add.w	r4, r4, #1
 80003e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003ec:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f0:	f080 809a 	bcs.w	8000528 <__adddf3+0x240>
 80003f4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003f8:	bf08      	it	eq
 80003fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fe:	f150 0000 	adcs.w	r0, r0, #0
 8000402:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000406:	ea41 0105 	orr.w	r1, r1, r5
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000410:	4140      	adcs	r0, r0
 8000412:	eb41 0101 	adc.w	r1, r1, r1
 8000416:	3c01      	subs	r4, #1
 8000418:	bf28      	it	cs
 800041a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800041e:	d2e9      	bcs.n	80003f4 <__adddf3+0x10c>
 8000420:	f091 0f00 	teq	r1, #0
 8000424:	bf04      	itt	eq
 8000426:	4601      	moveq	r1, r0
 8000428:	2000      	moveq	r0, #0
 800042a:	fab1 f381 	clz	r3, r1
 800042e:	bf08      	it	eq
 8000430:	3320      	addeq	r3, #32
 8000432:	f1a3 030b 	sub.w	r3, r3, #11
 8000436:	f1b3 0220 	subs.w	r2, r3, #32
 800043a:	da0c      	bge.n	8000456 <__adddf3+0x16e>
 800043c:	320c      	adds	r2, #12
 800043e:	dd08      	ble.n	8000452 <__adddf3+0x16a>
 8000440:	f102 0c14 	add.w	ip, r2, #20
 8000444:	f1c2 020c 	rsb	r2, r2, #12
 8000448:	fa01 f00c 	lsl.w	r0, r1, ip
 800044c:	fa21 f102 	lsr.w	r1, r1, r2
 8000450:	e00c      	b.n	800046c <__adddf3+0x184>
 8000452:	f102 0214 	add.w	r2, r2, #20
 8000456:	bfd8      	it	le
 8000458:	f1c2 0c20 	rsble	ip, r2, #32
 800045c:	fa01 f102 	lsl.w	r1, r1, r2
 8000460:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000464:	bfdc      	itt	le
 8000466:	ea41 010c 	orrle.w	r1, r1, ip
 800046a:	4090      	lslle	r0, r2
 800046c:	1ae4      	subs	r4, r4, r3
 800046e:	bfa2      	ittt	ge
 8000470:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000474:	4329      	orrge	r1, r5
 8000476:	bd30      	popge	{r4, r5, pc}
 8000478:	ea6f 0404 	mvn.w	r4, r4
 800047c:	3c1f      	subs	r4, #31
 800047e:	da1c      	bge.n	80004ba <__adddf3+0x1d2>
 8000480:	340c      	adds	r4, #12
 8000482:	dc0e      	bgt.n	80004a2 <__adddf3+0x1ba>
 8000484:	f104 0414 	add.w	r4, r4, #20
 8000488:	f1c4 0220 	rsb	r2, r4, #32
 800048c:	fa20 f004 	lsr.w	r0, r0, r4
 8000490:	fa01 f302 	lsl.w	r3, r1, r2
 8000494:	ea40 0003 	orr.w	r0, r0, r3
 8000498:	fa21 f304 	lsr.w	r3, r1, r4
 800049c:	ea45 0103 	orr.w	r1, r5, r3
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	f1c4 040c 	rsb	r4, r4, #12
 80004a6:	f1c4 0220 	rsb	r2, r4, #32
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 f304 	lsl.w	r3, r1, r4
 80004b2:	ea40 0003 	orr.w	r0, r0, r3
 80004b6:	4629      	mov	r1, r5
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	fa21 f004 	lsr.w	r0, r1, r4
 80004be:	4629      	mov	r1, r5
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	f094 0f00 	teq	r4, #0
 80004c6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ca:	bf06      	itte	eq
 80004cc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d0:	3401      	addeq	r4, #1
 80004d2:	3d01      	subne	r5, #1
 80004d4:	e74e      	b.n	8000374 <__adddf3+0x8c>
 80004d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004da:	bf18      	it	ne
 80004dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e0:	d029      	beq.n	8000536 <__adddf3+0x24e>
 80004e2:	ea94 0f05 	teq	r4, r5
 80004e6:	bf08      	it	eq
 80004e8:	ea90 0f02 	teqeq	r0, r2
 80004ec:	d005      	beq.n	80004fa <__adddf3+0x212>
 80004ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f2:	bf04      	itt	eq
 80004f4:	4619      	moveq	r1, r3
 80004f6:	4610      	moveq	r0, r2
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea91 0f03 	teq	r1, r3
 80004fe:	bf1e      	ittt	ne
 8000500:	2100      	movne	r1, #0
 8000502:	2000      	movne	r0, #0
 8000504:	bd30      	popne	{r4, r5, pc}
 8000506:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050a:	d105      	bne.n	8000518 <__adddf3+0x230>
 800050c:	0040      	lsls	r0, r0, #1
 800050e:	4149      	adcs	r1, r1
 8000510:	bf28      	it	cs
 8000512:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000516:	bd30      	pop	{r4, r5, pc}
 8000518:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800051c:	bf3c      	itt	cc
 800051e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000522:	bd30      	popcc	{r4, r5, pc}
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000528:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800052c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000530:	f04f 0000 	mov.w	r0, #0
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053a:	bf1a      	itte	ne
 800053c:	4619      	movne	r1, r3
 800053e:	4610      	movne	r0, r2
 8000540:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000544:	bf1c      	itt	ne
 8000546:	460b      	movne	r3, r1
 8000548:	4602      	movne	r2, r0
 800054a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054e:	bf06      	itte	eq
 8000550:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000554:	ea91 0f03 	teqeq	r1, r3
 8000558:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	bf00      	nop

08000560 <__aeabi_ui2d>:
 8000560:	f090 0f00 	teq	r0, #0
 8000564:	bf04      	itt	eq
 8000566:	2100      	moveq	r1, #0
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000570:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000574:	f04f 0500 	mov.w	r5, #0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e750      	b.n	8000420 <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_i2d>:
 8000580:	f090 0f00 	teq	r0, #0
 8000584:	bf04      	itt	eq
 8000586:	2100      	moveq	r1, #0
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000590:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000594:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000598:	bf48      	it	mi
 800059a:	4240      	negmi	r0, r0
 800059c:	f04f 0100 	mov.w	r1, #0
 80005a0:	e73e      	b.n	8000420 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_f2d>:
 80005a4:	0042      	lsls	r2, r0, #1
 80005a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b2:	bf1f      	itttt	ne
 80005b4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005b8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005bc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c0:	4770      	bxne	lr
 80005c2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005c6:	bf08      	it	eq
 80005c8:	4770      	bxeq	lr
 80005ca:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ce:	bf04      	itt	eq
 80005d0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d4:	4770      	bxeq	lr
 80005d6:	b530      	push	{r4, r5, lr}
 80005d8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	e71c      	b.n	8000420 <__adddf3+0x138>
 80005e6:	bf00      	nop

080005e8 <__aeabi_ul2d>:
 80005e8:	ea50 0201 	orrs.w	r2, r0, r1
 80005ec:	bf08      	it	eq
 80005ee:	4770      	bxeq	lr
 80005f0:	b530      	push	{r4, r5, lr}
 80005f2:	f04f 0500 	mov.w	r5, #0
 80005f6:	e00a      	b.n	800060e <__aeabi_l2d+0x16>

080005f8 <__aeabi_l2d>:
 80005f8:	ea50 0201 	orrs.w	r2, r0, r1
 80005fc:	bf08      	it	eq
 80005fe:	4770      	bxeq	lr
 8000600:	b530      	push	{r4, r5, lr}
 8000602:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000606:	d502      	bpl.n	800060e <__aeabi_l2d+0x16>
 8000608:	4240      	negs	r0, r0
 800060a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000612:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000616:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061a:	f43f aed8 	beq.w	80003ce <__adddf3+0xe6>
 800061e:	f04f 0203 	mov.w	r2, #3
 8000622:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000626:	bf18      	it	ne
 8000628:	3203      	addne	r2, #3
 800062a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062e:	bf18      	it	ne
 8000630:	3203      	addne	r2, #3
 8000632:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000636:	f1c2 0320 	rsb	r3, r2, #32
 800063a:	fa00 fc03 	lsl.w	ip, r0, r3
 800063e:	fa20 f002 	lsr.w	r0, r0, r2
 8000642:	fa01 fe03 	lsl.w	lr, r1, r3
 8000646:	ea40 000e 	orr.w	r0, r0, lr
 800064a:	fa21 f102 	lsr.w	r1, r1, r2
 800064e:	4414      	add	r4, r2
 8000650:	e6bd      	b.n	80003ce <__adddf3+0xe6>
 8000652:	bf00      	nop

08000654 <__aeabi_dmul>:
 8000654:	b570      	push	{r4, r5, r6, lr}
 8000656:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800065e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000662:	bf1d      	ittte	ne
 8000664:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000668:	ea94 0f0c 	teqne	r4, ip
 800066c:	ea95 0f0c 	teqne	r5, ip
 8000670:	f000 f8de 	bleq	8000830 <__aeabi_dmul+0x1dc>
 8000674:	442c      	add	r4, r5
 8000676:	ea81 0603 	eor.w	r6, r1, r3
 800067a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800067e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000682:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000686:	bf18      	it	ne
 8000688:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000690:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000694:	d038      	beq.n	8000708 <__aeabi_dmul+0xb4>
 8000696:	fba0 ce02 	umull	ip, lr, r0, r2
 800069a:	f04f 0500 	mov.w	r5, #0
 800069e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006aa:	f04f 0600 	mov.w	r6, #0
 80006ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b2:	f09c 0f00 	teq	ip, #0
 80006b6:	bf18      	it	ne
 80006b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80006bc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006c8:	d204      	bcs.n	80006d4 <__aeabi_dmul+0x80>
 80006ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ce:	416d      	adcs	r5, r5
 80006d0:	eb46 0606 	adc.w	r6, r6, r6
 80006d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006e8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006ec:	bf88      	it	hi
 80006ee:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f2:	d81e      	bhi.n	8000732 <__aeabi_dmul+0xde>
 80006f4:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006fe:	f150 0000 	adcs.w	r0, r0, #0
 8000702:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000706:	bd70      	pop	{r4, r5, r6, pc}
 8000708:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800070c:	ea46 0101 	orr.w	r1, r6, r1
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800071c:	bfc2      	ittt	gt
 800071e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000722:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000726:	bd70      	popgt	{r4, r5, r6, pc}
 8000728:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800072c:	f04f 0e00 	mov.w	lr, #0
 8000730:	3c01      	subs	r4, #1
 8000732:	f300 80ab 	bgt.w	800088c <__aeabi_dmul+0x238>
 8000736:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073a:	bfde      	ittt	le
 800073c:	2000      	movle	r0, #0
 800073e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000742:	bd70      	pople	{r4, r5, r6, pc}
 8000744:	f1c4 0400 	rsb	r4, r4, #0
 8000748:	3c20      	subs	r4, #32
 800074a:	da35      	bge.n	80007b8 <__aeabi_dmul+0x164>
 800074c:	340c      	adds	r4, #12
 800074e:	dc1b      	bgt.n	8000788 <__aeabi_dmul+0x134>
 8000750:	f104 0414 	add.w	r4, r4, #20
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f305 	lsl.w	r3, r0, r5
 800075c:	fa20 f004 	lsr.w	r0, r0, r4
 8000760:	fa01 f205 	lsl.w	r2, r1, r5
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800076c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	fa21 f604 	lsr.w	r6, r1, r4
 8000778:	eb42 0106 	adc.w	r1, r2, r6
 800077c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000780:	bf08      	it	eq
 8000782:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f1c4 040c 	rsb	r4, r4, #12
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f304 	lsl.w	r3, r0, r4
 8000794:	fa20 f005 	lsr.w	r0, r0, r5
 8000798:	fa01 f204 	lsl.w	r2, r1, r4
 800079c:	ea40 0002 	orr.w	r0, r0, r2
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007a8:	f141 0100 	adc.w	r1, r1, #0
 80007ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b0:	bf08      	it	eq
 80007b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b6:	bd70      	pop	{r4, r5, r6, pc}
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f205 	lsl.w	r2, r0, r5
 80007c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c4:	fa20 f304 	lsr.w	r3, r0, r4
 80007c8:	fa01 f205 	lsl.w	r2, r1, r5
 80007cc:	ea43 0302 	orr.w	r3, r3, r2
 80007d0:	fa21 f004 	lsr.w	r0, r1, r4
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d8:	fa21 f204 	lsr.w	r2, r1, r4
 80007dc:	ea20 0002 	bic.w	r0, r0, r2
 80007e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e8:	bf08      	it	eq
 80007ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ee:	bd70      	pop	{r4, r5, r6, pc}
 80007f0:	f094 0f00 	teq	r4, #0
 80007f4:	d10f      	bne.n	8000816 <__aeabi_dmul+0x1c2>
 80007f6:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fa:	0040      	lsls	r0, r0, #1
 80007fc:	eb41 0101 	adc.w	r1, r1, r1
 8000800:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000804:	bf08      	it	eq
 8000806:	3c01      	subeq	r4, #1
 8000808:	d0f7      	beq.n	80007fa <__aeabi_dmul+0x1a6>
 800080a:	ea41 0106 	orr.w	r1, r1, r6
 800080e:	f095 0f00 	teq	r5, #0
 8000812:	bf18      	it	ne
 8000814:	4770      	bxne	lr
 8000816:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081a:	0052      	lsls	r2, r2, #1
 800081c:	eb43 0303 	adc.w	r3, r3, r3
 8000820:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000824:	bf08      	it	eq
 8000826:	3d01      	subeq	r5, #1
 8000828:	d0f7      	beq.n	800081a <__aeabi_dmul+0x1c6>
 800082a:	ea43 0306 	orr.w	r3, r3, r6
 800082e:	4770      	bx	lr
 8000830:	ea94 0f0c 	teq	r4, ip
 8000834:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000838:	bf18      	it	ne
 800083a:	ea95 0f0c 	teqne	r5, ip
 800083e:	d00c      	beq.n	800085a <__aeabi_dmul+0x206>
 8000840:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000844:	bf18      	it	ne
 8000846:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084a:	d1d1      	bne.n	80007f0 <__aeabi_dmul+0x19c>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800085e:	bf06      	itte	eq
 8000860:	4610      	moveq	r0, r2
 8000862:	4619      	moveq	r1, r3
 8000864:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000868:	d019      	beq.n	800089e <__aeabi_dmul+0x24a>
 800086a:	ea94 0f0c 	teq	r4, ip
 800086e:	d102      	bne.n	8000876 <__aeabi_dmul+0x222>
 8000870:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000874:	d113      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000876:	ea95 0f0c 	teq	r5, ip
 800087a:	d105      	bne.n	8000888 <__aeabi_dmul+0x234>
 800087c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000880:	bf1c      	itt	ne
 8000882:	4610      	movne	r0, r2
 8000884:	4619      	movne	r1, r3
 8000886:	d10a      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000888:	ea81 0103 	eor.w	r1, r1, r3
 800088c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000890:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000894:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000898:	f04f 0000 	mov.w	r0, #0
 800089c:	bd70      	pop	{r4, r5, r6, pc}
 800089e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008a6:	bd70      	pop	{r4, r5, r6, pc}

080008a8 <__aeabi_ddiv>:
 80008a8:	b570      	push	{r4, r5, r6, lr}
 80008aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008b6:	bf1d      	ittte	ne
 80008b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008bc:	ea94 0f0c 	teqne	r4, ip
 80008c0:	ea95 0f0c 	teqne	r5, ip
 80008c4:	f000 f8a7 	bleq	8000a16 <__aeabi_ddiv+0x16e>
 80008c8:	eba4 0405 	sub.w	r4, r4, r5
 80008cc:	ea81 0e03 	eor.w	lr, r1, r3
 80008d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008d8:	f000 8088 	beq.w	80009ec <__aeabi_ddiv+0x144>
 80008dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008fc:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000900:	429d      	cmp	r5, r3
 8000902:	bf08      	it	eq
 8000904:	4296      	cmpeq	r6, r2
 8000906:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800090e:	d202      	bcs.n	8000916 <__aeabi_ddiv+0x6e>
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	1ab6      	subs	r6, r6, r2
 8000918:	eb65 0503 	sbc.w	r5, r5, r3
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000926:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 000c 	orrcs.w	r0, r0, ip
 800093c:	085b      	lsrs	r3, r3, #1
 800093e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000942:	ebb6 0e02 	subs.w	lr, r6, r2
 8000946:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094a:	bf22      	ittt	cs
 800094c:	1ab6      	subcs	r6, r6, r2
 800094e:	4675      	movcs	r5, lr
 8000950:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	ebb6 0e02 	subs.w	lr, r6, r2
 800095e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000962:	bf22      	ittt	cs
 8000964:	1ab6      	subcs	r6, r6, r2
 8000966:	4675      	movcs	r5, lr
 8000968:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	ebb6 0e02 	subs.w	lr, r6, r2
 8000976:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097a:	bf22      	ittt	cs
 800097c:	1ab6      	subcs	r6, r6, r2
 800097e:	4675      	movcs	r5, lr
 8000980:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000984:	ea55 0e06 	orrs.w	lr, r5, r6
 8000988:	d018      	beq.n	80009bc <__aeabi_ddiv+0x114>
 800098a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800098e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000992:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000996:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800099e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009a6:	d1c0      	bne.n	800092a <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	d10b      	bne.n	80009c6 <__aeabi_ddiv+0x11e>
 80009ae:	ea41 0100 	orr.w	r1, r1, r0
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ba:	e7b6      	b.n	800092a <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	bf04      	itt	eq
 80009c2:	4301      	orreq	r1, r0
 80009c4:	2000      	moveq	r0, #0
 80009c6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ca:	bf88      	it	hi
 80009cc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d0:	f63f aeaf 	bhi.w	8000732 <__aeabi_dmul+0xde>
 80009d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80009d8:	bf04      	itt	eq
 80009da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e2:	f150 0000 	adcs.w	r0, r0, #0
 80009e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ea:	bd70      	pop	{r4, r5, r6, pc}
 80009ec:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009f8:	bfc2      	ittt	gt
 80009fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a02:	bd70      	popgt	{r4, r5, r6, pc}
 8000a04:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a08:	f04f 0e00 	mov.w	lr, #0
 8000a0c:	3c01      	subs	r4, #1
 8000a0e:	e690      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a10:	ea45 0e06 	orr.w	lr, r5, r6
 8000a14:	e68d      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1a:	ea94 0f0c 	teq	r4, ip
 8000a1e:	bf08      	it	eq
 8000a20:	ea95 0f0c 	teqeq	r5, ip
 8000a24:	f43f af3b 	beq.w	800089e <__aeabi_dmul+0x24a>
 8000a28:	ea94 0f0c 	teq	r4, ip
 8000a2c:	d10a      	bne.n	8000a44 <__aeabi_ddiv+0x19c>
 8000a2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a32:	f47f af34 	bne.w	800089e <__aeabi_dmul+0x24a>
 8000a36:	ea95 0f0c 	teq	r5, ip
 8000a3a:	f47f af25 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e72c      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a44:	ea95 0f0c 	teq	r5, ip
 8000a48:	d106      	bne.n	8000a58 <__aeabi_ddiv+0x1b0>
 8000a4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a4e:	f43f aefd 	beq.w	800084c <__aeabi_dmul+0x1f8>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e722      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a5c:	bf18      	it	ne
 8000a5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a62:	f47f aec5 	bne.w	80007f0 <__aeabi_dmul+0x19c>
 8000a66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6a:	f47f af0d 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a72:	f47f aeeb 	bne.w	800084c <__aeabi_dmul+0x1f8>
 8000a76:	e712      	b.n	800089e <__aeabi_dmul+0x24a>

08000a78 <__gedf2>:
 8000a78:	f04f 3cff 	mov.w	ip, #4294967295
 8000a7c:	e006      	b.n	8000a8c <__cmpdf2+0x4>
 8000a7e:	bf00      	nop

08000a80 <__ledf2>:
 8000a80:	f04f 0c01 	mov.w	ip, #1
 8000a84:	e002      	b.n	8000a8c <__cmpdf2+0x4>
 8000a86:	bf00      	nop

08000a88 <__cmpdf2>:
 8000a88:	f04f 0c01 	mov.w	ip, #1
 8000a8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	bf18      	it	ne
 8000a9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa2:	d01b      	beq.n	8000adc <__cmpdf2+0x54>
 8000aa4:	b001      	add	sp, #4
 8000aa6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aaa:	bf0c      	ite	eq
 8000aac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab0:	ea91 0f03 	teqne	r1, r3
 8000ab4:	bf02      	ittt	eq
 8000ab6:	ea90 0f02 	teqeq	r0, r2
 8000aba:	2000      	moveq	r0, #0
 8000abc:	4770      	bxeq	lr
 8000abe:	f110 0f00 	cmn.w	r0, #0
 8000ac2:	ea91 0f03 	teq	r1, r3
 8000ac6:	bf58      	it	pl
 8000ac8:	4299      	cmppl	r1, r3
 8000aca:	bf08      	it	eq
 8000acc:	4290      	cmpeq	r0, r2
 8000ace:	bf2c      	ite	cs
 8000ad0:	17d8      	asrcs	r0, r3, #31
 8000ad2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ad6:	f040 0001 	orr.w	r0, r0, #1
 8000ada:	4770      	bx	lr
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__cmpdf2+0x64>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d107      	bne.n	8000afc <__cmpdf2+0x74>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d1d6      	bne.n	8000aa4 <__cmpdf2+0x1c>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d0d3      	beq.n	8000aa4 <__cmpdf2+0x1c>
 8000afc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_cdrcmple>:
 8000b04:	4684      	mov	ip, r0
 8000b06:	4610      	mov	r0, r2
 8000b08:	4662      	mov	r2, ip
 8000b0a:	468c      	mov	ip, r1
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4663      	mov	r3, ip
 8000b10:	e000      	b.n	8000b14 <__aeabi_cdcmpeq>
 8000b12:	bf00      	nop

08000b14 <__aeabi_cdcmpeq>:
 8000b14:	b501      	push	{r0, lr}
 8000b16:	f7ff ffb7 	bl	8000a88 <__cmpdf2>
 8000b1a:	2800      	cmp	r0, #0
 8000b1c:	bf48      	it	mi
 8000b1e:	f110 0f00 	cmnmi.w	r0, #0
 8000b22:	bd01      	pop	{r0, pc}

08000b24 <__aeabi_dcmpeq>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff fff4 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b2c:	bf0c      	ite	eq
 8000b2e:	2001      	moveq	r0, #1
 8000b30:	2000      	movne	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmplt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffea 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmple>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffe0 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpge>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffce 	bl	8000b04 <__aeabi_cdrcmple>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpgt>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffc4 	bl	8000b04 <__aeabi_cdrcmple>
 8000b7c:	bf34      	ite	cc
 8000b7e:	2001      	movcc	r0, #1
 8000b80:	2000      	movcs	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpun>:
 8000b88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b90:	d102      	bne.n	8000b98 <__aeabi_dcmpun+0x10>
 8000b92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b96:	d10a      	bne.n	8000bae <__aeabi_dcmpun+0x26>
 8000b98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba0:	d102      	bne.n	8000ba8 <__aeabi_dcmpun+0x20>
 8000ba2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ba6:	d102      	bne.n	8000bae <__aeabi_dcmpun+0x26>
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	f04f 0001 	mov.w	r0, #1
 8000bb2:	4770      	bx	lr

08000bb4 <__aeabi_d2iz>:
 8000bb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bbc:	d215      	bcs.n	8000bea <__aeabi_d2iz+0x36>
 8000bbe:	d511      	bpl.n	8000be4 <__aeabi_d2iz+0x30>
 8000bc0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc8:	d912      	bls.n	8000bf0 <__aeabi_d2iz+0x3c>
 8000bca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	bf18      	it	ne
 8000be0:	4240      	negne	r0, r0
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d105      	bne.n	8000bfc <__aeabi_d2iz+0x48>
 8000bf0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf4:	bf08      	it	eq
 8000bf6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfa:	4770      	bx	lr
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop

08000c04 <__aeabi_d2f>:
 8000c04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c0c:	bf24      	itt	cs
 8000c0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c16:	d90d      	bls.n	8000c34 <__aeabi_d2f+0x30>
 8000c18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c2c:	bf08      	it	eq
 8000c2e:	f020 0001 	biceq.w	r0, r0, #1
 8000c32:	4770      	bx	lr
 8000c34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c38:	d121      	bne.n	8000c7e <__aeabi_d2f+0x7a>
 8000c3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c3e:	bfbc      	itt	lt
 8000c40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c44:	4770      	bxlt	lr
 8000c46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4e:	f1c2 0218 	rsb	r2, r2, #24
 8000c52:	f1c2 0c20 	rsb	ip, r2, #32
 8000c56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5e:	bf18      	it	ne
 8000c60:	f040 0001 	orrne.w	r0, r0, #1
 8000c64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c70:	ea40 000c 	orr.w	r0, r0, ip
 8000c74:	fa23 f302 	lsr.w	r3, r3, r2
 8000c78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c7c:	e7cc      	b.n	8000c18 <__aeabi_d2f+0x14>
 8000c7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c82:	d107      	bne.n	8000c94 <__aeabi_d2f+0x90>
 8000c84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c88:	bf1e      	ittt	ne
 8000c8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c92:	4770      	bxne	lr
 8000c94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_frsub>:
 8000ca4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ca8:	e002      	b.n	8000cb0 <__addsf3>
 8000caa:	bf00      	nop

08000cac <__aeabi_fsub>:
 8000cac:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cb0 <__addsf3>:
 8000cb0:	0042      	lsls	r2, r0, #1
 8000cb2:	bf1f      	itttt	ne
 8000cb4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cb8:	ea92 0f03 	teqne	r2, r3
 8000cbc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cc0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc4:	d06a      	beq.n	8000d9c <__addsf3+0xec>
 8000cc6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cce:	bfc1      	itttt	gt
 8000cd0:	18d2      	addgt	r2, r2, r3
 8000cd2:	4041      	eorgt	r1, r0
 8000cd4:	4048      	eorgt	r0, r1
 8000cd6:	4041      	eorgt	r1, r0
 8000cd8:	bfb8      	it	lt
 8000cda:	425b      	neglt	r3, r3
 8000cdc:	2b19      	cmp	r3, #25
 8000cde:	bf88      	it	hi
 8000ce0:	4770      	bxhi	lr
 8000ce2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cea:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cee:	bf18      	it	ne
 8000cf0:	4240      	negne	r0, r0
 8000cf2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cf6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cfa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000cfe:	bf18      	it	ne
 8000d00:	4249      	negne	r1, r1
 8000d02:	ea92 0f03 	teq	r2, r3
 8000d06:	d03f      	beq.n	8000d88 <__addsf3+0xd8>
 8000d08:	f1a2 0201 	sub.w	r2, r2, #1
 8000d0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000d10:	eb10 000c 	adds.w	r0, r0, ip
 8000d14:	f1c3 0320 	rsb	r3, r3, #32
 8000d18:	fa01 f103 	lsl.w	r1, r1, r3
 8000d1c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d20:	d502      	bpl.n	8000d28 <__addsf3+0x78>
 8000d22:	4249      	negs	r1, r1
 8000d24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d28:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d2c:	d313      	bcc.n	8000d56 <__addsf3+0xa6>
 8000d2e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d32:	d306      	bcc.n	8000d42 <__addsf3+0x92>
 8000d34:	0840      	lsrs	r0, r0, #1
 8000d36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d3a:	f102 0201 	add.w	r2, r2, #1
 8000d3e:	2afe      	cmp	r2, #254	@ 0xfe
 8000d40:	d251      	bcs.n	8000de6 <__addsf3+0x136>
 8000d42:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d4a:	bf08      	it	eq
 8000d4c:	f020 0001 	biceq.w	r0, r0, #1
 8000d50:	ea40 0003 	orr.w	r0, r0, r3
 8000d54:	4770      	bx	lr
 8000d56:	0049      	lsls	r1, r1, #1
 8000d58:	eb40 0000 	adc.w	r0, r0, r0
 8000d5c:	3a01      	subs	r2, #1
 8000d5e:	bf28      	it	cs
 8000d60:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d64:	d2ed      	bcs.n	8000d42 <__addsf3+0x92>
 8000d66:	fab0 fc80 	clz	ip, r0
 8000d6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000d72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d76:	bfaa      	itet	ge
 8000d78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d7c:	4252      	neglt	r2, r2
 8000d7e:	4318      	orrge	r0, r3
 8000d80:	bfbc      	itt	lt
 8000d82:	40d0      	lsrlt	r0, r2
 8000d84:	4318      	orrlt	r0, r3
 8000d86:	4770      	bx	lr
 8000d88:	f092 0f00 	teq	r2, #0
 8000d8c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d90:	bf06      	itte	eq
 8000d92:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d96:	3201      	addeq	r2, #1
 8000d98:	3b01      	subne	r3, #1
 8000d9a:	e7b5      	b.n	8000d08 <__addsf3+0x58>
 8000d9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da4:	bf18      	it	ne
 8000da6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000daa:	d021      	beq.n	8000df0 <__addsf3+0x140>
 8000dac:	ea92 0f03 	teq	r2, r3
 8000db0:	d004      	beq.n	8000dbc <__addsf3+0x10c>
 8000db2:	f092 0f00 	teq	r2, #0
 8000db6:	bf08      	it	eq
 8000db8:	4608      	moveq	r0, r1
 8000dba:	4770      	bx	lr
 8000dbc:	ea90 0f01 	teq	r0, r1
 8000dc0:	bf1c      	itt	ne
 8000dc2:	2000      	movne	r0, #0
 8000dc4:	4770      	bxne	lr
 8000dc6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dca:	d104      	bne.n	8000dd6 <__addsf3+0x126>
 8000dcc:	0040      	lsls	r0, r0, #1
 8000dce:	bf28      	it	cs
 8000dd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dda:	bf3c      	itt	cc
 8000ddc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000de0:	4770      	bxcc	lr
 8000de2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000de6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dee:	4770      	bx	lr
 8000df0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df4:	bf16      	itet	ne
 8000df6:	4608      	movne	r0, r1
 8000df8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dfc:	4601      	movne	r1, r0
 8000dfe:	0242      	lsls	r2, r0, #9
 8000e00:	bf06      	itte	eq
 8000e02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e06:	ea90 0f01 	teqeq	r0, r1
 8000e0a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e0e:	4770      	bx	lr

08000e10 <__aeabi_ui2f>:
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	e004      	b.n	8000e20 <__aeabi_i2f+0x8>
 8000e16:	bf00      	nop

08000e18 <__aeabi_i2f>:
 8000e18:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e1c:	bf48      	it	mi
 8000e1e:	4240      	negmi	r0, r0
 8000e20:	ea5f 0c00 	movs.w	ip, r0
 8000e24:	bf08      	it	eq
 8000e26:	4770      	bxeq	lr
 8000e28:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e2c:	4601      	mov	r1, r0
 8000e2e:	f04f 0000 	mov.w	r0, #0
 8000e32:	e01c      	b.n	8000e6e <__aeabi_l2f+0x2a>

08000e34 <__aeabi_ul2f>:
 8000e34:	ea50 0201 	orrs.w	r2, r0, r1
 8000e38:	bf08      	it	eq
 8000e3a:	4770      	bxeq	lr
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	e00a      	b.n	8000e58 <__aeabi_l2f+0x14>
 8000e42:	bf00      	nop

08000e44 <__aeabi_l2f>:
 8000e44:	ea50 0201 	orrs.w	r2, r0, r1
 8000e48:	bf08      	it	eq
 8000e4a:	4770      	bxeq	lr
 8000e4c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e50:	d502      	bpl.n	8000e58 <__aeabi_l2f+0x14>
 8000e52:	4240      	negs	r0, r0
 8000e54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e58:	ea5f 0c01 	movs.w	ip, r1
 8000e5c:	bf02      	ittt	eq
 8000e5e:	4684      	moveq	ip, r0
 8000e60:	4601      	moveq	r1, r0
 8000e62:	2000      	moveq	r0, #0
 8000e64:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e68:	bf08      	it	eq
 8000e6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e6e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e72:	fabc f28c 	clz	r2, ip
 8000e76:	3a08      	subs	r2, #8
 8000e78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e7c:	db10      	blt.n	8000ea0 <__aeabi_l2f+0x5c>
 8000e7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e82:	4463      	add	r3, ip
 8000e84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e88:	f1c2 0220 	rsb	r2, r2, #32
 8000e8c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e90:	fa20 f202 	lsr.w	r2, r0, r2
 8000e94:	eb43 0002 	adc.w	r0, r3, r2
 8000e98:	bf08      	it	eq
 8000e9a:	f020 0001 	biceq.w	r0, r0, #1
 8000e9e:	4770      	bx	lr
 8000ea0:	f102 0220 	add.w	r2, r2, #32
 8000ea4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea8:	f1c2 0220 	rsb	r2, r2, #32
 8000eac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eb0:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb4:	eb43 0002 	adc.w	r0, r3, r2
 8000eb8:	bf08      	it	eq
 8000eba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ebe:	4770      	bx	lr

08000ec0 <__aeabi_f2iz>:
 8000ec0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ec4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000ec8:	d30f      	bcc.n	8000eea <__aeabi_f2iz+0x2a>
 8000eca:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ece:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ed2:	d90d      	bls.n	8000ef0 <__aeabi_f2iz+0x30>
 8000ed4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ed8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000edc:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ee0:	fa23 f002 	lsr.w	r0, r3, r2
 8000ee4:	bf18      	it	ne
 8000ee6:	4240      	negne	r0, r0
 8000ee8:	4770      	bx	lr
 8000eea:	f04f 0000 	mov.w	r0, #0
 8000eee:	4770      	bx	lr
 8000ef0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000ef4:	d101      	bne.n	8000efa <__aeabi_f2iz+0x3a>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d105      	bne.n	8000f06 <__aeabi_f2iz+0x46>
 8000efa:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000efe:	bf08      	it	eq
 8000f00:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f04:	4770      	bx	lr
 8000f06:	f04f 0000 	mov.w	r0, #0
 8000f0a:	4770      	bx	lr

08000f0c <DHT22_SetPinOutput>:
#include "dht22.h"
#include "cmsis_os.h" // Bt buc:  dng osDelay v taskENTER_CRITICAL

// --- CC HM NI B (STATIC) ---

static void DHT22_SetPinOutput(DHT22_HandleTypeDef *dht) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f14:	f107 0308 	add.w	r3, r7, #8
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	889b      	ldrh	r3, [r3, #4]
 8000f26:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f107 0208 	add.w	r2, r7, #8
 8000f38:	4611      	mov	r1, r2
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f002 fb6e 	bl	800361c <HAL_GPIO_Init>
}
 8000f40:	bf00      	nop
 8000f42:	3718      	adds	r7, #24
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <DHT22_SetPinInput>:

static void DHT22_SetPinInput(DHT22_HandleTypeDef *dht) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 0308 	add.w	r3, r7, #8
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	889b      	ldrh	r3, [r3, #4]
 8000f62:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f107 0208 	add.w	r2, r7, #8
 8000f74:	4611      	mov	r1, r2
 8000f76:	4618      	mov	r0, r3
 8000f78:	f002 fb50 	bl	800361c <HAL_GPIO_Init>
}
 8000f7c:	bf00      	nop
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <delay_us>:

// Hm delay micro-giy dng Timer phn cng
// Yu cu: Timer ny PHI c Start trong main() trc khi dng
static void delay_us(DHT22_HandleTypeDef *dht, uint16_t us) {
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2200      	movs	r2, #0
 8000f98:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(dht->htim) < us);
 8000f9a:	bf00      	nop
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fa4:	887b      	ldrh	r3, [r7, #2]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d3f8      	bcc.n	8000f9c <delay_us+0x18>
}
 8000faa:	bf00      	nop
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr

08000fb6 <DHT22_Init>:

// --- CC HM PUBLIC ---

void DHT22_Init(DHT22_HandleTypeDef *dht) {
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b082      	sub	sp, #8
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
    DHT22_SetPinOutput(dht);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f7ff ffa4 	bl	8000f0c <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6818      	ldr	r0, [r3, #0]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	889b      	ldrh	r3, [r3, #4]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4619      	mov	r1, r3
 8000fd0:	f002 fcbf 	bl	8003952 <HAL_GPIO_WritePin>
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <DHT22_Read>:

int DHT22_Read(DHT22_HandleTypeDef *dht, DHT22_Data_t *data) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b088      	sub	sp, #32
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	6039      	str	r1, [r7, #0]
    uint8_t bits[5] = {0};
 8000fe6:	f107 0308 	add.w	r3, r7, #8
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	711a      	strb	r2, [r3, #4]
    uint8_t byteIndex = 0, bitIndex = 7;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	77fb      	strb	r3, [r7, #31]
 8000ff4:	2307      	movs	r3, #7
 8000ff6:	77bb      	strb	r3, [r7, #30]
    uint32_t timeout = 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61bb      	str	r3, [r7, #24]
    /* =========================================
       GIAI ON 1: GI TN HIU START
       (Khng cn kha ngt, dng osDelay  khng chim CPU)
       ========================================= */

    DHT22_SetPinOutput(dht);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f7ff ff85 	bl	8000f0c <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_RESET);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6818      	ldr	r0, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	889b      	ldrh	r3, [r3, #4]
 800100a:	2200      	movs	r2, #0
 800100c:	4619      	mov	r1, r3
 800100e:	f002 fca0 	bl	8003952 <HAL_GPIO_WritePin>
    osDelay(2);
 8001012:	2002      	movs	r0, #2
 8001014:	f005 fedb 	bl	8006dce <osDelay>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6818      	ldr	r0, [r3, #0]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	889b      	ldrh	r3, [r3, #4]
 8001020:	2201      	movs	r2, #1
 8001022:	4619      	mov	r1, r3
 8001024:	f002 fc95 	bl	8003952 <HAL_GPIO_WritePin>
    DHT22_SetPinInput(dht);
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff ff8d 	bl	8000f48 <DHT22_SetPinInput>
    delay_us(dht, 30);
 800102e:	211e      	movs	r1, #30
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff ffa7 	bl	8000f84 <delay_us>

    taskENTER_CRITICAL();
 8001036:	f009 fae9 	bl	800a60c <vPortEnterCritical>
    timeout = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 800103e:	e009      	b.n	8001054 <DHT22_Read+0x78>
        //  Nu ch qu lu m khng thy phn hi th thot
        if (timeout++ > 1000) { taskEXIT_CRITICAL(); return 1; }
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	1c5a      	adds	r2, r3, #1
 8001044:	61ba      	str	r2, [r7, #24]
 8001046:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800104a:	d903      	bls.n	8001054 <DHT22_Read+0x78>
 800104c:	f009 fb0e 	bl	800a66c <vPortExitCritical>
 8001050:	2301      	movs	r3, #1
 8001052:	e0d0      	b.n	80011f6 <DHT22_Read+0x21a>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	889b      	ldrh	r3, [r3, #4]
 800105c:	4619      	mov	r1, r3
 800105e:	4610      	mov	r0, r2
 8001060:	f002 fc60 	bl	8003924 <HAL_GPIO_ReadPin>
 8001064:	4603      	mov	r3, r0
 8001066:	2b01      	cmp	r3, #1
 8001068:	d0ea      	beq.n	8001040 <DHT22_Read+0x64>
    }

    timeout = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 800106e:	e009      	b.n	8001084 <DHT22_Read+0xa8>
        if (timeout++ > 1000) { taskEXIT_CRITICAL(); return 2; }
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	61ba      	str	r2, [r7, #24]
 8001076:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800107a:	d903      	bls.n	8001084 <DHT22_Read+0xa8>
 800107c:	f009 faf6 	bl	800a66c <vPortExitCritical>
 8001080:	2302      	movs	r3, #2
 8001082:	e0b8      	b.n	80011f6 <DHT22_Read+0x21a>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	889b      	ldrh	r3, [r3, #4]
 800108c:	4619      	mov	r1, r3
 800108e:	4610      	mov	r0, r2
 8001090:	f002 fc48 	bl	8003924 <HAL_GPIO_ReadPin>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d0ea      	beq.n	8001070 <DHT22_Read+0x94>
    }

    timeout = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 800109e:	e009      	b.n	80010b4 <DHT22_Read+0xd8>
        if (timeout++ > 1000) { taskEXIT_CRITICAL(); return 3; }
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	1c5a      	adds	r2, r3, #1
 80010a4:	61ba      	str	r2, [r7, #24]
 80010a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80010aa:	d903      	bls.n	80010b4 <DHT22_Read+0xd8>
 80010ac:	f009 fade 	bl	800a66c <vPortExitCritical>
 80010b0:	2303      	movs	r3, #3
 80010b2:	e0a0      	b.n	80011f6 <DHT22_Read+0x21a>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	889b      	ldrh	r3, [r3, #4]
 80010bc:	4619      	mov	r1, r3
 80010be:	4610      	mov	r0, r2
 80010c0:	f002 fc30 	bl	8003924 <HAL_GPIO_ReadPin>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d0ea      	beq.n	80010a0 <DHT22_Read+0xc4>
    }

    for (int i = 0; i < 40; i++) {
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	e052      	b.n	8001176 <DHT22_Read+0x19a>
        timeout = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	61bb      	str	r3, [r7, #24]
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET)
 80010d4:	e009      	b.n	80010ea <DHT22_Read+0x10e>
        {
             if(timeout++ > 2000) { taskEXIT_CRITICAL(); return 5; }
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	1c5a      	adds	r2, r3, #1
 80010da:	61ba      	str	r2, [r7, #24]
 80010dc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80010e0:	d903      	bls.n	80010ea <DHT22_Read+0x10e>
 80010e2:	f009 fac3 	bl	800a66c <vPortExitCritical>
 80010e6:	2305      	movs	r3, #5
 80010e8:	e085      	b.n	80011f6 <DHT22_Read+0x21a>
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	889b      	ldrh	r3, [r3, #4]
 80010f2:	4619      	mov	r1, r3
 80010f4:	4610      	mov	r0, r2
 80010f6:	f002 fc15 	bl	8003924 <HAL_GPIO_ReadPin>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d0ea      	beq.n	80010d6 <DHT22_Read+0xfa>
        }
        __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2200      	movs	r2, #0
 8001108:	625a      	str	r2, [r3, #36]	@ 0x24
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET);
 800110a:	bf00      	nop
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	889b      	ldrh	r3, [r3, #4]
 8001114:	4619      	mov	r1, r3
 8001116:	4610      	mov	r0, r2
 8001118:	f002 fc04 	bl	8003924 <HAL_GPIO_ReadPin>
 800111c:	4603      	mov	r3, r0
 800111e:	2b01      	cmp	r3, #1
 8001120:	d0f4      	beq.n	800110c <DHT22_Read+0x130>

        uint16_t high_time = __HAL_TIM_GET_COUNTER(dht->htim);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112a:	823b      	strh	r3, [r7, #16]

        if (high_time > 40) bits[byteIndex] |= (1 << bitIndex);
 800112c:	8a3b      	ldrh	r3, [r7, #16]
 800112e:	2b28      	cmp	r3, #40	@ 0x28
 8001130:	d912      	bls.n	8001158 <DHT22_Read+0x17c>
 8001132:	7ffb      	ldrb	r3, [r7, #31]
 8001134:	3320      	adds	r3, #32
 8001136:	443b      	add	r3, r7
 8001138:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800113c:	b25a      	sxtb	r2, r3
 800113e:	7fbb      	ldrb	r3, [r7, #30]
 8001140:	2101      	movs	r1, #1
 8001142:	fa01 f303 	lsl.w	r3, r1, r3
 8001146:	b25b      	sxtb	r3, r3
 8001148:	4313      	orrs	r3, r2
 800114a:	b25a      	sxtb	r2, r3
 800114c:	7ffb      	ldrb	r3, [r7, #31]
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	3320      	adds	r3, #32
 8001152:	443b      	add	r3, r7
 8001154:	f803 2c18 	strb.w	r2, [r3, #-24]

        if (bitIndex == 0) {
 8001158:	7fbb      	ldrb	r3, [r7, #30]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d105      	bne.n	800116a <DHT22_Read+0x18e>
            bitIndex = 7;
 800115e:	2307      	movs	r3, #7
 8001160:	77bb      	strb	r3, [r7, #30]
            byteIndex++;
 8001162:	7ffb      	ldrb	r3, [r7, #31]
 8001164:	3301      	adds	r3, #1
 8001166:	77fb      	strb	r3, [r7, #31]
 8001168:	e002      	b.n	8001170 <DHT22_Read+0x194>
        } else {
            bitIndex--;
 800116a:	7fbb      	ldrb	r3, [r7, #30]
 800116c:	3b01      	subs	r3, #1
 800116e:	77bb      	strb	r3, [r7, #30]
    for (int i = 0; i < 40; i++) {
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	3301      	adds	r3, #1
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	2b27      	cmp	r3, #39	@ 0x27
 800117a:	dda9      	ble.n	80010d0 <DHT22_Read+0xf4>
        }
    }

    taskEXIT_CRITICAL();
 800117c:	f009 fa76 	bl	800a66c <vPortExitCritical>

    uint8_t sum = bits[0] + bits[1] + bits[2] + bits[3];
 8001180:	7a3a      	ldrb	r2, [r7, #8]
 8001182:	7a7b      	ldrb	r3, [r7, #9]
 8001184:	4413      	add	r3, r2
 8001186:	b2da      	uxtb	r2, r3
 8001188:	7abb      	ldrb	r3, [r7, #10]
 800118a:	4413      	add	r3, r2
 800118c:	b2da      	uxtb	r2, r3
 800118e:	7afb      	ldrb	r3, [r7, #11]
 8001190:	4413      	add	r3, r2
 8001192:	74fb      	strb	r3, [r7, #19]
    if (sum != bits[4]) return 4;  // Li Checksum
 8001194:	7b3b      	ldrb	r3, [r7, #12]
 8001196:	7cfa      	ldrb	r2, [r7, #19]
 8001198:	429a      	cmp	r2, r3
 800119a:	d001      	beq.n	80011a0 <DHT22_Read+0x1c4>
 800119c:	2304      	movs	r3, #4
 800119e:	e02a      	b.n	80011f6 <DHT22_Read+0x21a>

    data->Humidity = (bits[0] << 8 | bits[1]) * 0.1f;
 80011a0:	7a3b      	ldrb	r3, [r7, #8]
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	7a7a      	ldrb	r2, [r7, #9]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fe35 	bl	8000e18 <__aeabi_i2f>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4913      	ldr	r1, [pc, #76]	@ (8001200 <DHT22_Read+0x224>)
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7fe ffde 	bl	8000174 <__aeabi_fmul>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	605a      	str	r2, [r3, #4]
    data->Temperature = (bits[2] << 8 | bits[3]) * 0.1f;
 80011c0:	7abb      	ldrb	r3, [r7, #10]
 80011c2:	021b      	lsls	r3, r3, #8
 80011c4:	7afa      	ldrb	r2, [r7, #11]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff fe25 	bl	8000e18 <__aeabi_i2f>
 80011ce:	4603      	mov	r3, r0
 80011d0:	490b      	ldr	r1, [pc, #44]	@ (8001200 <DHT22_Read+0x224>)
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7fe ffce 	bl	8000174 <__aeabi_fmul>
 80011d8:	4603      	mov	r3, r0
 80011da:	461a      	mov	r2, r3
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	601a      	str	r2, [r3, #0]

    if (bits[2] & 0x80) {
 80011e0:	7abb      	ldrb	r3, [r7, #10]
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	da05      	bge.n	80011f4 <DHT22_Read+0x218>
        data->Temperature = -data->Temperature;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	601a      	str	r2, [r3, #0]
    }

    return 0;
 80011f4:	2300      	movs	r3, #0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3720      	adds	r7, #32
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	3dcccccd 	.word	0x3dcccccd

08001204 <lcd_send_cmd>:
 *      Author: THANGTRAN
 */
#include "I2CLCD.h"
extern I2C_HandleTypeDef hi2c1;
#define ADDRESS_LCD 0x4E   // a ch 0x27 dch tri 1 bit (0x27 << 1)
void lcd_send_cmd (char cmd) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af02      	add	r7, sp, #8
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	f023 030f 	bic.w	r3, r3, #15
 8001214:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	011b      	lsls	r3, r3, #4
 800121a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  // en=1, rs=0
 800121c:	7bfb      	ldrb	r3, [r7, #15]
 800121e:	f043 030c 	orr.w	r3, r3, #12
 8001222:	b2db      	uxtb	r3, r3
 8001224:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  // en=0, rs=0
 8001226:	7bfb      	ldrb	r3, [r7, #15]
 8001228:	f043 0308 	orr.w	r3, r3, #8
 800122c:	b2db      	uxtb	r3, r3
 800122e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  // en=1, rs=0
 8001230:	7bbb      	ldrb	r3, [r7, #14]
 8001232:	f043 030c 	orr.w	r3, r3, #12
 8001236:	b2db      	uxtb	r3, r3
 8001238:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  // en=0, rs=0
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	f043 0308 	orr.w	r3, r3, #8
 8001240:	b2db      	uxtb	r3, r3
 8001242:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 8001244:	f107 0208 	add.w	r2, r7, #8
 8001248:	2364      	movs	r3, #100	@ 0x64
 800124a:	9300      	str	r3, [sp, #0]
 800124c:	2304      	movs	r3, #4
 800124e:	214e      	movs	r1, #78	@ 0x4e
 8001250:	4803      	ldr	r0, [pc, #12]	@ (8001260 <lcd_send_cmd+0x5c>)
 8001252:	f002 fcdb 	bl	8003c0c <HAL_I2C_Master_Transmit>
}
 8001256:	bf00      	nop
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000240 	.word	0x20000240

08001264 <lcd_send_data>:

void lcd_send_data (char data) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af02      	add	r7, sp, #8
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	f023 030f 	bic.w	r3, r3, #15
 8001274:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	011b      	lsls	r3, r3, #4
 800127a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  // en=1, rs=1
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	f043 030d 	orr.w	r3, r3, #13
 8001282:	b2db      	uxtb	r3, r3
 8001284:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  // en=0, rs=1
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	f043 0309 	orr.w	r3, r3, #9
 800128c:	b2db      	uxtb	r3, r3
 800128e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  // en=1, rs=1
 8001290:	7bbb      	ldrb	r3, [r7, #14]
 8001292:	f043 030d 	orr.w	r3, r3, #13
 8001296:	b2db      	uxtb	r3, r3
 8001298:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  // en=0, rs=1
 800129a:	7bbb      	ldrb	r3, [r7, #14]
 800129c:	f043 0309 	orr.w	r3, r3, #9
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 80012a4:	f107 0208 	add.w	r2, r7, #8
 80012a8:	2364      	movs	r3, #100	@ 0x64
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2304      	movs	r3, #4
 80012ae:	214e      	movs	r1, #78	@ 0x4e
 80012b0:	4803      	ldr	r0, [pc, #12]	@ (80012c0 <lcd_send_data+0x5c>)
 80012b2:	f002 fcab 	bl	8003c0c <HAL_I2C_Master_Transmit>
}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000240 	.word	0x20000240

080012c4 <lcd_init>:

void lcd_init (void) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 80012c8:	2032      	movs	r0, #50	@ 0x32
 80012ca:	f001 faeb 	bl	80028a4 <HAL_Delay>
	lcd_send_cmd (0x30);
 80012ce:	2030      	movs	r0, #48	@ 0x30
 80012d0:	f7ff ff98 	bl	8001204 <lcd_send_cmd>
	HAL_Delay(5);
 80012d4:	2005      	movs	r0, #5
 80012d6:	f001 fae5 	bl	80028a4 <HAL_Delay>
	lcd_send_cmd (0x30);
 80012da:	2030      	movs	r0, #48	@ 0x30
 80012dc:	f7ff ff92 	bl	8001204 <lcd_send_cmd>
	HAL_Delay(1);
 80012e0:	2001      	movs	r0, #1
 80012e2:	f001 fadf 	bl	80028a4 <HAL_Delay>
	lcd_send_cmd (0x32);
 80012e6:	2032      	movs	r0, #50	@ 0x32
 80012e8:	f7ff ff8c 	bl	8001204 <lcd_send_cmd>
	HAL_Delay(10);
 80012ec:	200a      	movs	r0, #10
 80012ee:	f001 fad9 	bl	80028a4 <HAL_Delay>
	lcd_send_cmd (0x28); // 4-bit mode
 80012f2:	2028      	movs	r0, #40	@ 0x28
 80012f4:	f7ff ff86 	bl	8001204 <lcd_send_cmd>
	HAL_Delay(1);
 80012f8:	2001      	movs	r0, #1
 80012fa:	f001 fad3 	bl	80028a4 <HAL_Delay>
	lcd_send_cmd (0x0c); // Display on, cursor off
 80012fe:	200c      	movs	r0, #12
 8001300:	f7ff ff80 	bl	8001204 <lcd_send_cmd>
	HAL_Delay(1);
 8001304:	2001      	movs	r0, #1
 8001306:	f001 facd 	bl	80028a4 <HAL_Delay>
	lcd_send_cmd (0x01); // Clear display
 800130a:	2001      	movs	r0, #1
 800130c:	f7ff ff7a 	bl	8001204 <lcd_send_cmd>
	HAL_Delay(2);
 8001310:	2002      	movs	r0, #2
 8001312:	f001 fac7 	bl	80028a4 <HAL_Delay>
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}

0800131a <lcd_send_string>:

void lcd_send_string (char *str) {
 800131a:	b580      	push	{r7, lr}
 800131c:	b082      	sub	sp, #8
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001322:	e006      	b.n	8001332 <lcd_send_string+0x18>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	1c5a      	adds	r2, r3, #1
 8001328:	607a      	str	r2, [r7, #4]
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff ff99 	bl	8001264 <lcd_send_data>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1f4      	bne.n	8001324 <lcd_send_string+0xa>
}
 800133a:	bf00      	nop
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <lcd_put_cur>:

void lcd_put_cur(int row, int col) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
    switch (row) {
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d003      	beq.n	800135c <lcd_put_cur+0x18>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d005      	beq.n	8001366 <lcd_put_cur+0x22>
 800135a:	e009      	b.n	8001370 <lcd_put_cur+0x2c>
        case 0: col |= 0x80; break;
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001362:	603b      	str	r3, [r7, #0]
 8001364:	e004      	b.n	8001370 <lcd_put_cur+0x2c>
        case 1: col |= 0xC0; break;
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800136c:	603b      	str	r3, [r7, #0]
 800136e:	bf00      	nop
    }
    lcd_send_cmd (col);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff45 	bl	8001204 <lcd_send_cmd>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <lcd_clear>:

void lcd_clear (void) {
 8001382:	b580      	push	{r7, lr}
 8001384:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01);
 8001386:	2001      	movs	r0, #1
 8001388:	f7ff ff3c 	bl	8001204 <lcd_send_cmd>
	HAL_Delay(2);
 800138c:	2002      	movs	r0, #2
 800138e:	f001 fa89 	bl	80028a4 <HAL_Delay>
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
	...

08001398 <SHT31_SendCommand>:
#include "SHT3X.h"
#include "cmsis_os.h"
#define SHT31_ADDR (0x44 << 1)
extern I2C_HandleTypeDef hi2c1;
void SHT31_SendCommand(uint16_t cmd)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af02      	add	r7, sp, #8
 800139e:	4603      	mov	r3, r0
 80013a0:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[2];
	buffer[0] = (cmd >> 8) & 0xFF;
 80013a2:	88fb      	ldrh	r3, [r7, #6]
 80013a4:	0a1b      	lsrs	r3, r3, #8
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	733b      	strb	r3, [r7, #12]
	buffer[1] = cmd & 0xFF;
 80013ac:	88fb      	ldrh	r3, [r7, #6]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, SHT31_ADDR, buffer, 2, 100);
 80013b2:	f107 020c 	add.w	r2, r7, #12
 80013b6:	2364      	movs	r3, #100	@ 0x64
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	2302      	movs	r3, #2
 80013bc:	2188      	movs	r1, #136	@ 0x88
 80013be:	4803      	ldr	r0, [pc, #12]	@ (80013cc <SHT31_SendCommand+0x34>)
 80013c0:	f002 fc24 	bl	8003c0c <HAL_I2C_Master_Transmit>
}
 80013c4:	bf00      	nop
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000240 	.word	0x20000240

080013d0 <SHT31_Init>:
void SHT31_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 80013d4:	200a      	movs	r0, #10
 80013d6:	f001 fa65 	bl	80028a4 <HAL_Delay>
	SHT31_SendCommand(0x30A2); // Soft reset
 80013da:	f243 00a2 	movw	r0, #12450	@ 0x30a2
 80013de:	f7ff ffdb 	bl	8001398 <SHT31_SendCommand>
	HAL_Delay(10);
 80013e2:	200a      	movs	r0, #10
 80013e4:	f001 fa5e 	bl	80028a4 <HAL_Delay>
}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}

080013ec <I2C_ResetBus>:
void I2C_ResetBus(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
    __HAL_I2C_DISABLE(&hi2c1);
 80013f0:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <I2C_ResetBus+0x30>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	4b09      	ldr	r3, [pc, #36]	@ (800141c <I2C_ResetBus+0x30>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f022 0201 	bic.w	r2, r2, #1
 80013fe:	601a      	str	r2, [r3, #0]
    osDelay(5);
 8001400:	2005      	movs	r0, #5
 8001402:	f005 fce4 	bl	8006dce <osDelay>
    __HAL_I2C_ENABLE(&hi2c1);
 8001406:	4b05      	ldr	r3, [pc, #20]	@ (800141c <I2C_ResetBus+0x30>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4b03      	ldr	r3, [pc, #12]	@ (800141c <I2C_ResetBus+0x30>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f042 0201 	orr.w	r2, r2, #1
 8001414:	601a      	str	r2, [r3, #0]
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000240 	.word	0x20000240

08001420 <SHT31_StartMeasure>:
void SHT31_StartMeasure(void) {
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
    SHT31_SendCommand(0x2400);
 8001424:	f44f 5010 	mov.w	r0, #9216	@ 0x2400
 8001428:	f7ff ffb6 	bl	8001398 <SHT31_SendCommand>
}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}

08001430 <SHT31_GetResult>:
uint8_t SHT31_GetResult(float *temperature, float *humidity)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b088      	sub	sp, #32
 8001434:	af02      	add	r7, sp, #8
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
	uint8_t data[6];
	if (HAL_I2C_Master_Receive(&hi2c1, SHT31_ADDR, data, 6, 10) != HAL_OK)
 800143a:	f107 020c 	add.w	r2, r7, #12
 800143e:	230a      	movs	r3, #10
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	2306      	movs	r3, #6
 8001444:	2188      	movs	r1, #136	@ 0x88
 8001446:	4832      	ldr	r0, [pc, #200]	@ (8001510 <SHT31_GetResult+0xe0>)
 8001448:	f002 fcde 	bl	8003e08 <HAL_I2C_Master_Receive>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <SHT31_GetResult+0x2a>
		{
		I2C_ResetBus();
 8001452:	f7ff ffcb 	bl	80013ec <I2C_ResetBus>
		return 0;
 8001456:	2300      	movs	r3, #0
 8001458:	e04b      	b.n	80014f2 <SHT31_GetResult+0xc2>
		}
	uint16_t rawTemp = (data[0] << 8) | data[1];
 800145a:	7b3b      	ldrb	r3, [r7, #12]
 800145c:	b21b      	sxth	r3, r3
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	b21a      	sxth	r2, r3
 8001462:	7b7b      	ldrb	r3, [r7, #13]
 8001464:	b21b      	sxth	r3, r3
 8001466:	4313      	orrs	r3, r2
 8001468:	b21b      	sxth	r3, r3
 800146a:	82fb      	strh	r3, [r7, #22]
	uint16_t rawHum = (data[3] << 8) | data[4];
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	b21b      	sxth	r3, r3
 8001470:	021b      	lsls	r3, r3, #8
 8001472:	b21a      	sxth	r2, r3
 8001474:	7c3b      	ldrb	r3, [r7, #16]
 8001476:	b21b      	sxth	r3, r3
 8001478:	4313      	orrs	r3, r2
 800147a:	b21b      	sxth	r3, r3
 800147c:	82bb      	strh	r3, [r7, #20]
	*temperature = -45 + (175.0 * rawTemp / 65535.0);
 800147e:	8afb      	ldrh	r3, [r7, #22]
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff f87d 	bl	8000580 <__aeabi_i2d>
 8001486:	a31e      	add	r3, pc, #120	@ (adr r3, 8001500 <SHT31_GetResult+0xd0>)
 8001488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148c:	f7ff f8e2 	bl	8000654 <__aeabi_dmul>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4610      	mov	r0, r2
 8001496:	4619      	mov	r1, r3
 8001498:	a31b      	add	r3, pc, #108	@ (adr r3, 8001508 <SHT31_GetResult+0xd8>)
 800149a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149e:	f7ff fa03 	bl	80008a8 <__aeabi_ddiv>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	4610      	mov	r0, r2
 80014a8:	4619      	mov	r1, r3
 80014aa:	f04f 0200 	mov.w	r2, #0
 80014ae:	4b19      	ldr	r3, [pc, #100]	@ (8001514 <SHT31_GetResult+0xe4>)
 80014b0:	f7fe ff18 	bl	80002e4 <__aeabi_dsub>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	4610      	mov	r0, r2
 80014ba:	4619      	mov	r1, r3
 80014bc:	f7ff fba2 	bl	8000c04 <__aeabi_d2f>
 80014c0:	4602      	mov	r2, r0
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	601a      	str	r2, [r3, #0]
	*humidity = 100 * rawHum / 65535.0;
 80014c6:	8abb      	ldrh	r3, [r7, #20]
 80014c8:	2264      	movs	r2, #100	@ 0x64
 80014ca:	fb02 f303 	mul.w	r3, r2, r3
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff f856 	bl	8000580 <__aeabi_i2d>
 80014d4:	a30c      	add	r3, pc, #48	@ (adr r3, 8001508 <SHT31_GetResult+0xd8>)
 80014d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014da:	f7ff f9e5 	bl	80008a8 <__aeabi_ddiv>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4610      	mov	r0, r2
 80014e4:	4619      	mov	r1, r3
 80014e6:	f7ff fb8d 	bl	8000c04 <__aeabi_d2f>
 80014ea:	4602      	mov	r2, r0
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	601a      	str	r2, [r3, #0]
	return 1;
 80014f0:	2301      	movs	r3, #1
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	f3af 8000 	nop.w
 8001500:	00000000 	.word	0x00000000
 8001504:	4065e000 	.word	0x4065e000
 8001508:	00000000 	.word	0x00000000
 800150c:	40efffe0 	.word	0x40efffe0
 8001510:	20000240 	.word	0x20000240
 8001514:	40468000 	.word	0x40468000

08001518 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <MX_ADC1_Init+0x74>)
 800152a:	4a19      	ldr	r2, [pc, #100]	@ (8001590 <MX_ADC1_Init+0x78>)
 800152c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800152e:	4b17      	ldr	r3, [pc, #92]	@ (800158c <MX_ADC1_Init+0x74>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001534:	4b15      	ldr	r3, [pc, #84]	@ (800158c <MX_ADC1_Init+0x74>)
 8001536:	2200      	movs	r2, #0
 8001538:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800153a:	4b14      	ldr	r3, [pc, #80]	@ (800158c <MX_ADC1_Init+0x74>)
 800153c:	2200      	movs	r2, #0
 800153e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001540:	4b12      	ldr	r3, [pc, #72]	@ (800158c <MX_ADC1_Init+0x74>)
 8001542:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001546:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001548:	4b10      	ldr	r3, [pc, #64]	@ (800158c <MX_ADC1_Init+0x74>)
 800154a:	2200      	movs	r2, #0
 800154c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800154e:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <MX_ADC1_Init+0x74>)
 8001550:	2201      	movs	r2, #1
 8001552:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001554:	480d      	ldr	r0, [pc, #52]	@ (800158c <MX_ADC1_Init+0x74>)
 8001556:	f001 f9c9 	bl	80028ec <HAL_ADC_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001560:	f000 feab 	bl	80022ba <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001564:	2301      	movs	r3, #1
 8001566:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001568:	2301      	movs	r3, #1
 800156a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800156c:	2300      	movs	r3, #0
 800156e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	4619      	mov	r1, r3
 8001574:	4805      	ldr	r0, [pc, #20]	@ (800158c <MX_ADC1_Init+0x74>)
 8001576:	f001 fc7d 	bl	8002e74 <HAL_ADC_ConfigChannel>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001580:	f000 fe9b 	bl	80022ba <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001584:	bf00      	nop
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000210 	.word	0x20000210
 8001590:	40012400 	.word	0x40012400

08001594 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159c:	f107 0310 	add.w	r3, r7, #16
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a14      	ldr	r2, [pc, #80]	@ (8001600 <HAL_ADC_MspInit+0x6c>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d121      	bne.n	80015f8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015b4:	4b13      	ldr	r3, [pc, #76]	@ (8001604 <HAL_ADC_MspInit+0x70>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	4a12      	ldr	r2, [pc, #72]	@ (8001604 <HAL_ADC_MspInit+0x70>)
 80015ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015be:	6193      	str	r3, [r2, #24]
 80015c0:	4b10      	ldr	r3, [pc, #64]	@ (8001604 <HAL_ADC_MspInit+0x70>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001604 <HAL_ADC_MspInit+0x70>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a0c      	ldr	r2, [pc, #48]	@ (8001604 <HAL_ADC_MspInit+0x70>)
 80015d2:	f043 0304 	orr.w	r3, r3, #4
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001604 <HAL_ADC_MspInit+0x70>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f003 0304 	and.w	r3, r3, #4
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_Pin;
 80015e4:	2302      	movs	r3, #2
 80015e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e8:	2303      	movs	r3, #3
 80015ea:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 80015ec:	f107 0310 	add.w	r3, r7, #16
 80015f0:	4619      	mov	r1, r3
 80015f2:	4805      	ldr	r0, [pc, #20]	@ (8001608 <HAL_ADC_MspInit+0x74>)
 80015f4:	f002 f812 	bl	800361c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80015f8:	bf00      	nop
 80015fa:	3720      	adds	r7, #32
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40012400 	.word	0x40012400
 8001604:	40021000 	.word	0x40021000
 8001608:	40010800 	.word	0x40010800

0800160c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001612:	f107 0310 	add.w	r3, r7, #16
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001620:	4b1d      	ldr	r3, [pc, #116]	@ (8001698 <MX_GPIO_Init+0x8c>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	4a1c      	ldr	r2, [pc, #112]	@ (8001698 <MX_GPIO_Init+0x8c>)
 8001626:	f043 0320 	orr.w	r3, r3, #32
 800162a:	6193      	str	r3, [r2, #24]
 800162c:	4b1a      	ldr	r3, [pc, #104]	@ (8001698 <MX_GPIO_Init+0x8c>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	f003 0320 	and.w	r3, r3, #32
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001638:	4b17      	ldr	r3, [pc, #92]	@ (8001698 <MX_GPIO_Init+0x8c>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	4a16      	ldr	r2, [pc, #88]	@ (8001698 <MX_GPIO_Init+0x8c>)
 800163e:	f043 0304 	orr.w	r3, r3, #4
 8001642:	6193      	str	r3, [r2, #24]
 8001644:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <MX_GPIO_Init+0x8c>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	f003 0304 	and.w	r3, r3, #4
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001650:	4b11      	ldr	r3, [pc, #68]	@ (8001698 <MX_GPIO_Init+0x8c>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	4a10      	ldr	r2, [pc, #64]	@ (8001698 <MX_GPIO_Init+0x8c>)
 8001656:	f043 0308 	orr.w	r3, r3, #8
 800165a:	6193      	str	r3, [r2, #24]
 800165c:	4b0e      	ldr	r3, [pc, #56]	@ (8001698 <MX_GPIO_Init+0x8c>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	f003 0308 	and.w	r3, r3, #8
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT_GPIO_Port, DHT_Pin, GPIO_PIN_RESET);
 8001668:	2200      	movs	r2, #0
 800166a:	2104      	movs	r1, #4
 800166c:	480b      	ldr	r0, [pc, #44]	@ (800169c <MX_GPIO_Init+0x90>)
 800166e:	f002 f970 	bl	8003952 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DHT_Pin */
  GPIO_InitStruct.Pin = DHT_Pin;
 8001672:	2304      	movs	r3, #4
 8001674:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001676:	2301      	movs	r3, #1
 8001678:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2302      	movs	r3, #2
 8001680:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DHT_GPIO_Port, &GPIO_InitStruct);
 8001682:	f107 0310 	add.w	r3, r7, #16
 8001686:	4619      	mov	r1, r3
 8001688:	4804      	ldr	r0, [pc, #16]	@ (800169c <MX_GPIO_Init+0x90>)
 800168a:	f001 ffc7 	bl	800361c <HAL_GPIO_Init>

}
 800168e:	bf00      	nop
 8001690:	3720      	adds	r7, #32
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000
 800169c:	40010800 	.word	0x40010800

080016a0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016a4:	4b12      	ldr	r3, [pc, #72]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016a6:	4a13      	ldr	r2, [pc, #76]	@ (80016f4 <MX_I2C1_Init+0x54>)
 80016a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016aa:	4b11      	ldr	r3, [pc, #68]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016ac:	4a12      	ldr	r2, [pc, #72]	@ (80016f8 <MX_I2C1_Init+0x58>)
 80016ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016b0:	4b0f      	ldr	r3, [pc, #60]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016b6:	4b0e      	ldr	r3, [pc, #56]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016bc:	4b0c      	ldr	r3, [pc, #48]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016c4:	4b0a      	ldr	r3, [pc, #40]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ca:	4b09      	ldr	r3, [pc, #36]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016d0:	4b07      	ldr	r3, [pc, #28]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016d6:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016d8:	2200      	movs	r2, #0
 80016da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016dc:	4804      	ldr	r0, [pc, #16]	@ (80016f0 <MX_I2C1_Init+0x50>)
 80016de:	f002 f951 	bl	8003984 <HAL_I2C_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016e8:	f000 fde7 	bl	80022ba <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20000240 	.word	0x20000240
 80016f4:	40005400 	.word	0x40005400
 80016f8:	000186a0 	.word	0x000186a0

080016fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a15      	ldr	r2, [pc, #84]	@ (800176c <HAL_I2C_MspInit+0x70>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d123      	bne.n	8001764 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800171c:	4b14      	ldr	r3, [pc, #80]	@ (8001770 <HAL_I2C_MspInit+0x74>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a13      	ldr	r2, [pc, #76]	@ (8001770 <HAL_I2C_MspInit+0x74>)
 8001722:	f043 0308 	orr.w	r3, r3, #8
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <HAL_I2C_MspInit+0x74>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0308 	and.w	r3, r3, #8
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001734:	23c0      	movs	r3, #192	@ 0xc0
 8001736:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001738:	2312      	movs	r3, #18
 800173a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800173c:	2303      	movs	r3, #3
 800173e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001740:	f107 0310 	add.w	r3, r7, #16
 8001744:	4619      	mov	r1, r3
 8001746:	480b      	ldr	r0, [pc, #44]	@ (8001774 <HAL_I2C_MspInit+0x78>)
 8001748:	f001 ff68 	bl	800361c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800174c:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <HAL_I2C_MspInit+0x74>)
 800174e:	69db      	ldr	r3, [r3, #28]
 8001750:	4a07      	ldr	r2, [pc, #28]	@ (8001770 <HAL_I2C_MspInit+0x74>)
 8001752:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001756:	61d3      	str	r3, [r2, #28]
 8001758:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <HAL_I2C_MspInit+0x74>)
 800175a:	69db      	ldr	r3, [r3, #28]
 800175c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001764:	bf00      	nop
 8001766:	3720      	adds	r7, #32
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40005400 	.word	0x40005400
 8001770:	40021000 	.word	0x40021000
 8001774:	40010c00 	.word	0x40010c00

08001778 <RMS_UpdatePriority>:
void StartTaskCommand(void *argument);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void RMS_UpdatePriority(void) {
 8001778:	b590      	push	{r4, r7, lr}
 800177a:	b089      	sub	sp, #36	@ 0x24
 800177c:	af00      	add	r7, sp, #0
    // 1. Sp xp danh sch Task theo chu k (Bubble Sort)
    // Task c period nh nht s ng u mng
    for (int i = 0; i < TASK_NUM - 1; i++) {
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
 8001782:	e04c      	b.n	800181e <RMS_UpdatePriority+0xa6>
        for (int j = i + 1; j < TASK_NUM; j++) {
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	3301      	adds	r3, #1
 8001788:	61bb      	str	r3, [r7, #24]
 800178a:	e042      	b.n	8001812 <RMS_UpdatePriority+0x9a>
            if (*rmsTasks[j].period < *rmsTasks[i].period) {
 800178c:	4937      	ldr	r1, [pc, #220]	@ (800186c <RMS_UpdatePriority+0xf4>)
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4613      	mov	r3, r2
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	4413      	add	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	440b      	add	r3, r1
 800179a:	3308      	adds	r3, #8
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6819      	ldr	r1, [r3, #0]
 80017a0:	4832      	ldr	r0, [pc, #200]	@ (800186c <RMS_UpdatePriority+0xf4>)
 80017a2:	69fa      	ldr	r2, [r7, #28]
 80017a4:	4613      	mov	r3, r2
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4413      	add	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	4403      	add	r3, r0
 80017ae:	3308      	adds	r3, #8
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4299      	cmp	r1, r3
 80017b6:	d229      	bcs.n	800180c <RMS_UpdatePriority+0x94>
                RMS_Task_t tmp = rmsTasks[i];
 80017b8:	492c      	ldr	r1, [pc, #176]	@ (800186c <RMS_UpdatePriority+0xf4>)
 80017ba:	69fa      	ldr	r2, [r7, #28]
 80017bc:	4613      	mov	r3, r2
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	4413      	add	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	18ca      	adds	r2, r1, r3
 80017c6:	463b      	mov	r3, r7
 80017c8:	ca07      	ldmia	r2, {r0, r1, r2}
 80017ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                rmsTasks[i] = rmsTasks[j];
 80017ce:	4927      	ldr	r1, [pc, #156]	@ (800186c <RMS_UpdatePriority+0xf4>)
 80017d0:	69fa      	ldr	r2, [r7, #28]
 80017d2:	4613      	mov	r3, r2
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	4413      	add	r3, r2
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	18c8      	adds	r0, r1, r3
 80017dc:	4923      	ldr	r1, [pc, #140]	@ (800186c <RMS_UpdatePriority+0xf4>)
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	4613      	mov	r3, r2
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	4413      	add	r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	18ca      	adds	r2, r1, r3
 80017ea:	4603      	mov	r3, r0
 80017ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80017ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                rmsTasks[j] = tmp;
 80017f2:	491e      	ldr	r1, [pc, #120]	@ (800186c <RMS_UpdatePriority+0xf4>)
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	4613      	mov	r3, r2
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	4413      	add	r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	440b      	add	r3, r1
 8001800:	461c      	mov	r4, r3
 8001802:	463b      	mov	r3, r7
 8001804:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001808:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        for (int j = i + 1; j < TASK_NUM; j++) {
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	3301      	adds	r3, #1
 8001810:	61bb      	str	r3, [r7, #24]
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	2b02      	cmp	r3, #2
 8001816:	ddb9      	ble.n	800178c <RMS_UpdatePriority+0x14>
    for (int i = 0; i < TASK_NUM - 1; i++) {
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	3301      	adds	r3, #1
 800181c:	61fb      	str	r3, [r7, #28]
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	2b01      	cmp	r3, #1
 8001822:	ddaf      	ble.n	8001784 <RMS_UpdatePriority+0xc>
            }
        }
    }

    // 2. Gn Priority mi da trn th t  sp xp
    osPriority_t basePri = osPriorityBelowNormal;
 8001824:	2310      	movs	r3, #16
 8001826:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < TASK_NUM; i++) {
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	e015      	b.n	800185a <RMS_UpdatePriority+0xe2>
        // Task  cui mng (period ln nht) nhn basePri
        // Task  u mng (period nh nht) nhn basePri + (TASK_NUM - 1)
        osPriority_t newPri = (osPriority_t)(basePri + (TASK_NUM - 1 - i));
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	f1c3 0302 	rsb	r3, r3, #2
 8001834:	693a      	ldr	r2, [r7, #16]
 8001836:	4413      	add	r3, r2
 8001838:	60fb      	str	r3, [r7, #12]
        osThreadSetPriority(rmsTasks[i].handle, newPri);
 800183a:	490c      	ldr	r1, [pc, #48]	@ (800186c <RMS_UpdatePriority+0xf4>)
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	4613      	mov	r3, r2
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	4413      	add	r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	440b      	add	r3, r1
 8001848:	3304      	adds	r3, #4
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68f9      	ldr	r1, [r7, #12]
 800184e:	4618      	mov	r0, r3
 8001850:	f005 fa51 	bl	8006cf6 <osThreadSetPriority>
    for (int i = 0; i < TASK_NUM; i++) {
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	3301      	adds	r3, #1
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	2b02      	cmp	r3, #2
 800185e:	dde6      	ble.n	800182e <RMS_UpdatePriority+0xb6>
    }
}
 8001860:	bf00      	nop
 8001862:	bf00      	nop
 8001864:	3724      	adds	r7, #36	@ 0x24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd90      	pop	{r4, r7, pc}
 800186a:	bf00      	nop
 800186c:	20000294 	.word	0x20000294

08001870 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b0b6      	sub	sp, #216	@ 0xd8
 8001874:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001876:	f000 ffe3 	bl	8002840 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800187a:	f000 f949 	bl	8001b10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800187e:	f7ff fec5 	bl	800160c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001882:	f7ff fe49 	bl	8001518 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001886:	f7ff ff0b 	bl	80016a0 <MX_I2C1_Init>
  MX_TIM1_Init();
 800188a:	f000 fec7 	bl	800261c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800188e:	f000 ff33 	bl	80026f8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  SHT31_Init();
 8001892:	f7ff fd9d 	bl	80013d0 <SHT31_Init>
  lcd_init();
 8001896:	f7ff fd15 	bl	80012c4 <lcd_init>
  DHT22_Init(&myDHT22);
 800189a:	487a      	ldr	r0, [pc, #488]	@ (8001a84 <main+0x214>)
 800189c:	f7ff fb8b 	bl	8000fb6 <DHT22_Init>
  HAL_TIM_Base_Start(myDHT22.htim);
 80018a0:	4b78      	ldr	r3, [pc, #480]	@ (8001a84 <main+0x214>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f003 fe9d 	bl	80055e4 <HAL_TIM_Base_Start>
  I2CMutexHandle = osMutexNew(NULL);
 80018aa:	2000      	movs	r0, #0
 80018ac:	f005 fb16 	bl	8006edc <osMutexNew>
 80018b0:	4603      	mov	r3, r0
 80018b2:	4a75      	ldr	r2, [pc, #468]	@ (8001a88 <main+0x218>)
 80018b4:	6013      	str	r3, [r2, #0]
  UARTMutexHandle= osMutexNew(NULL);
 80018b6:	2000      	movs	r0, #0
 80018b8:	f005 fb10 	bl	8006edc <osMutexNew>
 80018bc:	4603      	mov	r3, r0
 80018be:	4a73      	ldr	r2, [pc, #460]	@ (8001a8c <main+0x21c>)
 80018c0:	6013      	str	r3, [r2, #0]
  uartEventHandle = osEventFlagsNew(NULL);
 80018c2:	2000      	movs	r0, #0
 80018c4:	f005 facb 	bl	8006e5e <osEventFlagsNew>
 80018c8:	4603      	mov	r3, r0
 80018ca:	4a71      	ldr	r2, [pc, #452]	@ (8001a90 <main+0x220>)
 80018cc:	6013      	str	r3, [r2, #0]
  uartQueueHandle = osMessageQueueNew(20, sizeof(Message_t), NULL);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2108      	movs	r1, #8
 80018d2:	2014      	movs	r0, #20
 80018d4:	f005 fc10 	bl	80070f8 <osMessageQueueNew>
 80018d8:	4603      	mov	r3, r0
 80018da:	4a6e      	ldr	r2, [pc, #440]	@ (8001a94 <main+0x224>)
 80018dc:	6013      	str	r3, [r2, #0]
  mailboxTempHandle = osMessageQueueNew(1, sizeof(float), &mailbox_attributes);
 80018de:	4a6e      	ldr	r2, [pc, #440]	@ (8001a98 <main+0x228>)
 80018e0:	2104      	movs	r1, #4
 80018e2:	2001      	movs	r0, #1
 80018e4:	f005 fc08 	bl	80070f8 <osMessageQueueNew>
 80018e8:	4603      	mov	r3, r0
 80018ea:	4a6c      	ldr	r2, [pc, #432]	@ (8001a9c <main+0x22c>)
 80018ec:	6013      	str	r3, [r2, #0]
  mailboxADCHandle  = osMessageQueueNew(1, sizeof(uint32_t), &mailbox_attributes);
 80018ee:	4a6a      	ldr	r2, [pc, #424]	@ (8001a98 <main+0x228>)
 80018f0:	2104      	movs	r1, #4
 80018f2:	2001      	movs	r0, #1
 80018f4:	f005 fc00 	bl	80070f8 <osMessageQueueNew>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4a69      	ldr	r2, [pc, #420]	@ (8001aa0 <main+0x230>)
 80018fc:	6013      	str	r3, [r2, #0]
  const osThreadAttr_t adc_attributes = {
 80018fe:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001902:	2224      	movs	r2, #36	@ 0x24
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f009 ff1d 	bl	800b746 <memset>
 800190c:	4b65      	ldr	r3, [pc, #404]	@ (8001aa4 <main+0x234>)
 800190e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001912:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001916:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800191a:	2320      	movs	r3, #32
 800191c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
              .name = "TaskADC",
              .stack_size = 128 * 4,
              .priority = (osPriority_t) osPriorityAboveNormal,
            };
  const osThreadAttr_t temp_attributes = {
 8001920:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001924:	2224      	movs	r2, #36	@ 0x24
 8001926:	2100      	movs	r1, #0
 8001928:	4618      	mov	r0, r3
 800192a:	f009 ff0c 	bl	800b746 <memset>
 800192e:	4b5e      	ldr	r3, [pc, #376]	@ (8001aa8 <main+0x238>)
 8001930:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001934:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001938:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800193c:	2318      	movs	r3, #24
 800193e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            .name = "TaskReadSensor",
            .stack_size = 128 * 4,
            .priority = (osPriority_t) osPriorityNormal,
          };
  const osThreadAttr_t uart_attributes = {
 8001942:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001946:	2224      	movs	r2, #36	@ 0x24
 8001948:	2100      	movs	r1, #0
 800194a:	4618      	mov	r0, r3
 800194c:	f009 fefb 	bl	800b746 <memset>
 8001950:	4b56      	ldr	r3, [pc, #344]	@ (8001aac <main+0x23c>)
 8001952:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001954:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001958:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800195c:	2308      	movs	r3, #8
 800195e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
          .name = "TaskUART",
          .stack_size = 256 * 4,
          .priority = (osPriority_t) osPriorityLow,
        };
  const osThreadAttr_t lcd_attributes = {
 8001962:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001966:	2224      	movs	r2, #36	@ 0x24
 8001968:	2100      	movs	r1, #0
 800196a:	4618      	mov	r0, r3
 800196c:	f009 feeb 	bl	800b746 <memset>
 8001970:	4b4f      	ldr	r3, [pc, #316]	@ (8001ab0 <main+0x240>)
 8001972:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001974:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001978:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800197a:	2310      	movs	r3, #16
 800197c:	663b      	str	r3, [r7, #96]	@ 0x60
        .name = "TaskLCD",
        .stack_size = 256 * 4,
        .priority = (osPriority_t) osPriorityBelowNormal,
      };
  const osThreadAttr_t command_attributes = {
 800197e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001982:	2224      	movs	r2, #36	@ 0x24
 8001984:	2100      	movs	r1, #0
 8001986:	4618      	mov	r0, r3
 8001988:	f009 fedd 	bl	800b746 <memset>
 800198c:	4b49      	ldr	r3, [pc, #292]	@ (8001ab4 <main+0x244>)
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001990:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001994:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001996:	2328      	movs	r3, #40	@ 0x28
 8001998:	63fb      	str	r3, [r7, #60]	@ 0x3c
      .priority = (osPriority_t) osPriorityHigh,
    };
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800199a:	f005 f8bd 	bl	8006b18 <osKernelInitialize>
  //MX_FREERTOS_Init();
  TaskADCHandle = osThreadNew(StartTaskADC, NULL, &adc_attributes);
 800199e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80019a2:	461a      	mov	r2, r3
 80019a4:	2100      	movs	r1, #0
 80019a6:	4844      	ldr	r0, [pc, #272]	@ (8001ab8 <main+0x248>)
 80019a8:	f005 f913 	bl	8006bd2 <osThreadNew>
 80019ac:	4603      	mov	r3, r0
 80019ae:	4a43      	ldr	r2, [pc, #268]	@ (8001abc <main+0x24c>)
 80019b0:	6013      	str	r3, [r2, #0]
  TaskDHTHandle = osThreadNew(StartTaskDHT, NULL, &temp_attributes);
 80019b2:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80019b6:	461a      	mov	r2, r3
 80019b8:	2100      	movs	r1, #0
 80019ba:	4841      	ldr	r0, [pc, #260]	@ (8001ac0 <main+0x250>)
 80019bc:	f005 f909 	bl	8006bd2 <osThreadNew>
 80019c0:	4603      	mov	r3, r0
 80019c2:	4a40      	ldr	r2, [pc, #256]	@ (8001ac4 <main+0x254>)
 80019c4:	6013      	str	r3, [r2, #0]
  TaskSHTHandle  = osThreadNew(StartTaskSHT,  NULL, &temp_attributes);
 80019c6:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80019ca:	461a      	mov	r2, r3
 80019cc:	2100      	movs	r1, #0
 80019ce:	483e      	ldr	r0, [pc, #248]	@ (8001ac8 <main+0x258>)
 80019d0:	f005 f8ff 	bl	8006bd2 <osThreadNew>
 80019d4:	4603      	mov	r3, r0
 80019d6:	4a3d      	ldr	r2, [pc, #244]	@ (8001acc <main+0x25c>)
 80019d8:	6013      	str	r3, [r2, #0]
  TaskUARTHandle = osThreadNew(StartTaskUART, NULL, &uart_attributes);
 80019da:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80019de:	461a      	mov	r2, r3
 80019e0:	2100      	movs	r1, #0
 80019e2:	483b      	ldr	r0, [pc, #236]	@ (8001ad0 <main+0x260>)
 80019e4:	f005 f8f5 	bl	8006bd2 <osThreadNew>
 80019e8:	4603      	mov	r3, r0
 80019ea:	4a3a      	ldr	r2, [pc, #232]	@ (8001ad4 <main+0x264>)
 80019ec:	6013      	str	r3, [r2, #0]
  TaskLCDHandle  = osThreadNew(StartTaskLCD,  NULL, &lcd_attributes);
 80019ee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80019f2:	461a      	mov	r2, r3
 80019f4:	2100      	movs	r1, #0
 80019f6:	4838      	ldr	r0, [pc, #224]	@ (8001ad8 <main+0x268>)
 80019f8:	f005 f8eb 	bl	8006bd2 <osThreadNew>
 80019fc:	4603      	mov	r3, r0
 80019fe:	4a37      	ldr	r2, [pc, #220]	@ (8001adc <main+0x26c>)
 8001a00:	6013      	str	r3, [r2, #0]
  TaskCommandHandle = osThreadNew(StartTaskCommand, NULL, &command_attributes);
 8001a02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a06:	461a      	mov	r2, r3
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4835      	ldr	r0, [pc, #212]	@ (8001ae0 <main+0x270>)
 8001a0c:	f005 f8e1 	bl	8006bd2 <osThreadNew>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4a34      	ldr	r2, [pc, #208]	@ (8001ae4 <main+0x274>)
 8001a14:	6013      	str	r3, [r2, #0]
  osThreadSuspend(TaskDHTHandle);
 8001a16:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac4 <main+0x254>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f005 f995 	bl	8006d4a <osThreadSuspend>
  if (TaskCommandHandle == NULL) {
 8001a20:	4b30      	ldr	r3, [pc, #192]	@ (8001ae4 <main+0x274>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d105      	bne.n	8001a34 <main+0x1c4>
        // Nu nhy vo y, chc chn l do ht Heap RAM
	  HAL_UART_Transmit(&huart1, (uint8_t*)"ISR Task Creation Failed!\r\n", 27, 100);
 8001a28:	2364      	movs	r3, #100	@ 0x64
 8001a2a:	221b      	movs	r2, #27
 8001a2c:	492e      	ldr	r1, [pc, #184]	@ (8001ae8 <main+0x278>)
 8001a2e:	482f      	ldr	r0, [pc, #188]	@ (8001aec <main+0x27c>)
 8001a30:	f004 fa14 	bl	8005e5c <HAL_UART_Transmit>
    }
  rmsTasks[0] = (RMS_Task_t){"ADC",  TaskADCHandle,  &period_ADC};
 8001a34:	4b21      	ldr	r3, [pc, #132]	@ (8001abc <main+0x24c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a2d      	ldr	r2, [pc, #180]	@ (8001af0 <main+0x280>)
 8001a3a:	492e      	ldr	r1, [pc, #184]	@ (8001af4 <main+0x284>)
 8001a3c:	6011      	str	r1, [r2, #0]
 8001a3e:	4a2c      	ldr	r2, [pc, #176]	@ (8001af0 <main+0x280>)
 8001a40:	6053      	str	r3, [r2, #4]
 8001a42:	4b2b      	ldr	r3, [pc, #172]	@ (8001af0 <main+0x280>)
 8001a44:	4a2c      	ldr	r2, [pc, #176]	@ (8001af8 <main+0x288>)
 8001a46:	609a      	str	r2, [r3, #8]
  rmsTasks[1] = (RMS_Task_t){"SHT",  TaskSHTHandle,  &period_SHT};
 8001a48:	4b20      	ldr	r3, [pc, #128]	@ (8001acc <main+0x25c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a28      	ldr	r2, [pc, #160]	@ (8001af0 <main+0x280>)
 8001a4e:	492b      	ldr	r1, [pc, #172]	@ (8001afc <main+0x28c>)
 8001a50:	60d1      	str	r1, [r2, #12]
 8001a52:	4a27      	ldr	r2, [pc, #156]	@ (8001af0 <main+0x280>)
 8001a54:	6113      	str	r3, [r2, #16]
 8001a56:	4b26      	ldr	r3, [pc, #152]	@ (8001af0 <main+0x280>)
 8001a58:	4a29      	ldr	r2, [pc, #164]	@ (8001b00 <main+0x290>)
 8001a5a:	615a      	str	r2, [r3, #20]
  rmsTasks[2] = (RMS_Task_t){"LCD",  TaskLCDHandle,  &period_LCD};
 8001a5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001adc <main+0x26c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a23      	ldr	r2, [pc, #140]	@ (8001af0 <main+0x280>)
 8001a62:	4928      	ldr	r1, [pc, #160]	@ (8001b04 <main+0x294>)
 8001a64:	6191      	str	r1, [r2, #24]
 8001a66:	4a22      	ldr	r2, [pc, #136]	@ (8001af0 <main+0x280>)
 8001a68:	61d3      	str	r3, [r2, #28]
 8001a6a:	4b21      	ldr	r3, [pc, #132]	@ (8001af0 <main+0x280>)
 8001a6c:	4a26      	ldr	r2, [pc, #152]	@ (8001b08 <main+0x298>)
 8001a6e:	621a      	str	r2, [r3, #32]
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8001a70:	2201      	movs	r2, #1
 8001a72:	4926      	ldr	r1, [pc, #152]	@ (8001b0c <main+0x29c>)
 8001a74:	481d      	ldr	r0, [pc, #116]	@ (8001aec <main+0x27c>)
 8001a76:	f004 fa7c 	bl	8005f72 <HAL_UART_Receive_IT>
  /* Start scheduler */
  osKernelStart();
 8001a7a:	f005 f86f 	bl	8006b5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a7e:	bf00      	nop
 8001a80:	e7fd      	b.n	8001a7e <main+0x20e>
 8001a82:	bf00      	nop
 8001a84:	20000000 	.word	0x20000000
 8001a88:	200002dc 	.word	0x200002dc
 8001a8c:	200002e0 	.word	0x200002e0
 8001a90:	200002e4 	.word	0x200002e4
 8001a94:	200002d0 	.word	0x200002d0
 8001a98:	0800e448 	.word	0x0800e448
 8001a9c:	200002d4 	.word	0x200002d4
 8001aa0:	200002d8 	.word	0x200002d8
 8001aa4:	0800e2c8 	.word	0x0800e2c8
 8001aa8:	0800e2d0 	.word	0x0800e2d0
 8001aac:	0800e2e0 	.word	0x0800e2e0
 8001ab0:	0800e2ec 	.word	0x0800e2ec
 8001ab4:	0800e2f4 	.word	0x0800e2f4
 8001ab8:	08001e2d 	.word	0x08001e2d
 8001abc:	200002c4 	.word	0x200002c4
 8001ac0:	08001edd 	.word	0x08001edd
 8001ac4:	200002c8 	.word	0x200002c8
 8001ac8:	08001bb1 	.word	0x08001bb1
 8001acc:	200002b8 	.word	0x200002b8
 8001ad0:	08001d5d 	.word	0x08001d5d
 8001ad4:	200002c0 	.word	0x200002c0
 8001ad8:	08001c89 	.word	0x08001c89
 8001adc:	200002bc 	.word	0x200002bc
 8001ae0:	08001f6d 	.word	0x08001f6d
 8001ae4:	200002cc 	.word	0x200002cc
 8001ae8:	0800e300 	.word	0x0800e300
 8001aec:	200003a0 	.word	0x200003a0
 8001af0:	20000294 	.word	0x20000294
 8001af4:	0800e31c 	.word	0x0800e31c
 8001af8:	20000014 	.word	0x20000014
 8001afc:	0800e320 	.word	0x0800e320
 8001b00:	2000000c 	.word	0x2000000c
 8001b04:	0800e324 	.word	0x0800e324
 8001b08:	20000018 	.word	0x20000018
 8001b0c:	20000309 	.word	0x20000309

08001b10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b094      	sub	sp, #80	@ 0x50
 8001b14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b1a:	2228      	movs	r2, #40	@ 0x28
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f009 fe11 	bl	800b746 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b34:	1d3b      	adds	r3, r7, #4
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
 8001b3e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b40:	2302      	movs	r3, #2
 8001b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b44:	2301      	movs	r3, #1
 8001b46:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b48:	2310      	movs	r3, #16
 8001b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b54:	4618      	mov	r0, r3
 8001b56:	f002 ff49 	bl	80049ec <HAL_RCC_OscConfig>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001b60:	f000 fbab 	bl	80022ba <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b64:	230f      	movs	r3, #15
 8001b66:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b70:	2300      	movs	r3, #0
 8001b72:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b74:	2300      	movs	r3, #0
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f003 f9b6 	bl	8004ef0 <HAL_RCC_ClockConfig>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001b8a:	f000 fb96 	bl	80022ba <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b96:	1d3b      	adds	r3, r7, #4
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f003 fb67 	bl	800526c <HAL_RCCEx_PeriphCLKConfig>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ba4:	f000 fb89 	bl	80022ba <Error_Handler>
  }
}
 8001ba8:	bf00      	nop
 8001baa:	3750      	adds	r7, #80	@ 0x50
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <StartTaskSHT>:

/* USER CODE BEGIN 4 */
// --- TASK : SHT ---
void StartTaskSHT(void *argument) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b088      	sub	sp, #32
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
    float t, h;
    Message_t msg;
    uint32_t tick;
    for(;;) {
    	if(mode==1){
 8001bb8:	4b2c      	ldr	r3, [pc, #176]	@ (8001c6c <StartTaskSHT+0xbc>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d109      	bne.n	8001bd4 <StartTaskSHT+0x24>
    		osThreadResume(TaskDHTHandle);
 8001bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c70 <StartTaskSHT+0xc0>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f005 f8e1 	bl	8006d8c <osThreadResume>
    		osThreadSuspend(TaskSHTHandle);
 8001bca:	4b2a      	ldr	r3, [pc, #168]	@ (8001c74 <StartTaskSHT+0xc4>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f005 f8bb 	bl	8006d4a <osThreadSuspend>
    	}
    	tick = osKernelGetTickCount();
 8001bd4:	f004 ffe8 	bl	8006ba8 <osKernelGetTickCount>
 8001bd8:	61f8      	str	r0, [r7, #28]
    	if (osMutexAcquire(I2CMutexHandle, 10) == osOK) {
 8001bda:	4b27      	ldr	r3, [pc, #156]	@ (8001c78 <StartTaskSHT+0xc8>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	210a      	movs	r1, #10
 8001be0:	4618      	mov	r0, r3
 8001be2:	f005 fa01 	bl	8006fe8 <osMutexAcquire>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d106      	bne.n	8001bfa <StartTaskSHT+0x4a>
    	            SHT31_StartMeasure();
 8001bec:	f7ff fc18 	bl	8001420 <SHT31_StartMeasure>
    	            osMutexRelease(I2CMutexHandle);
 8001bf0:	4b21      	ldr	r3, [pc, #132]	@ (8001c78 <StartTaskSHT+0xc8>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f005 fa42 	bl	800707e <osMutexRelease>
    	        }
    	osDelay(20);
 8001bfa:	2014      	movs	r0, #20
 8001bfc:	f005 f8e7 	bl	8006dce <osDelay>
    	if (osMutexAcquire(I2CMutexHandle, 10) == osOK){
 8001c00:	4b1d      	ldr	r3, [pc, #116]	@ (8001c78 <StartTaskSHT+0xc8>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	210a      	movs	r1, #10
 8001c06:	4618      	mov	r0, r3
 8001c08:	f005 f9ee 	bl	8006fe8 <osMutexAcquire>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d123      	bne.n	8001c5a <StartTaskSHT+0xaa>
    		if(SHT31_GetResult(&t, &h)==1){
 8001c12:	f107 0214 	add.w	r2, r7, #20
 8001c16:	f107 0318 	add.w	r3, r7, #24
 8001c1a:	4611      	mov	r1, r2
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fc07 	bl	8001430 <SHT31_GetResult>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d113      	bne.n	8001c50 <StartTaskSHT+0xa0>
    			xQueueOverwrite((QueueHandle_t)mailboxTempHandle, &t);
 8001c28:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <StartTaskSHT+0xcc>)
 8001c2a:	6818      	ldr	r0, [r3, #0]
 8001c2c:	f107 0118 	add.w	r1, r7, #24
 8001c30:	2302      	movs	r3, #2
 8001c32:	2200      	movs	r2, #0
 8001c34:	f005 fec4 	bl	80079c0 <xQueueGenericSend>
    			msg.source = SOURCE_SHT_TEMP;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	733b      	strb	r3, [r7, #12]
    			msg.value = t;
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	613b      	str	r3, [r7, #16]
    			osMessageQueuePut(uartQueueHandle, &msg, 0, 10);
 8001c40:	4b0f      	ldr	r3, [pc, #60]	@ (8001c80 <StartTaskSHT+0xd0>)
 8001c42:	6818      	ldr	r0, [r3, #0]
 8001c44:	f107 010c 	add.w	r1, r7, #12
 8001c48:	230a      	movs	r3, #10
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f005 fac8 	bl	80071e0 <osMessageQueuePut>
    		}
    		osMutexRelease(I2CMutexHandle);
 8001c50:	4b09      	ldr	r3, [pc, #36]	@ (8001c78 <StartTaskSHT+0xc8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f005 fa12 	bl	800707e <osMutexRelease>
    	}
        osDelayUntil(tick+period_SHT);
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c84 <StartTaskSHT+0xd4>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	4413      	add	r3, r2
 8001c62:	4618      	mov	r0, r3
 8001c64:	f005 f8ce 	bl	8006e04 <osDelayUntil>
    	if(mode==1){
 8001c68:	e7a6      	b.n	8001bb8 <StartTaskSHT+0x8>
 8001c6a:	bf00      	nop
 8001c6c:	2000030a 	.word	0x2000030a
 8001c70:	200002c8 	.word	0x200002c8
 8001c74:	200002b8 	.word	0x200002b8
 8001c78:	200002dc 	.word	0x200002dc
 8001c7c:	200002d4 	.word	0x200002d4
 8001c80:	200002d0 	.word	0x200002d0
 8001c84:	2000000c 	.word	0x2000000c

08001c88 <StartTaskLCD>:
    }
}

// --- TASK : LCD ---
void StartTaskLCD(void *argument) {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08a      	sub	sp, #40	@ 0x28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
    char str_buf[16];
    float current_t = 0;
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	613b      	str	r3, [r7, #16]
    uint32_t current_adc = 0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
    uint32_t tick = osKernelGetTickCount();
 8001c9a:	f004 ff85 	bl	8006ba8 <osKernelGetTickCount>
 8001c9e:	6278      	str	r0, [r7, #36]	@ 0x24
    osDelay(100);
 8001ca0:	2064      	movs	r0, #100	@ 0x64
 8001ca2:	f005 f894 	bl	8006dce <osDelay>
    for(;;) {
    	tick+=period_LCD;
 8001ca6:	4b27      	ldr	r3, [pc, #156]	@ (8001d44 <StartTaskLCD+0xbc>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cac:	4413      	add	r3, r2
 8001cae:	627b      	str	r3, [r7, #36]	@ 0x24
        // 1. Ly d liu mi nht t kho lu tr
        xQueuePeek((QueueHandle_t)mailboxTempHandle, &current_t, 0);
 8001cb0:	4b25      	ldr	r3, [pc, #148]	@ (8001d48 <StartTaskLCD+0xc0>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f107 0110 	add.w	r1, r7, #16
 8001cb8:	2200      	movs	r2, #0
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f006 fa12 	bl	80080e4 <xQueuePeek>
        xQueuePeek((QueueHandle_t)mailboxADCHandle, &current_adc, 0);
 8001cc0:	4b22      	ldr	r3, [pc, #136]	@ (8001d4c <StartTaskLCD+0xc4>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f107 010c 	add.w	r1, r7, #12
 8001cc8:	2200      	movs	r2, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f006 fa0a 	bl	80080e4 <xQueuePeek>

        // 2. Hin th ln LCD
        if (osMutexAcquire(I2CMutexHandle, osWaitForever) == osOK) {
 8001cd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d50 <StartTaskLCD+0xc8>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f005 f985 	bl	8006fe8 <osMutexAcquire>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d12a      	bne.n	8001d3a <StartTaskLCD+0xb2>
            lcd_clear();
 8001ce4:	f7ff fb4d 	bl	8001382 <lcd_clear>

            // Dng 1: Nhit 
            lcd_put_cur(0, 0);
 8001ce8:	2100      	movs	r1, #0
 8001cea:	2000      	movs	r0, #0
 8001cec:	f7ff fb2a 	bl	8001344 <lcd_put_cur>
            sprintf(str_buf, "Temp: %.1f C", current_t);
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fc56 	bl	80005a4 <__aeabi_f2d>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	f107 0014 	add.w	r0, r7, #20
 8001d00:	4914      	ldr	r1, [pc, #80]	@ (8001d54 <StartTaskLCD+0xcc>)
 8001d02:	f009 fc8d 	bl	800b620 <siprintf>
            lcd_send_string(str_buf);
 8001d06:	f107 0314 	add.w	r3, r7, #20
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff fb05 	bl	800131a <lcd_send_string>

            // Dng 2: ADC
            lcd_put_cur(1, 0);
 8001d10:	2100      	movs	r1, #0
 8001d12:	2001      	movs	r0, #1
 8001d14:	f7ff fb16 	bl	8001344 <lcd_put_cur>
            sprintf(str_buf, "Gas: %lu", current_adc);
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	f107 0314 	add.w	r3, r7, #20
 8001d1e:	490e      	ldr	r1, [pc, #56]	@ (8001d58 <StartTaskLCD+0xd0>)
 8001d20:	4618      	mov	r0, r3
 8001d22:	f009 fc7d 	bl	800b620 <siprintf>
            lcd_send_string(str_buf);
 8001d26:	f107 0314 	add.w	r3, r7, #20
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff faf5 	bl	800131a <lcd_send_string>

            osMutexRelease(I2CMutexHandle);
 8001d30:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <StartTaskLCD+0xc8>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f005 f9a2 	bl	800707e <osMutexRelease>
        }
        osDelayUntil(tick);
 8001d3a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d3c:	f005 f862 	bl	8006e04 <osDelayUntil>
    	tick+=period_LCD;
 8001d40:	e7b1      	b.n	8001ca6 <StartTaskLCD+0x1e>
 8001d42:	bf00      	nop
 8001d44:	20000018 	.word	0x20000018
 8001d48:	200002d4 	.word	0x200002d4
 8001d4c:	200002d8 	.word	0x200002d8
 8001d50:	200002dc 	.word	0x200002dc
 8001d54:	0800e328 	.word	0x0800e328
 8001d58:	0800e338 	.word	0x0800e338

08001d5c <StartTaskUART>:
    }
}

// --- TASK : UART ---
void StartTaskUART(void *argument) {
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b096      	sub	sp, #88	@ 0x58
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
    Message_t received_msg;
    char str[64];
    for(;;) {
        if (osMessageQueueGet(uartQueueHandle, &received_msg, NULL, osWaitForever) == osOK) {
 8001d64:	4b2b      	ldr	r3, [pc, #172]	@ (8001e14 <StartTaskUART+0xb8>)
 8001d66:	6818      	ldr	r0, [r3, #0]
 8001d68:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8001d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d70:	2200      	movs	r2, #0
 8001d72:	f005 fa95 	bl	80072a0 <osMessageQueueGet>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1f3      	bne.n	8001d64 <StartTaskUART+0x8>

            int len = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	657b      	str	r3, [r7, #84]	@ 0x54
            if (received_msg.source == SOURCE_ADC) {
 8001d80:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d10c      	bne.n	8001da2 <StartTaskUART+0x46>
                len = sprintf(str, "[ADC] Gas: %d\r\n", (int)received_msg.value);
 8001d88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff f898 	bl	8000ec0 <__aeabi_f2iz>
 8001d90:	4602      	mov	r2, r0
 8001d92:	f107 030c 	add.w	r3, r7, #12
 8001d96:	4920      	ldr	r1, [pc, #128]	@ (8001e18 <StartTaskUART+0xbc>)
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f009 fc41 	bl	800b620 <siprintf>
 8001d9e:	6578      	str	r0, [r7, #84]	@ 0x54
 8001da0:	e020      	b.n	8001de4 <StartTaskUART+0x88>
            } else if (received_msg.source == SOURCE_SHT_TEMP) {
 8001da2:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d10c      	bne.n	8001dc4 <StartTaskUART+0x68>
                len = sprintf(str, "[SHT] Temp: %.2f C\r\n", received_msg.value);
 8001daa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fbf9 	bl	80005a4 <__aeabi_f2d>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	f107 000c 	add.w	r0, r7, #12
 8001dba:	4918      	ldr	r1, [pc, #96]	@ (8001e1c <StartTaskUART+0xc0>)
 8001dbc:	f009 fc30 	bl	800b620 <siprintf>
 8001dc0:	6578      	str	r0, [r7, #84]	@ 0x54
 8001dc2:	e00f      	b.n	8001de4 <StartTaskUART+0x88>
            } else if (received_msg.source == SOURCE_DHT_TEMP) {
 8001dc4:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d10b      	bne.n	8001de4 <StartTaskUART+0x88>
                len = sprintf(str, "[DHT] Temp: %.2f C\r\n", received_msg.value);
 8001dcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe fbe8 	bl	80005a4 <__aeabi_f2d>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	f107 000c 	add.w	r0, r7, #12
 8001ddc:	4910      	ldr	r1, [pc, #64]	@ (8001e20 <StartTaskUART+0xc4>)
 8001dde:	f009 fc1f 	bl	800b620 <siprintf>
 8001de2:	6578      	str	r0, [r7, #84]	@ 0x54
            }

            // Bo v Mutex UART khi in
            if (osMutexAcquire(UARTMutexHandle, osWaitForever) == osOK) {
 8001de4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <StartTaskUART+0xc8>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dec:	4618      	mov	r0, r3
 8001dee:	f005 f8fb 	bl	8006fe8 <osMutexAcquire>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d1b5      	bne.n	8001d64 <StartTaskUART+0x8>
                HAL_UART_Transmit(&huart1, (uint8_t*)str, len, 100);
 8001df8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	f107 010c 	add.w	r1, r7, #12
 8001e00:	2364      	movs	r3, #100	@ 0x64
 8001e02:	4809      	ldr	r0, [pc, #36]	@ (8001e28 <StartTaskUART+0xcc>)
 8001e04:	f004 f82a 	bl	8005e5c <HAL_UART_Transmit>
                osMutexRelease(UARTMutexHandle);
 8001e08:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <StartTaskUART+0xc8>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f005 f936 	bl	800707e <osMutexRelease>
        if (osMessageQueueGet(uartQueueHandle, &received_msg, NULL, osWaitForever) == osOK) {
 8001e12:	e7a7      	b.n	8001d64 <StartTaskUART+0x8>
 8001e14:	200002d0 	.word	0x200002d0
 8001e18:	0800e344 	.word	0x0800e344
 8001e1c:	0800e354 	.word	0x0800e354
 8001e20:	0800e36c 	.word	0x0800e36c
 8001e24:	200002e0 	.word	0x200002e0
 8001e28:	200003a0 	.word	0x200003a0

08001e2c <StartTaskADC>:
            }
        }
    }
}
// --- TASK : ADC ---
void StartTaskADC(void *argument) {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
    Message_t msg_adc;
    uint32_t local_adc_val;
    HAL_ADCEx_Calibration_Start(&hadc1);
 8001e34:	4824      	ldr	r0, [pc, #144]	@ (8001ec8 <StartTaskADC+0x9c>)
 8001e36:	f001 f9b1 	bl	800319c <HAL_ADCEx_Calibration_Start>
    uint32_t tick = osKernelGetTickCount();
 8001e3a:	f004 feb5 	bl	8006ba8 <osKernelGetTickCount>
 8001e3e:	6178      	str	r0, [r7, #20]
    for(;;) {
        tick += period_ADC;
 8001e40:	4b22      	ldr	r3, [pc, #136]	@ (8001ecc <StartTaskADC+0xa0>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	697a      	ldr	r2, [r7, #20]
 8001e46:	4413      	add	r3, r2
 8001e48:	617b      	str	r3, [r7, #20]

        if (HAL_ADC_Start(&hadc1) == HAL_OK) {
 8001e4a:	481f      	ldr	r0, [pc, #124]	@ (8001ec8 <StartTaskADC+0x9c>)
 8001e4c:	f000 fe26 	bl	8002a9c <HAL_ADC_Start>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d130      	bne.n	8001eb8 <StartTaskADC+0x8c>
            if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8001e56:	210a      	movs	r1, #10
 8001e58:	481b      	ldr	r0, [pc, #108]	@ (8001ec8 <StartTaskADC+0x9c>)
 8001e5a:	f000 fef9 	bl	8002c50 <HAL_ADC_PollForConversion>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d11d      	bne.n	8001ea0 <StartTaskADC+0x74>
                local_adc_val = HAL_ADC_GetValue(&hadc1);
 8001e64:	4818      	ldr	r0, [pc, #96]	@ (8001ec8 <StartTaskADC+0x9c>)
 8001e66:	f000 fff9 	bl	8002e5c <HAL_ADC_GetValue>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	60bb      	str	r3, [r7, #8]
                xQueueOverwrite((QueueHandle_t)mailboxADCHandle, &local_adc_val);
 8001e6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ed0 <StartTaskADC+0xa4>)
 8001e70:	6818      	ldr	r0, [r3, #0]
 8001e72:	f107 0108 	add.w	r1, r7, #8
 8001e76:	2302      	movs	r3, #2
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f005 fda1 	bl	80079c0 <xQueueGenericSend>
                msg_adc.source = SOURCE_ADC;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	733b      	strb	r3, [r7, #12]
                msg_adc.value = (float)local_adc_val;
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7fe ffc3 	bl	8000e10 <__aeabi_ui2f>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	613b      	str	r3, [r7, #16]
                osMessageQueuePut(uartQueueHandle, &msg_adc, 0, 10);
 8001e8e:	4b11      	ldr	r3, [pc, #68]	@ (8001ed4 <StartTaskADC+0xa8>)
 8001e90:	6818      	ldr	r0, [r3, #0]
 8001e92:	f107 010c 	add.w	r1, r7, #12
 8001e96:	230a      	movs	r3, #10
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f005 f9a1 	bl	80071e0 <osMessageQueuePut>
 8001e9e:	e00b      	b.n	8001eb8 <StartTaskADC+0x8c>
            }
            else{
            	msg_adc.source = SOURCE_ADC;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	733b      	strb	r3, [r7, #12]
            	msg_adc.value = -999.0; // Dng mt gi tr c bit  bo li
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <StartTaskADC+0xac>)
 8001ea6:	613b      	str	r3, [r7, #16]
            	osMessageQueuePut(uartQueueHandle, &msg_adc, 0, 10);
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <StartTaskADC+0xa8>)
 8001eaa:	6818      	ldr	r0, [r3, #0]
 8001eac:	f107 010c 	add.w	r1, r7, #12
 8001eb0:	230a      	movs	r3, #10
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f005 f994 	bl	80071e0 <osMessageQueuePut>
            }
        }
        HAL_ADC_Stop(&hadc1);
 8001eb8:	4803      	ldr	r0, [pc, #12]	@ (8001ec8 <StartTaskADC+0x9c>)
 8001eba:	f000 fe9d 	bl	8002bf8 <HAL_ADC_Stop>
        osDelayUntil(tick);
 8001ebe:	6978      	ldr	r0, [r7, #20]
 8001ec0:	f004 ffa0 	bl	8006e04 <osDelayUntil>
        tick += period_ADC;
 8001ec4:	e7bc      	b.n	8001e40 <StartTaskADC+0x14>
 8001ec6:	bf00      	nop
 8001ec8:	20000210 	.word	0x20000210
 8001ecc:	20000014 	.word	0x20000014
 8001ed0:	200002d8 	.word	0x200002d8
 8001ed4:	200002d0 	.word	0x200002d0
 8001ed8:	c479c000 	.word	0xc479c000

08001edc <StartTaskDHT>:
    }
}
// --- Task DHT ---
void StartTaskDHT(void *argument) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b088      	sub	sp, #32
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
    DHT22_Data_t dht_data;
    Message_t msg;
    uint32_t tick ;

    for(;;) {
    	if(mode==0){
 8001ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f50 <StartTaskDHT+0x74>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d109      	bne.n	8001f00 <StartTaskDHT+0x24>
    		osThreadResume(TaskSHTHandle);
 8001eec:	4b19      	ldr	r3, [pc, #100]	@ (8001f54 <StartTaskDHT+0x78>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f004 ff4b 	bl	8006d8c <osThreadResume>
    		osThreadSuspend(TaskDHTHandle);
 8001ef6:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <StartTaskDHT+0x7c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f004 ff25 	bl	8006d4a <osThreadSuspend>
    	}
        tick = osKernelGetTickCount();
 8001f00:	f004 fe52 	bl	8006ba8 <osKernelGetTickCount>
 8001f04:	61f8      	str	r0, [r7, #28]

        if (DHT22_Read(&myDHT22, &dht_data) == 0) {
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4813      	ldr	r0, [pc, #76]	@ (8001f5c <StartTaskDHT+0x80>)
 8001f0e:	f7ff f865 	bl	8000fdc <DHT22_Read>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d113      	bne.n	8001f40 <StartTaskDHT+0x64>
            xQueueOverwrite((QueueHandle_t)mailboxTempHandle, &dht_data.Temperature);
 8001f18:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <StartTaskDHT+0x84>)
 8001f1a:	6818      	ldr	r0, [r3, #0]
 8001f1c:	f107 0114 	add.w	r1, r7, #20
 8001f20:	2302      	movs	r3, #2
 8001f22:	2200      	movs	r2, #0
 8001f24:	f005 fd4c 	bl	80079c0 <xQueueGenericSend>
            msg.source = SOURCE_DHT_TEMP;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	733b      	strb	r3, [r7, #12]
            msg.value = dht_data.Temperature;
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	613b      	str	r3, [r7, #16]
            osMessageQueuePut(uartQueueHandle, &msg, 0, 10);
 8001f30:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <StartTaskDHT+0x88>)
 8001f32:	6818      	ldr	r0, [r3, #0]
 8001f34:	f107 010c 	add.w	r1, r7, #12
 8001f38:	230a      	movs	r3, #10
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f005 f950 	bl	80071e0 <osMessageQueuePut>
        }

        osDelayUntil(tick+period_DHT);
 8001f40:	4b09      	ldr	r3, [pc, #36]	@ (8001f68 <StartTaskDHT+0x8c>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	4413      	add	r3, r2
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f004 ff5b 	bl	8006e04 <osDelayUntil>
    	if(mode==0){
 8001f4e:	e7c9      	b.n	8001ee4 <StartTaskDHT+0x8>
 8001f50:	2000030a 	.word	0x2000030a
 8001f54:	200002b8 	.word	0x200002b8
 8001f58:	200002c8 	.word	0x200002c8
 8001f5c:	20000000 	.word	0x20000000
 8001f60:	200002d4 	.word	0x200002d4
 8001f64:	200002d0 	.word	0x200002d0
 8001f68:	20000010 	.word	0x20000010

08001f6c <StartTaskCommand>:
    }
}
// --- Task Command x l lnh t UART ---
void StartTaskCommand(void *argument) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b09a      	sub	sp, #104	@ 0x68
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
    int val;
    char target_name[20];
    for(;;) {
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001f74:	f04f 31ff 	mov.w	r1, #4294967295
 8001f78:	2001      	movs	r0, #1
 8001f7a:	f007 fdc5 	bl	8009b08 <ulTaskNotifyTake>
        bool updated = false;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        bool invalid = false; // Bin bo li nu nhp s qu nh
 8001f84:	2300      	movs	r3, #0
 8001f86:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
        strcpy(target_name, "UNKNOWN");
 8001f8a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001f8e:	4a80      	ldr	r2, [pc, #512]	@ (8002190 <StartTaskCommand+0x224>)
 8001f90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f94:	e883 0003 	stmia.w	r3, {r0, r1}

        if (strcmp((char*)rx_cmd_buf, "MODE:SHT") == 0) {
 8001f98:	497e      	ldr	r1, [pc, #504]	@ (8002194 <StartTaskCommand+0x228>)
 8001f9a:	487f      	ldr	r0, [pc, #508]	@ (8002198 <StartTaskCommand+0x22c>)
 8001f9c:	f7fe f8d8 	bl	8000150 <strcmp>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d116      	bne.n	8001fd4 <StartTaskCommand+0x68>
            mode = 0;
 8001fa6:	4b7d      	ldr	r3, [pc, #500]	@ (800219c <StartTaskCommand+0x230>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
            rmsTasks[1].handle = TaskSHTHandle;
 8001fac:	4b7c      	ldr	r3, [pc, #496]	@ (80021a0 <StartTaskCommand+0x234>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a7c      	ldr	r2, [pc, #496]	@ (80021a4 <StartTaskCommand+0x238>)
 8001fb2:	6113      	str	r3, [r2, #16]
            rmsTasks[1].period = &period_SHT;
 8001fb4:	4b7b      	ldr	r3, [pc, #492]	@ (80021a4 <StartTaskCommand+0x238>)
 8001fb6:	4a7c      	ldr	r2, [pc, #496]	@ (80021a8 <StartTaskCommand+0x23c>)
 8001fb8:	615a      	str	r2, [r3, #20]
            rmsTasks[1].name = "SHT";
 8001fba:	4b7a      	ldr	r3, [pc, #488]	@ (80021a4 <StartTaskCommand+0x238>)
 8001fbc:	4a7b      	ldr	r2, [pc, #492]	@ (80021ac <StartTaskCommand+0x240>)
 8001fbe:	60da      	str	r2, [r3, #12]
            strcpy(target_name, "MODE SHT");
 8001fc0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001fc4:	4a7a      	ldr	r2, [pc, #488]	@ (80021b0 <StartTaskCommand+0x244>)
 8001fc6:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fc8:	c303      	stmia	r3!, {r0, r1}
 8001fca:	701a      	strb	r2, [r3, #0]
            updated = true;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001fd2:	e093      	b.n	80020fc <StartTaskCommand+0x190>
        }
        else if (strcmp((char*)rx_cmd_buf, "MODE:DHT") == 0) {
 8001fd4:	4977      	ldr	r1, [pc, #476]	@ (80021b4 <StartTaskCommand+0x248>)
 8001fd6:	4870      	ldr	r0, [pc, #448]	@ (8002198 <StartTaskCommand+0x22c>)
 8001fd8:	f7fe f8ba 	bl	8000150 <strcmp>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d116      	bne.n	8002010 <StartTaskCommand+0xa4>
            mode = 1;
 8001fe2:	4b6e      	ldr	r3, [pc, #440]	@ (800219c <StartTaskCommand+0x230>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
            rmsTasks[1].handle = TaskDHTHandle;
 8001fe8:	4b73      	ldr	r3, [pc, #460]	@ (80021b8 <StartTaskCommand+0x24c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a6d      	ldr	r2, [pc, #436]	@ (80021a4 <StartTaskCommand+0x238>)
 8001fee:	6113      	str	r3, [r2, #16]
            rmsTasks[1].period = &period_DHT;
 8001ff0:	4b6c      	ldr	r3, [pc, #432]	@ (80021a4 <StartTaskCommand+0x238>)
 8001ff2:	4a72      	ldr	r2, [pc, #456]	@ (80021bc <StartTaskCommand+0x250>)
 8001ff4:	615a      	str	r2, [r3, #20]
            rmsTasks[1].name = "DHT";
 8001ff6:	4b6b      	ldr	r3, [pc, #428]	@ (80021a4 <StartTaskCommand+0x238>)
 8001ff8:	4a71      	ldr	r2, [pc, #452]	@ (80021c0 <StartTaskCommand+0x254>)
 8001ffa:	60da      	str	r2, [r3, #12]
            strcpy(target_name, "MODE DHT");
 8001ffc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002000:	4a70      	ldr	r2, [pc, #448]	@ (80021c4 <StartTaskCommand+0x258>)
 8002002:	ca07      	ldmia	r2, {r0, r1, r2}
 8002004:	c303      	stmia	r3!, {r0, r1}
 8002006:	701a      	strb	r2, [r3, #0]
            updated = true;
 8002008:	2301      	movs	r3, #1
 800200a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800200e:	e075      	b.n	80020fc <StartTaskCommand+0x190>
        }
        else if (sscanf((char*)rx_cmd_buf, "ADC:%d", &val) == 1) {
 8002010:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002014:	461a      	mov	r2, r3
 8002016:	496c      	ldr	r1, [pc, #432]	@ (80021c8 <StartTaskCommand+0x25c>)
 8002018:	485f      	ldr	r0, [pc, #380]	@ (8002198 <StartTaskCommand+0x22c>)
 800201a:	f009 fb23 	bl	800b664 <siscanf>
 800201e:	4603      	mov	r3, r0
 8002020:	2b01      	cmp	r3, #1
 8002022:	d112      	bne.n	800204a <StartTaskCommand+0xde>
            if (val >= MIN_PERIOD_ADC) {
 8002024:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002026:	2b63      	cmp	r3, #99	@ 0x63
 8002028:	dd0b      	ble.n	8002042 <StartTaskCommand+0xd6>
                period_ADC = (uint32_t)val;
 800202a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800202c:	461a      	mov	r2, r3
 800202e:	4b67      	ldr	r3, [pc, #412]	@ (80021cc <StartTaskCommand+0x260>)
 8002030:	601a      	str	r2, [r3, #0]
                strcpy(target_name, "ADC");
 8002032:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002036:	4a66      	ldr	r2, [pc, #408]	@ (80021d0 <StartTaskCommand+0x264>)
 8002038:	601a      	str	r2, [r3, #0]
                updated = true;
 800203a:	2301      	movs	r3, #1
 800203c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002040:	e05c      	b.n	80020fc <StartTaskCommand+0x190>
            } else { invalid = true; }
 8002042:	2301      	movs	r3, #1
 8002044:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8002048:	e058      	b.n	80020fc <StartTaskCommand+0x190>
        }
        else if (sscanf((char*)rx_cmd_buf, "SHT:%d", &val) == 1) {
 800204a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800204e:	461a      	mov	r2, r3
 8002050:	4960      	ldr	r1, [pc, #384]	@ (80021d4 <StartTaskCommand+0x268>)
 8002052:	4851      	ldr	r0, [pc, #324]	@ (8002198 <StartTaskCommand+0x22c>)
 8002054:	f009 fb06 	bl	800b664 <siscanf>
 8002058:	4603      	mov	r3, r0
 800205a:	2b01      	cmp	r3, #1
 800205c:	d113      	bne.n	8002086 <StartTaskCommand+0x11a>
            if (val >= MIN_PERIOD_SENSOR) {
 800205e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002060:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002064:	db0b      	blt.n	800207e <StartTaskCommand+0x112>
                period_SHT = (uint32_t)val;
 8002066:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002068:	461a      	mov	r2, r3
 800206a:	4b4f      	ldr	r3, [pc, #316]	@ (80021a8 <StartTaskCommand+0x23c>)
 800206c:	601a      	str	r2, [r3, #0]
                strcpy(target_name, "SHT");
 800206e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002072:	4a59      	ldr	r2, [pc, #356]	@ (80021d8 <StartTaskCommand+0x26c>)
 8002074:	601a      	str	r2, [r3, #0]
                updated = true;
 8002076:	2301      	movs	r3, #1
 8002078:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800207c:	e03e      	b.n	80020fc <StartTaskCommand+0x190>
            } else { invalid = true; }
 800207e:	2301      	movs	r3, #1
 8002080:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8002084:	e03a      	b.n	80020fc <StartTaskCommand+0x190>
        }
        else if (sscanf((char*)rx_cmd_buf, "DHT:%d", &val) == 1) {
 8002086:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800208a:	461a      	mov	r2, r3
 800208c:	4953      	ldr	r1, [pc, #332]	@ (80021dc <StartTaskCommand+0x270>)
 800208e:	4842      	ldr	r0, [pc, #264]	@ (8002198 <StartTaskCommand+0x22c>)
 8002090:	f009 fae8 	bl	800b664 <siscanf>
 8002094:	4603      	mov	r3, r0
 8002096:	2b01      	cmp	r3, #1
 8002098:	d113      	bne.n	80020c2 <StartTaskCommand+0x156>
            if (val >= MIN_PERIOD_SENSOR) {
 800209a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800209c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80020a0:	db0b      	blt.n	80020ba <StartTaskCommand+0x14e>
                period_DHT = (uint32_t)val;
 80020a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020a4:	461a      	mov	r2, r3
 80020a6:	4b45      	ldr	r3, [pc, #276]	@ (80021bc <StartTaskCommand+0x250>)
 80020a8:	601a      	str	r2, [r3, #0]
                strcpy(target_name, "DHT");
 80020aa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80020ae:	4a4c      	ldr	r2, [pc, #304]	@ (80021e0 <StartTaskCommand+0x274>)
 80020b0:	601a      	str	r2, [r3, #0]
                updated = true;
 80020b2:	2301      	movs	r3, #1
 80020b4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80020b8:	e020      	b.n	80020fc <StartTaskCommand+0x190>
            } else { invalid = true; }
 80020ba:	2301      	movs	r3, #1
 80020bc:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80020c0:	e01c      	b.n	80020fc <StartTaskCommand+0x190>
        }
        else if (sscanf((char*)rx_cmd_buf, "LCD:%d", &val) == 1) {
 80020c2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80020c6:	461a      	mov	r2, r3
 80020c8:	4946      	ldr	r1, [pc, #280]	@ (80021e4 <StartTaskCommand+0x278>)
 80020ca:	4833      	ldr	r0, [pc, #204]	@ (8002198 <StartTaskCommand+0x22c>)
 80020cc:	f009 faca 	bl	800b664 <siscanf>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d112      	bne.n	80020fc <StartTaskCommand+0x190>
            if (val >= MIN_PERIOD_LCD) {
 80020d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020d8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80020dc:	db0b      	blt.n	80020f6 <StartTaskCommand+0x18a>
                period_LCD = (uint32_t)val;
 80020de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020e0:	461a      	mov	r2, r3
 80020e2:	4b41      	ldr	r3, [pc, #260]	@ (80021e8 <StartTaskCommand+0x27c>)
 80020e4:	601a      	str	r2, [r3, #0]
                strcpy(target_name, "LCD");
 80020e6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80020ea:	4a40      	ldr	r2, [pc, #256]	@ (80021ec <StartTaskCommand+0x280>)
 80020ec:	601a      	str	r2, [r3, #0]
                updated = true;
 80020ee:	2301      	movs	r3, #1
 80020f0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80020f4:	e002      	b.n	80020fc <StartTaskCommand+0x190>
            } else { invalid = true; }
 80020f6:	2301      	movs	r3, #1
 80020f8:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
        }

        // 3. Phn hi UART
        if (osMutexAcquire(UARTMutexHandle, 100) == osOK) {
 80020fc:	4b3c      	ldr	r3, [pc, #240]	@ (80021f0 <StartTaskCommand+0x284>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2164      	movs	r1, #100	@ 0x64
 8002102:	4618      	mov	r0, r3
 8002104:	f004 ff70 	bl	8006fe8 <osMutexAcquire>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d133      	bne.n	8002176 <StartTaskCommand+0x20a>
            char msg[64];
            if (invalid) {
 800210e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002112:	2b00      	cmp	r3, #0
 8002114:	d006      	beq.n	8002124 <StartTaskCommand+0x1b8>
                sprintf(msg, ">> ERROR: Period too small!\r\n");
 8002116:	f107 030c 	add.w	r3, r7, #12
 800211a:	4936      	ldr	r1, [pc, #216]	@ (80021f4 <StartTaskCommand+0x288>)
 800211c:	4618      	mov	r0, r3
 800211e:	f009 fa7f 	bl	800b620 <siprintf>
 8002122:	e016      	b.n	8002152 <StartTaskCommand+0x1e6>
            } else if (updated) {
 8002124:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002128:	2b00      	cmp	r3, #0
 800212a:	d00a      	beq.n	8002142 <StartTaskCommand+0x1d6>
                RMS_UpdatePriority();
 800212c:	f7ff fb24 	bl	8001778 <RMS_UpdatePriority>
                sprintf(msg, ">> %s Updated, RMS OK\r\n", target_name);
 8002130:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8002134:	f107 030c 	add.w	r3, r7, #12
 8002138:	492f      	ldr	r1, [pc, #188]	@ (80021f8 <StartTaskCommand+0x28c>)
 800213a:	4618      	mov	r0, r3
 800213c:	f009 fa70 	bl	800b620 <siprintf>
 8002140:	e007      	b.n	8002152 <StartTaskCommand+0x1e6>
            } else {
                sprintf(msg, ">> %s OK\r\n", target_name);
 8002142:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8002146:	f107 030c 	add.w	r3, r7, #12
 800214a:	492c      	ldr	r1, [pc, #176]	@ (80021fc <StartTaskCommand+0x290>)
 800214c:	4618      	mov	r0, r3
 800214e:	f009 fa67 	bl	800b620 <siprintf>
            }
            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8002152:	f107 030c 	add.w	r3, r7, #12
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe f804 	bl	8000164 <strlen>
 800215c:	4603      	mov	r3, r0
 800215e:	b29a      	uxth	r2, r3
 8002160:	f107 010c 	add.w	r1, r7, #12
 8002164:	2364      	movs	r3, #100	@ 0x64
 8002166:	4826      	ldr	r0, [pc, #152]	@ (8002200 <StartTaskCommand+0x294>)
 8002168:	f003 fe78 	bl	8005e5c <HAL_UART_Transmit>
            osMutexRelease(UARTMutexHandle);
 800216c:	4b20      	ldr	r3, [pc, #128]	@ (80021f0 <StartTaskCommand+0x284>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f004 ff84 	bl	800707e <osMutexRelease>
        }
        taskENTER_CRITICAL();
 8002176:	f008 fa49 	bl	800a60c <vPortEnterCritical>
        memset(rx_cmd_buf, 0, sizeof(rx_cmd_buf));
 800217a:	2220      	movs	r2, #32
 800217c:	2100      	movs	r1, #0
 800217e:	4806      	ldr	r0, [pc, #24]	@ (8002198 <StartTaskCommand+0x22c>)
 8002180:	f009 fae1 	bl	800b746 <memset>
        rx_cmd_idx = 0;
 8002184:	4b1f      	ldr	r3, [pc, #124]	@ (8002204 <StartTaskCommand+0x298>)
 8002186:	2200      	movs	r2, #0
 8002188:	701a      	strb	r2, [r3, #0]
        taskEXIT_CRITICAL();
 800218a:	f008 fa6f 	bl	800a66c <vPortExitCritical>
    for(;;) {
 800218e:	e6f1      	b.n	8001f74 <StartTaskCommand+0x8>
 8002190:	0800e384 	.word	0x0800e384
 8002194:	0800e38c 	.word	0x0800e38c
 8002198:	200002e8 	.word	0x200002e8
 800219c:	2000030a 	.word	0x2000030a
 80021a0:	200002b8 	.word	0x200002b8
 80021a4:	20000294 	.word	0x20000294
 80021a8:	2000000c 	.word	0x2000000c
 80021ac:	0800e320 	.word	0x0800e320
 80021b0:	0800e398 	.word	0x0800e398
 80021b4:	0800e3a4 	.word	0x0800e3a4
 80021b8:	200002c8 	.word	0x200002c8
 80021bc:	20000010 	.word	0x20000010
 80021c0:	0800e3b0 	.word	0x0800e3b0
 80021c4:	0800e3b4 	.word	0x0800e3b4
 80021c8:	0800e3c0 	.word	0x0800e3c0
 80021cc:	20000014 	.word	0x20000014
 80021d0:	00434441 	.word	0x00434441
 80021d4:	0800e3c8 	.word	0x0800e3c8
 80021d8:	00544853 	.word	0x00544853
 80021dc:	0800e3d0 	.word	0x0800e3d0
 80021e0:	00544844 	.word	0x00544844
 80021e4:	0800e3d8 	.word	0x0800e3d8
 80021e8:	20000018 	.word	0x20000018
 80021ec:	0044434c 	.word	0x0044434c
 80021f0:	200002e0 	.word	0x200002e0
 80021f4:	0800e3e0 	.word	0x0800e3e0
 80021f8:	0800e400 	.word	0x0800e400
 80021fc:	0800e418 	.word	0x0800e418
 8002200:	200003a0 	.word	0x200003a0
 8002204:	20000308 	.word	0x20000308

08002208 <HAL_UART_RxCpltCallback>:
    }
}
// --- CALLBACK NGT UART ---
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a1b      	ldr	r2, [pc, #108]	@ (8002284 <HAL_UART_RxCpltCallback+0x7c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d12f      	bne.n	800227a <HAL_UART_RxCpltCallback+0x72>
        // Nu nhn k t kt thc
        if (rx_byte == '\n' || rx_byte == '\r') {
 800221a:	4b1b      	ldr	r3, [pc, #108]	@ (8002288 <HAL_UART_RxCpltCallback+0x80>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b0a      	cmp	r3, #10
 8002220:	d003      	beq.n	800222a <HAL_UART_RxCpltCallback+0x22>
 8002222:	4b19      	ldr	r3, [pc, #100]	@ (8002288 <HAL_UART_RxCpltCallback+0x80>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	2b0d      	cmp	r3, #13
 8002228:	d113      	bne.n	8002252 <HAL_UART_RxCpltCallback+0x4a>
            if (rx_cmd_idx > 0) {
 800222a:	4b18      	ldr	r3, [pc, #96]	@ (800228c <HAL_UART_RxCpltCallback+0x84>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d00b      	beq.n	800224a <HAL_UART_RxCpltCallback+0x42>
                rx_cmd_buf[rx_cmd_idx] = '\0'; // Kt thc chui
 8002232:	4b16      	ldr	r3, [pc, #88]	@ (800228c <HAL_UART_RxCpltCallback+0x84>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	461a      	mov	r2, r3
 8002238:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <HAL_UART_RxCpltCallback+0x88>)
 800223a:	2100      	movs	r1, #0
 800223c:	5499      	strb	r1, [r3, r2]
                vTaskNotifyGiveFromISR((TaskHandle_t)TaskCommandHandle, NULL);
 800223e:	4b15      	ldr	r3, [pc, #84]	@ (8002294 <HAL_UART_RxCpltCallback+0x8c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2100      	movs	r1, #0
 8002244:	4618      	mov	r0, r3
 8002246:	f007 fcab 	bl	8009ba0 <vTaskNotifyGiveFromISR>
            }
            rx_cmd_idx = 0;
 800224a:	4b10      	ldr	r3, [pc, #64]	@ (800228c <HAL_UART_RxCpltCallback+0x84>)
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]
 8002250:	e00e      	b.n	8002270 <HAL_UART_RxCpltCallback+0x68>
        } else {
            if (rx_cmd_idx < sizeof(rx_cmd_buf) - 1) {
 8002252:	4b0e      	ldr	r3, [pc, #56]	@ (800228c <HAL_UART_RxCpltCallback+0x84>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	2b1e      	cmp	r3, #30
 8002258:	d80a      	bhi.n	8002270 <HAL_UART_RxCpltCallback+0x68>
                rx_cmd_buf[rx_cmd_idx++] = rx_byte;
 800225a:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <HAL_UART_RxCpltCallback+0x84>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	1c5a      	adds	r2, r3, #1
 8002260:	b2d1      	uxtb	r1, r2
 8002262:	4a0a      	ldr	r2, [pc, #40]	@ (800228c <HAL_UART_RxCpltCallback+0x84>)
 8002264:	7011      	strb	r1, [r2, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	4b07      	ldr	r3, [pc, #28]	@ (8002288 <HAL_UART_RxCpltCallback+0x80>)
 800226a:	7819      	ldrb	r1, [r3, #0]
 800226c:	4b08      	ldr	r3, [pc, #32]	@ (8002290 <HAL_UART_RxCpltCallback+0x88>)
 800226e:	5499      	strb	r1, [r3, r2]
            }
        }
        HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8002270:	2201      	movs	r2, #1
 8002272:	4905      	ldr	r1, [pc, #20]	@ (8002288 <HAL_UART_RxCpltCallback+0x80>)
 8002274:	4808      	ldr	r0, [pc, #32]	@ (8002298 <HAL_UART_RxCpltCallback+0x90>)
 8002276:	f003 fe7c 	bl	8005f72 <HAL_UART_Receive_IT>
    }
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40013800 	.word	0x40013800
 8002288:	20000309 	.word	0x20000309
 800228c:	20000308 	.word	0x20000308
 8002290:	200002e8 	.word	0x200002e8
 8002294:	200002cc 	.word	0x200002cc
 8002298:	200003a0 	.word	0x200003a0

0800229c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022ac:	d101      	bne.n	80022b2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80022ae:	f000 fadd 	bl	800286c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022ba:	b480      	push	{r7}
 80022bc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022be:	b672      	cpsid	i
}
 80022c0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022c2:	bf00      	nop
 80022c4:	e7fd      	b.n	80022c2 <Error_Handler+0x8>
	...

080022c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022ce:	4b18      	ldr	r3, [pc, #96]	@ (8002330 <HAL_MspInit+0x68>)
 80022d0:	699b      	ldr	r3, [r3, #24]
 80022d2:	4a17      	ldr	r2, [pc, #92]	@ (8002330 <HAL_MspInit+0x68>)
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	6193      	str	r3, [r2, #24]
 80022da:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <HAL_MspInit+0x68>)
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	60bb      	str	r3, [r7, #8]
 80022e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022e6:	4b12      	ldr	r3, [pc, #72]	@ (8002330 <HAL_MspInit+0x68>)
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	4a11      	ldr	r2, [pc, #68]	@ (8002330 <HAL_MspInit+0x68>)
 80022ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022f0:	61d3      	str	r3, [r2, #28]
 80022f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002330 <HAL_MspInit+0x68>)
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022fa:	607b      	str	r3, [r7, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80022fe:	2200      	movs	r2, #0
 8002300:	210f      	movs	r1, #15
 8002302:	f06f 0001 	mvn.w	r0, #1
 8002306:	f001 f8ac 	bl	8003462 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800230a:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <HAL_MspInit+0x6c>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	4a04      	ldr	r2, [pc, #16]	@ (8002334 <HAL_MspInit+0x6c>)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002326:	bf00      	nop
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40021000 	.word	0x40021000
 8002334:	40010000 	.word	0x40010000

08002338 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08e      	sub	sp, #56	@ 0x38
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002340:	2300      	movs	r3, #0
 8002342:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002348:	2300      	movs	r3, #0
 800234a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800234e:	4b34      	ldr	r3, [pc, #208]	@ (8002420 <HAL_InitTick+0xe8>)
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	4a33      	ldr	r2, [pc, #204]	@ (8002420 <HAL_InitTick+0xe8>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	61d3      	str	r3, [r2, #28]
 800235a:	4b31      	ldr	r3, [pc, #196]	@ (8002420 <HAL_InitTick+0xe8>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002366:	f107 0210 	add.w	r2, r7, #16
 800236a:	f107 0314 	add.w	r3, r7, #20
 800236e:	4611      	mov	r1, r2
 8002370:	4618      	mov	r0, r3
 8002372:	f002 ff2d 	bl	80051d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002376:	6a3b      	ldr	r3, [r7, #32]
 8002378:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800237a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800237c:	2b00      	cmp	r3, #0
 800237e:	d103      	bne.n	8002388 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002380:	f002 fefe 	bl	8005180 <HAL_RCC_GetPCLK1Freq>
 8002384:	6378      	str	r0, [r7, #52]	@ 0x34
 8002386:	e004      	b.n	8002392 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002388:	f002 fefa 	bl	8005180 <HAL_RCC_GetPCLK1Freq>
 800238c:	4603      	mov	r3, r0
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002394:	4a23      	ldr	r2, [pc, #140]	@ (8002424 <HAL_InitTick+0xec>)
 8002396:	fba2 2303 	umull	r2, r3, r2, r3
 800239a:	0c9b      	lsrs	r3, r3, #18
 800239c:	3b01      	subs	r3, #1
 800239e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80023a0:	4b21      	ldr	r3, [pc, #132]	@ (8002428 <HAL_InitTick+0xf0>)
 80023a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023a6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80023a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002428 <HAL_InitTick+0xf0>)
 80023aa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023ae:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80023b0:	4a1d      	ldr	r2, [pc, #116]	@ (8002428 <HAL_InitTick+0xf0>)
 80023b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023b4:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80023b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002428 <HAL_InitTick+0xf0>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002428 <HAL_InitTick+0xf0>)
 80023be:	2200      	movs	r2, #0
 80023c0:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023c2:	4b19      	ldr	r3, [pc, #100]	@ (8002428 <HAL_InitTick+0xf0>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80023c8:	4817      	ldr	r0, [pc, #92]	@ (8002428 <HAL_InitTick+0xf0>)
 80023ca:	f003 f8bb 	bl	8005544 <HAL_TIM_Base_Init>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80023d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d11b      	bne.n	8002414 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80023dc:	4812      	ldr	r0, [pc, #72]	@ (8002428 <HAL_InitTick+0xf0>)
 80023de:	f003 f94b 	bl	8005678 <HAL_TIM_Base_Start_IT>
 80023e2:	4603      	mov	r3, r0
 80023e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80023e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d111      	bne.n	8002414 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023f0:	201c      	movs	r0, #28
 80023f2:	f001 f852 	bl	800349a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b0f      	cmp	r3, #15
 80023fa:	d808      	bhi.n	800240e <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80023fc:	2200      	movs	r2, #0
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	201c      	movs	r0, #28
 8002402:	f001 f82e 	bl	8003462 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002406:	4a09      	ldr	r2, [pc, #36]	@ (800242c <HAL_InitTick+0xf4>)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6013      	str	r3, [r2, #0]
 800240c:	e002      	b.n	8002414 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002414:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002418:	4618      	mov	r0, r3
 800241a:	3738      	adds	r7, #56	@ 0x38
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40021000 	.word	0x40021000
 8002424:	431bde83 	.word	0x431bde83
 8002428:	2000030c 	.word	0x2000030c
 800242c:	20000020 	.word	0x20000020

08002430 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002434:	bf00      	nop
 8002436:	e7fd      	b.n	8002434 <NMI_Handler+0x4>

08002438 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800243c:	bf00      	nop
 800243e:	e7fd      	b.n	800243c <HardFault_Handler+0x4>

08002440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002444:	bf00      	nop
 8002446:	e7fd      	b.n	8002444 <MemManage_Handler+0x4>

08002448 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800244c:	bf00      	nop
 800244e:	e7fd      	b.n	800244c <BusFault_Handler+0x4>

08002450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002454:	bf00      	nop
 8002456:	e7fd      	b.n	8002454 <UsageFault_Handler+0x4>

08002458 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002468:	4802      	ldr	r0, [pc, #8]	@ (8002474 <TIM2_IRQHandler+0x10>)
 800246a:	f003 f957 	bl	800571c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	2000030c 	.word	0x2000030c

08002478 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800247c:	4802      	ldr	r0, [pc, #8]	@ (8002488 <USART1_IRQHandler+0x10>)
 800247e:	f003 fd9d 	bl	8005fbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	200003a0 	.word	0x200003a0

0800248c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return 1;
 8002490:	2301      	movs	r3, #1
}
 8002492:	4618      	mov	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	bc80      	pop	{r7}
 8002498:	4770      	bx	lr

0800249a <_kill>:

int _kill(int pid, int sig)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b082      	sub	sp, #8
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024a4:	f009 fa00 	bl	800b8a8 <__errno>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2216      	movs	r2, #22
 80024ac:	601a      	str	r2, [r3, #0]
  return -1;
 80024ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <_exit>:

void _exit (int status)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024c2:	f04f 31ff 	mov.w	r1, #4294967295
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f7ff ffe7 	bl	800249a <_kill>
  while (1) {}    /* Make sure we hang here */
 80024cc:	bf00      	nop
 80024ce:	e7fd      	b.n	80024cc <_exit+0x12>

080024d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	e00a      	b.n	80024f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024e2:	f3af 8000 	nop.w
 80024e6:	4601      	mov	r1, r0
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	1c5a      	adds	r2, r3, #1
 80024ec:	60ba      	str	r2, [r7, #8]
 80024ee:	b2ca      	uxtb	r2, r1
 80024f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	3301      	adds	r3, #1
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	dbf0      	blt.n	80024e2 <_read+0x12>
  }

  return len;
 8002500:	687b      	ldr	r3, [r7, #4]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b086      	sub	sp, #24
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	e009      	b.n	8002530 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	1c5a      	adds	r2, r3, #1
 8002520:	60ba      	str	r2, [r7, #8]
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	3301      	adds	r3, #1
 800252e:	617b      	str	r3, [r7, #20]
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	429a      	cmp	r2, r3
 8002536:	dbf1      	blt.n	800251c <_write+0x12>
  }
  return len;
 8002538:	687b      	ldr	r3, [r7, #4]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3718      	adds	r7, #24
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <_close>:

int _close(int file)
{
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800254a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800254e:	4618      	mov	r0, r3
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002568:	605a      	str	r2, [r3, #4]
  return 0;
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr

08002576 <_isatty>:

int _isatty(int file)
{
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800257e:	2301      	movs	r3, #1
}
 8002580:	4618      	mov	r0, r3
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	bc80      	pop	{r7}
 8002588:	4770      	bx	lr

0800258a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800258a:	b480      	push	{r7}
 800258c:	b085      	sub	sp, #20
 800258e:	af00      	add	r7, sp, #0
 8002590:	60f8      	str	r0, [r7, #12]
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3714      	adds	r7, #20
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
	...

080025a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b086      	sub	sp, #24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025ac:	4a14      	ldr	r2, [pc, #80]	@ (8002600 <_sbrk+0x5c>)
 80025ae:	4b15      	ldr	r3, [pc, #84]	@ (8002604 <_sbrk+0x60>)
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025b8:	4b13      	ldr	r3, [pc, #76]	@ (8002608 <_sbrk+0x64>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d102      	bne.n	80025c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025c0:	4b11      	ldr	r3, [pc, #68]	@ (8002608 <_sbrk+0x64>)
 80025c2:	4a12      	ldr	r2, [pc, #72]	@ (800260c <_sbrk+0x68>)
 80025c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025c6:	4b10      	ldr	r3, [pc, #64]	@ (8002608 <_sbrk+0x64>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4413      	add	r3, r2
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d207      	bcs.n	80025e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025d4:	f009 f968 	bl	800b8a8 <__errno>
 80025d8:	4603      	mov	r3, r0
 80025da:	220c      	movs	r2, #12
 80025dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025de:	f04f 33ff 	mov.w	r3, #4294967295
 80025e2:	e009      	b.n	80025f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025e4:	4b08      	ldr	r3, [pc, #32]	@ (8002608 <_sbrk+0x64>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025ea:	4b07      	ldr	r3, [pc, #28]	@ (8002608 <_sbrk+0x64>)
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4413      	add	r3, r2
 80025f2:	4a05      	ldr	r2, [pc, #20]	@ (8002608 <_sbrk+0x64>)
 80025f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025f6:	68fb      	ldr	r3, [r7, #12]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3718      	adds	r7, #24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	20005000 	.word	0x20005000
 8002604:	00000400 	.word	0x00000400
 8002608:	20000354 	.word	0x20000354
 800260c:	20003b20 	.word	0x20003b20

08002610 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002622:	f107 0308 	add.w	r3, r7, #8
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	605a      	str	r2, [r3, #4]
 800262c:	609a      	str	r2, [r3, #8]
 800262e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002630:	463b      	mov	r3, r7
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002638:	4b1e      	ldr	r3, [pc, #120]	@ (80026b4 <MX_TIM1_Init+0x98>)
 800263a:	4a1f      	ldr	r2, [pc, #124]	@ (80026b8 <MX_TIM1_Init+0x9c>)
 800263c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800263e:	4b1d      	ldr	r3, [pc, #116]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002640:	2247      	movs	r2, #71	@ 0x47
 8002642:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002644:	4b1b      	ldr	r3, [pc, #108]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002646:	2200      	movs	r2, #0
 8002648:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800264a:	4b1a      	ldr	r3, [pc, #104]	@ (80026b4 <MX_TIM1_Init+0x98>)
 800264c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002650:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002652:	4b18      	ldr	r3, [pc, #96]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002654:	2200      	movs	r2, #0
 8002656:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002658:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <MX_TIM1_Init+0x98>)
 800265a:	2200      	movs	r2, #0
 800265c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800265e:	4b15      	ldr	r3, [pc, #84]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002660:	2200      	movs	r2, #0
 8002662:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002664:	4813      	ldr	r0, [pc, #76]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002666:	f002 ff6d 	bl	8005544 <HAL_TIM_Base_Init>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002670:	f7ff fe23 	bl	80022ba <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002674:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002678:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800267a:	f107 0308 	add.w	r3, r7, #8
 800267e:	4619      	mov	r1, r3
 8002680:	480c      	ldr	r0, [pc, #48]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002682:	f003 f93b 	bl	80058fc <HAL_TIM_ConfigClockSource>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800268c:	f7ff fe15 	bl	80022ba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002690:	2300      	movs	r3, #0
 8002692:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002694:	2300      	movs	r3, #0
 8002696:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002698:	463b      	mov	r3, r7
 800269a:	4619      	mov	r1, r3
 800269c:	4805      	ldr	r0, [pc, #20]	@ (80026b4 <MX_TIM1_Init+0x98>)
 800269e:	f003 fb1d 	bl	8005cdc <HAL_TIMEx_MasterConfigSynchronization>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80026a8:	f7ff fe07 	bl	80022ba <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80026ac:	bf00      	nop
 80026ae:	3718      	adds	r7, #24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	20000358 	.word	0x20000358
 80026b8:	40012c00 	.word	0x40012c00

080026bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a09      	ldr	r2, [pc, #36]	@ (80026f0 <HAL_TIM_Base_MspInit+0x34>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d10b      	bne.n	80026e6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026ce:	4b09      	ldr	r3, [pc, #36]	@ (80026f4 <HAL_TIM_Base_MspInit+0x38>)
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	4a08      	ldr	r2, [pc, #32]	@ (80026f4 <HAL_TIM_Base_MspInit+0x38>)
 80026d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026d8:	6193      	str	r3, [r2, #24]
 80026da:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_TIM_Base_MspInit+0x38>)
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026e2:	60fb      	str	r3, [r7, #12]
 80026e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80026e6:	bf00      	nop
 80026e8:	3714      	adds	r7, #20
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bc80      	pop	{r7}
 80026ee:	4770      	bx	lr
 80026f0:	40012c00 	.word	0x40012c00
 80026f4:	40021000 	.word	0x40021000

080026f8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <MX_USART1_UART_Init+0x4c>)
 80026fe:	4a12      	ldr	r2, [pc, #72]	@ (8002748 <MX_USART1_UART_Init+0x50>)
 8002700:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002702:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <MX_USART1_UART_Init+0x4c>)
 8002704:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002708:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800270a:	4b0e      	ldr	r3, [pc, #56]	@ (8002744 <MX_USART1_UART_Init+0x4c>)
 800270c:	2200      	movs	r2, #0
 800270e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002710:	4b0c      	ldr	r3, [pc, #48]	@ (8002744 <MX_USART1_UART_Init+0x4c>)
 8002712:	2200      	movs	r2, #0
 8002714:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002716:	4b0b      	ldr	r3, [pc, #44]	@ (8002744 <MX_USART1_UART_Init+0x4c>)
 8002718:	2200      	movs	r2, #0
 800271a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800271c:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <MX_USART1_UART_Init+0x4c>)
 800271e:	220c      	movs	r2, #12
 8002720:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002722:	4b08      	ldr	r3, [pc, #32]	@ (8002744 <MX_USART1_UART_Init+0x4c>)
 8002724:	2200      	movs	r2, #0
 8002726:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002728:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <MX_USART1_UART_Init+0x4c>)
 800272a:	2200      	movs	r2, #0
 800272c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800272e:	4805      	ldr	r0, [pc, #20]	@ (8002744 <MX_USART1_UART_Init+0x4c>)
 8002730:	f003 fb44 	bl	8005dbc <HAL_UART_Init>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800273a:	f7ff fdbe 	bl	80022ba <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	200003a0 	.word	0x200003a0
 8002748:	40013800 	.word	0x40013800

0800274c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b088      	sub	sp, #32
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002754:	f107 0310 	add.w	r3, r7, #16
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	605a      	str	r2, [r3, #4]
 800275e:	609a      	str	r2, [r3, #8]
 8002760:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a20      	ldr	r2, [pc, #128]	@ (80027e8 <HAL_UART_MspInit+0x9c>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d139      	bne.n	80027e0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800276c:	4b1f      	ldr	r3, [pc, #124]	@ (80027ec <HAL_UART_MspInit+0xa0>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	4a1e      	ldr	r2, [pc, #120]	@ (80027ec <HAL_UART_MspInit+0xa0>)
 8002772:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002776:	6193      	str	r3, [r2, #24]
 8002778:	4b1c      	ldr	r3, [pc, #112]	@ (80027ec <HAL_UART_MspInit+0xa0>)
 800277a:	699b      	ldr	r3, [r3, #24]
 800277c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002784:	4b19      	ldr	r3, [pc, #100]	@ (80027ec <HAL_UART_MspInit+0xa0>)
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	4a18      	ldr	r2, [pc, #96]	@ (80027ec <HAL_UART_MspInit+0xa0>)
 800278a:	f043 0304 	orr.w	r3, r3, #4
 800278e:	6193      	str	r3, [r2, #24]
 8002790:	4b16      	ldr	r3, [pc, #88]	@ (80027ec <HAL_UART_MspInit+0xa0>)
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	f003 0304 	and.w	r3, r3, #4
 8002798:	60bb      	str	r3, [r7, #8]
 800279a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800279c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a2:	2302      	movs	r3, #2
 80027a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027aa:	f107 0310 	add.w	r3, r7, #16
 80027ae:	4619      	mov	r1, r3
 80027b0:	480f      	ldr	r0, [pc, #60]	@ (80027f0 <HAL_UART_MspInit+0xa4>)
 80027b2:	f000 ff33 	bl	800361c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c4:	f107 0310 	add.w	r3, r7, #16
 80027c8:	4619      	mov	r1, r3
 80027ca:	4809      	ldr	r0, [pc, #36]	@ (80027f0 <HAL_UART_MspInit+0xa4>)
 80027cc:	f000 ff26 	bl	800361c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80027d0:	2200      	movs	r2, #0
 80027d2:	2105      	movs	r1, #5
 80027d4:	2025      	movs	r0, #37	@ 0x25
 80027d6:	f000 fe44 	bl	8003462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027da:	2025      	movs	r0, #37	@ 0x25
 80027dc:	f000 fe5d 	bl	800349a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80027e0:	bf00      	nop
 80027e2:	3720      	adds	r7, #32
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40013800 	.word	0x40013800
 80027ec:	40021000 	.word	0x40021000
 80027f0:	40010800 	.word	0x40010800

080027f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027f4:	f7ff ff0c 	bl	8002610 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027f8:	480b      	ldr	r0, [pc, #44]	@ (8002828 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80027fa:	490c      	ldr	r1, [pc, #48]	@ (800282c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80027fc:	4a0c      	ldr	r2, [pc, #48]	@ (8002830 <LoopFillZerobss+0x16>)
  movs r3, #0
 80027fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002800:	e002      	b.n	8002808 <LoopCopyDataInit>

08002802 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002802:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002804:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002806:	3304      	adds	r3, #4

08002808 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002808:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800280a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800280c:	d3f9      	bcc.n	8002802 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800280e:	4a09      	ldr	r2, [pc, #36]	@ (8002834 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002810:	4c09      	ldr	r4, [pc, #36]	@ (8002838 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002812:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002814:	e001      	b.n	800281a <LoopFillZerobss>

08002816 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002816:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002818:	3204      	adds	r2, #4

0800281a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800281a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800281c:	d3fb      	bcc.n	8002816 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800281e:	f009 f849 	bl	800b8b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002822:	f7ff f825 	bl	8001870 <main>
  bx lr
 8002826:	4770      	bx	lr
  ldr r0, =_sdata
 8002828:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800282c:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002830:	0800e83c 	.word	0x0800e83c
  ldr r2, =_sbss
 8002834:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002838:	20003b20 	.word	0x20003b20

0800283c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800283c:	e7fe      	b.n	800283c <ADC1_2_IRQHandler>
	...

08002840 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002844:	4b08      	ldr	r3, [pc, #32]	@ (8002868 <HAL_Init+0x28>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a07      	ldr	r2, [pc, #28]	@ (8002868 <HAL_Init+0x28>)
 800284a:	f043 0310 	orr.w	r3, r3, #16
 800284e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002850:	2003      	movs	r0, #3
 8002852:	f000 fdfb 	bl	800344c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002856:	200f      	movs	r0, #15
 8002858:	f7ff fd6e 	bl	8002338 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800285c:	f7ff fd34 	bl	80022c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40022000 	.word	0x40022000

0800286c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002870:	4b05      	ldr	r3, [pc, #20]	@ (8002888 <HAL_IncTick+0x1c>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	4b05      	ldr	r3, [pc, #20]	@ (800288c <HAL_IncTick+0x20>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4413      	add	r3, r2
 800287c:	4a03      	ldr	r2, [pc, #12]	@ (800288c <HAL_IncTick+0x20>)
 800287e:	6013      	str	r3, [r2, #0]
}
 8002880:	bf00      	nop
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	20000024 	.word	0x20000024
 800288c:	200003e8 	.word	0x200003e8

08002890 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return uwTick;
 8002894:	4b02      	ldr	r3, [pc, #8]	@ (80028a0 <HAL_GetTick+0x10>)
 8002896:	681b      	ldr	r3, [r3, #0]
}
 8002898:	4618      	mov	r0, r3
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	200003e8 	.word	0x200003e8

080028a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028ac:	f7ff fff0 	bl	8002890 <HAL_GetTick>
 80028b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028bc:	d005      	beq.n	80028ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028be:	4b0a      	ldr	r3, [pc, #40]	@ (80028e8 <HAL_Delay+0x44>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4413      	add	r3, r2
 80028c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028ca:	bf00      	nop
 80028cc:	f7ff ffe0 	bl	8002890 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d8f7      	bhi.n	80028cc <HAL_Delay+0x28>
  {
  }
}
 80028dc:	bf00      	nop
 80028de:	bf00      	nop
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	20000024 	.word	0x20000024

080028ec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b086      	sub	sp, #24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028f4:	2300      	movs	r3, #0
 80028f6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80028f8:	2300      	movs	r3, #0
 80028fa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80028fc:	2300      	movs	r3, #0
 80028fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002900:	2300      	movs	r3, #0
 8002902:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e0be      	b.n	8002a8c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002918:	2b00      	cmp	r3, #0
 800291a:	d109      	bne.n	8002930 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f7fe fe32 	bl	8001594 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 fbf1 	bl	8003118 <ADC_ConversionStop_Disable>
 8002936:	4603      	mov	r3, r0
 8002938:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293e:	f003 0310 	and.w	r3, r3, #16
 8002942:	2b00      	cmp	r3, #0
 8002944:	f040 8099 	bne.w	8002a7a <HAL_ADC_Init+0x18e>
 8002948:	7dfb      	ldrb	r3, [r7, #23]
 800294a:	2b00      	cmp	r3, #0
 800294c:	f040 8095 	bne.w	8002a7a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002954:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002958:	f023 0302 	bic.w	r3, r3, #2
 800295c:	f043 0202 	orr.w	r2, r3, #2
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800296c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	7b1b      	ldrb	r3, [r3, #12]
 8002972:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002974:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	4313      	orrs	r3, r2
 800297a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002984:	d003      	beq.n	800298e <HAL_ADC_Init+0xa2>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d102      	bne.n	8002994 <HAL_ADC_Init+0xa8>
 800298e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002992:	e000      	b.n	8002996 <HAL_ADC_Init+0xaa>
 8002994:	2300      	movs	r3, #0
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	4313      	orrs	r3, r2
 800299a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	7d1b      	ldrb	r3, [r3, #20]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d119      	bne.n	80029d8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	7b1b      	ldrb	r3, [r3, #12]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d109      	bne.n	80029c0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	3b01      	subs	r3, #1
 80029b2:	035a      	lsls	r2, r3, #13
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029bc:	613b      	str	r3, [r7, #16]
 80029be:	e00b      	b.n	80029d8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c4:	f043 0220 	orr.w	r2, r3, #32
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d0:	f043 0201 	orr.w	r2, r3, #1
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689a      	ldr	r2, [r3, #8]
 80029f2:	4b28      	ldr	r3, [pc, #160]	@ (8002a94 <HAL_ADC_Init+0x1a8>)
 80029f4:	4013      	ands	r3, r2
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6812      	ldr	r2, [r2, #0]
 80029fa:	68b9      	ldr	r1, [r7, #8]
 80029fc:	430b      	orrs	r3, r1
 80029fe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a08:	d003      	beq.n	8002a12 <HAL_ADC_Init+0x126>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d104      	bne.n	8002a1c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	051b      	lsls	r3, r3, #20
 8002a1a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a22:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	4b18      	ldr	r3, [pc, #96]	@ (8002a98 <HAL_ADC_Init+0x1ac>)
 8002a38:	4013      	ands	r3, r2
 8002a3a:	68ba      	ldr	r2, [r7, #8]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d10b      	bne.n	8002a58 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a4a:	f023 0303 	bic.w	r3, r3, #3
 8002a4e:	f043 0201 	orr.w	r2, r3, #1
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a56:	e018      	b.n	8002a8a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5c:	f023 0312 	bic.w	r3, r3, #18
 8002a60:	f043 0210 	orr.w	r2, r3, #16
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6c:	f043 0201 	orr.w	r2, r3, #1
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a78:	e007      	b.n	8002a8a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7e:	f043 0210 	orr.w	r2, r3, #16
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	ffe1f7fd 	.word	0xffe1f7fd
 8002a98:	ff1f0efe 	.word	0xff1f0efe

08002a9c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_ADC_Start+0x1a>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	e098      	b.n	8002be8 <HAL_ADC_Start+0x14c>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 fad0 	bl	8003064 <ADC_Enable>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f040 8087 	bne.w	8002bde <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ad8:	f023 0301 	bic.w	r3, r3, #1
 8002adc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a41      	ldr	r2, [pc, #260]	@ (8002bf0 <HAL_ADC_Start+0x154>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d105      	bne.n	8002afa <HAL_ADC_Start+0x5e>
 8002aee:	4b41      	ldr	r3, [pc, #260]	@ (8002bf4 <HAL_ADC_Start+0x158>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d115      	bne.n	8002b26 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002afe:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d026      	beq.n	8002b62 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b18:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b1c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b24:	e01d      	b.n	8002b62 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a2f      	ldr	r2, [pc, #188]	@ (8002bf4 <HAL_ADC_Start+0x158>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d004      	beq.n	8002b46 <HAL_ADC_Start+0xaa>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a2b      	ldr	r2, [pc, #172]	@ (8002bf0 <HAL_ADC_Start+0x154>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d10d      	bne.n	8002b62 <HAL_ADC_Start+0xc6>
 8002b46:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf4 <HAL_ADC_Start+0x158>)
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d007      	beq.n	8002b62 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b56:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b5a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d006      	beq.n	8002b7c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	f023 0206 	bic.w	r2, r3, #6
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002b7a:	e002      	b.n	8002b82 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f06f 0202 	mvn.w	r2, #2
 8002b92:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002b9e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002ba2:	d113      	bne.n	8002bcc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002ba8:	4a11      	ldr	r2, [pc, #68]	@ (8002bf0 <HAL_ADC_Start+0x154>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d105      	bne.n	8002bba <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002bae:	4b11      	ldr	r3, [pc, #68]	@ (8002bf4 <HAL_ADC_Start+0x158>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d108      	bne.n	8002bcc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002bc8:	609a      	str	r2, [r3, #8]
 8002bca:	e00c      	b.n	8002be6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689a      	ldr	r2, [r3, #8]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	e003      	b.n	8002be6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40012800 	.word	0x40012800
 8002bf4:	40012400 	.word	0x40012400

08002bf8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d101      	bne.n	8002c12 <HAL_ADC_Stop+0x1a>
 8002c0e:	2302      	movs	r3, #2
 8002c10:	e01a      	b.n	8002c48 <HAL_ADC_Stop+0x50>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 fa7c 	bl	8003118 <ADC_ConversionStop_Disable>
 8002c20:	4603      	mov	r3, r0
 8002c22:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002c24:	7bfb      	ldrb	r3, [r7, #15]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d109      	bne.n	8002c3e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c32:	f023 0301 	bic.w	r3, r3, #1
 8002c36:	f043 0201 	orr.w	r2, r3, #1
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3710      	adds	r7, #16
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002c50:	b590      	push	{r4, r7, lr}
 8002c52:	b087      	sub	sp, #28
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002c66:	f7ff fe13 	bl	8002890 <HAL_GetTick>
 8002c6a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00b      	beq.n	8002c92 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7e:	f043 0220 	orr.w	r2, r3, #32
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e0d3      	b.n	8002e3a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d131      	bne.n	8002d04 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d12a      	bne.n	8002d04 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002cae:	e021      	b.n	8002cf4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb6:	d01d      	beq.n	8002cf4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d007      	beq.n	8002cce <HAL_ADC_PollForConversion+0x7e>
 8002cbe:	f7ff fde7 	bl	8002890 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d212      	bcs.n	8002cf4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d10b      	bne.n	8002cf4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce0:	f043 0204 	orr.w	r2, r3, #4
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e0a2      	b.n	8002e3a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0d6      	beq.n	8002cb0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002d02:	e070      	b.n	8002de6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002d04:	4b4f      	ldr	r3, [pc, #316]	@ (8002e44 <HAL_ADC_PollForConversion+0x1f4>)
 8002d06:	681c      	ldr	r4, [r3, #0]
 8002d08:	2002      	movs	r0, #2
 8002d0a:	f002 fb65 	bl	80053d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6919      	ldr	r1, [r3, #16]
 8002d1a:	4b4b      	ldr	r3, [pc, #300]	@ (8002e48 <HAL_ADC_PollForConversion+0x1f8>)
 8002d1c:	400b      	ands	r3, r1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d118      	bne.n	8002d54 <HAL_ADC_PollForConversion+0x104>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68d9      	ldr	r1, [r3, #12]
 8002d28:	4b48      	ldr	r3, [pc, #288]	@ (8002e4c <HAL_ADC_PollForConversion+0x1fc>)
 8002d2a:	400b      	ands	r3, r1
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d111      	bne.n	8002d54 <HAL_ADC_PollForConversion+0x104>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6919      	ldr	r1, [r3, #16]
 8002d36:	4b46      	ldr	r3, [pc, #280]	@ (8002e50 <HAL_ADC_PollForConversion+0x200>)
 8002d38:	400b      	ands	r3, r1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d108      	bne.n	8002d50 <HAL_ADC_PollForConversion+0x100>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68d9      	ldr	r1, [r3, #12]
 8002d44:	4b43      	ldr	r3, [pc, #268]	@ (8002e54 <HAL_ADC_PollForConversion+0x204>)
 8002d46:	400b      	ands	r3, r1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d101      	bne.n	8002d50 <HAL_ADC_PollForConversion+0x100>
 8002d4c:	2314      	movs	r3, #20
 8002d4e:	e020      	b.n	8002d92 <HAL_ADC_PollForConversion+0x142>
 8002d50:	2329      	movs	r3, #41	@ 0x29
 8002d52:	e01e      	b.n	8002d92 <HAL_ADC_PollForConversion+0x142>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	6919      	ldr	r1, [r3, #16]
 8002d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e50 <HAL_ADC_PollForConversion+0x200>)
 8002d5c:	400b      	ands	r3, r1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d106      	bne.n	8002d70 <HAL_ADC_PollForConversion+0x120>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68d9      	ldr	r1, [r3, #12]
 8002d68:	4b3a      	ldr	r3, [pc, #232]	@ (8002e54 <HAL_ADC_PollForConversion+0x204>)
 8002d6a:	400b      	ands	r3, r1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00d      	beq.n	8002d8c <HAL_ADC_PollForConversion+0x13c>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6919      	ldr	r1, [r3, #16]
 8002d76:	4b38      	ldr	r3, [pc, #224]	@ (8002e58 <HAL_ADC_PollForConversion+0x208>)
 8002d78:	400b      	ands	r3, r1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d108      	bne.n	8002d90 <HAL_ADC_PollForConversion+0x140>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68d9      	ldr	r1, [r3, #12]
 8002d84:	4b34      	ldr	r3, [pc, #208]	@ (8002e58 <HAL_ADC_PollForConversion+0x208>)
 8002d86:	400b      	ands	r3, r1
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d101      	bne.n	8002d90 <HAL_ADC_PollForConversion+0x140>
 8002d8c:	2354      	movs	r3, #84	@ 0x54
 8002d8e:	e000      	b.n	8002d92 <HAL_ADC_PollForConversion+0x142>
 8002d90:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002d92:	fb02 f303 	mul.w	r3, r2, r3
 8002d96:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002d98:	e021      	b.n	8002dde <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da0:	d01a      	beq.n	8002dd8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d007      	beq.n	8002db8 <HAL_ADC_PollForConversion+0x168>
 8002da8:	f7ff fd72 	bl	8002890 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d20f      	bcs.n	8002dd8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d90b      	bls.n	8002dd8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc4:	f043 0204 	orr.w	r2, r3, #4
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e030      	b.n	8002e3a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d8d9      	bhi.n	8002d9a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f06f 0212 	mvn.w	r2, #18
 8002dee:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002e06:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002e0a:	d115      	bne.n	8002e38 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d111      	bne.n	8002e38 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d105      	bne.n	8002e38 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e30:	f043 0201 	orr.w	r2, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	371c      	adds	r7, #28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd90      	pop	{r4, r7, pc}
 8002e42:	bf00      	nop
 8002e44:	2000001c 	.word	0x2000001c
 8002e48:	24924924 	.word	0x24924924
 8002e4c:	00924924 	.word	0x00924924
 8002e50:	12492492 	.word	0x12492492
 8002e54:	00492492 	.word	0x00492492
 8002e58:	00249249 	.word	0x00249249

08002e5c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bc80      	pop	{r7}
 8002e72:	4770      	bx	lr

08002e74 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d101      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x20>
 8002e90:	2302      	movs	r3, #2
 8002e92:	e0dc      	b.n	800304e <HAL_ADC_ConfigChannel+0x1da>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b06      	cmp	r3, #6
 8002ea2:	d81c      	bhi.n	8002ede <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4413      	add	r3, r2
 8002eb4:	3b05      	subs	r3, #5
 8002eb6:	221f      	movs	r2, #31
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	4019      	ands	r1, r3
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	6818      	ldr	r0, [r3, #0]
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	3b05      	subs	r3, #5
 8002ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	635a      	str	r2, [r3, #52]	@ 0x34
 8002edc:	e03c      	b.n	8002f58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	2b0c      	cmp	r3, #12
 8002ee4:	d81c      	bhi.n	8002f20 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	4413      	add	r3, r2
 8002ef6:	3b23      	subs	r3, #35	@ 0x23
 8002ef8:	221f      	movs	r2, #31
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	43db      	mvns	r3, r3
 8002f00:	4019      	ands	r1, r3
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	6818      	ldr	r0, [r3, #0]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	3b23      	subs	r3, #35	@ 0x23
 8002f12:	fa00 f203 	lsl.w	r2, r0, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f1e:	e01b      	b.n	8002f58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685a      	ldr	r2, [r3, #4]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	4413      	add	r3, r2
 8002f30:	3b41      	subs	r3, #65	@ 0x41
 8002f32:	221f      	movs	r2, #31
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	4019      	ands	r1, r3
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	6818      	ldr	r0, [r3, #0]
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	3b41      	subs	r3, #65	@ 0x41
 8002f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b09      	cmp	r3, #9
 8002f5e:	d91c      	bls.n	8002f9a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68d9      	ldr	r1, [r3, #12]
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	4413      	add	r3, r2
 8002f70:	3b1e      	subs	r3, #30
 8002f72:	2207      	movs	r2, #7
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	4019      	ands	r1, r3
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	6898      	ldr	r0, [r3, #8]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	4613      	mov	r3, r2
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4413      	add	r3, r2
 8002f8a:	3b1e      	subs	r3, #30
 8002f8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	60da      	str	r2, [r3, #12]
 8002f98:	e019      	b.n	8002fce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	6919      	ldr	r1, [r3, #16]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	4413      	add	r3, r2
 8002faa:	2207      	movs	r2, #7
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	4019      	ands	r1, r3
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	6898      	ldr	r0, [r3, #8]
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	4413      	add	r3, r2
 8002fc2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2b10      	cmp	r3, #16
 8002fd4:	d003      	beq.n	8002fde <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fda:	2b11      	cmp	r3, #17
 8002fdc:	d132      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a1d      	ldr	r2, [pc, #116]	@ (8003058 <HAL_ADC_ConfigChannel+0x1e4>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d125      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d126      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003004:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2b10      	cmp	r3, #16
 800300c:	d11a      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800300e:	4b13      	ldr	r3, [pc, #76]	@ (800305c <HAL_ADC_ConfigChannel+0x1e8>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a13      	ldr	r2, [pc, #76]	@ (8003060 <HAL_ADC_ConfigChannel+0x1ec>)
 8003014:	fba2 2303 	umull	r2, r3, r2, r3
 8003018:	0c9a      	lsrs	r2, r3, #18
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003024:	e002      	b.n	800302c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	3b01      	subs	r3, #1
 800302a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f9      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x1b2>
 8003032:	e007      	b.n	8003044 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003038:	f043 0220 	orr.w	r2, r3, #32
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800304c:	7bfb      	ldrb	r3, [r7, #15]
}
 800304e:	4618      	mov	r0, r3
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr
 8003058:	40012400 	.word	0x40012400
 800305c:	2000001c 	.word	0x2000001c
 8003060:	431bde83 	.word	0x431bde83

08003064 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800306c:	2300      	movs	r3, #0
 800306e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003070:	2300      	movs	r3, #0
 8003072:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b01      	cmp	r3, #1
 8003080:	d040      	beq.n	8003104 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0201 	orr.w	r2, r2, #1
 8003090:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003092:	4b1f      	ldr	r3, [pc, #124]	@ (8003110 <ADC_Enable+0xac>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a1f      	ldr	r2, [pc, #124]	@ (8003114 <ADC_Enable+0xb0>)
 8003098:	fba2 2303 	umull	r2, r3, r2, r3
 800309c:	0c9b      	lsrs	r3, r3, #18
 800309e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80030a0:	e002      	b.n	80030a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	3b01      	subs	r3, #1
 80030a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f9      	bne.n	80030a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80030ae:	f7ff fbef 	bl	8002890 <HAL_GetTick>
 80030b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030b4:	e01f      	b.n	80030f6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030b6:	f7ff fbeb 	bl	8002890 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d918      	bls.n	80030f6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d011      	beq.n	80030f6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d6:	f043 0210 	orr.w	r2, r3, #16
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e2:	f043 0201 	orr.w	r2, r3, #1
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e007      	b.n	8003106 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b01      	cmp	r3, #1
 8003102:	d1d8      	bne.n	80030b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	2000001c 	.word	0x2000001c
 8003114:	431bde83 	.word	0x431bde83

08003118 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003120:	2300      	movs	r3, #0
 8003122:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b01      	cmp	r3, #1
 8003130:	d12e      	bne.n	8003190 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 0201 	bic.w	r2, r2, #1
 8003140:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003142:	f7ff fba5 	bl	8002890 <HAL_GetTick>
 8003146:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003148:	e01b      	b.n	8003182 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800314a:	f7ff fba1 	bl	8002890 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d914      	bls.n	8003182 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b01      	cmp	r3, #1
 8003164:	d10d      	bne.n	8003182 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316a:	f043 0210 	orr.w	r2, r3, #16
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003176:	f043 0201 	orr.w	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e007      	b.n	8003192 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 0301 	and.w	r3, r3, #1
 800318c:	2b01      	cmp	r3, #1
 800318e:	d0dc      	beq.n	800314a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800319c:	b590      	push	{r4, r7, lr}
 800319e:	b087      	sub	sp, #28
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031a4:	2300      	movs	r3, #0
 80031a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d101      	bne.n	80031ba <HAL_ADCEx_Calibration_Start+0x1e>
 80031b6:	2302      	movs	r3, #2
 80031b8:	e097      	b.n	80032ea <HAL_ADCEx_Calibration_Start+0x14e>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2201      	movs	r2, #1
 80031be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7ff ffa8 	bl	8003118 <ADC_ConversionStop_Disable>
 80031c8:	4603      	mov	r3, r0
 80031ca:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f7ff ff49 	bl	8003064 <ADC_Enable>
 80031d2:	4603      	mov	r3, r0
 80031d4:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80031d6:	7dfb      	ldrb	r3, [r7, #23]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f040 8081 	bne.w	80032e0 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80031e6:	f023 0302 	bic.w	r3, r3, #2
 80031ea:	f043 0202 	orr.w	r2, r3, #2
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80031f2:	4b40      	ldr	r3, [pc, #256]	@ (80032f4 <HAL_ADCEx_Calibration_Start+0x158>)
 80031f4:	681c      	ldr	r4, [r3, #0]
 80031f6:	2002      	movs	r0, #2
 80031f8:	f002 f8ee 	bl	80053d8 <HAL_RCCEx_GetPeriphCLKFreq>
 80031fc:	4603      	mov	r3, r0
 80031fe:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003202:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003204:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003206:	e002      	b.n	800320e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	3b01      	subs	r3, #1
 800320c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1f9      	bne.n	8003208 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 0208 	orr.w	r2, r2, #8
 8003222:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003224:	f7ff fb34 	bl	8002890 <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800322a:	e01b      	b.n	8003264 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800322c:	f7ff fb30 	bl	8002890 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b0a      	cmp	r3, #10
 8003238:	d914      	bls.n	8003264 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 0308 	and.w	r3, r3, #8
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00d      	beq.n	8003264 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800324c:	f023 0312 	bic.w	r3, r3, #18
 8003250:	f043 0210 	orr.w	r2, r3, #16
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e042      	b.n	80032ea <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f003 0308 	and.w	r3, r3, #8
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1dc      	bne.n	800322c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f042 0204 	orr.w	r2, r2, #4
 8003280:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003282:	f7ff fb05 	bl	8002890 <HAL_GetTick>
 8003286:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003288:	e01b      	b.n	80032c2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800328a:	f7ff fb01 	bl	8002890 <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b0a      	cmp	r3, #10
 8003296:	d914      	bls.n	80032c2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 0304 	and.w	r3, r3, #4
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00d      	beq.n	80032c2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032aa:	f023 0312 	bic.w	r3, r3, #18
 80032ae:	f043 0210 	orr.w	r2, r3, #16
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e013      	b.n	80032ea <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1dc      	bne.n	800328a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d4:	f023 0303 	bic.w	r3, r3, #3
 80032d8:	f043 0201 	orr.w	r2, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80032e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	371c      	adds	r7, #28
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd90      	pop	{r4, r7, pc}
 80032f2:	bf00      	nop
 80032f4:	2000001c 	.word	0x2000001c

080032f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003308:	4b0c      	ldr	r3, [pc, #48]	@ (800333c <__NVIC_SetPriorityGrouping+0x44>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800330e:	68ba      	ldr	r2, [r7, #8]
 8003310:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003314:	4013      	ands	r3, r2
 8003316:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003320:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003324:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003328:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800332a:	4a04      	ldr	r2, [pc, #16]	@ (800333c <__NVIC_SetPriorityGrouping+0x44>)
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	60d3      	str	r3, [r2, #12]
}
 8003330:	bf00      	nop
 8003332:	3714      	adds	r7, #20
 8003334:	46bd      	mov	sp, r7
 8003336:	bc80      	pop	{r7}
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	e000ed00 	.word	0xe000ed00

08003340 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003344:	4b04      	ldr	r3, [pc, #16]	@ (8003358 <__NVIC_GetPriorityGrouping+0x18>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	0a1b      	lsrs	r3, r3, #8
 800334a:	f003 0307 	and.w	r3, r3, #7
}
 800334e:	4618      	mov	r0, r3
 8003350:	46bd      	mov	sp, r7
 8003352:	bc80      	pop	{r7}
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	e000ed00 	.word	0xe000ed00

0800335c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	4603      	mov	r3, r0
 8003364:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800336a:	2b00      	cmp	r3, #0
 800336c:	db0b      	blt.n	8003386 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800336e:	79fb      	ldrb	r3, [r7, #7]
 8003370:	f003 021f 	and.w	r2, r3, #31
 8003374:	4906      	ldr	r1, [pc, #24]	@ (8003390 <__NVIC_EnableIRQ+0x34>)
 8003376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337a:	095b      	lsrs	r3, r3, #5
 800337c:	2001      	movs	r0, #1
 800337e:	fa00 f202 	lsl.w	r2, r0, r2
 8003382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003386:	bf00      	nop
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	bc80      	pop	{r7}
 800338e:	4770      	bx	lr
 8003390:	e000e100 	.word	0xe000e100

08003394 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	4603      	mov	r3, r0
 800339c:	6039      	str	r1, [r7, #0]
 800339e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	db0a      	blt.n	80033be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	b2da      	uxtb	r2, r3
 80033ac:	490c      	ldr	r1, [pc, #48]	@ (80033e0 <__NVIC_SetPriority+0x4c>)
 80033ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b2:	0112      	lsls	r2, r2, #4
 80033b4:	b2d2      	uxtb	r2, r2
 80033b6:	440b      	add	r3, r1
 80033b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033bc:	e00a      	b.n	80033d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	b2da      	uxtb	r2, r3
 80033c2:	4908      	ldr	r1, [pc, #32]	@ (80033e4 <__NVIC_SetPriority+0x50>)
 80033c4:	79fb      	ldrb	r3, [r7, #7]
 80033c6:	f003 030f 	and.w	r3, r3, #15
 80033ca:	3b04      	subs	r3, #4
 80033cc:	0112      	lsls	r2, r2, #4
 80033ce:	b2d2      	uxtb	r2, r2
 80033d0:	440b      	add	r3, r1
 80033d2:	761a      	strb	r2, [r3, #24]
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	e000e100 	.word	0xe000e100
 80033e4:	e000ed00 	.word	0xe000ed00

080033e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b089      	sub	sp, #36	@ 0x24
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f003 0307 	and.w	r3, r3, #7
 80033fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	f1c3 0307 	rsb	r3, r3, #7
 8003402:	2b04      	cmp	r3, #4
 8003404:	bf28      	it	cs
 8003406:	2304      	movcs	r3, #4
 8003408:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	3304      	adds	r3, #4
 800340e:	2b06      	cmp	r3, #6
 8003410:	d902      	bls.n	8003418 <NVIC_EncodePriority+0x30>
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	3b03      	subs	r3, #3
 8003416:	e000      	b.n	800341a <NVIC_EncodePriority+0x32>
 8003418:	2300      	movs	r3, #0
 800341a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800341c:	f04f 32ff 	mov.w	r2, #4294967295
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	43da      	mvns	r2, r3
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	401a      	ands	r2, r3
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003430:	f04f 31ff 	mov.w	r1, #4294967295
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	fa01 f303 	lsl.w	r3, r1, r3
 800343a:	43d9      	mvns	r1, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003440:	4313      	orrs	r3, r2
         );
}
 8003442:	4618      	mov	r0, r3
 8003444:	3724      	adds	r7, #36	@ 0x24
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7ff ff4f 	bl	80032f8 <__NVIC_SetPriorityGrouping>
}
 800345a:	bf00      	nop
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003462:	b580      	push	{r7, lr}
 8003464:	b086      	sub	sp, #24
 8003466:	af00      	add	r7, sp, #0
 8003468:	4603      	mov	r3, r0
 800346a:	60b9      	str	r1, [r7, #8]
 800346c:	607a      	str	r2, [r7, #4]
 800346e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003474:	f7ff ff64 	bl	8003340 <__NVIC_GetPriorityGrouping>
 8003478:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	68b9      	ldr	r1, [r7, #8]
 800347e:	6978      	ldr	r0, [r7, #20]
 8003480:	f7ff ffb2 	bl	80033e8 <NVIC_EncodePriority>
 8003484:	4602      	mov	r2, r0
 8003486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800348a:	4611      	mov	r1, r2
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff ff81 	bl	8003394 <__NVIC_SetPriority>
}
 8003492:	bf00      	nop
 8003494:	3718      	adds	r7, #24
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	4603      	mov	r3, r0
 80034a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff ff57 	bl	800335c <__NVIC_EnableIRQ>
}
 80034ae:	bf00      	nop
 80034b0:	3708      	adds	r7, #8
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b085      	sub	sp, #20
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d008      	beq.n	80034e0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2204      	movs	r2, #4
 80034d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e020      	b.n	8003522 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 020e 	bic.w	r2, r2, #14
 80034ee:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f022 0201 	bic.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003508:	2101      	movs	r1, #1
 800350a:	fa01 f202 	lsl.w	r2, r1, r2
 800350e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003520:	7bfb      	ldrb	r3, [r7, #15]
}
 8003522:	4618      	mov	r0, r3
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800353e:	b2db      	uxtb	r3, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d005      	beq.n	8003550 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2204      	movs	r2, #4
 8003548:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	73fb      	strb	r3, [r7, #15]
 800354e:	e051      	b.n	80035f4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 020e 	bic.w	r2, r2, #14
 800355e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0201 	bic.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a22      	ldr	r2, [pc, #136]	@ (8003600 <HAL_DMA_Abort_IT+0xd4>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d029      	beq.n	80035ce <HAL_DMA_Abort_IT+0xa2>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a21      	ldr	r2, [pc, #132]	@ (8003604 <HAL_DMA_Abort_IT+0xd8>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d022      	beq.n	80035ca <HAL_DMA_Abort_IT+0x9e>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a1f      	ldr	r2, [pc, #124]	@ (8003608 <HAL_DMA_Abort_IT+0xdc>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d01a      	beq.n	80035c4 <HAL_DMA_Abort_IT+0x98>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a1e      	ldr	r2, [pc, #120]	@ (800360c <HAL_DMA_Abort_IT+0xe0>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d012      	beq.n	80035be <HAL_DMA_Abort_IT+0x92>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a1c      	ldr	r2, [pc, #112]	@ (8003610 <HAL_DMA_Abort_IT+0xe4>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d00a      	beq.n	80035b8 <HAL_DMA_Abort_IT+0x8c>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003614 <HAL_DMA_Abort_IT+0xe8>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d102      	bne.n	80035b2 <HAL_DMA_Abort_IT+0x86>
 80035ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80035b0:	e00e      	b.n	80035d0 <HAL_DMA_Abort_IT+0xa4>
 80035b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035b6:	e00b      	b.n	80035d0 <HAL_DMA_Abort_IT+0xa4>
 80035b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035bc:	e008      	b.n	80035d0 <HAL_DMA_Abort_IT+0xa4>
 80035be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035c2:	e005      	b.n	80035d0 <HAL_DMA_Abort_IT+0xa4>
 80035c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035c8:	e002      	b.n	80035d0 <HAL_DMA_Abort_IT+0xa4>
 80035ca:	2310      	movs	r3, #16
 80035cc:	e000      	b.n	80035d0 <HAL_DMA_Abort_IT+0xa4>
 80035ce:	2301      	movs	r3, #1
 80035d0:	4a11      	ldr	r2, [pc, #68]	@ (8003618 <HAL_DMA_Abort_IT+0xec>)
 80035d2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d003      	beq.n	80035f4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	4798      	blx	r3
    } 
  }
  return status;
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	40020008 	.word	0x40020008
 8003604:	4002001c 	.word	0x4002001c
 8003608:	40020030 	.word	0x40020030
 800360c:	40020044 	.word	0x40020044
 8003610:	40020058 	.word	0x40020058
 8003614:	4002006c 	.word	0x4002006c
 8003618:	40020000 	.word	0x40020000

0800361c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800361c:	b480      	push	{r7}
 800361e:	b08b      	sub	sp, #44	@ 0x2c
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003626:	2300      	movs	r3, #0
 8003628:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800362a:	2300      	movs	r3, #0
 800362c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800362e:	e169      	b.n	8003904 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003630:	2201      	movs	r2, #1
 8003632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	69fa      	ldr	r2, [r7, #28]
 8003640:	4013      	ands	r3, r2
 8003642:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	429a      	cmp	r2, r3
 800364a:	f040 8158 	bne.w	80038fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	4a9a      	ldr	r2, [pc, #616]	@ (80038bc <HAL_GPIO_Init+0x2a0>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d05e      	beq.n	8003716 <HAL_GPIO_Init+0xfa>
 8003658:	4a98      	ldr	r2, [pc, #608]	@ (80038bc <HAL_GPIO_Init+0x2a0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d875      	bhi.n	800374a <HAL_GPIO_Init+0x12e>
 800365e:	4a98      	ldr	r2, [pc, #608]	@ (80038c0 <HAL_GPIO_Init+0x2a4>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d058      	beq.n	8003716 <HAL_GPIO_Init+0xfa>
 8003664:	4a96      	ldr	r2, [pc, #600]	@ (80038c0 <HAL_GPIO_Init+0x2a4>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d86f      	bhi.n	800374a <HAL_GPIO_Init+0x12e>
 800366a:	4a96      	ldr	r2, [pc, #600]	@ (80038c4 <HAL_GPIO_Init+0x2a8>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d052      	beq.n	8003716 <HAL_GPIO_Init+0xfa>
 8003670:	4a94      	ldr	r2, [pc, #592]	@ (80038c4 <HAL_GPIO_Init+0x2a8>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d869      	bhi.n	800374a <HAL_GPIO_Init+0x12e>
 8003676:	4a94      	ldr	r2, [pc, #592]	@ (80038c8 <HAL_GPIO_Init+0x2ac>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d04c      	beq.n	8003716 <HAL_GPIO_Init+0xfa>
 800367c:	4a92      	ldr	r2, [pc, #584]	@ (80038c8 <HAL_GPIO_Init+0x2ac>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d863      	bhi.n	800374a <HAL_GPIO_Init+0x12e>
 8003682:	4a92      	ldr	r2, [pc, #584]	@ (80038cc <HAL_GPIO_Init+0x2b0>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d046      	beq.n	8003716 <HAL_GPIO_Init+0xfa>
 8003688:	4a90      	ldr	r2, [pc, #576]	@ (80038cc <HAL_GPIO_Init+0x2b0>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d85d      	bhi.n	800374a <HAL_GPIO_Init+0x12e>
 800368e:	2b12      	cmp	r3, #18
 8003690:	d82a      	bhi.n	80036e8 <HAL_GPIO_Init+0xcc>
 8003692:	2b12      	cmp	r3, #18
 8003694:	d859      	bhi.n	800374a <HAL_GPIO_Init+0x12e>
 8003696:	a201      	add	r2, pc, #4	@ (adr r2, 800369c <HAL_GPIO_Init+0x80>)
 8003698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800369c:	08003717 	.word	0x08003717
 80036a0:	080036f1 	.word	0x080036f1
 80036a4:	08003703 	.word	0x08003703
 80036a8:	08003745 	.word	0x08003745
 80036ac:	0800374b 	.word	0x0800374b
 80036b0:	0800374b 	.word	0x0800374b
 80036b4:	0800374b 	.word	0x0800374b
 80036b8:	0800374b 	.word	0x0800374b
 80036bc:	0800374b 	.word	0x0800374b
 80036c0:	0800374b 	.word	0x0800374b
 80036c4:	0800374b 	.word	0x0800374b
 80036c8:	0800374b 	.word	0x0800374b
 80036cc:	0800374b 	.word	0x0800374b
 80036d0:	0800374b 	.word	0x0800374b
 80036d4:	0800374b 	.word	0x0800374b
 80036d8:	0800374b 	.word	0x0800374b
 80036dc:	0800374b 	.word	0x0800374b
 80036e0:	080036f9 	.word	0x080036f9
 80036e4:	0800370d 	.word	0x0800370d
 80036e8:	4a79      	ldr	r2, [pc, #484]	@ (80038d0 <HAL_GPIO_Init+0x2b4>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d013      	beq.n	8003716 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80036ee:	e02c      	b.n	800374a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	623b      	str	r3, [r7, #32]
          break;
 80036f6:	e029      	b.n	800374c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	3304      	adds	r3, #4
 80036fe:	623b      	str	r3, [r7, #32]
          break;
 8003700:	e024      	b.n	800374c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	3308      	adds	r3, #8
 8003708:	623b      	str	r3, [r7, #32]
          break;
 800370a:	e01f      	b.n	800374c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	330c      	adds	r3, #12
 8003712:	623b      	str	r3, [r7, #32]
          break;
 8003714:	e01a      	b.n	800374c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d102      	bne.n	8003724 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800371e:	2304      	movs	r3, #4
 8003720:	623b      	str	r3, [r7, #32]
          break;
 8003722:	e013      	b.n	800374c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d105      	bne.n	8003738 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800372c:	2308      	movs	r3, #8
 800372e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	69fa      	ldr	r2, [r7, #28]
 8003734:	611a      	str	r2, [r3, #16]
          break;
 8003736:	e009      	b.n	800374c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003738:	2308      	movs	r3, #8
 800373a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	69fa      	ldr	r2, [r7, #28]
 8003740:	615a      	str	r2, [r3, #20]
          break;
 8003742:	e003      	b.n	800374c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003744:	2300      	movs	r3, #0
 8003746:	623b      	str	r3, [r7, #32]
          break;
 8003748:	e000      	b.n	800374c <HAL_GPIO_Init+0x130>
          break;
 800374a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	2bff      	cmp	r3, #255	@ 0xff
 8003750:	d801      	bhi.n	8003756 <HAL_GPIO_Init+0x13a>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	e001      	b.n	800375a <HAL_GPIO_Init+0x13e>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	3304      	adds	r3, #4
 800375a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	2bff      	cmp	r3, #255	@ 0xff
 8003760:	d802      	bhi.n	8003768 <HAL_GPIO_Init+0x14c>
 8003762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	e002      	b.n	800376e <HAL_GPIO_Init+0x152>
 8003768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376a:	3b08      	subs	r3, #8
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	210f      	movs	r1, #15
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	fa01 f303 	lsl.w	r3, r1, r3
 800377c:	43db      	mvns	r3, r3
 800377e:	401a      	ands	r2, r3
 8003780:	6a39      	ldr	r1, [r7, #32]
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	fa01 f303 	lsl.w	r3, r1, r3
 8003788:	431a      	orrs	r2, r3
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 80b1 	beq.w	80038fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800379c:	4b4d      	ldr	r3, [pc, #308]	@ (80038d4 <HAL_GPIO_Init+0x2b8>)
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	4a4c      	ldr	r2, [pc, #304]	@ (80038d4 <HAL_GPIO_Init+0x2b8>)
 80037a2:	f043 0301 	orr.w	r3, r3, #1
 80037a6:	6193      	str	r3, [r2, #24]
 80037a8:	4b4a      	ldr	r3, [pc, #296]	@ (80038d4 <HAL_GPIO_Init+0x2b8>)
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	60bb      	str	r3, [r7, #8]
 80037b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80037b4:	4a48      	ldr	r2, [pc, #288]	@ (80038d8 <HAL_GPIO_Init+0x2bc>)
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	089b      	lsrs	r3, r3, #2
 80037ba:	3302      	adds	r3, #2
 80037bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80037c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c4:	f003 0303 	and.w	r3, r3, #3
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	220f      	movs	r2, #15
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	43db      	mvns	r3, r3
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	4013      	ands	r3, r2
 80037d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a40      	ldr	r2, [pc, #256]	@ (80038dc <HAL_GPIO_Init+0x2c0>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d013      	beq.n	8003808 <HAL_GPIO_Init+0x1ec>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a3f      	ldr	r2, [pc, #252]	@ (80038e0 <HAL_GPIO_Init+0x2c4>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d00d      	beq.n	8003804 <HAL_GPIO_Init+0x1e8>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a3e      	ldr	r2, [pc, #248]	@ (80038e4 <HAL_GPIO_Init+0x2c8>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d007      	beq.n	8003800 <HAL_GPIO_Init+0x1e4>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a3d      	ldr	r2, [pc, #244]	@ (80038e8 <HAL_GPIO_Init+0x2cc>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d101      	bne.n	80037fc <HAL_GPIO_Init+0x1e0>
 80037f8:	2303      	movs	r3, #3
 80037fa:	e006      	b.n	800380a <HAL_GPIO_Init+0x1ee>
 80037fc:	2304      	movs	r3, #4
 80037fe:	e004      	b.n	800380a <HAL_GPIO_Init+0x1ee>
 8003800:	2302      	movs	r3, #2
 8003802:	e002      	b.n	800380a <HAL_GPIO_Init+0x1ee>
 8003804:	2301      	movs	r3, #1
 8003806:	e000      	b.n	800380a <HAL_GPIO_Init+0x1ee>
 8003808:	2300      	movs	r3, #0
 800380a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800380c:	f002 0203 	and.w	r2, r2, #3
 8003810:	0092      	lsls	r2, r2, #2
 8003812:	4093      	lsls	r3, r2
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	4313      	orrs	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800381a:	492f      	ldr	r1, [pc, #188]	@ (80038d8 <HAL_GPIO_Init+0x2bc>)
 800381c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381e:	089b      	lsrs	r3, r3, #2
 8003820:	3302      	adds	r3, #2
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d006      	beq.n	8003842 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003834:	4b2d      	ldr	r3, [pc, #180]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 8003836:	689a      	ldr	r2, [r3, #8]
 8003838:	492c      	ldr	r1, [pc, #176]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	4313      	orrs	r3, r2
 800383e:	608b      	str	r3, [r1, #8]
 8003840:	e006      	b.n	8003850 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003842:	4b2a      	ldr	r3, [pc, #168]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	43db      	mvns	r3, r3
 800384a:	4928      	ldr	r1, [pc, #160]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 800384c:	4013      	ands	r3, r2
 800384e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d006      	beq.n	800386a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800385c:	4b23      	ldr	r3, [pc, #140]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	4922      	ldr	r1, [pc, #136]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	4313      	orrs	r3, r2
 8003866:	60cb      	str	r3, [r1, #12]
 8003868:	e006      	b.n	8003878 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800386a:	4b20      	ldr	r3, [pc, #128]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 800386c:	68da      	ldr	r2, [r3, #12]
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	43db      	mvns	r3, r3
 8003872:	491e      	ldr	r1, [pc, #120]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 8003874:	4013      	ands	r3, r2
 8003876:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d006      	beq.n	8003892 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003884:	4b19      	ldr	r3, [pc, #100]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 8003886:	685a      	ldr	r2, [r3, #4]
 8003888:	4918      	ldr	r1, [pc, #96]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	4313      	orrs	r3, r2
 800388e:	604b      	str	r3, [r1, #4]
 8003890:	e006      	b.n	80038a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003892:	4b16      	ldr	r3, [pc, #88]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 8003894:	685a      	ldr	r2, [r3, #4]
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	43db      	mvns	r3, r3
 800389a:	4914      	ldr	r1, [pc, #80]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 800389c:	4013      	ands	r3, r2
 800389e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d021      	beq.n	80038f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80038ac:	4b0f      	ldr	r3, [pc, #60]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	490e      	ldr	r1, [pc, #56]	@ (80038ec <HAL_GPIO_Init+0x2d0>)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	600b      	str	r3, [r1, #0]
 80038b8:	e021      	b.n	80038fe <HAL_GPIO_Init+0x2e2>
 80038ba:	bf00      	nop
 80038bc:	10320000 	.word	0x10320000
 80038c0:	10310000 	.word	0x10310000
 80038c4:	10220000 	.word	0x10220000
 80038c8:	10210000 	.word	0x10210000
 80038cc:	10120000 	.word	0x10120000
 80038d0:	10110000 	.word	0x10110000
 80038d4:	40021000 	.word	0x40021000
 80038d8:	40010000 	.word	0x40010000
 80038dc:	40010800 	.word	0x40010800
 80038e0:	40010c00 	.word	0x40010c00
 80038e4:	40011000 	.word	0x40011000
 80038e8:	40011400 	.word	0x40011400
 80038ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80038f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003920 <HAL_GPIO_Init+0x304>)
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	43db      	mvns	r3, r3
 80038f8:	4909      	ldr	r1, [pc, #36]	@ (8003920 <HAL_GPIO_Init+0x304>)
 80038fa:	4013      	ands	r3, r2
 80038fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80038fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003900:	3301      	adds	r3, #1
 8003902:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390a:	fa22 f303 	lsr.w	r3, r2, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	f47f ae8e 	bne.w	8003630 <HAL_GPIO_Init+0x14>
  }
}
 8003914:	bf00      	nop
 8003916:	bf00      	nop
 8003918:	372c      	adds	r7, #44	@ 0x2c
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr
 8003920:	40010400 	.word	0x40010400

08003924 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	460b      	mov	r3, r1
 800392e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689a      	ldr	r2, [r3, #8]
 8003934:	887b      	ldrh	r3, [r7, #2]
 8003936:	4013      	ands	r3, r2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d002      	beq.n	8003942 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800393c:	2301      	movs	r3, #1
 800393e:	73fb      	strb	r3, [r7, #15]
 8003940:	e001      	b.n	8003946 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003942:	2300      	movs	r3, #0
 8003944:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003946:	7bfb      	ldrb	r3, [r7, #15]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3714      	adds	r7, #20
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr

08003952 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003952:	b480      	push	{r7}
 8003954:	b083      	sub	sp, #12
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
 800395a:	460b      	mov	r3, r1
 800395c:	807b      	strh	r3, [r7, #2]
 800395e:	4613      	mov	r3, r2
 8003960:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003962:	787b      	ldrb	r3, [r7, #1]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003968:	887a      	ldrh	r2, [r7, #2]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800396e:	e003      	b.n	8003978 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003970:	887b      	ldrh	r3, [r7, #2]
 8003972:	041a      	lsls	r2, r3, #16
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	611a      	str	r2, [r3, #16]
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	bc80      	pop	{r7}
 8003980:	4770      	bx	lr
	...

08003984 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e12b      	b.n	8003bee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d106      	bne.n	80039b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f7fd fea6 	bl	80016fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2224      	movs	r2, #36	@ 0x24
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0201 	bic.w	r2, r2, #1
 80039c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039e8:	f001 fbca 	bl	8005180 <HAL_RCC_GetPCLK1Freq>
 80039ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	4a81      	ldr	r2, [pc, #516]	@ (8003bf8 <HAL_I2C_Init+0x274>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d807      	bhi.n	8003a08 <HAL_I2C_Init+0x84>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	4a80      	ldr	r2, [pc, #512]	@ (8003bfc <HAL_I2C_Init+0x278>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	bf94      	ite	ls
 8003a00:	2301      	movls	r3, #1
 8003a02:	2300      	movhi	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	e006      	b.n	8003a16 <HAL_I2C_Init+0x92>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	4a7d      	ldr	r2, [pc, #500]	@ (8003c00 <HAL_I2C_Init+0x27c>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	bf94      	ite	ls
 8003a10:	2301      	movls	r3, #1
 8003a12:	2300      	movhi	r3, #0
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e0e7      	b.n	8003bee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	4a78      	ldr	r2, [pc, #480]	@ (8003c04 <HAL_I2C_Init+0x280>)
 8003a22:	fba2 2303 	umull	r2, r3, r2, r3
 8003a26:	0c9b      	lsrs	r3, r3, #18
 8003a28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	4a6a      	ldr	r2, [pc, #424]	@ (8003bf8 <HAL_I2C_Init+0x274>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d802      	bhi.n	8003a58 <HAL_I2C_Init+0xd4>
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	3301      	adds	r3, #1
 8003a56:	e009      	b.n	8003a6c <HAL_I2C_Init+0xe8>
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003a5e:	fb02 f303 	mul.w	r3, r2, r3
 8003a62:	4a69      	ldr	r2, [pc, #420]	@ (8003c08 <HAL_I2C_Init+0x284>)
 8003a64:	fba2 2303 	umull	r2, r3, r2, r3
 8003a68:	099b      	lsrs	r3, r3, #6
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	430b      	orrs	r3, r1
 8003a72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003a7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	495c      	ldr	r1, [pc, #368]	@ (8003bf8 <HAL_I2C_Init+0x274>)
 8003a88:	428b      	cmp	r3, r1
 8003a8a:	d819      	bhi.n	8003ac0 <HAL_I2C_Init+0x13c>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	1e59      	subs	r1, r3, #1
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a9a:	1c59      	adds	r1, r3, #1
 8003a9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003aa0:	400b      	ands	r3, r1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00a      	beq.n	8003abc <HAL_I2C_Init+0x138>
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	1e59      	subs	r1, r3, #1
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aba:	e051      	b.n	8003b60 <HAL_I2C_Init+0x1dc>
 8003abc:	2304      	movs	r3, #4
 8003abe:	e04f      	b.n	8003b60 <HAL_I2C_Init+0x1dc>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d111      	bne.n	8003aec <HAL_I2C_Init+0x168>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	1e58      	subs	r0, r3, #1
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6859      	ldr	r1, [r3, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	440b      	add	r3, r1
 8003ad6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ada:	3301      	adds	r3, #1
 8003adc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	bf0c      	ite	eq
 8003ae4:	2301      	moveq	r3, #1
 8003ae6:	2300      	movne	r3, #0
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	e012      	b.n	8003b12 <HAL_I2C_Init+0x18e>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	1e58      	subs	r0, r3, #1
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6859      	ldr	r1, [r3, #4]
 8003af4:	460b      	mov	r3, r1
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	0099      	lsls	r1, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b02:	3301      	adds	r3, #1
 8003b04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	bf0c      	ite	eq
 8003b0c:	2301      	moveq	r3, #1
 8003b0e:	2300      	movne	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d001      	beq.n	8003b1a <HAL_I2C_Init+0x196>
 8003b16:	2301      	movs	r3, #1
 8003b18:	e022      	b.n	8003b60 <HAL_I2C_Init+0x1dc>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10e      	bne.n	8003b40 <HAL_I2C_Init+0x1bc>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	1e58      	subs	r0, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6859      	ldr	r1, [r3, #4]
 8003b2a:	460b      	mov	r3, r1
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	440b      	add	r3, r1
 8003b30:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b34:	3301      	adds	r3, #1
 8003b36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b3e:	e00f      	b.n	8003b60 <HAL_I2C_Init+0x1dc>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	1e58      	subs	r0, r3, #1
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6859      	ldr	r1, [r3, #4]
 8003b48:	460b      	mov	r3, r1
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	0099      	lsls	r1, r3, #2
 8003b50:	440b      	add	r3, r1
 8003b52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b56:	3301      	adds	r3, #1
 8003b58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	6809      	ldr	r1, [r1, #0]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	69da      	ldr	r2, [r3, #28]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6911      	ldr	r1, [r2, #16]
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	68d2      	ldr	r2, [r2, #12]
 8003b9a:	4311      	orrs	r1, r2
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6812      	ldr	r2, [r2, #0]
 8003ba0:	430b      	orrs	r3, r1
 8003ba2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695a      	ldr	r2, [r3, #20]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f042 0201 	orr.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	000186a0 	.word	0x000186a0
 8003bfc:	001e847f 	.word	0x001e847f
 8003c00:	003d08ff 	.word	0x003d08ff
 8003c04:	431bde83 	.word	0x431bde83
 8003c08:	10624dd3 	.word	0x10624dd3

08003c0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af02      	add	r7, sp, #8
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	607a      	str	r2, [r7, #4]
 8003c16:	461a      	mov	r2, r3
 8003c18:	460b      	mov	r3, r1
 8003c1a:	817b      	strh	r3, [r7, #10]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c20:	f7fe fe36 	bl	8002890 <HAL_GetTick>
 8003c24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b20      	cmp	r3, #32
 8003c30:	f040 80e0 	bne.w	8003df4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	2319      	movs	r3, #25
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	4970      	ldr	r1, [pc, #448]	@ (8003e00 <HAL_I2C_Master_Transmit+0x1f4>)
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	f000 fc9e 	bl	8004580 <I2C_WaitOnFlagUntilTimeout>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	e0d3      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d101      	bne.n	8003c5c <HAL_I2C_Master_Transmit+0x50>
 8003c58:	2302      	movs	r3, #2
 8003c5a:	e0cc      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d007      	beq.n	8003c82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f042 0201 	orr.w	r2, r2, #1
 8003c80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2221      	movs	r2, #33	@ 0x21
 8003c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2210      	movs	r2, #16
 8003c9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	893a      	ldrh	r2, [r7, #8]
 8003cb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4a50      	ldr	r2, [pc, #320]	@ (8003e04 <HAL_I2C_Master_Transmit+0x1f8>)
 8003cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003cc4:	8979      	ldrh	r1, [r7, #10]
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	6a3a      	ldr	r2, [r7, #32]
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 fb08 	bl	80042e0 <I2C_MasterRequestWrite>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e08d      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cda:	2300      	movs	r3, #0
 8003cdc:	613b      	str	r3, [r7, #16]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	613b      	str	r3, [r7, #16]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	613b      	str	r3, [r7, #16]
 8003cee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003cf0:	e066      	b.n	8003dc0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	6a39      	ldr	r1, [r7, #32]
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 fd5c 	bl	80047b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00d      	beq.n	8003d1e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d107      	bne.n	8003d1a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e06b      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d22:	781a      	ldrb	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2e:	1c5a      	adds	r2, r3, #1
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d46:	3b01      	subs	r3, #1
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	f003 0304 	and.w	r3, r3, #4
 8003d58:	2b04      	cmp	r3, #4
 8003d5a:	d11b      	bne.n	8003d94 <HAL_I2C_Master_Transmit+0x188>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d017      	beq.n	8003d94 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d68:	781a      	ldrb	r2, [r3, #0]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	6a39      	ldr	r1, [r7, #32]
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f000 fd53 	bl	8004844 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00d      	beq.n	8003dc0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da8:	2b04      	cmp	r3, #4
 8003daa:	d107      	bne.n	8003dbc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e01a      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d194      	bne.n	8003cf2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003df0:	2300      	movs	r3, #0
 8003df2:	e000      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003df4:	2302      	movs	r3, #2
  }
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3718      	adds	r7, #24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	00100002 	.word	0x00100002
 8003e04:	ffff0000 	.word	0xffff0000

08003e08 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08c      	sub	sp, #48	@ 0x30
 8003e0c:	af02      	add	r7, sp, #8
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	607a      	str	r2, [r7, #4]
 8003e12:	461a      	mov	r2, r3
 8003e14:	460b      	mov	r3, r1
 8003e16:	817b      	strh	r3, [r7, #10]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e20:	f7fe fd36 	bl	8002890 <HAL_GetTick>
 8003e24:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b20      	cmp	r3, #32
 8003e30:	f040 824b 	bne.w	80042ca <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	2319      	movs	r3, #25
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	497f      	ldr	r1, [pc, #508]	@ (800403c <HAL_I2C_Master_Receive+0x234>)
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f000 fb9e 	bl	8004580 <I2C_WaitOnFlagUntilTimeout>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	e23e      	b.n	80042cc <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_I2C_Master_Receive+0x54>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e237      	b.n	80042cc <HAL_I2C_Master_Receive+0x4c4>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d007      	beq.n	8003e82 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f042 0201 	orr.w	r2, r2, #1
 8003e80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2222      	movs	r2, #34	@ 0x22
 8003e96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2210      	movs	r2, #16
 8003e9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	893a      	ldrh	r2, [r7, #8]
 8003eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	4a5f      	ldr	r2, [pc, #380]	@ (8004040 <HAL_I2C_Master_Receive+0x238>)
 8003ec2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ec4:	8979      	ldrh	r1, [r7, #10]
 8003ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f000 fa8a 	bl	80043e4 <I2C_MasterRequestRead>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e1f8      	b.n	80042cc <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d113      	bne.n	8003f0a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61fb      	str	r3, [r7, #28]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695b      	ldr	r3, [r3, #20]
 8003eec:	61fb      	str	r3, [r7, #28]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	61fb      	str	r3, [r7, #28]
 8003ef6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f06:	601a      	str	r2, [r3, #0]
 8003f08:	e1cc      	b.n	80042a4 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d11e      	bne.n	8003f50 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f20:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f22:	b672      	cpsid	i
}
 8003f24:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f26:	2300      	movs	r3, #0
 8003f28:	61bb      	str	r3, [r7, #24]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	61bb      	str	r3, [r7, #24]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	61bb      	str	r3, [r7, #24]
 8003f3a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f4a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003f4c:	b662      	cpsie	i
}
 8003f4e:	e035      	b.n	8003fbc <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d11e      	bne.n	8003f96 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f66:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f68:	b672      	cpsid	i
}
 8003f6a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	617b      	str	r3, [r7, #20]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	617b      	str	r3, [r7, #20]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	617b      	str	r3, [r7, #20]
 8003f80:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003f92:	b662      	cpsie	i
}
 8003f94:	e012      	b.n	8003fbc <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fa4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	613b      	str	r3, [r7, #16]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	613b      	str	r3, [r7, #16]
 8003fba:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003fbc:	e172      	b.n	80042a4 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fc2:	2b03      	cmp	r3, #3
 8003fc4:	f200 811f 	bhi.w	8004206 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d123      	bne.n	8004018 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 fc7d 	bl	80048d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e173      	b.n	80042cc <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691a      	ldr	r2, [r3, #16]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fee:	b2d2      	uxtb	r2, r2
 8003ff0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff6:	1c5a      	adds	r2, r3, #1
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004000:	3b01      	subs	r3, #1
 8004002:	b29a      	uxth	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800400c:	b29b      	uxth	r3, r3
 800400e:	3b01      	subs	r3, #1
 8004010:	b29a      	uxth	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004016:	e145      	b.n	80042a4 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800401c:	2b02      	cmp	r3, #2
 800401e:	d152      	bne.n	80040c6 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004022:	9300      	str	r3, [sp, #0]
 8004024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004026:	2200      	movs	r2, #0
 8004028:	4906      	ldr	r1, [pc, #24]	@ (8004044 <HAL_I2C_Master_Receive+0x23c>)
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f000 faa8 	bl	8004580 <I2C_WaitOnFlagUntilTimeout>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d008      	beq.n	8004048 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e148      	b.n	80042cc <HAL_I2C_Master_Receive+0x4c4>
 800403a:	bf00      	nop
 800403c:	00100002 	.word	0x00100002
 8004040:	ffff0000 	.word	0xffff0000
 8004044:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004048:	b672      	cpsid	i
}
 800404a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800405a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	691a      	ldr	r2, [r3, #16]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406e:	1c5a      	adds	r2, r3, #1
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004078:	3b01      	subs	r3, #1
 800407a:	b29a      	uxth	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004084:	b29b      	uxth	r3, r3
 8004086:	3b01      	subs	r3, #1
 8004088:	b29a      	uxth	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800408e:	b662      	cpsie	i
}
 8004090:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	691a      	ldr	r2, [r3, #16]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a4:	1c5a      	adds	r2, r3, #1
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ae:	3b01      	subs	r3, #1
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	3b01      	subs	r3, #1
 80040be:	b29a      	uxth	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80040c4:	e0ee      	b.n	80042a4 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c8:	9300      	str	r3, [sp, #0]
 80040ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040cc:	2200      	movs	r2, #0
 80040ce:	4981      	ldr	r1, [pc, #516]	@ (80042d4 <HAL_I2C_Master_Receive+0x4cc>)
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f000 fa55 	bl	8004580 <I2C_WaitOnFlagUntilTimeout>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e0f5      	b.n	80042cc <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ee:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80040f0:	b672      	cpsid	i
}
 80040f2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	691a      	ldr	r2, [r3, #16]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fe:	b2d2      	uxtb	r2, r2
 8004100:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004106:	1c5a      	adds	r2, r3, #1
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004110:	3b01      	subs	r3, #1
 8004112:	b29a      	uxth	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800411c:	b29b      	uxth	r3, r3
 800411e:	3b01      	subs	r3, #1
 8004120:	b29a      	uxth	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004126:	4b6c      	ldr	r3, [pc, #432]	@ (80042d8 <HAL_I2C_Master_Receive+0x4d0>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	08db      	lsrs	r3, r3, #3
 800412c:	4a6b      	ldr	r2, [pc, #428]	@ (80042dc <HAL_I2C_Master_Receive+0x4d4>)
 800412e:	fba2 2303 	umull	r2, r3, r2, r3
 8004132:	0a1a      	lsrs	r2, r3, #8
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	00da      	lsls	r2, r3, #3
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004140:	6a3b      	ldr	r3, [r7, #32]
 8004142:	3b01      	subs	r3, #1
 8004144:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004146:	6a3b      	ldr	r3, [r7, #32]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d118      	bne.n	800417e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2220      	movs	r2, #32
 8004156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	f043 0220 	orr.w	r2, r3, #32
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800416e:	b662      	cpsie	i
}
 8004170:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e0a6      	b.n	80042cc <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	695b      	ldr	r3, [r3, #20]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b04      	cmp	r3, #4
 800418a:	d1d9      	bne.n	8004140 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800419a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	691a      	ldr	r2, [r3, #16]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	b2d2      	uxtb	r2, r2
 80041a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ae:	1c5a      	adds	r2, r3, #1
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	3b01      	subs	r3, #1
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80041ce:	b662      	cpsie	i
}
 80041d0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	691a      	ldr	r2, [r3, #16]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041dc:	b2d2      	uxtb	r2, r2
 80041de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ee:	3b01      	subs	r3, #1
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	3b01      	subs	r3, #1
 80041fe:	b29a      	uxth	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004204:	e04e      	b.n	80042a4 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004206:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004208:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f000 fb62 	bl	80048d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e058      	b.n	80042cc <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	691a      	ldr	r2, [r3, #16]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004224:	b2d2      	uxtb	r2, r2
 8004226:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422c:	1c5a      	adds	r2, r3, #1
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004236:	3b01      	subs	r3, #1
 8004238:	b29a      	uxth	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004242:	b29b      	uxth	r3, r3
 8004244:	3b01      	subs	r3, #1
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	f003 0304 	and.w	r3, r3, #4
 8004256:	2b04      	cmp	r3, #4
 8004258:	d124      	bne.n	80042a4 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800425e:	2b03      	cmp	r3, #3
 8004260:	d107      	bne.n	8004272 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004270:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	691a      	ldr	r2, [r3, #16]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	1c5a      	adds	r2, r3, #1
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800428e:	3b01      	subs	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f47f ae88 	bne.w	8003fbe <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2220      	movs	r2, #32
 80042b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80042c6:	2300      	movs	r3, #0
 80042c8:	e000      	b.n	80042cc <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80042ca:	2302      	movs	r3, #2
  }
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3728      	adds	r7, #40	@ 0x28
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	00010004 	.word	0x00010004
 80042d8:	2000001c 	.word	0x2000001c
 80042dc:	14f8b589 	.word	0x14f8b589

080042e0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b088      	sub	sp, #32
 80042e4:	af02      	add	r7, sp, #8
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	607a      	str	r2, [r7, #4]
 80042ea:	603b      	str	r3, [r7, #0]
 80042ec:	460b      	mov	r3, r1
 80042ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	2b08      	cmp	r3, #8
 80042fa:	d006      	beq.n	800430a <I2C_MasterRequestWrite+0x2a>
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d003      	beq.n	800430a <I2C_MasterRequestWrite+0x2a>
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004308:	d108      	bne.n	800431c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	e00b      	b.n	8004334 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004320:	2b12      	cmp	r3, #18
 8004322:	d107      	bne.n	8004334 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004332:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004340:	68f8      	ldr	r0, [r7, #12]
 8004342:	f000 f91d 	bl	8004580 <I2C_WaitOnFlagUntilTimeout>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00d      	beq.n	8004368 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004356:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800435a:	d103      	bne.n	8004364 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004362:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e035      	b.n	80043d4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004370:	d108      	bne.n	8004384 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004372:	897b      	ldrh	r3, [r7, #10]
 8004374:	b2db      	uxtb	r3, r3
 8004376:	461a      	mov	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004380:	611a      	str	r2, [r3, #16]
 8004382:	e01b      	b.n	80043bc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004384:	897b      	ldrh	r3, [r7, #10]
 8004386:	11db      	asrs	r3, r3, #7
 8004388:	b2db      	uxtb	r3, r3
 800438a:	f003 0306 	and.w	r3, r3, #6
 800438e:	b2db      	uxtb	r3, r3
 8004390:	f063 030f 	orn	r3, r3, #15
 8004394:	b2da      	uxtb	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	490e      	ldr	r1, [pc, #56]	@ (80043dc <I2C_MasterRequestWrite+0xfc>)
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f000 f966 	bl	8004674 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e010      	b.n	80043d4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80043b2:	897b      	ldrh	r3, [r7, #10]
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	4907      	ldr	r1, [pc, #28]	@ (80043e0 <I2C_MasterRequestWrite+0x100>)
 80043c2:	68f8      	ldr	r0, [r7, #12]
 80043c4:	f000 f956 	bl	8004674 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e000      	b.n	80043d4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3718      	adds	r7, #24
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	00010008 	.word	0x00010008
 80043e0:	00010002 	.word	0x00010002

080043e4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b088      	sub	sp, #32
 80043e8:	af02      	add	r7, sp, #8
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	607a      	str	r2, [r7, #4]
 80043ee:	603b      	str	r3, [r7, #0]
 80043f0:	460b      	mov	r3, r1
 80043f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004408:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2b08      	cmp	r3, #8
 800440e:	d006      	beq.n	800441e <I2C_MasterRequestRead+0x3a>
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d003      	beq.n	800441e <I2C_MasterRequestRead+0x3a>
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800441c:	d108      	bne.n	8004430 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800442c:	601a      	str	r2, [r3, #0]
 800442e:	e00b      	b.n	8004448 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004434:	2b11      	cmp	r3, #17
 8004436:	d107      	bne.n	8004448 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004446:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 f893 	bl	8004580 <I2C_WaitOnFlagUntilTimeout>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00d      	beq.n	800447c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800446a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800446e:	d103      	bne.n	8004478 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004476:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e079      	b.n	8004570 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004484:	d108      	bne.n	8004498 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004486:	897b      	ldrh	r3, [r7, #10]
 8004488:	b2db      	uxtb	r3, r3
 800448a:	f043 0301 	orr.w	r3, r3, #1
 800448e:	b2da      	uxtb	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	611a      	str	r2, [r3, #16]
 8004496:	e05f      	b.n	8004558 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004498:	897b      	ldrh	r3, [r7, #10]
 800449a:	11db      	asrs	r3, r3, #7
 800449c:	b2db      	uxtb	r3, r3
 800449e:	f003 0306 	and.w	r3, r3, #6
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	f063 030f 	orn	r3, r3, #15
 80044a8:	b2da      	uxtb	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	4930      	ldr	r1, [pc, #192]	@ (8004578 <I2C_MasterRequestRead+0x194>)
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f000 f8dc 	bl	8004674 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d001      	beq.n	80044c6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e054      	b.n	8004570 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044c6:	897b      	ldrh	r3, [r7, #10]
 80044c8:	b2da      	uxtb	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	4929      	ldr	r1, [pc, #164]	@ (800457c <I2C_MasterRequestRead+0x198>)
 80044d6:	68f8      	ldr	r0, [r7, #12]
 80044d8:	f000 f8cc 	bl	8004674 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d001      	beq.n	80044e6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e044      	b.n	8004570 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044e6:	2300      	movs	r3, #0
 80044e8:	613b      	str	r3, [r7, #16]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	695b      	ldr	r3, [r3, #20]
 80044f0:	613b      	str	r3, [r7, #16]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	699b      	ldr	r3, [r3, #24]
 80044f8:	613b      	str	r3, [r7, #16]
 80044fa:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800450a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f000 f831 	bl	8004580 <I2C_WaitOnFlagUntilTimeout>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00d      	beq.n	8004540 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800452e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004532:	d103      	bne.n	800453c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800453a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e017      	b.n	8004570 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004540:	897b      	ldrh	r3, [r7, #10]
 8004542:	11db      	asrs	r3, r3, #7
 8004544:	b2db      	uxtb	r3, r3
 8004546:	f003 0306 	and.w	r3, r3, #6
 800454a:	b2db      	uxtb	r3, r3
 800454c:	f063 030e 	orn	r3, r3, #14
 8004550:	b2da      	uxtb	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	4907      	ldr	r1, [pc, #28]	@ (800457c <I2C_MasterRequestRead+0x198>)
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 f888 	bl	8004674 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e000      	b.n	8004570 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3718      	adds	r7, #24
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	00010008 	.word	0x00010008
 800457c:	00010002 	.word	0x00010002

08004580 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	603b      	str	r3, [r7, #0]
 800458c:	4613      	mov	r3, r2
 800458e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004590:	e048      	b.n	8004624 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004598:	d044      	beq.n	8004624 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800459a:	f7fe f979 	bl	8002890 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d302      	bcc.n	80045b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d139      	bne.n	8004624 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	0c1b      	lsrs	r3, r3, #16
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d10d      	bne.n	80045d6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	43da      	mvns	r2, r3
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	4013      	ands	r3, r2
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	bf0c      	ite	eq
 80045cc:	2301      	moveq	r3, #1
 80045ce:	2300      	movne	r3, #0
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	461a      	mov	r2, r3
 80045d4:	e00c      	b.n	80045f0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	43da      	mvns	r2, r3
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	4013      	ands	r3, r2
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	bf0c      	ite	eq
 80045e8:	2301      	moveq	r3, #1
 80045ea:	2300      	movne	r3, #0
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	461a      	mov	r2, r3
 80045f0:	79fb      	ldrb	r3, [r7, #7]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d116      	bne.n	8004624 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2220      	movs	r2, #32
 8004600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004610:	f043 0220 	orr.w	r2, r3, #32
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e023      	b.n	800466c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	0c1b      	lsrs	r3, r3, #16
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b01      	cmp	r3, #1
 800462c:	d10d      	bne.n	800464a <I2C_WaitOnFlagUntilTimeout+0xca>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	695b      	ldr	r3, [r3, #20]
 8004634:	43da      	mvns	r2, r3
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	4013      	ands	r3, r2
 800463a:	b29b      	uxth	r3, r3
 800463c:	2b00      	cmp	r3, #0
 800463e:	bf0c      	ite	eq
 8004640:	2301      	moveq	r3, #1
 8004642:	2300      	movne	r3, #0
 8004644:	b2db      	uxtb	r3, r3
 8004646:	461a      	mov	r2, r3
 8004648:	e00c      	b.n	8004664 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	43da      	mvns	r2, r3
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	4013      	ands	r3, r2
 8004656:	b29b      	uxth	r3, r3
 8004658:	2b00      	cmp	r3, #0
 800465a:	bf0c      	ite	eq
 800465c:	2301      	moveq	r3, #1
 800465e:	2300      	movne	r3, #0
 8004660:	b2db      	uxtb	r3, r3
 8004662:	461a      	mov	r2, r3
 8004664:	79fb      	ldrb	r3, [r7, #7]
 8004666:	429a      	cmp	r2, r3
 8004668:	d093      	beq.n	8004592 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3710      	adds	r7, #16
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
 8004680:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004682:	e071      	b.n	8004768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800468e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004692:	d123      	bne.n	80046dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046a2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80046ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2220      	movs	r2, #32
 80046b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c8:	f043 0204 	orr.w	r2, r3, #4
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e067      	b.n	80047ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e2:	d041      	beq.n	8004768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046e4:	f7fe f8d4 	bl	8002890 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d302      	bcc.n	80046fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d136      	bne.n	8004768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	0c1b      	lsrs	r3, r3, #16
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b01      	cmp	r3, #1
 8004702:	d10c      	bne.n	800471e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	43da      	mvns	r2, r3
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	4013      	ands	r3, r2
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	bf14      	ite	ne
 8004716:	2301      	movne	r3, #1
 8004718:	2300      	moveq	r3, #0
 800471a:	b2db      	uxtb	r3, r3
 800471c:	e00b      	b.n	8004736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	43da      	mvns	r2, r3
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	4013      	ands	r3, r2
 800472a:	b29b      	uxth	r3, r3
 800472c:	2b00      	cmp	r3, #0
 800472e:	bf14      	ite	ne
 8004730:	2301      	movne	r3, #1
 8004732:	2300      	moveq	r3, #0
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d016      	beq.n	8004768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2220      	movs	r2, #32
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004754:	f043 0220 	orr.w	r2, r3, #32
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e021      	b.n	80047ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	0c1b      	lsrs	r3, r3, #16
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b01      	cmp	r3, #1
 8004770:	d10c      	bne.n	800478c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	43da      	mvns	r2, r3
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	4013      	ands	r3, r2
 800477e:	b29b      	uxth	r3, r3
 8004780:	2b00      	cmp	r3, #0
 8004782:	bf14      	ite	ne
 8004784:	2301      	movne	r3, #1
 8004786:	2300      	moveq	r3, #0
 8004788:	b2db      	uxtb	r3, r3
 800478a:	e00b      	b.n	80047a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	43da      	mvns	r2, r3
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	4013      	ands	r3, r2
 8004798:	b29b      	uxth	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	bf14      	ite	ne
 800479e:	2301      	movne	r3, #1
 80047a0:	2300      	moveq	r3, #0
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	f47f af6d 	bne.w	8004684 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047c0:	e034      	b.n	800482c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047c2:	68f8      	ldr	r0, [r7, #12]
 80047c4:	f000 f8e3 	bl	800498e <I2C_IsAcknowledgeFailed>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e034      	b.n	800483c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d8:	d028      	beq.n	800482c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047da:	f7fe f859 	bl	8002890 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d302      	bcc.n	80047f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d11d      	bne.n	800482c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047fa:	2b80      	cmp	r3, #128	@ 0x80
 80047fc:	d016      	beq.n	800482c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2220      	movs	r2, #32
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004818:	f043 0220 	orr.w	r2, r3, #32
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e007      	b.n	800483c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004836:	2b80      	cmp	r3, #128	@ 0x80
 8004838:	d1c3      	bne.n	80047c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004850:	e034      	b.n	80048bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 f89b 	bl	800498e <I2C_IsAcknowledgeFailed>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d001      	beq.n	8004862 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e034      	b.n	80048cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004868:	d028      	beq.n	80048bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800486a:	f7fe f811 	bl	8002890 <HAL_GetTick>
 800486e:	4602      	mov	r2, r0
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	68ba      	ldr	r2, [r7, #8]
 8004876:	429a      	cmp	r2, r3
 8004878:	d302      	bcc.n	8004880 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d11d      	bne.n	80048bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	f003 0304 	and.w	r3, r3, #4
 800488a:	2b04      	cmp	r3, #4
 800488c:	d016      	beq.n	80048bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2220      	movs	r2, #32
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a8:	f043 0220 	orr.w	r2, r3, #32
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e007      	b.n	80048cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	f003 0304 	and.w	r3, r3, #4
 80048c6:	2b04      	cmp	r3, #4
 80048c8:	d1c3      	bne.n	8004852 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3710      	adds	r7, #16
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048e0:	e049      	b.n	8004976 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	f003 0310 	and.w	r3, r3, #16
 80048ec:	2b10      	cmp	r3, #16
 80048ee:	d119      	bne.n	8004924 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f06f 0210 	mvn.w	r2, #16
 80048f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2220      	movs	r2, #32
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e030      	b.n	8004986 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004924:	f7fd ffb4 	bl	8002890 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	429a      	cmp	r2, r3
 8004932:	d302      	bcc.n	800493a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d11d      	bne.n	8004976 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004944:	2b40      	cmp	r3, #64	@ 0x40
 8004946:	d016      	beq.n	8004976 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2220      	movs	r2, #32
 8004952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004962:	f043 0220 	orr.w	r2, r3, #32
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e007      	b.n	8004986 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004980:	2b40      	cmp	r3, #64	@ 0x40
 8004982:	d1ae      	bne.n	80048e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3710      	adds	r7, #16
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800498e:	b480      	push	{r7}
 8004990:	b083      	sub	sp, #12
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049a4:	d11b      	bne.n	80049de <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049ae:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ca:	f043 0204 	orr.w	r2, r3, #4
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e000      	b.n	80049e0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bc80      	pop	{r7}
 80049e8:	4770      	bx	lr
	...

080049ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b086      	sub	sp, #24
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e272      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f000 8087 	beq.w	8004b1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a0c:	4b92      	ldr	r3, [pc, #584]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f003 030c 	and.w	r3, r3, #12
 8004a14:	2b04      	cmp	r3, #4
 8004a16:	d00c      	beq.n	8004a32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a18:	4b8f      	ldr	r3, [pc, #572]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f003 030c 	and.w	r3, r3, #12
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d112      	bne.n	8004a4a <HAL_RCC_OscConfig+0x5e>
 8004a24:	4b8c      	ldr	r3, [pc, #560]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a30:	d10b      	bne.n	8004a4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a32:	4b89      	ldr	r3, [pc, #548]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d06c      	beq.n	8004b18 <HAL_RCC_OscConfig+0x12c>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d168      	bne.n	8004b18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e24c      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a52:	d106      	bne.n	8004a62 <HAL_RCC_OscConfig+0x76>
 8004a54:	4b80      	ldr	r3, [pc, #512]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a7f      	ldr	r2, [pc, #508]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a5e:	6013      	str	r3, [r2, #0]
 8004a60:	e02e      	b.n	8004ac0 <HAL_RCC_OscConfig+0xd4>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10c      	bne.n	8004a84 <HAL_RCC_OscConfig+0x98>
 8004a6a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a7a      	ldr	r2, [pc, #488]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a74:	6013      	str	r3, [r2, #0]
 8004a76:	4b78      	ldr	r3, [pc, #480]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a77      	ldr	r2, [pc, #476]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	e01d      	b.n	8004ac0 <HAL_RCC_OscConfig+0xd4>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a8c:	d10c      	bne.n	8004aa8 <HAL_RCC_OscConfig+0xbc>
 8004a8e:	4b72      	ldr	r3, [pc, #456]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a71      	ldr	r2, [pc, #452]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	4b6f      	ldr	r3, [pc, #444]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a6e      	ldr	r2, [pc, #440]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004aa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	e00b      	b.n	8004ac0 <HAL_RCC_OscConfig+0xd4>
 8004aa8:	4b6b      	ldr	r3, [pc, #428]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a6a      	ldr	r2, [pc, #424]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004aae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ab2:	6013      	str	r3, [r2, #0]
 8004ab4:	4b68      	ldr	r3, [pc, #416]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a67      	ldr	r2, [pc, #412]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004aba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004abe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d013      	beq.n	8004af0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac8:	f7fd fee2 	bl	8002890 <HAL_GetTick>
 8004acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ace:	e008      	b.n	8004ae2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad0:	f7fd fede 	bl	8002890 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b64      	cmp	r3, #100	@ 0x64
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e200      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ae2:	4b5d      	ldr	r3, [pc, #372]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0f0      	beq.n	8004ad0 <HAL_RCC_OscConfig+0xe4>
 8004aee:	e014      	b.n	8004b1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004af0:	f7fd fece 	bl	8002890 <HAL_GetTick>
 8004af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004af6:	e008      	b.n	8004b0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004af8:	f7fd feca 	bl	8002890 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b64      	cmp	r3, #100	@ 0x64
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e1ec      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b0a:	4b53      	ldr	r3, [pc, #332]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1f0      	bne.n	8004af8 <HAL_RCC_OscConfig+0x10c>
 8004b16:	e000      	b.n	8004b1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d063      	beq.n	8004bee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b26:	4b4c      	ldr	r3, [pc, #304]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f003 030c 	and.w	r3, r3, #12
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00b      	beq.n	8004b4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004b32:	4b49      	ldr	r3, [pc, #292]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f003 030c 	and.w	r3, r3, #12
 8004b3a:	2b08      	cmp	r3, #8
 8004b3c:	d11c      	bne.n	8004b78 <HAL_RCC_OscConfig+0x18c>
 8004b3e:	4b46      	ldr	r3, [pc, #280]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d116      	bne.n	8004b78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b4a:	4b43      	ldr	r3, [pc, #268]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d005      	beq.n	8004b62 <HAL_RCC_OscConfig+0x176>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d001      	beq.n	8004b62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e1c0      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b62:	4b3d      	ldr	r3, [pc, #244]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	4939      	ldr	r1, [pc, #228]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b76:	e03a      	b.n	8004bee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d020      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b80:	4b36      	ldr	r3, [pc, #216]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004b82:	2201      	movs	r2, #1
 8004b84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b86:	f7fd fe83 	bl	8002890 <HAL_GetTick>
 8004b8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b8c:	e008      	b.n	8004ba0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b8e:	f7fd fe7f 	bl	8002890 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e1a1      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba0:	4b2d      	ldr	r3, [pc, #180]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0f0      	beq.n	8004b8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bac:	4b2a      	ldr	r3, [pc, #168]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	00db      	lsls	r3, r3, #3
 8004bba:	4927      	ldr	r1, [pc, #156]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	600b      	str	r3, [r1, #0]
 8004bc0:	e015      	b.n	8004bee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bc2:	4b26      	ldr	r3, [pc, #152]	@ (8004c5c <HAL_RCC_OscConfig+0x270>)
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc8:	f7fd fe62 	bl	8002890 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bd0:	f7fd fe5e 	bl	8002890 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e180      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004be2:	4b1d      	ldr	r3, [pc, #116]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1f0      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0308 	and.w	r3, r3, #8
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d03a      	beq.n	8004c70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d019      	beq.n	8004c36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c02:	4b17      	ldr	r3, [pc, #92]	@ (8004c60 <HAL_RCC_OscConfig+0x274>)
 8004c04:	2201      	movs	r2, #1
 8004c06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c08:	f7fd fe42 	bl	8002890 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c0e:	e008      	b.n	8004c22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c10:	f7fd fe3e 	bl	8002890 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e160      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c22:	4b0d      	ldr	r3, [pc, #52]	@ (8004c58 <HAL_RCC_OscConfig+0x26c>)
 8004c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d0f0      	beq.n	8004c10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004c2e:	2001      	movs	r0, #1
 8004c30:	f000 fafe 	bl	8005230 <RCC_Delay>
 8004c34:	e01c      	b.n	8004c70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c36:	4b0a      	ldr	r3, [pc, #40]	@ (8004c60 <HAL_RCC_OscConfig+0x274>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c3c:	f7fd fe28 	bl	8002890 <HAL_GetTick>
 8004c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c42:	e00f      	b.n	8004c64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c44:	f7fd fe24 	bl	8002890 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d908      	bls.n	8004c64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e146      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
 8004c56:	bf00      	nop
 8004c58:	40021000 	.word	0x40021000
 8004c5c:	42420000 	.word	0x42420000
 8004c60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c64:	4b92      	ldr	r3, [pc, #584]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c68:	f003 0302 	and.w	r3, r3, #2
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1e9      	bne.n	8004c44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0304 	and.w	r3, r3, #4
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	f000 80a6 	beq.w	8004dca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c82:	4b8b      	ldr	r3, [pc, #556]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004c84:	69db      	ldr	r3, [r3, #28]
 8004c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d10d      	bne.n	8004caa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c8e:	4b88      	ldr	r3, [pc, #544]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004c90:	69db      	ldr	r3, [r3, #28]
 8004c92:	4a87      	ldr	r2, [pc, #540]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c98:	61d3      	str	r3, [r2, #28]
 8004c9a:	4b85      	ldr	r3, [pc, #532]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ca2:	60bb      	str	r3, [r7, #8]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004caa:	4b82      	ldr	r3, [pc, #520]	@ (8004eb4 <HAL_RCC_OscConfig+0x4c8>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d118      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cb6:	4b7f      	ldr	r3, [pc, #508]	@ (8004eb4 <HAL_RCC_OscConfig+0x4c8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a7e      	ldr	r2, [pc, #504]	@ (8004eb4 <HAL_RCC_OscConfig+0x4c8>)
 8004cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cc2:	f7fd fde5 	bl	8002890 <HAL_GetTick>
 8004cc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cc8:	e008      	b.n	8004cdc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cca:	f7fd fde1 	bl	8002890 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b64      	cmp	r3, #100	@ 0x64
 8004cd6:	d901      	bls.n	8004cdc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e103      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cdc:	4b75      	ldr	r3, [pc, #468]	@ (8004eb4 <HAL_RCC_OscConfig+0x4c8>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d0f0      	beq.n	8004cca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d106      	bne.n	8004cfe <HAL_RCC_OscConfig+0x312>
 8004cf0:	4b6f      	ldr	r3, [pc, #444]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	4a6e      	ldr	r2, [pc, #440]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004cf6:	f043 0301 	orr.w	r3, r3, #1
 8004cfa:	6213      	str	r3, [r2, #32]
 8004cfc:	e02d      	b.n	8004d5a <HAL_RCC_OscConfig+0x36e>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d10c      	bne.n	8004d20 <HAL_RCC_OscConfig+0x334>
 8004d06:	4b6a      	ldr	r3, [pc, #424]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	4a69      	ldr	r2, [pc, #420]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d0c:	f023 0301 	bic.w	r3, r3, #1
 8004d10:	6213      	str	r3, [r2, #32]
 8004d12:	4b67      	ldr	r3, [pc, #412]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	4a66      	ldr	r2, [pc, #408]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d18:	f023 0304 	bic.w	r3, r3, #4
 8004d1c:	6213      	str	r3, [r2, #32]
 8004d1e:	e01c      	b.n	8004d5a <HAL_RCC_OscConfig+0x36e>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	2b05      	cmp	r3, #5
 8004d26:	d10c      	bne.n	8004d42 <HAL_RCC_OscConfig+0x356>
 8004d28:	4b61      	ldr	r3, [pc, #388]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	4a60      	ldr	r2, [pc, #384]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d2e:	f043 0304 	orr.w	r3, r3, #4
 8004d32:	6213      	str	r3, [r2, #32]
 8004d34:	4b5e      	ldr	r3, [pc, #376]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	4a5d      	ldr	r2, [pc, #372]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d3a:	f043 0301 	orr.w	r3, r3, #1
 8004d3e:	6213      	str	r3, [r2, #32]
 8004d40:	e00b      	b.n	8004d5a <HAL_RCC_OscConfig+0x36e>
 8004d42:	4b5b      	ldr	r3, [pc, #364]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	4a5a      	ldr	r2, [pc, #360]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d48:	f023 0301 	bic.w	r3, r3, #1
 8004d4c:	6213      	str	r3, [r2, #32]
 8004d4e:	4b58      	ldr	r3, [pc, #352]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	4a57      	ldr	r2, [pc, #348]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d54:	f023 0304 	bic.w	r3, r3, #4
 8004d58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d015      	beq.n	8004d8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d62:	f7fd fd95 	bl	8002890 <HAL_GetTick>
 8004d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d68:	e00a      	b.n	8004d80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d6a:	f7fd fd91 	bl	8002890 <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d901      	bls.n	8004d80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e0b1      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d80:	4b4b      	ldr	r3, [pc, #300]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004d82:	6a1b      	ldr	r3, [r3, #32]
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d0ee      	beq.n	8004d6a <HAL_RCC_OscConfig+0x37e>
 8004d8c:	e014      	b.n	8004db8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d8e:	f7fd fd7f 	bl	8002890 <HAL_GetTick>
 8004d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d94:	e00a      	b.n	8004dac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d96:	f7fd fd7b 	bl	8002890 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d901      	bls.n	8004dac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e09b      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dac:	4b40      	ldr	r3, [pc, #256]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004dae:	6a1b      	ldr	r3, [r3, #32]
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1ee      	bne.n	8004d96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004db8:	7dfb      	ldrb	r3, [r7, #23]
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d105      	bne.n	8004dca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dbe:	4b3c      	ldr	r3, [pc, #240]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004dc0:	69db      	ldr	r3, [r3, #28]
 8004dc2:	4a3b      	ldr	r2, [pc, #236]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004dc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dc8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	69db      	ldr	r3, [r3, #28]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f000 8087 	beq.w	8004ee2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dd4:	4b36      	ldr	r3, [pc, #216]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f003 030c 	and.w	r3, r3, #12
 8004ddc:	2b08      	cmp	r3, #8
 8004dde:	d061      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	69db      	ldr	r3, [r3, #28]
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d146      	bne.n	8004e76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004de8:	4b33      	ldr	r3, [pc, #204]	@ (8004eb8 <HAL_RCC_OscConfig+0x4cc>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dee:	f7fd fd4f 	bl	8002890 <HAL_GetTick>
 8004df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004df4:	e008      	b.n	8004e08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004df6:	f7fd fd4b 	bl	8002890 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d901      	bls.n	8004e08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e06d      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e08:	4b29      	ldr	r3, [pc, #164]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1f0      	bne.n	8004df6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a1b      	ldr	r3, [r3, #32]
 8004e18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e1c:	d108      	bne.n	8004e30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e1e:	4b24      	ldr	r3, [pc, #144]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	4921      	ldr	r1, [pc, #132]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e30:	4b1f      	ldr	r3, [pc, #124]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a19      	ldr	r1, [r3, #32]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e40:	430b      	orrs	r3, r1
 8004e42:	491b      	ldr	r1, [pc, #108]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e44:	4313      	orrs	r3, r2
 8004e46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e48:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb8 <HAL_RCC_OscConfig+0x4cc>)
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e4e:	f7fd fd1f 	bl	8002890 <HAL_GetTick>
 8004e52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e54:	e008      	b.n	8004e68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e56:	f7fd fd1b 	bl	8002890 <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d901      	bls.n	8004e68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e03d      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e68:	4b11      	ldr	r3, [pc, #68]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d0f0      	beq.n	8004e56 <HAL_RCC_OscConfig+0x46a>
 8004e74:	e035      	b.n	8004ee2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e76:	4b10      	ldr	r3, [pc, #64]	@ (8004eb8 <HAL_RCC_OscConfig+0x4cc>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e7c:	f7fd fd08 	bl	8002890 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e84:	f7fd fd04 	bl	8002890 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e026      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e96:	4b06      	ldr	r3, [pc, #24]	@ (8004eb0 <HAL_RCC_OscConfig+0x4c4>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1f0      	bne.n	8004e84 <HAL_RCC_OscConfig+0x498>
 8004ea2:	e01e      	b.n	8004ee2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	69db      	ldr	r3, [r3, #28]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d107      	bne.n	8004ebc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e019      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
 8004eb0:	40021000 	.word	0x40021000
 8004eb4:	40007000 	.word	0x40007000
 8004eb8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8004eec <HAL_RCC_OscConfig+0x500>)
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d106      	bne.n	8004ede <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d001      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e000      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3718      	adds	r7, #24
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	40021000 	.word	0x40021000

08004ef0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d101      	bne.n	8004f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e0d0      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f04:	4b6a      	ldr	r3, [pc, #424]	@ (80050b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	683a      	ldr	r2, [r7, #0]
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d910      	bls.n	8004f34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f12:	4b67      	ldr	r3, [pc, #412]	@ (80050b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f023 0207 	bic.w	r2, r3, #7
 8004f1a:	4965      	ldr	r1, [pc, #404]	@ (80050b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f22:	4b63      	ldr	r3, [pc, #396]	@ (80050b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0307 	and.w	r3, r3, #7
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d001      	beq.n	8004f34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e0b8      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d020      	beq.n	8004f82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0304 	and.w	r3, r3, #4
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d005      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f4c:	4b59      	ldr	r3, [pc, #356]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	4a58      	ldr	r2, [pc, #352]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0308 	and.w	r3, r3, #8
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d005      	beq.n	8004f70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f64:	4b53      	ldr	r3, [pc, #332]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	4a52      	ldr	r2, [pc, #328]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f6a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004f6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f70:	4b50      	ldr	r3, [pc, #320]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	494d      	ldr	r1, [pc, #308]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d040      	beq.n	8005010 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d107      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f96:	4b47      	ldr	r3, [pc, #284]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d115      	bne.n	8004fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e07f      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d107      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fae:	4b41      	ldr	r3, [pc, #260]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d109      	bne.n	8004fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e073      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fbe:	4b3d      	ldr	r3, [pc, #244]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0302 	and.w	r3, r3, #2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e06b      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fce:	4b39      	ldr	r3, [pc, #228]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f023 0203 	bic.w	r2, r3, #3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	4936      	ldr	r1, [pc, #216]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fe0:	f7fd fc56 	bl	8002890 <HAL_GetTick>
 8004fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fe6:	e00a      	b.n	8004ffe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fe8:	f7fd fc52 	bl	8002890 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d901      	bls.n	8004ffe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e053      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ffe:	4b2d      	ldr	r3, [pc, #180]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f003 020c 	and.w	r2, r3, #12
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	429a      	cmp	r2, r3
 800500e:	d1eb      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005010:	4b27      	ldr	r3, [pc, #156]	@ (80050b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0307 	and.w	r3, r3, #7
 8005018:	683a      	ldr	r2, [r7, #0]
 800501a:	429a      	cmp	r2, r3
 800501c:	d210      	bcs.n	8005040 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800501e:	4b24      	ldr	r3, [pc, #144]	@ (80050b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f023 0207 	bic.w	r2, r3, #7
 8005026:	4922      	ldr	r1, [pc, #136]	@ (80050b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	4313      	orrs	r3, r2
 800502c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800502e:	4b20      	ldr	r3, [pc, #128]	@ (80050b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0307 	and.w	r3, r3, #7
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	429a      	cmp	r2, r3
 800503a:	d001      	beq.n	8005040 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e032      	b.n	80050a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d008      	beq.n	800505e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800504c:	4b19      	ldr	r3, [pc, #100]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	4916      	ldr	r1, [pc, #88]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 800505a:	4313      	orrs	r3, r2
 800505c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0308 	and.w	r3, r3, #8
 8005066:	2b00      	cmp	r3, #0
 8005068:	d009      	beq.n	800507e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800506a:	4b12      	ldr	r3, [pc, #72]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	490e      	ldr	r1, [pc, #56]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 800507a:	4313      	orrs	r3, r2
 800507c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800507e:	f000 f821 	bl	80050c4 <HAL_RCC_GetSysClockFreq>
 8005082:	4602      	mov	r2, r0
 8005084:	4b0b      	ldr	r3, [pc, #44]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	091b      	lsrs	r3, r3, #4
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	490a      	ldr	r1, [pc, #40]	@ (80050b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005090:	5ccb      	ldrb	r3, [r1, r3]
 8005092:	fa22 f303 	lsr.w	r3, r2, r3
 8005096:	4a09      	ldr	r2, [pc, #36]	@ (80050bc <HAL_RCC_ClockConfig+0x1cc>)
 8005098:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800509a:	4b09      	ldr	r3, [pc, #36]	@ (80050c0 <HAL_RCC_ClockConfig+0x1d0>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4618      	mov	r0, r3
 80050a0:	f7fd f94a 	bl	8002338 <HAL_InitTick>

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40022000 	.word	0x40022000
 80050b4:	40021000 	.word	0x40021000
 80050b8:	0800e460 	.word	0x0800e460
 80050bc:	2000001c 	.word	0x2000001c
 80050c0:	20000020 	.word	0x20000020

080050c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b087      	sub	sp, #28
 80050c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80050ca:	2300      	movs	r3, #0
 80050cc:	60fb      	str	r3, [r7, #12]
 80050ce:	2300      	movs	r3, #0
 80050d0:	60bb      	str	r3, [r7, #8]
 80050d2:	2300      	movs	r3, #0
 80050d4:	617b      	str	r3, [r7, #20]
 80050d6:	2300      	movs	r3, #0
 80050d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80050da:	2300      	movs	r3, #0
 80050dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80050de:	4b1e      	ldr	r3, [pc, #120]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x94>)
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f003 030c 	and.w	r3, r3, #12
 80050ea:	2b04      	cmp	r3, #4
 80050ec:	d002      	beq.n	80050f4 <HAL_RCC_GetSysClockFreq+0x30>
 80050ee:	2b08      	cmp	r3, #8
 80050f0:	d003      	beq.n	80050fa <HAL_RCC_GetSysClockFreq+0x36>
 80050f2:	e027      	b.n	8005144 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050f4:	4b19      	ldr	r3, [pc, #100]	@ (800515c <HAL_RCC_GetSysClockFreq+0x98>)
 80050f6:	613b      	str	r3, [r7, #16]
      break;
 80050f8:	e027      	b.n	800514a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	0c9b      	lsrs	r3, r3, #18
 80050fe:	f003 030f 	and.w	r3, r3, #15
 8005102:	4a17      	ldr	r2, [pc, #92]	@ (8005160 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005104:	5cd3      	ldrb	r3, [r2, r3]
 8005106:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d010      	beq.n	8005134 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005112:	4b11      	ldr	r3, [pc, #68]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x94>)
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	0c5b      	lsrs	r3, r3, #17
 8005118:	f003 0301 	and.w	r3, r3, #1
 800511c:	4a11      	ldr	r2, [pc, #68]	@ (8005164 <HAL_RCC_GetSysClockFreq+0xa0>)
 800511e:	5cd3      	ldrb	r3, [r2, r3]
 8005120:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a0d      	ldr	r2, [pc, #52]	@ (800515c <HAL_RCC_GetSysClockFreq+0x98>)
 8005126:	fb03 f202 	mul.w	r2, r3, r2
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005130:	617b      	str	r3, [r7, #20]
 8005132:	e004      	b.n	800513e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a0c      	ldr	r2, [pc, #48]	@ (8005168 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005138:	fb02 f303 	mul.w	r3, r2, r3
 800513c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	613b      	str	r3, [r7, #16]
      break;
 8005142:	e002      	b.n	800514a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005144:	4b05      	ldr	r3, [pc, #20]	@ (800515c <HAL_RCC_GetSysClockFreq+0x98>)
 8005146:	613b      	str	r3, [r7, #16]
      break;
 8005148:	bf00      	nop
    }
  }
  return sysclockfreq;
 800514a:	693b      	ldr	r3, [r7, #16]
}
 800514c:	4618      	mov	r0, r3
 800514e:	371c      	adds	r7, #28
 8005150:	46bd      	mov	sp, r7
 8005152:	bc80      	pop	{r7}
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	40021000 	.word	0x40021000
 800515c:	007a1200 	.word	0x007a1200
 8005160:	0800e478 	.word	0x0800e478
 8005164:	0800e488 	.word	0x0800e488
 8005168:	003d0900 	.word	0x003d0900

0800516c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800516c:	b480      	push	{r7}
 800516e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005170:	4b02      	ldr	r3, [pc, #8]	@ (800517c <HAL_RCC_GetHCLKFreq+0x10>)
 8005172:	681b      	ldr	r3, [r3, #0]
}
 8005174:	4618      	mov	r0, r3
 8005176:	46bd      	mov	sp, r7
 8005178:	bc80      	pop	{r7}
 800517a:	4770      	bx	lr
 800517c:	2000001c 	.word	0x2000001c

08005180 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005184:	f7ff fff2 	bl	800516c <HAL_RCC_GetHCLKFreq>
 8005188:	4602      	mov	r2, r0
 800518a:	4b05      	ldr	r3, [pc, #20]	@ (80051a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	0a1b      	lsrs	r3, r3, #8
 8005190:	f003 0307 	and.w	r3, r3, #7
 8005194:	4903      	ldr	r1, [pc, #12]	@ (80051a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005196:	5ccb      	ldrb	r3, [r1, r3]
 8005198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800519c:	4618      	mov	r0, r3
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40021000 	.word	0x40021000
 80051a4:	0800e470 	.word	0x0800e470

080051a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80051ac:	f7ff ffde 	bl	800516c <HAL_RCC_GetHCLKFreq>
 80051b0:	4602      	mov	r2, r0
 80051b2:	4b05      	ldr	r3, [pc, #20]	@ (80051c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	0adb      	lsrs	r3, r3, #11
 80051b8:	f003 0307 	and.w	r3, r3, #7
 80051bc:	4903      	ldr	r1, [pc, #12]	@ (80051cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80051be:	5ccb      	ldrb	r3, [r1, r3]
 80051c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	40021000 	.word	0x40021000
 80051cc:	0800e470 	.word	0x0800e470

080051d0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	220f      	movs	r2, #15
 80051de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80051e0:	4b11      	ldr	r3, [pc, #68]	@ (8005228 <HAL_RCC_GetClockConfig+0x58>)
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f003 0203 	and.w	r2, r3, #3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80051ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005228 <HAL_RCC_GetClockConfig+0x58>)
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80051f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005228 <HAL_RCC_GetClockConfig+0x58>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005204:	4b08      	ldr	r3, [pc, #32]	@ (8005228 <HAL_RCC_GetClockConfig+0x58>)
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	08db      	lsrs	r3, r3, #3
 800520a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005212:	4b06      	ldr	r3, [pc, #24]	@ (800522c <HAL_RCC_GetClockConfig+0x5c>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0207 	and.w	r2, r3, #7
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800521e:	bf00      	nop
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	bc80      	pop	{r7}
 8005226:	4770      	bx	lr
 8005228:	40021000 	.word	0x40021000
 800522c:	40022000 	.word	0x40022000

08005230 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005238:	4b0a      	ldr	r3, [pc, #40]	@ (8005264 <RCC_Delay+0x34>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a0a      	ldr	r2, [pc, #40]	@ (8005268 <RCC_Delay+0x38>)
 800523e:	fba2 2303 	umull	r2, r3, r2, r3
 8005242:	0a5b      	lsrs	r3, r3, #9
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	fb02 f303 	mul.w	r3, r2, r3
 800524a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800524c:	bf00      	nop
  }
  while (Delay --);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	1e5a      	subs	r2, r3, #1
 8005252:	60fa      	str	r2, [r7, #12]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1f9      	bne.n	800524c <RCC_Delay+0x1c>
}
 8005258:	bf00      	nop
 800525a:	bf00      	nop
 800525c:	3714      	adds	r7, #20
 800525e:	46bd      	mov	sp, r7
 8005260:	bc80      	pop	{r7}
 8005262:	4770      	bx	lr
 8005264:	2000001c 	.word	0x2000001c
 8005268:	10624dd3 	.word	0x10624dd3

0800526c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b086      	sub	sp, #24
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	613b      	str	r3, [r7, #16]
 8005278:	2300      	movs	r3, #0
 800527a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	2b00      	cmp	r3, #0
 8005286:	d07d      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005288:	2300      	movs	r3, #0
 800528a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800528c:	4b4f      	ldr	r3, [pc, #316]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800528e:	69db      	ldr	r3, [r3, #28]
 8005290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10d      	bne.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005298:	4b4c      	ldr	r3, [pc, #304]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800529a:	69db      	ldr	r3, [r3, #28]
 800529c:	4a4b      	ldr	r2, [pc, #300]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800529e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052a2:	61d3      	str	r3, [r2, #28]
 80052a4:	4b49      	ldr	r3, [pc, #292]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052a6:	69db      	ldr	r3, [r3, #28]
 80052a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ac:	60bb      	str	r3, [r7, #8]
 80052ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052b0:	2301      	movs	r3, #1
 80052b2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052b4:	4b46      	ldr	r3, [pc, #280]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d118      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052c0:	4b43      	ldr	r3, [pc, #268]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a42      	ldr	r2, [pc, #264]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052cc:	f7fd fae0 	bl	8002890 <HAL_GetTick>
 80052d0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d2:	e008      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052d4:	f7fd fadc 	bl	8002890 <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	2b64      	cmp	r3, #100	@ 0x64
 80052e0:	d901      	bls.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e06d      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e6:	4b3a      	ldr	r3, [pc, #232]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d0f0      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052f2:	4b36      	ldr	r3, [pc, #216]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d02e      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	429a      	cmp	r2, r3
 800530e:	d027      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005310:	4b2e      	ldr	r3, [pc, #184]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005318:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800531a:	4b2e      	ldr	r3, [pc, #184]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800531c:	2201      	movs	r2, #1
 800531e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005320:	4b2c      	ldr	r3, [pc, #176]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005322:	2200      	movs	r2, #0
 8005324:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005326:	4a29      	ldr	r2, [pc, #164]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	2b00      	cmp	r3, #0
 8005334:	d014      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005336:	f7fd faab 	bl	8002890 <HAL_GetTick>
 800533a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800533c:	e00a      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800533e:	f7fd faa7 	bl	8002890 <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	f241 3288 	movw	r2, #5000	@ 0x1388
 800534c:	4293      	cmp	r3, r2
 800534e:	d901      	bls.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e036      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005354:	4b1d      	ldr	r3, [pc, #116]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005356:	6a1b      	ldr	r3, [r3, #32]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d0ee      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005360:	4b1a      	ldr	r3, [pc, #104]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	4917      	ldr	r1, [pc, #92]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800536e:	4313      	orrs	r3, r2
 8005370:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005372:	7dfb      	ldrb	r3, [r7, #23]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d105      	bne.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005378:	4b14      	ldr	r3, [pc, #80]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800537a:	69db      	ldr	r3, [r3, #28]
 800537c:	4a13      	ldr	r2, [pc, #76]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800537e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005382:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d008      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005390:	4b0e      	ldr	r3, [pc, #56]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	490b      	ldr	r1, [pc, #44]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0310 	and.w	r3, r3, #16
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d008      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053ae:	4b07      	ldr	r3, [pc, #28]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	68db      	ldr	r3, [r3, #12]
 80053ba:	4904      	ldr	r1, [pc, #16]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053bc:	4313      	orrs	r3, r2
 80053be:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3718      	adds	r7, #24
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	40021000 	.word	0x40021000
 80053d0:	40007000 	.word	0x40007000
 80053d4:	42420440 	.word	0x42420440

080053d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b088      	sub	sp, #32
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80053e0:	2300      	movs	r3, #0
 80053e2:	617b      	str	r3, [r7, #20]
 80053e4:	2300      	movs	r3, #0
 80053e6:	61fb      	str	r3, [r7, #28]
 80053e8:	2300      	movs	r3, #0
 80053ea:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80053ec:	2300      	movs	r3, #0
 80053ee:	60fb      	str	r3, [r7, #12]
 80053f0:	2300      	movs	r3, #0
 80053f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2b10      	cmp	r3, #16
 80053f8:	d00a      	beq.n	8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2b10      	cmp	r3, #16
 80053fe:	f200 808a 	bhi.w	8005516 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d045      	beq.n	8005494 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d075      	beq.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800540e:	e082      	b.n	8005516 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005410:	4b46      	ldr	r3, [pc, #280]	@ (800552c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005416:	4b45      	ldr	r3, [pc, #276]	@ (800552c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d07b      	beq.n	800551a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	0c9b      	lsrs	r3, r3, #18
 8005426:	f003 030f 	and.w	r3, r3, #15
 800542a:	4a41      	ldr	r2, [pc, #260]	@ (8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800542c:	5cd3      	ldrb	r3, [r2, r3]
 800542e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d015      	beq.n	8005466 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800543a:	4b3c      	ldr	r3, [pc, #240]	@ (800552c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	0c5b      	lsrs	r3, r3, #17
 8005440:	f003 0301 	and.w	r3, r3, #1
 8005444:	4a3b      	ldr	r2, [pc, #236]	@ (8005534 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005446:	5cd3      	ldrb	r3, [r2, r3]
 8005448:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00d      	beq.n	8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005454:	4a38      	ldr	r2, [pc, #224]	@ (8005538 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	fbb2 f2f3 	udiv	r2, r2, r3
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	fb02 f303 	mul.w	r3, r2, r3
 8005462:	61fb      	str	r3, [r7, #28]
 8005464:	e004      	b.n	8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	4a34      	ldr	r2, [pc, #208]	@ (800553c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800546a:	fb02 f303 	mul.w	r3, r2, r3
 800546e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005470:	4b2e      	ldr	r3, [pc, #184]	@ (800552c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005478:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800547c:	d102      	bne.n	8005484 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	61bb      	str	r3, [r7, #24]
      break;
 8005482:	e04a      	b.n	800551a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	005b      	lsls	r3, r3, #1
 8005488:	4a2d      	ldr	r2, [pc, #180]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800548a:	fba2 2303 	umull	r2, r3, r2, r3
 800548e:	085b      	lsrs	r3, r3, #1
 8005490:	61bb      	str	r3, [r7, #24]
      break;
 8005492:	e042      	b.n	800551a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005494:	4b25      	ldr	r3, [pc, #148]	@ (800552c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054a4:	d108      	bne.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80054b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054b4:	61bb      	str	r3, [r7, #24]
 80054b6:	e01f      	b.n	80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c2:	d109      	bne.n	80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80054c4:	4b19      	ldr	r3, [pc, #100]	@ (800552c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c8:	f003 0302 	and.w	r3, r3, #2
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80054d0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80054d4:	61bb      	str	r3, [r7, #24]
 80054d6:	e00f      	b.n	80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054e2:	d11c      	bne.n	800551e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80054e4:	4b11      	ldr	r3, [pc, #68]	@ (800552c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d016      	beq.n	800551e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80054f0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80054f4:	61bb      	str	r3, [r7, #24]
      break;
 80054f6:	e012      	b.n	800551e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80054f8:	e011      	b.n	800551e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80054fa:	f7ff fe55 	bl	80051a8 <HAL_RCC_GetPCLK2Freq>
 80054fe:	4602      	mov	r2, r0
 8005500:	4b0a      	ldr	r3, [pc, #40]	@ (800552c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	0b9b      	lsrs	r3, r3, #14
 8005506:	f003 0303 	and.w	r3, r3, #3
 800550a:	3301      	adds	r3, #1
 800550c:	005b      	lsls	r3, r3, #1
 800550e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005512:	61bb      	str	r3, [r7, #24]
      break;
 8005514:	e004      	b.n	8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005516:	bf00      	nop
 8005518:	e002      	b.n	8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800551a:	bf00      	nop
 800551c:	e000      	b.n	8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800551e:	bf00      	nop
    }
  }
  return (frequency);
 8005520:	69bb      	ldr	r3, [r7, #24]
}
 8005522:	4618      	mov	r0, r3
 8005524:	3720      	adds	r7, #32
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	40021000 	.word	0x40021000
 8005530:	0800e48c 	.word	0x0800e48c
 8005534:	0800e49c 	.word	0x0800e49c
 8005538:	007a1200 	.word	0x007a1200
 800553c:	003d0900 	.word	0x003d0900
 8005540:	aaaaaaab 	.word	0xaaaaaaab

08005544 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e041      	b.n	80055da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b00      	cmp	r3, #0
 8005560:	d106      	bne.n	8005570 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f7fd f8a6 	bl	80026bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2202      	movs	r2, #2
 8005574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3304      	adds	r3, #4
 8005580:	4619      	mov	r1, r3
 8005582:	4610      	mov	r0, r2
 8005584:	f000 faa6 	bl	8005ad4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3708      	adds	r7, #8
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
	...

080055e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d001      	beq.n	80055fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e032      	b.n	8005662 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a18      	ldr	r2, [pc, #96]	@ (800566c <HAL_TIM_Base_Start+0x88>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d00e      	beq.n	800562c <HAL_TIM_Base_Start+0x48>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005616:	d009      	beq.n	800562c <HAL_TIM_Base_Start+0x48>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a14      	ldr	r2, [pc, #80]	@ (8005670 <HAL_TIM_Base_Start+0x8c>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d004      	beq.n	800562c <HAL_TIM_Base_Start+0x48>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a13      	ldr	r2, [pc, #76]	@ (8005674 <HAL_TIM_Base_Start+0x90>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d111      	bne.n	8005650 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 0307 	and.w	r3, r3, #7
 8005636:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2b06      	cmp	r3, #6
 800563c:	d010      	beq.n	8005660 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f042 0201 	orr.w	r2, r2, #1
 800564c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800564e:	e007      	b.n	8005660 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f042 0201 	orr.w	r2, r2, #1
 800565e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3714      	adds	r7, #20
 8005666:	46bd      	mov	sp, r7
 8005668:	bc80      	pop	{r7}
 800566a:	4770      	bx	lr
 800566c:	40012c00 	.word	0x40012c00
 8005670:	40000400 	.word	0x40000400
 8005674:	40000800 	.word	0x40000800

08005678 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b01      	cmp	r3, #1
 800568a:	d001      	beq.n	8005690 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e03a      	b.n	8005706 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2202      	movs	r2, #2
 8005694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f042 0201 	orr.w	r2, r2, #1
 80056a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a18      	ldr	r2, [pc, #96]	@ (8005710 <HAL_TIM_Base_Start_IT+0x98>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d00e      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x58>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ba:	d009      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x58>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a14      	ldr	r2, [pc, #80]	@ (8005714 <HAL_TIM_Base_Start_IT+0x9c>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d004      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0x58>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a13      	ldr	r2, [pc, #76]	@ (8005718 <HAL_TIM_Base_Start_IT+0xa0>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d111      	bne.n	80056f4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f003 0307 	and.w	r3, r3, #7
 80056da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2b06      	cmp	r3, #6
 80056e0:	d010      	beq.n	8005704 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f042 0201 	orr.w	r2, r2, #1
 80056f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056f2:	e007      	b.n	8005704 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f042 0201 	orr.w	r2, r2, #1
 8005702:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3714      	adds	r7, #20
 800570a:	46bd      	mov	sp, r7
 800570c:	bc80      	pop	{r7}
 800570e:	4770      	bx	lr
 8005710:	40012c00 	.word	0x40012c00
 8005714:	40000400 	.word	0x40000400
 8005718:	40000800 	.word	0x40000800

0800571c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d020      	beq.n	8005780 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d01b      	beq.n	8005780 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f06f 0202 	mvn.w	r2, #2
 8005750:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2201      	movs	r2, #1
 8005756:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	f003 0303 	and.w	r3, r3, #3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f998 	bl	8005a9c <HAL_TIM_IC_CaptureCallback>
 800576c:	e005      	b.n	800577a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f98b 	bl	8005a8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 f99a 	bl	8005aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f003 0304 	and.w	r3, r3, #4
 8005786:	2b00      	cmp	r3, #0
 8005788:	d020      	beq.n	80057cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f003 0304 	and.w	r3, r3, #4
 8005790:	2b00      	cmp	r3, #0
 8005792:	d01b      	beq.n	80057cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f06f 0204 	mvn.w	r2, #4
 800579c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2202      	movs	r2, #2
 80057a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	699b      	ldr	r3, [r3, #24]
 80057aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d003      	beq.n	80057ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f972 	bl	8005a9c <HAL_TIM_IC_CaptureCallback>
 80057b8:	e005      	b.n	80057c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f965 	bl	8005a8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f974 	bl	8005aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f003 0308 	and.w	r3, r3, #8
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d020      	beq.n	8005818 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f003 0308 	and.w	r3, r3, #8
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d01b      	beq.n	8005818 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f06f 0208 	mvn.w	r2, #8
 80057e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2204      	movs	r2, #4
 80057ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	69db      	ldr	r3, [r3, #28]
 80057f6:	f003 0303 	and.w	r3, r3, #3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f94c 	bl	8005a9c <HAL_TIM_IC_CaptureCallback>
 8005804:	e005      	b.n	8005812 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f93f 	bl	8005a8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 f94e 	bl	8005aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	f003 0310 	and.w	r3, r3, #16
 800581e:	2b00      	cmp	r3, #0
 8005820:	d020      	beq.n	8005864 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f003 0310 	and.w	r3, r3, #16
 8005828:	2b00      	cmp	r3, #0
 800582a:	d01b      	beq.n	8005864 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f06f 0210 	mvn.w	r2, #16
 8005834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2208      	movs	r2, #8
 800583a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	69db      	ldr	r3, [r3, #28]
 8005842:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f926 	bl	8005a9c <HAL_TIM_IC_CaptureCallback>
 8005850:	e005      	b.n	800585e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 f919 	bl	8005a8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 f928 	bl	8005aae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00c      	beq.n	8005888 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f003 0301 	and.w	r3, r3, #1
 8005874:	2b00      	cmp	r3, #0
 8005876:	d007      	beq.n	8005888 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0201 	mvn.w	r2, #1
 8005880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f7fc fd0a 	bl	800229c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800588e:	2b00      	cmp	r3, #0
 8005890:	d00c      	beq.n	80058ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005898:	2b00      	cmp	r3, #0
 800589a:	d007      	beq.n	80058ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80058a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 fa7f 	bl	8005daa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d00c      	beq.n	80058d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d007      	beq.n	80058d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 f8f8 	bl	8005ac0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	f003 0320 	and.w	r3, r3, #32
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00c      	beq.n	80058f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f003 0320 	and.w	r3, r3, #32
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d007      	beq.n	80058f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f06f 0220 	mvn.w	r2, #32
 80058ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f000 fa52 	bl	8005d98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058f4:	bf00      	nop
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005910:	2b01      	cmp	r3, #1
 8005912:	d101      	bne.n	8005918 <HAL_TIM_ConfigClockSource+0x1c>
 8005914:	2302      	movs	r3, #2
 8005916:	e0b4      	b.n	8005a82 <HAL_TIM_ConfigClockSource+0x186>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2202      	movs	r2, #2
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005936:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800593e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68ba      	ldr	r2, [r7, #8]
 8005946:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005950:	d03e      	beq.n	80059d0 <HAL_TIM_ConfigClockSource+0xd4>
 8005952:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005956:	f200 8087 	bhi.w	8005a68 <HAL_TIM_ConfigClockSource+0x16c>
 800595a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800595e:	f000 8086 	beq.w	8005a6e <HAL_TIM_ConfigClockSource+0x172>
 8005962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005966:	d87f      	bhi.n	8005a68 <HAL_TIM_ConfigClockSource+0x16c>
 8005968:	2b70      	cmp	r3, #112	@ 0x70
 800596a:	d01a      	beq.n	80059a2 <HAL_TIM_ConfigClockSource+0xa6>
 800596c:	2b70      	cmp	r3, #112	@ 0x70
 800596e:	d87b      	bhi.n	8005a68 <HAL_TIM_ConfigClockSource+0x16c>
 8005970:	2b60      	cmp	r3, #96	@ 0x60
 8005972:	d050      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0x11a>
 8005974:	2b60      	cmp	r3, #96	@ 0x60
 8005976:	d877      	bhi.n	8005a68 <HAL_TIM_ConfigClockSource+0x16c>
 8005978:	2b50      	cmp	r3, #80	@ 0x50
 800597a:	d03c      	beq.n	80059f6 <HAL_TIM_ConfigClockSource+0xfa>
 800597c:	2b50      	cmp	r3, #80	@ 0x50
 800597e:	d873      	bhi.n	8005a68 <HAL_TIM_ConfigClockSource+0x16c>
 8005980:	2b40      	cmp	r3, #64	@ 0x40
 8005982:	d058      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x13a>
 8005984:	2b40      	cmp	r3, #64	@ 0x40
 8005986:	d86f      	bhi.n	8005a68 <HAL_TIM_ConfigClockSource+0x16c>
 8005988:	2b30      	cmp	r3, #48	@ 0x30
 800598a:	d064      	beq.n	8005a56 <HAL_TIM_ConfigClockSource+0x15a>
 800598c:	2b30      	cmp	r3, #48	@ 0x30
 800598e:	d86b      	bhi.n	8005a68 <HAL_TIM_ConfigClockSource+0x16c>
 8005990:	2b20      	cmp	r3, #32
 8005992:	d060      	beq.n	8005a56 <HAL_TIM_ConfigClockSource+0x15a>
 8005994:	2b20      	cmp	r3, #32
 8005996:	d867      	bhi.n	8005a68 <HAL_TIM_ConfigClockSource+0x16c>
 8005998:	2b00      	cmp	r3, #0
 800599a:	d05c      	beq.n	8005a56 <HAL_TIM_ConfigClockSource+0x15a>
 800599c:	2b10      	cmp	r3, #16
 800599e:	d05a      	beq.n	8005a56 <HAL_TIM_ConfigClockSource+0x15a>
 80059a0:	e062      	b.n	8005a68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059b2:	f000 f974 	bl	8005c9e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80059c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	609a      	str	r2, [r3, #8]
      break;
 80059ce:	e04f      	b.n	8005a70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059e0:	f000 f95d 	bl	8005c9e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689a      	ldr	r2, [r3, #8]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059f2:	609a      	str	r2, [r3, #8]
      break;
 80059f4:	e03c      	b.n	8005a70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a02:	461a      	mov	r2, r3
 8005a04:	f000 f8d4 	bl	8005bb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2150      	movs	r1, #80	@ 0x50
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f000 f92b 	bl	8005c6a <TIM_ITRx_SetConfig>
      break;
 8005a14:	e02c      	b.n	8005a70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a22:	461a      	mov	r2, r3
 8005a24:	f000 f8f2 	bl	8005c0c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2160      	movs	r1, #96	@ 0x60
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f000 f91b 	bl	8005c6a <TIM_ITRx_SetConfig>
      break;
 8005a34:	e01c      	b.n	8005a70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a42:	461a      	mov	r2, r3
 8005a44:	f000 f8b4 	bl	8005bb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2140      	movs	r1, #64	@ 0x40
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 f90b 	bl	8005c6a <TIM_ITRx_SetConfig>
      break;
 8005a54:	e00c      	b.n	8005a70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4610      	mov	r0, r2
 8005a62:	f000 f902 	bl	8005c6a <TIM_ITRx_SetConfig>
      break;
 8005a66:	e003      	b.n	8005a70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a6c:	e000      	b.n	8005a70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005a6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}

08005a8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	b083      	sub	sp, #12
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a92:	bf00      	nop
 8005a94:	370c      	adds	r7, #12
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bc80      	pop	{r7}
 8005a9a:	4770      	bx	lr

08005a9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bc80      	pop	{r7}
 8005aac:	4770      	bx	lr

08005aae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b083      	sub	sp, #12
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ab6:	bf00      	nop
 8005ab8:	370c      	adds	r7, #12
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bc80      	pop	{r7}
 8005abe:	4770      	bx	lr

08005ac0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ac8:	bf00      	nop
 8005aca:	370c      	adds	r7, #12
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bc80      	pop	{r7}
 8005ad0:	4770      	bx	lr
	...

08005ad4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a2f      	ldr	r2, [pc, #188]	@ (8005ba4 <TIM_Base_SetConfig+0xd0>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d00b      	beq.n	8005b04 <TIM_Base_SetConfig+0x30>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af2:	d007      	beq.n	8005b04 <TIM_Base_SetConfig+0x30>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a2c      	ldr	r2, [pc, #176]	@ (8005ba8 <TIM_Base_SetConfig+0xd4>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d003      	beq.n	8005b04 <TIM_Base_SetConfig+0x30>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a2b      	ldr	r2, [pc, #172]	@ (8005bac <TIM_Base_SetConfig+0xd8>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d108      	bne.n	8005b16 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a22      	ldr	r2, [pc, #136]	@ (8005ba4 <TIM_Base_SetConfig+0xd0>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d00b      	beq.n	8005b36 <TIM_Base_SetConfig+0x62>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b24:	d007      	beq.n	8005b36 <TIM_Base_SetConfig+0x62>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a1f      	ldr	r2, [pc, #124]	@ (8005ba8 <TIM_Base_SetConfig+0xd4>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d003      	beq.n	8005b36 <TIM_Base_SetConfig+0x62>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a1e      	ldr	r2, [pc, #120]	@ (8005bac <TIM_Base_SetConfig+0xd8>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d108      	bne.n	8005b48 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	689a      	ldr	r2, [r3, #8]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a0d      	ldr	r2, [pc, #52]	@ (8005ba4 <TIM_Base_SetConfig+0xd0>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d103      	bne.n	8005b7c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	691a      	ldr	r2, [r3, #16]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d005      	beq.n	8005b9a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	f023 0201 	bic.w	r2, r3, #1
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	611a      	str	r2, [r3, #16]
  }
}
 8005b9a:	bf00      	nop
 8005b9c:	3714      	adds	r7, #20
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bc80      	pop	{r7}
 8005ba2:	4770      	bx	lr
 8005ba4:	40012c00 	.word	0x40012c00
 8005ba8:	40000400 	.word	0x40000400
 8005bac:	40000800 	.word	0x40000800

08005bb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b087      	sub	sp, #28
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6a1b      	ldr	r3, [r3, #32]
 8005bc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6a1b      	ldr	r3, [r3, #32]
 8005bc6:	f023 0201 	bic.w	r2, r3, #1
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	699b      	ldr	r3, [r3, #24]
 8005bd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005bda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	011b      	lsls	r3, r3, #4
 8005be0:	693a      	ldr	r2, [r7, #16]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f023 030a 	bic.w	r3, r3, #10
 8005bec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005bee:	697a      	ldr	r2, [r7, #20]
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	621a      	str	r2, [r3, #32]
}
 8005c02:	bf00      	nop
 8005c04:	371c      	adds	r7, #28
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bc80      	pop	{r7}
 8005c0a:	4770      	bx	lr

08005c0c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b087      	sub	sp, #28
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
 8005c1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	f023 0210 	bic.w	r2, r3, #16
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	031b      	lsls	r3, r3, #12
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c48:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	011b      	lsls	r3, r3, #4
 8005c4e:	697a      	ldr	r2, [r7, #20]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	693a      	ldr	r2, [r7, #16]
 8005c58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	621a      	str	r2, [r3, #32]
}
 8005c60:	bf00      	nop
 8005c62:	371c      	adds	r7, #28
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bc80      	pop	{r7}
 8005c68:	4770      	bx	lr

08005c6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b085      	sub	sp, #20
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
 8005c72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c82:	683a      	ldr	r2, [r7, #0]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	f043 0307 	orr.w	r3, r3, #7
 8005c8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	609a      	str	r2, [r3, #8]
}
 8005c94:	bf00      	nop
 8005c96:	3714      	adds	r7, #20
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bc80      	pop	{r7}
 8005c9c:	4770      	bx	lr

08005c9e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	b087      	sub	sp, #28
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	60f8      	str	r0, [r7, #12]
 8005ca6:	60b9      	str	r1, [r7, #8]
 8005ca8:	607a      	str	r2, [r7, #4]
 8005caa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005cb8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	021a      	lsls	r2, r3, #8
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	431a      	orrs	r2, r3
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	609a      	str	r2, [r3, #8]
}
 8005cd2:	bf00      	nop
 8005cd4:	371c      	adds	r7, #28
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bc80      	pop	{r7}
 8005cda:	4770      	bx	lr

08005cdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d101      	bne.n	8005cf4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cf0:	2302      	movs	r3, #2
 8005cf2:	e046      	b.n	8005d82 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a16      	ldr	r2, [pc, #88]	@ (8005d8c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d00e      	beq.n	8005d56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d40:	d009      	beq.n	8005d56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a12      	ldr	r2, [pc, #72]	@ (8005d90 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d004      	beq.n	8005d56 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a10      	ldr	r2, [pc, #64]	@ (8005d94 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d10c      	bne.n	8005d70 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	68ba      	ldr	r2, [r7, #8]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68ba      	ldr	r2, [r7, #8]
 8005d6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3714      	adds	r7, #20
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr
 8005d8c:	40012c00 	.word	0x40012c00
 8005d90:	40000400 	.word	0x40000400
 8005d94:	40000800 	.word	0x40000800

08005d98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bc80      	pop	{r7}
 8005da8:	4770      	bx	lr

08005daa <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005daa:	b480      	push	{r7}
 8005dac:	b083      	sub	sp, #12
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005db2:	bf00      	nop
 8005db4:	370c      	adds	r7, #12
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bc80      	pop	{r7}
 8005dba:	4770      	bx	lr

08005dbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b082      	sub	sp, #8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d101      	bne.n	8005dce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e042      	b.n	8005e54 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d106      	bne.n	8005de8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f7fc fcb2 	bl	800274c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2224      	movs	r2, #36	@ 0x24
 8005dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68da      	ldr	r2, [r3, #12]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005dfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f000 fdb7 	bl	8006974 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	691a      	ldr	r2, [r3, #16]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	695a      	ldr	r2, [r3, #20]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68da      	ldr	r2, [r3, #12]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2220      	movs	r2, #32
 8005e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2220      	movs	r2, #32
 8005e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005e52:	2300      	movs	r3, #0
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3708      	adds	r7, #8
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b08a      	sub	sp, #40	@ 0x28
 8005e60:	af02      	add	r7, sp, #8
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	603b      	str	r3, [r7, #0]
 8005e68:	4613      	mov	r3, r2
 8005e6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b20      	cmp	r3, #32
 8005e7a:	d175      	bne.n	8005f68 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d002      	beq.n	8005e88 <HAL_UART_Transmit+0x2c>
 8005e82:	88fb      	ldrh	r3, [r7, #6]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d101      	bne.n	8005e8c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e06e      	b.n	8005f6a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2221      	movs	r2, #33	@ 0x21
 8005e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e9a:	f7fc fcf9 	bl	8002890 <HAL_GetTick>
 8005e9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	88fa      	ldrh	r2, [r7, #6]
 8005ea4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	88fa      	ldrh	r2, [r7, #6]
 8005eaa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eb4:	d108      	bne.n	8005ec8 <HAL_UART_Transmit+0x6c>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d104      	bne.n	8005ec8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	61bb      	str	r3, [r7, #24]
 8005ec6:	e003      	b.n	8005ed0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ed0:	e02e      	b.n	8005f30 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	2180      	movs	r1, #128	@ 0x80
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f000 fb1c 	bl	800651a <UART_WaitOnFlagUntilTimeout>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d005      	beq.n	8005ef4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2220      	movs	r2, #32
 8005eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e03a      	b.n	8005f6a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10b      	bne.n	8005f12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	881b      	ldrh	r3, [r3, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	3302      	adds	r3, #2
 8005f0e:	61bb      	str	r3, [r7, #24]
 8005f10:	e007      	b.n	8005f22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	781a      	ldrb	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d1cb      	bne.n	8005ed2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	2200      	movs	r2, #0
 8005f42:	2140      	movs	r1, #64	@ 0x40
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f000 fae8 	bl	800651a <UART_WaitOnFlagUntilTimeout>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d005      	beq.n	8005f5c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2220      	movs	r2, #32
 8005f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005f58:	2303      	movs	r3, #3
 8005f5a:	e006      	b.n	8005f6a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2220      	movs	r2, #32
 8005f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005f64:	2300      	movs	r3, #0
 8005f66:	e000      	b.n	8005f6a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005f68:	2302      	movs	r3, #2
  }
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3720      	adds	r7, #32
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}

08005f72 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b084      	sub	sp, #16
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	60f8      	str	r0, [r7, #12]
 8005f7a:	60b9      	str	r1, [r7, #8]
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b20      	cmp	r3, #32
 8005f8a:	d112      	bne.n	8005fb2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d002      	beq.n	8005f98 <HAL_UART_Receive_IT+0x26>
 8005f92:	88fb      	ldrh	r3, [r7, #6]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e00b      	b.n	8005fb4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005fa2:	88fb      	ldrh	r3, [r7, #6]
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	68b9      	ldr	r1, [r7, #8]
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f000 fb0f 	bl	80065cc <UART_Start_Receive_IT>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	e000      	b.n	8005fb4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005fb2:	2302      	movs	r3, #2
  }
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b0ba      	sub	sp, #232	@ 0xe8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ff2:	f003 030f 	and.w	r3, r3, #15
 8005ff6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005ffa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10f      	bne.n	8006022 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006006:	f003 0320 	and.w	r3, r3, #32
 800600a:	2b00      	cmp	r3, #0
 800600c:	d009      	beq.n	8006022 <HAL_UART_IRQHandler+0x66>
 800600e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006012:	f003 0320 	and.w	r3, r3, #32
 8006016:	2b00      	cmp	r3, #0
 8006018:	d003      	beq.n	8006022 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 fbec 	bl	80067f8 <UART_Receive_IT>
      return;
 8006020:	e25b      	b.n	80064da <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006022:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 80de 	beq.w	80061e8 <HAL_UART_IRQHandler+0x22c>
 800602c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	2b00      	cmp	r3, #0
 8006036:	d106      	bne.n	8006046 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800603c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006040:	2b00      	cmp	r3, #0
 8006042:	f000 80d1 	beq.w	80061e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00b      	beq.n	800606a <HAL_UART_IRQHandler+0xae>
 8006052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800605a:	2b00      	cmp	r3, #0
 800605c:	d005      	beq.n	800606a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006062:	f043 0201 	orr.w	r2, r3, #1
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800606a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800606e:	f003 0304 	and.w	r3, r3, #4
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00b      	beq.n	800608e <HAL_UART_IRQHandler+0xd2>
 8006076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d005      	beq.n	800608e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006086:	f043 0202 	orr.w	r2, r3, #2
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800608e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006092:	f003 0302 	and.w	r3, r3, #2
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00b      	beq.n	80060b2 <HAL_UART_IRQHandler+0xf6>
 800609a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d005      	beq.n	80060b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060aa:	f043 0204 	orr.w	r2, r3, #4
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80060b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060b6:	f003 0308 	and.w	r3, r3, #8
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d011      	beq.n	80060e2 <HAL_UART_IRQHandler+0x126>
 80060be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060c2:	f003 0320 	and.w	r3, r3, #32
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d105      	bne.n	80060d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80060ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060ce:	f003 0301 	and.w	r3, r3, #1
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d005      	beq.n	80060e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060da:	f043 0208 	orr.w	r2, r3, #8
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 81f2 	beq.w	80064d0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060f0:	f003 0320 	and.w	r3, r3, #32
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d008      	beq.n	800610a <HAL_UART_IRQHandler+0x14e>
 80060f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060fc:	f003 0320 	and.w	r3, r3, #32
 8006100:	2b00      	cmp	r3, #0
 8006102:	d002      	beq.n	800610a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 fb77 	bl	80067f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006114:	2b00      	cmp	r3, #0
 8006116:	bf14      	ite	ne
 8006118:	2301      	movne	r3, #1
 800611a:	2300      	moveq	r3, #0
 800611c:	b2db      	uxtb	r3, r3
 800611e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006126:	f003 0308 	and.w	r3, r3, #8
 800612a:	2b00      	cmp	r3, #0
 800612c:	d103      	bne.n	8006136 <HAL_UART_IRQHandler+0x17a>
 800612e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006132:	2b00      	cmp	r3, #0
 8006134:	d04f      	beq.n	80061d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 fa81 	bl	800663e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006146:	2b00      	cmp	r3, #0
 8006148:	d041      	beq.n	80061ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	3314      	adds	r3, #20
 8006150:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006154:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006158:	e853 3f00 	ldrex	r3, [r3]
 800615c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006160:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006168:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	3314      	adds	r3, #20
 8006172:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006176:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800617a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006182:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006186:	e841 2300 	strex	r3, r2, [r1]
 800618a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800618e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1d9      	bne.n	800614a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800619a:	2b00      	cmp	r3, #0
 800619c:	d013      	beq.n	80061c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061a2:	4a7e      	ldr	r2, [pc, #504]	@ (800639c <HAL_UART_IRQHandler+0x3e0>)
 80061a4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fd f9be 	bl	800352c <HAL_DMA_Abort_IT>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d016      	beq.n	80061e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80061c0:	4610      	mov	r0, r2
 80061c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c4:	e00e      	b.n	80061e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f993 	bl	80064f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061cc:	e00a      	b.n	80061e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f98f 	bl	80064f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d4:	e006      	b.n	80061e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 f98b 	bl	80064f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80061e2:	e175      	b.n	80064d0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061e4:	bf00      	nop
    return;
 80061e6:	e173      	b.n	80064d0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	f040 814f 	bne.w	8006490 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80061f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061f6:	f003 0310 	and.w	r3, r3, #16
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f000 8148 	beq.w	8006490 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006204:	f003 0310 	and.w	r3, r3, #16
 8006208:	2b00      	cmp	r3, #0
 800620a:	f000 8141 	beq.w	8006490 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800620e:	2300      	movs	r3, #0
 8006210:	60bb      	str	r3, [r7, #8]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	60bb      	str	r3, [r7, #8]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	60bb      	str	r3, [r7, #8]
 8006222:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800622e:	2b00      	cmp	r3, #0
 8006230:	f000 80b6 	beq.w	80063a0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006240:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006244:	2b00      	cmp	r3, #0
 8006246:	f000 8145 	beq.w	80064d4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800624e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006252:	429a      	cmp	r2, r3
 8006254:	f080 813e 	bcs.w	80064d4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800625e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	2b20      	cmp	r3, #32
 8006268:	f000 8088 	beq.w	800637c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	330c      	adds	r3, #12
 8006272:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006276:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800627a:	e853 3f00 	ldrex	r3, [r3]
 800627e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006282:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006286:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800628a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	330c      	adds	r3, #12
 8006294:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006298:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800629c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80062a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80062a8:	e841 2300 	strex	r3, r2, [r1]
 80062ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80062b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d1d9      	bne.n	800626c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	3314      	adds	r3, #20
 80062be:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062c2:	e853 3f00 	ldrex	r3, [r3]
 80062c6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80062c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062ca:	f023 0301 	bic.w	r3, r3, #1
 80062ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	3314      	adds	r3, #20
 80062d8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80062dc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80062e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80062e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80062e8:	e841 2300 	strex	r3, r2, [r1]
 80062ec:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80062ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1e1      	bne.n	80062b8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	3314      	adds	r3, #20
 80062fa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80062fe:	e853 3f00 	ldrex	r3, [r3]
 8006302:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006304:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006306:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800630a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	3314      	adds	r3, #20
 8006314:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006318:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800631a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800631e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006320:	e841 2300 	strex	r3, r2, [r1]
 8006324:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006326:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006328:	2b00      	cmp	r3, #0
 800632a:	d1e3      	bne.n	80062f4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2220      	movs	r2, #32
 8006330:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	330c      	adds	r3, #12
 8006340:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006342:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800634a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800634c:	f023 0310 	bic.w	r3, r3, #16
 8006350:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	330c      	adds	r3, #12
 800635a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800635e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006360:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006362:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006364:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006366:	e841 2300 	strex	r3, r2, [r1]
 800636a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800636c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1e3      	bne.n	800633a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006376:	4618      	mov	r0, r3
 8006378:	f7fd f89d 	bl	80034b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800638a:	b29b      	uxth	r3, r3
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	b29b      	uxth	r3, r3
 8006390:	4619      	mov	r1, r3
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 f8b6 	bl	8006504 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006398:	e09c      	b.n	80064d4 <HAL_UART_IRQHandler+0x518>
 800639a:	bf00      	nop
 800639c:	08006703 	.word	0x08006703
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 808e 	beq.w	80064d8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80063bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f000 8089 	beq.w	80064d8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	330c      	adds	r3, #12
 80063cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d0:	e853 3f00 	ldrex	r3, [r3]
 80063d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	330c      	adds	r3, #12
 80063e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80063ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80063ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063f2:	e841 2300 	strex	r3, r2, [r1]
 80063f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1e3      	bne.n	80063c6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	3314      	adds	r3, #20
 8006404:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006408:	e853 3f00 	ldrex	r3, [r3]
 800640c:	623b      	str	r3, [r7, #32]
   return(result);
 800640e:	6a3b      	ldr	r3, [r7, #32]
 8006410:	f023 0301 	bic.w	r3, r3, #1
 8006414:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	3314      	adds	r3, #20
 800641e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006422:	633a      	str	r2, [r7, #48]	@ 0x30
 8006424:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006426:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006428:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800642a:	e841 2300 	strex	r3, r2, [r1]
 800642e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1e3      	bne.n	80063fe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2220      	movs	r2, #32
 800643a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	330c      	adds	r3, #12
 800644a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	e853 3f00 	ldrex	r3, [r3]
 8006452:	60fb      	str	r3, [r7, #12]
   return(result);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f023 0310 	bic.w	r3, r3, #16
 800645a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	330c      	adds	r3, #12
 8006464:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006468:	61fa      	str	r2, [r7, #28]
 800646a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646c:	69b9      	ldr	r1, [r7, #24]
 800646e:	69fa      	ldr	r2, [r7, #28]
 8006470:	e841 2300 	strex	r3, r2, [r1]
 8006474:	617b      	str	r3, [r7, #20]
   return(result);
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d1e3      	bne.n	8006444 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2202      	movs	r2, #2
 8006480:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006482:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006486:	4619      	mov	r1, r3
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f000 f83b 	bl	8006504 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800648e:	e023      	b.n	80064d8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006498:	2b00      	cmp	r3, #0
 800649a:	d009      	beq.n	80064b0 <HAL_UART_IRQHandler+0x4f4>
 800649c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d003      	beq.n	80064b0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 f93e 	bl	800672a <UART_Transmit_IT>
    return;
 80064ae:	e014      	b.n	80064da <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80064b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d00e      	beq.n	80064da <HAL_UART_IRQHandler+0x51e>
 80064bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d008      	beq.n	80064da <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 f97d 	bl	80067c8 <UART_EndTransmit_IT>
    return;
 80064ce:	e004      	b.n	80064da <HAL_UART_IRQHandler+0x51e>
    return;
 80064d0:	bf00      	nop
 80064d2:	e002      	b.n	80064da <HAL_UART_IRQHandler+0x51e>
      return;
 80064d4:	bf00      	nop
 80064d6:	e000      	b.n	80064da <HAL_UART_IRQHandler+0x51e>
      return;
 80064d8:	bf00      	nop
  }
}
 80064da:	37e8      	adds	r7, #232	@ 0xe8
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80064e8:	bf00      	nop
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bc80      	pop	{r7}
 80064f0:	4770      	bx	lr

080064f2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064f2:	b480      	push	{r7}
 80064f4:	b083      	sub	sp, #12
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80064fa:	bf00      	nop
 80064fc:	370c      	adds	r7, #12
 80064fe:	46bd      	mov	sp, r7
 8006500:	bc80      	pop	{r7}
 8006502:	4770      	bx	lr

08006504 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	460b      	mov	r3, r1
 800650e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	bc80      	pop	{r7}
 8006518:	4770      	bx	lr

0800651a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b086      	sub	sp, #24
 800651e:	af00      	add	r7, sp, #0
 8006520:	60f8      	str	r0, [r7, #12]
 8006522:	60b9      	str	r1, [r7, #8]
 8006524:	603b      	str	r3, [r7, #0]
 8006526:	4613      	mov	r3, r2
 8006528:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800652a:	e03b      	b.n	80065a4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006532:	d037      	beq.n	80065a4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006534:	f7fc f9ac 	bl	8002890 <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	6a3a      	ldr	r2, [r7, #32]
 8006540:	429a      	cmp	r2, r3
 8006542:	d302      	bcc.n	800654a <UART_WaitOnFlagUntilTimeout+0x30>
 8006544:	6a3b      	ldr	r3, [r7, #32]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e03a      	b.n	80065c4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	f003 0304 	and.w	r3, r3, #4
 8006558:	2b00      	cmp	r3, #0
 800655a:	d023      	beq.n	80065a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	2b80      	cmp	r3, #128	@ 0x80
 8006560:	d020      	beq.n	80065a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	2b40      	cmp	r3, #64	@ 0x40
 8006566:	d01d      	beq.n	80065a4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0308 	and.w	r3, r3, #8
 8006572:	2b08      	cmp	r3, #8
 8006574:	d116      	bne.n	80065a4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006576:	2300      	movs	r3, #0
 8006578:	617b      	str	r3, [r7, #20]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	617b      	str	r3, [r7, #20]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	617b      	str	r3, [r7, #20]
 800658a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	f000 f856 	bl	800663e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2208      	movs	r2, #8
 8006596:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e00f      	b.n	80065c4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	4013      	ands	r3, r2
 80065ae:	68ba      	ldr	r2, [r7, #8]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	bf0c      	ite	eq
 80065b4:	2301      	moveq	r3, #1
 80065b6:	2300      	movne	r3, #0
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	461a      	mov	r2, r3
 80065bc:	79fb      	ldrb	r3, [r7, #7]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d0b4      	beq.n	800652c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3718      	adds	r7, #24
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	4613      	mov	r3, r2
 80065d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	88fa      	ldrh	r2, [r7, #6]
 80065e4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	88fa      	ldrh	r2, [r7, #6]
 80065ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2222      	movs	r2, #34	@ 0x22
 80065f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d007      	beq.n	8006612 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68da      	ldr	r2, [r3, #12]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006610:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	695a      	ldr	r2, [r3, #20]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f042 0201 	orr.w	r2, r2, #1
 8006620:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68da      	ldr	r2, [r3, #12]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f042 0220 	orr.w	r2, r2, #32
 8006630:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3714      	adds	r7, #20
 8006638:	46bd      	mov	sp, r7
 800663a:	bc80      	pop	{r7}
 800663c:	4770      	bx	lr

0800663e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800663e:	b480      	push	{r7}
 8006640:	b095      	sub	sp, #84	@ 0x54
 8006642:	af00      	add	r7, sp, #0
 8006644:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	330c      	adds	r3, #12
 800664c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006650:	e853 3f00 	ldrex	r3, [r3]
 8006654:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006658:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800665c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	330c      	adds	r3, #12
 8006664:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006666:	643a      	str	r2, [r7, #64]	@ 0x40
 8006668:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800666c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800666e:	e841 2300 	strex	r3, r2, [r1]
 8006672:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1e5      	bne.n	8006646 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	3314      	adds	r3, #20
 8006680:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006682:	6a3b      	ldr	r3, [r7, #32]
 8006684:	e853 3f00 	ldrex	r3, [r3]
 8006688:	61fb      	str	r3, [r7, #28]
   return(result);
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	f023 0301 	bic.w	r3, r3, #1
 8006690:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3314      	adds	r3, #20
 8006698:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800669a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800669c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066a2:	e841 2300 	strex	r3, r2, [r1]
 80066a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d1e5      	bne.n	800667a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d119      	bne.n	80066ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	330c      	adds	r3, #12
 80066bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	e853 3f00 	ldrex	r3, [r3]
 80066c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	f023 0310 	bic.w	r3, r3, #16
 80066cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	330c      	adds	r3, #12
 80066d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066d6:	61ba      	str	r2, [r7, #24]
 80066d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066da:	6979      	ldr	r1, [r7, #20]
 80066dc:	69ba      	ldr	r2, [r7, #24]
 80066de:	e841 2300 	strex	r3, r2, [r1]
 80066e2:	613b      	str	r3, [r7, #16]
   return(result);
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1e5      	bne.n	80066b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2220      	movs	r2, #32
 80066ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80066f8:	bf00      	nop
 80066fa:	3754      	adds	r7, #84	@ 0x54
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bc80      	pop	{r7}
 8006700:	4770      	bx	lr

08006702 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b084      	sub	sp, #16
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800670e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2200      	movs	r2, #0
 8006714:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f7ff fee8 	bl	80064f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006722:	bf00      	nop
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800672a:	b480      	push	{r7}
 800672c:	b085      	sub	sp, #20
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006738:	b2db      	uxtb	r3, r3
 800673a:	2b21      	cmp	r3, #33	@ 0x21
 800673c:	d13e      	bne.n	80067bc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006746:	d114      	bne.n	8006772 <UART_Transmit_IT+0x48>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d110      	bne.n	8006772 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6a1b      	ldr	r3, [r3, #32]
 8006754:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	881b      	ldrh	r3, [r3, #0]
 800675a:	461a      	mov	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006764:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	1c9a      	adds	r2, r3, #2
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	621a      	str	r2, [r3, #32]
 8006770:	e008      	b.n	8006784 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	1c59      	adds	r1, r3, #1
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	6211      	str	r1, [r2, #32]
 800677c:	781a      	ldrb	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006788:	b29b      	uxth	r3, r3
 800678a:	3b01      	subs	r3, #1
 800678c:	b29b      	uxth	r3, r3
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	4619      	mov	r1, r3
 8006792:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006794:	2b00      	cmp	r3, #0
 8006796:	d10f      	bne.n	80067b8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68da      	ldr	r2, [r3, #12]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80067a6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68da      	ldr	r2, [r3, #12]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067b6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80067b8:	2300      	movs	r3, #0
 80067ba:	e000      	b.n	80067be <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80067bc:	2302      	movs	r3, #2
  }
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3714      	adds	r7, #20
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bc80      	pop	{r7}
 80067c6:	4770      	bx	lr

080067c8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b082      	sub	sp, #8
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68da      	ldr	r2, [r3, #12]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067de:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2220      	movs	r2, #32
 80067e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f7ff fe79 	bl	80064e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80067ee:	2300      	movs	r3, #0
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3708      	adds	r7, #8
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b08c      	sub	sp, #48	@ 0x30
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006806:	b2db      	uxtb	r3, r3
 8006808:	2b22      	cmp	r3, #34	@ 0x22
 800680a:	f040 80ae 	bne.w	800696a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006816:	d117      	bne.n	8006848 <UART_Receive_IT+0x50>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	691b      	ldr	r3, [r3, #16]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d113      	bne.n	8006848 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006820:	2300      	movs	r3, #0
 8006822:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006828:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	b29b      	uxth	r3, r3
 8006832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006836:	b29a      	uxth	r2, r3
 8006838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006840:	1c9a      	adds	r2, r3, #2
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	629a      	str	r2, [r3, #40]	@ 0x28
 8006846:	e026      	b.n	8006896 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800684c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800684e:	2300      	movs	r3, #0
 8006850:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800685a:	d007      	beq.n	800686c <UART_Receive_IT+0x74>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10a      	bne.n	800687a <UART_Receive_IT+0x82>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	691b      	ldr	r3, [r3, #16]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d106      	bne.n	800687a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	b2da      	uxtb	r2, r3
 8006874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006876:	701a      	strb	r2, [r3, #0]
 8006878:	e008      	b.n	800688c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	b2db      	uxtb	r3, r3
 8006882:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006886:	b2da      	uxtb	r2, r3
 8006888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800688a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006890:	1c5a      	adds	r2, r3, #1
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800689a:	b29b      	uxth	r3, r3
 800689c:	3b01      	subs	r3, #1
 800689e:	b29b      	uxth	r3, r3
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	4619      	mov	r1, r3
 80068a4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d15d      	bne.n	8006966 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68da      	ldr	r2, [r3, #12]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f022 0220 	bic.w	r2, r2, #32
 80068b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68da      	ldr	r2, [r3, #12]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	695a      	ldr	r2, [r3, #20]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f022 0201 	bic.w	r2, r2, #1
 80068d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2220      	movs	r2, #32
 80068de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d135      	bne.n	800695c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	330c      	adds	r3, #12
 80068fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	e853 3f00 	ldrex	r3, [r3]
 8006904:	613b      	str	r3, [r7, #16]
   return(result);
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f023 0310 	bic.w	r3, r3, #16
 800690c:	627b      	str	r3, [r7, #36]	@ 0x24
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	330c      	adds	r3, #12
 8006914:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006916:	623a      	str	r2, [r7, #32]
 8006918:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691a:	69f9      	ldr	r1, [r7, #28]
 800691c:	6a3a      	ldr	r2, [r7, #32]
 800691e:	e841 2300 	strex	r3, r2, [r1]
 8006922:	61bb      	str	r3, [r7, #24]
   return(result);
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1e5      	bne.n	80068f6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 0310 	and.w	r3, r3, #16
 8006934:	2b10      	cmp	r3, #16
 8006936:	d10a      	bne.n	800694e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006938:	2300      	movs	r3, #0
 800693a:	60fb      	str	r3, [r7, #12]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	60fb      	str	r3, [r7, #12]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	60fb      	str	r3, [r7, #12]
 800694c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006952:	4619      	mov	r1, r3
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f7ff fdd5 	bl	8006504 <HAL_UARTEx_RxEventCallback>
 800695a:	e002      	b.n	8006962 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f7fb fc53 	bl	8002208 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006962:	2300      	movs	r3, #0
 8006964:	e002      	b.n	800696c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006966:	2300      	movs	r3, #0
 8006968:	e000      	b.n	800696c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800696a:	2302      	movs	r3, #2
  }
}
 800696c:	4618      	mov	r0, r3
 800696e:	3730      	adds	r7, #48	@ 0x30
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	68da      	ldr	r2, [r3, #12]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	430a      	orrs	r2, r1
 8006990:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	689a      	ldr	r2, [r3, #8]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	431a      	orrs	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	695b      	ldr	r3, [r3, #20]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80069ae:	f023 030c 	bic.w	r3, r3, #12
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	6812      	ldr	r2, [r2, #0]
 80069b6:	68b9      	ldr	r1, [r7, #8]
 80069b8:	430b      	orrs	r3, r1
 80069ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	699a      	ldr	r2, [r3, #24]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	430a      	orrs	r2, r1
 80069d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a2c      	ldr	r2, [pc, #176]	@ (8006a88 <UART_SetConfig+0x114>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d103      	bne.n	80069e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80069dc:	f7fe fbe4 	bl	80051a8 <HAL_RCC_GetPCLK2Freq>
 80069e0:	60f8      	str	r0, [r7, #12]
 80069e2:	e002      	b.n	80069ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80069e4:	f7fe fbcc 	bl	8005180 <HAL_RCC_GetPCLK1Freq>
 80069e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069ea:	68fa      	ldr	r2, [r7, #12]
 80069ec:	4613      	mov	r3, r2
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	4413      	add	r3, r2
 80069f2:	009a      	lsls	r2, r3, #2
 80069f4:	441a      	add	r2, r3
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a00:	4a22      	ldr	r2, [pc, #136]	@ (8006a8c <UART_SetConfig+0x118>)
 8006a02:	fba2 2303 	umull	r2, r3, r2, r3
 8006a06:	095b      	lsrs	r3, r3, #5
 8006a08:	0119      	lsls	r1, r3, #4
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	4413      	add	r3, r2
 8006a12:	009a      	lsls	r2, r3, #2
 8006a14:	441a      	add	r2, r3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a20:	4b1a      	ldr	r3, [pc, #104]	@ (8006a8c <UART_SetConfig+0x118>)
 8006a22:	fba3 0302 	umull	r0, r3, r3, r2
 8006a26:	095b      	lsrs	r3, r3, #5
 8006a28:	2064      	movs	r0, #100	@ 0x64
 8006a2a:	fb00 f303 	mul.w	r3, r0, r3
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	011b      	lsls	r3, r3, #4
 8006a32:	3332      	adds	r3, #50	@ 0x32
 8006a34:	4a15      	ldr	r2, [pc, #84]	@ (8006a8c <UART_SetConfig+0x118>)
 8006a36:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3a:	095b      	lsrs	r3, r3, #5
 8006a3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a40:	4419      	add	r1, r3
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	4613      	mov	r3, r2
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4413      	add	r3, r2
 8006a4a:	009a      	lsls	r2, r3, #2
 8006a4c:	441a      	add	r2, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a58:	4b0c      	ldr	r3, [pc, #48]	@ (8006a8c <UART_SetConfig+0x118>)
 8006a5a:	fba3 0302 	umull	r0, r3, r3, r2
 8006a5e:	095b      	lsrs	r3, r3, #5
 8006a60:	2064      	movs	r0, #100	@ 0x64
 8006a62:	fb00 f303 	mul.w	r3, r0, r3
 8006a66:	1ad3      	subs	r3, r2, r3
 8006a68:	011b      	lsls	r3, r3, #4
 8006a6a:	3332      	adds	r3, #50	@ 0x32
 8006a6c:	4a07      	ldr	r2, [pc, #28]	@ (8006a8c <UART_SetConfig+0x118>)
 8006a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a72:	095b      	lsrs	r3, r3, #5
 8006a74:	f003 020f 	and.w	r2, r3, #15
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	440a      	add	r2, r1
 8006a7e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006a80:	bf00      	nop
 8006a82:	3710      	adds	r7, #16
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	40013800 	.word	0x40013800
 8006a8c:	51eb851f 	.word	0x51eb851f

08006a90 <__NVIC_SetPriority>:
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	4603      	mov	r3, r0
 8006a98:	6039      	str	r1, [r7, #0]
 8006a9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	db0a      	blt.n	8006aba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	b2da      	uxtb	r2, r3
 8006aa8:	490c      	ldr	r1, [pc, #48]	@ (8006adc <__NVIC_SetPriority+0x4c>)
 8006aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aae:	0112      	lsls	r2, r2, #4
 8006ab0:	b2d2      	uxtb	r2, r2
 8006ab2:	440b      	add	r3, r1
 8006ab4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006ab8:	e00a      	b.n	8006ad0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	b2da      	uxtb	r2, r3
 8006abe:	4908      	ldr	r1, [pc, #32]	@ (8006ae0 <__NVIC_SetPriority+0x50>)
 8006ac0:	79fb      	ldrb	r3, [r7, #7]
 8006ac2:	f003 030f 	and.w	r3, r3, #15
 8006ac6:	3b04      	subs	r3, #4
 8006ac8:	0112      	lsls	r2, r2, #4
 8006aca:	b2d2      	uxtb	r2, r2
 8006acc:	440b      	add	r3, r1
 8006ace:	761a      	strb	r2, [r3, #24]
}
 8006ad0:	bf00      	nop
 8006ad2:	370c      	adds	r7, #12
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bc80      	pop	{r7}
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop
 8006adc:	e000e100 	.word	0xe000e100
 8006ae0:	e000ed00 	.word	0xe000ed00

08006ae4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006ae8:	4b05      	ldr	r3, [pc, #20]	@ (8006b00 <SysTick_Handler+0x1c>)
 8006aea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006aec:	f002 fe7e 	bl	80097ec <xTaskGetSchedulerState>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d001      	beq.n	8006afa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006af6:	f003 fe07 	bl	800a708 <xPortSysTickHandler>
  }
}
 8006afa:	bf00      	nop
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	e000e010 	.word	0xe000e010

08006b04 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006b04:	b580      	push	{r7, lr}
 8006b06:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006b08:	2100      	movs	r1, #0
 8006b0a:	f06f 0004 	mvn.w	r0, #4
 8006b0e:	f7ff ffbf 	bl	8006a90 <__NVIC_SetPriority>
#endif
}
 8006b12:	bf00      	nop
 8006b14:	bd80      	pop	{r7, pc}
	...

08006b18 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b1e:	f3ef 8305 	mrs	r3, IPSR
 8006b22:	603b      	str	r3, [r7, #0]
  return(result);
 8006b24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d003      	beq.n	8006b32 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006b2a:	f06f 0305 	mvn.w	r3, #5
 8006b2e:	607b      	str	r3, [r7, #4]
 8006b30:	e00c      	b.n	8006b4c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006b32:	4b09      	ldr	r3, [pc, #36]	@ (8006b58 <osKernelInitialize+0x40>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d105      	bne.n	8006b46 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006b3a:	4b07      	ldr	r3, [pc, #28]	@ (8006b58 <osKernelInitialize+0x40>)
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006b40:	2300      	movs	r3, #0
 8006b42:	607b      	str	r3, [r7, #4]
 8006b44:	e002      	b.n	8006b4c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006b46:	f04f 33ff 	mov.w	r3, #4294967295
 8006b4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006b4c:	687b      	ldr	r3, [r7, #4]
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	370c      	adds	r7, #12
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bc80      	pop	{r7}
 8006b56:	4770      	bx	lr
 8006b58:	200003ec 	.word	0x200003ec

08006b5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b62:	f3ef 8305 	mrs	r3, IPSR
 8006b66:	603b      	str	r3, [r7, #0]
  return(result);
 8006b68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d003      	beq.n	8006b76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006b6e:	f06f 0305 	mvn.w	r3, #5
 8006b72:	607b      	str	r3, [r7, #4]
 8006b74:	e010      	b.n	8006b98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006b76:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba4 <osKernelStart+0x48>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d109      	bne.n	8006b92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006b7e:	f7ff ffc1 	bl	8006b04 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006b82:	4b08      	ldr	r3, [pc, #32]	@ (8006ba4 <osKernelStart+0x48>)
 8006b84:	2202      	movs	r2, #2
 8006b86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006b88:	f002 f9b0 	bl	8008eec <vTaskStartScheduler>
      stat = osOK;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	607b      	str	r3, [r7, #4]
 8006b90:	e002      	b.n	8006b98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006b92:	f04f 33ff 	mov.w	r3, #4294967295
 8006b96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006b98:	687b      	ldr	r3, [r7, #4]
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3708      	adds	r7, #8
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	200003ec 	.word	0x200003ec

08006ba8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bae:	f3ef 8305 	mrs	r3, IPSR
 8006bb2:	603b      	str	r3, [r7, #0]
  return(result);
 8006bb4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d003      	beq.n	8006bc2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8006bba:	f002 fac1 	bl	8009140 <xTaskGetTickCountFromISR>
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	e002      	b.n	8006bc8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8006bc2:	f002 faaf 	bl	8009124 <xTaskGetTickCount>
 8006bc6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8006bc8:	687b      	ldr	r3, [r7, #4]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3708      	adds	r7, #8
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}

08006bd2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006bd2:	b580      	push	{r7, lr}
 8006bd4:	b08e      	sub	sp, #56	@ 0x38
 8006bd6:	af04      	add	r7, sp, #16
 8006bd8:	60f8      	str	r0, [r7, #12]
 8006bda:	60b9      	str	r1, [r7, #8]
 8006bdc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006bde:	2300      	movs	r3, #0
 8006be0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006be2:	f3ef 8305 	mrs	r3, IPSR
 8006be6:	617b      	str	r3, [r7, #20]
  return(result);
 8006be8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d17e      	bne.n	8006cec <osThreadNew+0x11a>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d07b      	beq.n	8006cec <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006bf4:	2380      	movs	r3, #128	@ 0x80
 8006bf6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006bf8:	2318      	movs	r3, #24
 8006bfa:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006c00:	f04f 33ff 	mov.w	r3, #4294967295
 8006c04:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d045      	beq.n	8006c98 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d002      	beq.n	8006c1a <osThreadNew+0x48>
        name = attr->name;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d002      	beq.n	8006c28 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	699b      	ldr	r3, [r3, #24]
 8006c26:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d008      	beq.n	8006c40 <osThreadNew+0x6e>
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	2b38      	cmp	r3, #56	@ 0x38
 8006c32:	d805      	bhi.n	8006c40 <osThreadNew+0x6e>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f003 0301 	and.w	r3, r3, #1
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d001      	beq.n	8006c44 <osThreadNew+0x72>
        return (NULL);
 8006c40:	2300      	movs	r3, #0
 8006c42:	e054      	b.n	8006cee <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	695b      	ldr	r3, [r3, #20]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d003      	beq.n	8006c54 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	695b      	ldr	r3, [r3, #20]
 8006c50:	089b      	lsrs	r3, r3, #2
 8006c52:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00e      	beq.n	8006c7a <osThreadNew+0xa8>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	2ba7      	cmp	r3, #167	@ 0xa7
 8006c62:	d90a      	bls.n	8006c7a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d006      	beq.n	8006c7a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	695b      	ldr	r3, [r3, #20]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d002      	beq.n	8006c7a <osThreadNew+0xa8>
        mem = 1;
 8006c74:	2301      	movs	r3, #1
 8006c76:	61bb      	str	r3, [r7, #24]
 8006c78:	e010      	b.n	8006c9c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d10c      	bne.n	8006c9c <osThreadNew+0xca>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	68db      	ldr	r3, [r3, #12]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d108      	bne.n	8006c9c <osThreadNew+0xca>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	691b      	ldr	r3, [r3, #16]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d104      	bne.n	8006c9c <osThreadNew+0xca>
          mem = 0;
 8006c92:	2300      	movs	r3, #0
 8006c94:	61bb      	str	r3, [r7, #24]
 8006c96:	e001      	b.n	8006c9c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006c9c:	69bb      	ldr	r3, [r7, #24]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d110      	bne.n	8006cc4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006caa:	9202      	str	r2, [sp, #8]
 8006cac:	9301      	str	r3, [sp, #4]
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	9300      	str	r3, [sp, #0]
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	6a3a      	ldr	r2, [r7, #32]
 8006cb6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f001 fcfd 	bl	80086b8 <xTaskCreateStatic>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	613b      	str	r3, [r7, #16]
 8006cc2:	e013      	b.n	8006cec <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d110      	bne.n	8006cec <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006cca:	6a3b      	ldr	r3, [r7, #32]
 8006ccc:	b29a      	uxth	r2, r3
 8006cce:	f107 0310 	add.w	r3, r7, #16
 8006cd2:	9301      	str	r3, [sp, #4]
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	9300      	str	r3, [sp, #0]
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f001 fd4b 	bl	8008778 <xTaskCreate>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d001      	beq.n	8006cec <osThreadNew+0x11a>
            hTask = NULL;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006cec:	693b      	ldr	r3, [r7, #16]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3728      	adds	r7, #40	@ 0x28
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}

08006cf6 <osThreadSetPriority>:
  }

  return (sz);
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 8006cf6:	b580      	push	{r7, lr}
 8006cf8:	b086      	sub	sp, #24
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
 8006cfe:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d04:	f3ef 8305 	mrs	r3, IPSR
 8006d08:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d003      	beq.n	8006d18 <osThreadSetPriority+0x22>
    stat = osErrorISR;
 8006d10:	f06f 0305 	mvn.w	r3, #5
 8006d14:	617b      	str	r3, [r7, #20]
 8006d16:	e013      	b.n	8006d40 <osThreadSetPriority+0x4a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d005      	beq.n	8006d2a <osThreadSetPriority+0x34>
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	dd02      	ble.n	8006d2a <osThreadSetPriority+0x34>
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	2b38      	cmp	r3, #56	@ 0x38
 8006d28:	dd03      	ble.n	8006d32 <osThreadSetPriority+0x3c>
    stat = osErrorParameter;
 8006d2a:	f06f 0303 	mvn.w	r3, #3
 8006d2e:	617b      	str	r3, [r7, #20]
 8006d30:	e006      	b.n	8006d40 <osThreadSetPriority+0x4a>
  }
  else {
    stat = osOK;
 8006d32:	2300      	movs	r3, #0
 8006d34:	617b      	str	r3, [r7, #20]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	4619      	mov	r1, r3
 8006d3a:	6938      	ldr	r0, [r7, #16]
 8006d3c:	f001 ff30 	bl	8008ba0 <vTaskPrioritySet>
  }

  return (stat);
 8006d40:	697b      	ldr	r3, [r7, #20]
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3718      	adds	r7, #24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}

08006d4a <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8006d4a:	b580      	push	{r7, lr}
 8006d4c:	b086      	sub	sp, #24
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d56:	f3ef 8305 	mrs	r3, IPSR
 8006d5a:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d003      	beq.n	8006d6a <osThreadSuspend+0x20>
    stat = osErrorISR;
 8006d62:	f06f 0305 	mvn.w	r3, #5
 8006d66:	617b      	str	r3, [r7, #20]
 8006d68:	e00b      	b.n	8006d82 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d103      	bne.n	8006d78 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8006d70:	f06f 0303 	mvn.w	r3, #3
 8006d74:	617b      	str	r3, [r7, #20]
 8006d76:	e004      	b.n	8006d82 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8006d7c:	6938      	ldr	r0, [r7, #16]
 8006d7e:	f001 ffad 	bl	8008cdc <vTaskSuspend>
  }

  return (stat);
 8006d82:	697b      	ldr	r3, [r7, #20]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3718      	adds	r7, #24
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b086      	sub	sp, #24
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d98:	f3ef 8305 	mrs	r3, IPSR
 8006d9c:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d003      	beq.n	8006dac <osThreadResume+0x20>
    stat = osErrorISR;
 8006da4:	f06f 0305 	mvn.w	r3, #5
 8006da8:	617b      	str	r3, [r7, #20]
 8006daa:	e00b      	b.n	8006dc4 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d103      	bne.n	8006dba <osThreadResume+0x2e>
    stat = osErrorParameter;
 8006db2:	f06f 0303 	mvn.w	r3, #3
 8006db6:	617b      	str	r3, [r7, #20]
 8006db8:	e004      	b.n	8006dc4 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8006dbe:	6938      	ldr	r0, [r7, #16]
 8006dc0:	f002 f834 	bl	8008e2c <vTaskResume>
  }

  return (stat);
 8006dc4:	697b      	ldr	r3, [r7, #20]
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3718      	adds	r7, #24
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}

08006dce <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b084      	sub	sp, #16
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dd6:	f3ef 8305 	mrs	r3, IPSR
 8006dda:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ddc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d003      	beq.n	8006dea <osDelay+0x1c>
    stat = osErrorISR;
 8006de2:	f06f 0305 	mvn.w	r3, #5
 8006de6:	60fb      	str	r3, [r7, #12]
 8006de8:	e007      	b.n	8006dfa <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006dea:	2300      	movs	r3, #0
 8006dec:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d002      	beq.n	8006dfa <osDelay+0x2c>
      vTaskDelay(ticks);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f001 fe9d 	bl	8008b34 <vTaskDelay>
    }
  }

  return (stat);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3710      	adds	r7, #16
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}

08006e04 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b086      	sub	sp, #24
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e0c:	f3ef 8305 	mrs	r3, IPSR
 8006e10:	60fb      	str	r3, [r7, #12]
  return(result);
 8006e12:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d003      	beq.n	8006e20 <osDelayUntil+0x1c>
    stat = osErrorISR;
 8006e18:	f06f 0305 	mvn.w	r3, #5
 8006e1c:	617b      	str	r3, [r7, #20]
 8006e1e:	e019      	b.n	8006e54 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8006e20:	2300      	movs	r3, #0
 8006e22:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8006e24:	f002 f97e 	bl	8009124 <xTaskGetTickCount>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d009      	beq.n	8006e4e <osDelayUntil+0x4a>
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	db06      	blt.n	8006e4e <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8006e40:	f107 0308 	add.w	r3, r7, #8
 8006e44:	6939      	ldr	r1, [r7, #16]
 8006e46:	4618      	mov	r0, r3
 8006e48:	f001 fdf4 	bl	8008a34 <vTaskDelayUntil>
 8006e4c:	e002      	b.n	8006e54 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8006e4e:	f06f 0303 	mvn.w	r3, #3
 8006e52:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006e54:	697b      	ldr	r3, [r7, #20]
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3718      	adds	r7, #24
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b086      	sub	sp, #24
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8006e66:	2300      	movs	r3, #0
 8006e68:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e6a:	f3ef 8305 	mrs	r3, IPSR
 8006e6e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006e70:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d12d      	bne.n	8006ed2 <osEventFlagsNew+0x74>
    mem = -1;
 8006e76:	f04f 33ff 	mov.w	r3, #4294967295
 8006e7a:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d015      	beq.n	8006eae <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d006      	beq.n	8006e98 <osEventFlagsNew+0x3a>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	2b1f      	cmp	r3, #31
 8006e90:	d902      	bls.n	8006e98 <osEventFlagsNew+0x3a>
        mem = 1;
 8006e92:	2301      	movs	r3, #1
 8006e94:	613b      	str	r3, [r7, #16]
 8006e96:	e00c      	b.n	8006eb2 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d108      	bne.n	8006eb2 <osEventFlagsNew+0x54>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d104      	bne.n	8006eb2 <osEventFlagsNew+0x54>
          mem = 0;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	613b      	str	r3, [r7, #16]
 8006eac:	e001      	b.n	8006eb2 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d106      	bne.n	8006ec6 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f000 fa7f 	bl	80073c0 <xEventGroupCreateStatic>
 8006ec2:	6178      	str	r0, [r7, #20]
 8006ec4:	e005      	b.n	8006ed2 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d102      	bne.n	8006ed2 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8006ecc:	f000 fab1 	bl	8007432 <xEventGroupCreate>
 8006ed0:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8006ed2:	697b      	ldr	r3, [r7, #20]
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3718      	adds	r7, #24
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b088      	sub	sp, #32
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ee8:	f3ef 8305 	mrs	r3, IPSR
 8006eec:	60bb      	str	r3, [r7, #8]
  return(result);
 8006eee:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d174      	bne.n	8006fde <osMutexNew+0x102>
    if (attr != NULL) {
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d003      	beq.n	8006f02 <osMutexNew+0x26>
      type = attr->attr_bits;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	61bb      	str	r3, [r7, #24]
 8006f00:	e001      	b.n	8006f06 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006f02:	2300      	movs	r3, #0
 8006f04:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006f06:	69bb      	ldr	r3, [r7, #24]
 8006f08:	f003 0301 	and.w	r3, r3, #1
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d002      	beq.n	8006f16 <osMutexNew+0x3a>
      rmtx = 1U;
 8006f10:	2301      	movs	r3, #1
 8006f12:	617b      	str	r3, [r7, #20]
 8006f14:	e001      	b.n	8006f1a <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006f16:	2300      	movs	r3, #0
 8006f18:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	f003 0308 	and.w	r3, r3, #8
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d15c      	bne.n	8006fde <osMutexNew+0x102>
      mem = -1;
 8006f24:	f04f 33ff 	mov.w	r3, #4294967295
 8006f28:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d015      	beq.n	8006f5c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d006      	beq.n	8006f46 <osMutexNew+0x6a>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	68db      	ldr	r3, [r3, #12]
 8006f3c:	2b4f      	cmp	r3, #79	@ 0x4f
 8006f3e:	d902      	bls.n	8006f46 <osMutexNew+0x6a>
          mem = 1;
 8006f40:	2301      	movs	r3, #1
 8006f42:	613b      	str	r3, [r7, #16]
 8006f44:	e00c      	b.n	8006f60 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d108      	bne.n	8006f60 <osMutexNew+0x84>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d104      	bne.n	8006f60 <osMutexNew+0x84>
            mem = 0;
 8006f56:	2300      	movs	r3, #0
 8006f58:	613b      	str	r3, [r7, #16]
 8006f5a:	e001      	b.n	8006f60 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d112      	bne.n	8006f8c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d007      	beq.n	8006f7c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	4619      	mov	r1, r3
 8006f72:	2004      	movs	r0, #4
 8006f74:	f000 fc9d 	bl	80078b2 <xQueueCreateMutexStatic>
 8006f78:	61f8      	str	r0, [r7, #28]
 8006f7a:	e016      	b.n	8006faa <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	4619      	mov	r1, r3
 8006f82:	2001      	movs	r0, #1
 8006f84:	f000 fc95 	bl	80078b2 <xQueueCreateMutexStatic>
 8006f88:	61f8      	str	r0, [r7, #28]
 8006f8a:	e00e      	b.n	8006faa <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10b      	bne.n	8006faa <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d004      	beq.n	8006fa2 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8006f98:	2004      	movs	r0, #4
 8006f9a:	f000 fc72 	bl	8007882 <xQueueCreateMutex>
 8006f9e:	61f8      	str	r0, [r7, #28]
 8006fa0:	e003      	b.n	8006faa <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006fa2:	2001      	movs	r0, #1
 8006fa4:	f000 fc6d 	bl	8007882 <xQueueCreateMutex>
 8006fa8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d00c      	beq.n	8006fca <osMutexNew+0xee>
        if (attr != NULL) {
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d003      	beq.n	8006fbe <osMutexNew+0xe2>
          name = attr->name;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	60fb      	str	r3, [r7, #12]
 8006fbc:	e001      	b.n	8006fc2 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006fc2:	68f9      	ldr	r1, [r7, #12]
 8006fc4:	69f8      	ldr	r0, [r7, #28]
 8006fc6:	f001 fb1b 	bl	8008600 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d006      	beq.n	8006fde <osMutexNew+0x102>
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d003      	beq.n	8006fde <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	f043 0301 	orr.w	r3, r3, #1
 8006fdc:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006fde:	69fb      	ldr	r3, [r7, #28]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3720      	adds	r7, #32
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f023 0301 	bic.w	r3, r3, #1
 8006ff8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f003 0301 	and.w	r3, r3, #1
 8007000:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007002:	2300      	movs	r3, #0
 8007004:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007006:	f3ef 8305 	mrs	r3, IPSR
 800700a:	60bb      	str	r3, [r7, #8]
  return(result);
 800700c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800700e:	2b00      	cmp	r3, #0
 8007010:	d003      	beq.n	800701a <osMutexAcquire+0x32>
    stat = osErrorISR;
 8007012:	f06f 0305 	mvn.w	r3, #5
 8007016:	617b      	str	r3, [r7, #20]
 8007018:	e02c      	b.n	8007074 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d103      	bne.n	8007028 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8007020:	f06f 0303 	mvn.w	r3, #3
 8007024:	617b      	str	r3, [r7, #20]
 8007026:	e025      	b.n	8007074 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d011      	beq.n	8007052 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800702e:	6839      	ldr	r1, [r7, #0]
 8007030:	6938      	ldr	r0, [r7, #16]
 8007032:	f000 fc8e 	bl	8007952 <xQueueTakeMutexRecursive>
 8007036:	4603      	mov	r3, r0
 8007038:	2b01      	cmp	r3, #1
 800703a:	d01b      	beq.n	8007074 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d003      	beq.n	800704a <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8007042:	f06f 0301 	mvn.w	r3, #1
 8007046:	617b      	str	r3, [r7, #20]
 8007048:	e014      	b.n	8007074 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800704a:	f06f 0302 	mvn.w	r3, #2
 800704e:	617b      	str	r3, [r7, #20]
 8007050:	e010      	b.n	8007074 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007052:	6839      	ldr	r1, [r7, #0]
 8007054:	6938      	ldr	r0, [r7, #16]
 8007056:	f000 ff35 	bl	8007ec4 <xQueueSemaphoreTake>
 800705a:	4603      	mov	r3, r0
 800705c:	2b01      	cmp	r3, #1
 800705e:	d009      	beq.n	8007074 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d003      	beq.n	800706e <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8007066:	f06f 0301 	mvn.w	r3, #1
 800706a:	617b      	str	r3, [r7, #20]
 800706c:	e002      	b.n	8007074 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800706e:	f06f 0302 	mvn.w	r3, #2
 8007072:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8007074:	697b      	ldr	r3, [r7, #20]
}
 8007076:	4618      	mov	r0, r3
 8007078:	3718      	adds	r7, #24
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}

0800707e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800707e:	b580      	push	{r7, lr}
 8007080:	b086      	sub	sp, #24
 8007082:	af00      	add	r7, sp, #0
 8007084:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f023 0301 	bic.w	r3, r3, #1
 800708c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f003 0301 	and.w	r3, r3, #1
 8007094:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007096:	2300      	movs	r3, #0
 8007098:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800709a:	f3ef 8305 	mrs	r3, IPSR
 800709e:	60bb      	str	r3, [r7, #8]
  return(result);
 80070a0:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d003      	beq.n	80070ae <osMutexRelease+0x30>
    stat = osErrorISR;
 80070a6:	f06f 0305 	mvn.w	r3, #5
 80070aa:	617b      	str	r3, [r7, #20]
 80070ac:	e01f      	b.n	80070ee <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d103      	bne.n	80070bc <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80070b4:	f06f 0303 	mvn.w	r3, #3
 80070b8:	617b      	str	r3, [r7, #20]
 80070ba:	e018      	b.n	80070ee <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d009      	beq.n	80070d6 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80070c2:	6938      	ldr	r0, [r7, #16]
 80070c4:	f000 fc10 	bl	80078e8 <xQueueGiveMutexRecursive>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b01      	cmp	r3, #1
 80070cc:	d00f      	beq.n	80070ee <osMutexRelease+0x70>
        stat = osErrorResource;
 80070ce:	f06f 0302 	mvn.w	r3, #2
 80070d2:	617b      	str	r3, [r7, #20]
 80070d4:	e00b      	b.n	80070ee <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80070d6:	2300      	movs	r3, #0
 80070d8:	2200      	movs	r2, #0
 80070da:	2100      	movs	r1, #0
 80070dc:	6938      	ldr	r0, [r7, #16]
 80070de:	f000 fc6f 	bl	80079c0 <xQueueGenericSend>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d002      	beq.n	80070ee <osMutexRelease+0x70>
        stat = osErrorResource;
 80070e8:	f06f 0302 	mvn.w	r3, #2
 80070ec:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80070ee:	697b      	ldr	r3, [r7, #20]
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3718      	adds	r7, #24
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b08a      	sub	sp, #40	@ 0x28
 80070fc:	af02      	add	r7, sp, #8
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007104:	2300      	movs	r3, #0
 8007106:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007108:	f3ef 8305 	mrs	r3, IPSR
 800710c:	613b      	str	r3, [r7, #16]
  return(result);
 800710e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007110:	2b00      	cmp	r3, #0
 8007112:	d15f      	bne.n	80071d4 <osMessageQueueNew+0xdc>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d05c      	beq.n	80071d4 <osMessageQueueNew+0xdc>
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d059      	beq.n	80071d4 <osMessageQueueNew+0xdc>
    mem = -1;
 8007120:	f04f 33ff 	mov.w	r3, #4294967295
 8007124:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d029      	beq.n	8007180 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d012      	beq.n	800715a <osMessageQueueNew+0x62>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	2b4f      	cmp	r3, #79	@ 0x4f
 800713a:	d90e      	bls.n	800715a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00a      	beq.n	800715a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	695a      	ldr	r2, [r3, #20]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	68b9      	ldr	r1, [r7, #8]
 800714c:	fb01 f303 	mul.w	r3, r1, r3
 8007150:	429a      	cmp	r2, r3
 8007152:	d302      	bcc.n	800715a <osMessageQueueNew+0x62>
        mem = 1;
 8007154:	2301      	movs	r3, #1
 8007156:	61bb      	str	r3, [r7, #24]
 8007158:	e014      	b.n	8007184 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d110      	bne.n	8007184 <osMessageQueueNew+0x8c>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d10c      	bne.n	8007184 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800716e:	2b00      	cmp	r3, #0
 8007170:	d108      	bne.n	8007184 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	695b      	ldr	r3, [r3, #20]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d104      	bne.n	8007184 <osMessageQueueNew+0x8c>
          mem = 0;
 800717a:	2300      	movs	r3, #0
 800717c:	61bb      	str	r3, [r7, #24]
 800717e:	e001      	b.n	8007184 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007180:	2300      	movs	r3, #0
 8007182:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d10b      	bne.n	80071a2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	691a      	ldr	r2, [r3, #16]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	2100      	movs	r1, #0
 8007194:	9100      	str	r1, [sp, #0]
 8007196:	68b9      	ldr	r1, [r7, #8]
 8007198:	68f8      	ldr	r0, [r7, #12]
 800719a:	f000 fa7d 	bl	8007698 <xQueueGenericCreateStatic>
 800719e:	61f8      	str	r0, [r7, #28]
 80071a0:	e008      	b.n	80071b4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d105      	bne.n	80071b4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80071a8:	2200      	movs	r2, #0
 80071aa:	68b9      	ldr	r1, [r7, #8]
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	f000 faf0 	bl	8007792 <xQueueGenericCreate>
 80071b2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00c      	beq.n	80071d4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d003      	beq.n	80071c8 <osMessageQueueNew+0xd0>
        name = attr->name;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	617b      	str	r3, [r7, #20]
 80071c6:	e001      	b.n	80071cc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80071c8:	2300      	movs	r3, #0
 80071ca:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80071cc:	6979      	ldr	r1, [r7, #20]
 80071ce:	69f8      	ldr	r0, [r7, #28]
 80071d0:	f001 fa16 	bl	8008600 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80071d4:	69fb      	ldr	r3, [r7, #28]
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3720      	adds	r7, #32
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
	...

080071e0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b088      	sub	sp, #32
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	60b9      	str	r1, [r7, #8]
 80071ea:	603b      	str	r3, [r7, #0]
 80071ec:	4613      	mov	r3, r2
 80071ee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80071f4:	2300      	movs	r3, #0
 80071f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071f8:	f3ef 8305 	mrs	r3, IPSR
 80071fc:	617b      	str	r3, [r7, #20]
  return(result);
 80071fe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007200:	2b00      	cmp	r3, #0
 8007202:	d028      	beq.n	8007256 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007204:	69bb      	ldr	r3, [r7, #24]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d005      	beq.n	8007216 <osMessageQueuePut+0x36>
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d002      	beq.n	8007216 <osMessageQueuePut+0x36>
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d003      	beq.n	800721e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8007216:	f06f 0303 	mvn.w	r3, #3
 800721a:	61fb      	str	r3, [r7, #28]
 800721c:	e038      	b.n	8007290 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800721e:	2300      	movs	r3, #0
 8007220:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007222:	f107 0210 	add.w	r2, r7, #16
 8007226:	2300      	movs	r3, #0
 8007228:	68b9      	ldr	r1, [r7, #8]
 800722a:	69b8      	ldr	r0, [r7, #24]
 800722c:	f000 fcca 	bl	8007bc4 <xQueueGenericSendFromISR>
 8007230:	4603      	mov	r3, r0
 8007232:	2b01      	cmp	r3, #1
 8007234:	d003      	beq.n	800723e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8007236:	f06f 0302 	mvn.w	r3, #2
 800723a:	61fb      	str	r3, [r7, #28]
 800723c:	e028      	b.n	8007290 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d025      	beq.n	8007290 <osMessageQueuePut+0xb0>
 8007244:	4b15      	ldr	r3, [pc, #84]	@ (800729c <osMessageQueuePut+0xbc>)
 8007246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800724a:	601a      	str	r2, [r3, #0]
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	e01c      	b.n	8007290 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d002      	beq.n	8007262 <osMessageQueuePut+0x82>
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d103      	bne.n	800726a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8007262:	f06f 0303 	mvn.w	r3, #3
 8007266:	61fb      	str	r3, [r7, #28]
 8007268:	e012      	b.n	8007290 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800726a:	2300      	movs	r3, #0
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	68b9      	ldr	r1, [r7, #8]
 8007270:	69b8      	ldr	r0, [r7, #24]
 8007272:	f000 fba5 	bl	80079c0 <xQueueGenericSend>
 8007276:	4603      	mov	r3, r0
 8007278:	2b01      	cmp	r3, #1
 800727a:	d009      	beq.n	8007290 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d003      	beq.n	800728a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8007282:	f06f 0301 	mvn.w	r3, #1
 8007286:	61fb      	str	r3, [r7, #28]
 8007288:	e002      	b.n	8007290 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800728a:	f06f 0302 	mvn.w	r3, #2
 800728e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007290:	69fb      	ldr	r3, [r7, #28]
}
 8007292:	4618      	mov	r0, r3
 8007294:	3720      	adds	r7, #32
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	e000ed04 	.word	0xe000ed04

080072a0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b088      	sub	sp, #32
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	607a      	str	r2, [r7, #4]
 80072ac:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80072b2:	2300      	movs	r3, #0
 80072b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072b6:	f3ef 8305 	mrs	r3, IPSR
 80072ba:	617b      	str	r3, [r7, #20]
  return(result);
 80072bc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d028      	beq.n	8007314 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d005      	beq.n	80072d4 <osMessageQueueGet+0x34>
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d002      	beq.n	80072d4 <osMessageQueueGet+0x34>
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d003      	beq.n	80072dc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80072d4:	f06f 0303 	mvn.w	r3, #3
 80072d8:	61fb      	str	r3, [r7, #28]
 80072da:	e037      	b.n	800734c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80072dc:	2300      	movs	r3, #0
 80072de:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80072e0:	f107 0310 	add.w	r3, r7, #16
 80072e4:	461a      	mov	r2, r3
 80072e6:	68b9      	ldr	r1, [r7, #8]
 80072e8:	69b8      	ldr	r0, [r7, #24]
 80072ea:	f000 ffdf 	bl	80082ac <xQueueReceiveFromISR>
 80072ee:	4603      	mov	r3, r0
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d003      	beq.n	80072fc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80072f4:	f06f 0302 	mvn.w	r3, #2
 80072f8:	61fb      	str	r3, [r7, #28]
 80072fa:	e027      	b.n	800734c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d024      	beq.n	800734c <osMessageQueueGet+0xac>
 8007302:	4b15      	ldr	r3, [pc, #84]	@ (8007358 <osMessageQueueGet+0xb8>)
 8007304:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007308:	601a      	str	r2, [r3, #0]
 800730a:	f3bf 8f4f 	dsb	sy
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	e01b      	b.n	800734c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007314:	69bb      	ldr	r3, [r7, #24]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d002      	beq.n	8007320 <osMessageQueueGet+0x80>
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d103      	bne.n	8007328 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007320:	f06f 0303 	mvn.w	r3, #3
 8007324:	61fb      	str	r3, [r7, #28]
 8007326:	e011      	b.n	800734c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007328:	683a      	ldr	r2, [r7, #0]
 800732a:	68b9      	ldr	r1, [r7, #8]
 800732c:	69b8      	ldr	r0, [r7, #24]
 800732e:	f000 fce7 	bl	8007d00 <xQueueReceive>
 8007332:	4603      	mov	r3, r0
 8007334:	2b01      	cmp	r3, #1
 8007336:	d009      	beq.n	800734c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d003      	beq.n	8007346 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800733e:	f06f 0301 	mvn.w	r3, #1
 8007342:	61fb      	str	r3, [r7, #28]
 8007344:	e002      	b.n	800734c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8007346:	f06f 0302 	mvn.w	r3, #2
 800734a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800734c:	69fb      	ldr	r3, [r7, #28]
}
 800734e:	4618      	mov	r0, r3
 8007350:	3720      	adds	r7, #32
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	e000ed04 	.word	0xe000ed04

0800735c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	4a06      	ldr	r2, [pc, #24]	@ (8007384 <vApplicationGetIdleTaskMemory+0x28>)
 800736c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	4a05      	ldr	r2, [pc, #20]	@ (8007388 <vApplicationGetIdleTaskMemory+0x2c>)
 8007372:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2280      	movs	r2, #128	@ 0x80
 8007378:	601a      	str	r2, [r3, #0]
}
 800737a:	bf00      	nop
 800737c:	3714      	adds	r7, #20
 800737e:	46bd      	mov	sp, r7
 8007380:	bc80      	pop	{r7}
 8007382:	4770      	bx	lr
 8007384:	200003f0 	.word	0x200003f0
 8007388:	20000498 	.word	0x20000498

0800738c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800738c:	b480      	push	{r7}
 800738e:	b085      	sub	sp, #20
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	4a07      	ldr	r2, [pc, #28]	@ (80073b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800739c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	4a06      	ldr	r2, [pc, #24]	@ (80073bc <vApplicationGetTimerTaskMemory+0x30>)
 80073a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80073aa:	601a      	str	r2, [r3, #0]
}
 80073ac:	bf00      	nop
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bc80      	pop	{r7}
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop
 80073b8:	20000698 	.word	0x20000698
 80073bc:	20000740 	.word	0x20000740

080073c0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10b      	bne.n	80073e6 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80073ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d2:	f383 8811 	msr	BASEPRI, r3
 80073d6:	f3bf 8f6f 	isb	sy
 80073da:	f3bf 8f4f 	dsb	sy
 80073de:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80073e0:	bf00      	nop
 80073e2:	bf00      	nop
 80073e4:	e7fd      	b.n	80073e2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80073e6:	2320      	movs	r3, #32
 80073e8:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	2b20      	cmp	r3, #32
 80073ee:	d00b      	beq.n	8007408 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80073f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	60fb      	str	r3, [r7, #12]
}
 8007402:	bf00      	nop
 8007404:	bf00      	nop
 8007406:	e7fd      	b.n	8007404 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00a      	beq.n	8007428 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	2200      	movs	r2, #0
 8007416:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	3304      	adds	r3, #4
 800741c:	4618      	mov	r0, r3
 800741e:	f000 f822 	bl	8007466 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	2201      	movs	r2, #1
 8007426:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8007428:	697b      	ldr	r3, [r7, #20]
	}
 800742a:	4618      	mov	r0, r3
 800742c:	3718      	adds	r7, #24
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8007432:	b580      	push	{r7, lr}
 8007434:	b082      	sub	sp, #8
 8007436:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007438:	2020      	movs	r0, #32
 800743a:	f003 f9e9 	bl	800a810 <pvPortMalloc>
 800743e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d00a      	beq.n	800745c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	3304      	adds	r3, #4
 8007450:	4618      	mov	r0, r3
 8007452:	f000 f808 	bl	8007466 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800745c:	687b      	ldr	r3, [r7, #4]
	}
 800745e:	4618      	mov	r0, r3
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007466:	b480      	push	{r7}
 8007468:	b083      	sub	sp, #12
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f103 0208 	add.w	r2, r3, #8
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f04f 32ff 	mov.w	r2, #4294967295
 800747e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f103 0208 	add.w	r2, r3, #8
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f103 0208 	add.w	r2, r3, #8
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800749a:	bf00      	nop
 800749c:	370c      	adds	r7, #12
 800749e:	46bd      	mov	sp, r7
 80074a0:	bc80      	pop	{r7}
 80074a2:	4770      	bx	lr

080074a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80074a4:	b480      	push	{r7}
 80074a6:	b083      	sub	sp, #12
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80074b2:	bf00      	nop
 80074b4:	370c      	adds	r7, #12
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bc80      	pop	{r7}
 80074ba:	4770      	bx	lr

080074bc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80074bc:	b480      	push	{r7}
 80074be:	b085      	sub	sp, #20
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	689a      	ldr	r2, [r3, #8]
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	683a      	ldr	r2, [r7, #0]
 80074e0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	683a      	ldr	r2, [r7, #0]
 80074e6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	687a      	ldr	r2, [r7, #4]
 80074ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	1c5a      	adds	r2, r3, #1
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	601a      	str	r2, [r3, #0]
}
 80074f8:	bf00      	nop
 80074fa:	3714      	adds	r7, #20
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bc80      	pop	{r7}
 8007500:	4770      	bx	lr

08007502 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007502:	b480      	push	{r7}
 8007504:	b085      	sub	sp, #20
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
 800750a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007518:	d103      	bne.n	8007522 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	691b      	ldr	r3, [r3, #16]
 800751e:	60fb      	str	r3, [r7, #12]
 8007520:	e00c      	b.n	800753c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	3308      	adds	r3, #8
 8007526:	60fb      	str	r3, [r7, #12]
 8007528:	e002      	b.n	8007530 <vListInsert+0x2e>
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	60fb      	str	r3, [r7, #12]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	68ba      	ldr	r2, [r7, #8]
 8007538:	429a      	cmp	r2, r3
 800753a:	d2f6      	bcs.n	800752a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	683a      	ldr	r2, [r7, #0]
 800754a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	68fa      	ldr	r2, [r7, #12]
 8007550:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	683a      	ldr	r2, [r7, #0]
 8007556:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	1c5a      	adds	r2, r3, #1
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	601a      	str	r2, [r3, #0]
}
 8007568:	bf00      	nop
 800756a:	3714      	adds	r7, #20
 800756c:	46bd      	mov	sp, r7
 800756e:	bc80      	pop	{r7}
 8007570:	4770      	bx	lr

08007572 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007572:	b480      	push	{r7}
 8007574:	b085      	sub	sp, #20
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	6892      	ldr	r2, [r2, #8]
 8007588:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	687a      	ldr	r2, [r7, #4]
 8007590:	6852      	ldr	r2, [r2, #4]
 8007592:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	429a      	cmp	r2, r3
 800759c:	d103      	bne.n	80075a6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	689a      	ldr	r2, [r3, #8]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	1e5a      	subs	r2, r3, #1
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3714      	adds	r7, #20
 80075be:	46bd      	mov	sp, r7
 80075c0:	bc80      	pop	{r7}
 80075c2:	4770      	bx	lr

080075c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d10b      	bne.n	80075f0 <xQueueGenericReset+0x2c>
	__asm volatile
 80075d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075dc:	f383 8811 	msr	BASEPRI, r3
 80075e0:	f3bf 8f6f 	isb	sy
 80075e4:	f3bf 8f4f 	dsb	sy
 80075e8:	60bb      	str	r3, [r7, #8]
}
 80075ea:	bf00      	nop
 80075ec:	bf00      	nop
 80075ee:	e7fd      	b.n	80075ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80075f0:	f003 f80c 	bl	800a60c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075fc:	68f9      	ldr	r1, [r7, #12]
 80075fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007600:	fb01 f303 	mul.w	r3, r1, r3
 8007604:	441a      	add	r2, r3
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007620:	3b01      	subs	r3, #1
 8007622:	68f9      	ldr	r1, [r7, #12]
 8007624:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007626:	fb01 f303 	mul.w	r3, r1, r3
 800762a:	441a      	add	r2, r3
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	22ff      	movs	r2, #255	@ 0xff
 8007634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	22ff      	movs	r2, #255	@ 0xff
 800763c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d114      	bne.n	8007670 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	691b      	ldr	r3, [r3, #16]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d01a      	beq.n	8007684 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	3310      	adds	r3, #16
 8007652:	4618      	mov	r0, r3
 8007654:	f001 fef6 	bl	8009444 <xTaskRemoveFromEventList>
 8007658:	4603      	mov	r3, r0
 800765a:	2b00      	cmp	r3, #0
 800765c:	d012      	beq.n	8007684 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800765e:	4b0d      	ldr	r3, [pc, #52]	@ (8007694 <xQueueGenericReset+0xd0>)
 8007660:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007664:	601a      	str	r2, [r3, #0]
 8007666:	f3bf 8f4f 	dsb	sy
 800766a:	f3bf 8f6f 	isb	sy
 800766e:	e009      	b.n	8007684 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	3310      	adds	r3, #16
 8007674:	4618      	mov	r0, r3
 8007676:	f7ff fef6 	bl	8007466 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	3324      	adds	r3, #36	@ 0x24
 800767e:	4618      	mov	r0, r3
 8007680:	f7ff fef1 	bl	8007466 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007684:	f002 fff2 	bl	800a66c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007688:	2301      	movs	r3, #1
}
 800768a:	4618      	mov	r0, r3
 800768c:	3710      	adds	r7, #16
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	e000ed04 	.word	0xe000ed04

08007698 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007698:	b580      	push	{r7, lr}
 800769a:	b08e      	sub	sp, #56	@ 0x38
 800769c:	af02      	add	r7, sp, #8
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
 80076a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10b      	bne.n	80076c4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80076ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b0:	f383 8811 	msr	BASEPRI, r3
 80076b4:	f3bf 8f6f 	isb	sy
 80076b8:	f3bf 8f4f 	dsb	sy
 80076bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80076be:	bf00      	nop
 80076c0:	bf00      	nop
 80076c2:	e7fd      	b.n	80076c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10b      	bne.n	80076e2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80076ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ce:	f383 8811 	msr	BASEPRI, r3
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	f3bf 8f4f 	dsb	sy
 80076da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80076dc:	bf00      	nop
 80076de:	bf00      	nop
 80076e0:	e7fd      	b.n	80076de <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d002      	beq.n	80076ee <xQueueGenericCreateStatic+0x56>
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d001      	beq.n	80076f2 <xQueueGenericCreateStatic+0x5a>
 80076ee:	2301      	movs	r3, #1
 80076f0:	e000      	b.n	80076f4 <xQueueGenericCreateStatic+0x5c>
 80076f2:	2300      	movs	r3, #0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d10b      	bne.n	8007710 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80076f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fc:	f383 8811 	msr	BASEPRI, r3
 8007700:	f3bf 8f6f 	isb	sy
 8007704:	f3bf 8f4f 	dsb	sy
 8007708:	623b      	str	r3, [r7, #32]
}
 800770a:	bf00      	nop
 800770c:	bf00      	nop
 800770e:	e7fd      	b.n	800770c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d102      	bne.n	800771c <xQueueGenericCreateStatic+0x84>
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d101      	bne.n	8007720 <xQueueGenericCreateStatic+0x88>
 800771c:	2301      	movs	r3, #1
 800771e:	e000      	b.n	8007722 <xQueueGenericCreateStatic+0x8a>
 8007720:	2300      	movs	r3, #0
 8007722:	2b00      	cmp	r3, #0
 8007724:	d10b      	bne.n	800773e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800772a:	f383 8811 	msr	BASEPRI, r3
 800772e:	f3bf 8f6f 	isb	sy
 8007732:	f3bf 8f4f 	dsb	sy
 8007736:	61fb      	str	r3, [r7, #28]
}
 8007738:	bf00      	nop
 800773a:	bf00      	nop
 800773c:	e7fd      	b.n	800773a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800773e:	2350      	movs	r3, #80	@ 0x50
 8007740:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	2b50      	cmp	r3, #80	@ 0x50
 8007746:	d00b      	beq.n	8007760 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800774c:	f383 8811 	msr	BASEPRI, r3
 8007750:	f3bf 8f6f 	isb	sy
 8007754:	f3bf 8f4f 	dsb	sy
 8007758:	61bb      	str	r3, [r7, #24]
}
 800775a:	bf00      	nop
 800775c:	bf00      	nop
 800775e:	e7fd      	b.n	800775c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007760:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00d      	beq.n	8007788 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800776c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800776e:	2201      	movs	r2, #1
 8007770:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007774:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800777a:	9300      	str	r3, [sp, #0]
 800777c:	4613      	mov	r3, r2
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	68b9      	ldr	r1, [r7, #8]
 8007782:	68f8      	ldr	r0, [r7, #12]
 8007784:	f000 f840 	bl	8007808 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800778a:	4618      	mov	r0, r3
 800778c:	3730      	adds	r7, #48	@ 0x30
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007792:	b580      	push	{r7, lr}
 8007794:	b08a      	sub	sp, #40	@ 0x28
 8007796:	af02      	add	r7, sp, #8
 8007798:	60f8      	str	r0, [r7, #12]
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	4613      	mov	r3, r2
 800779e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d10b      	bne.n	80077be <xQueueGenericCreate+0x2c>
	__asm volatile
 80077a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077aa:	f383 8811 	msr	BASEPRI, r3
 80077ae:	f3bf 8f6f 	isb	sy
 80077b2:	f3bf 8f4f 	dsb	sy
 80077b6:	613b      	str	r3, [r7, #16]
}
 80077b8:	bf00      	nop
 80077ba:	bf00      	nop
 80077bc:	e7fd      	b.n	80077ba <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	fb02 f303 	mul.w	r3, r2, r3
 80077c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	3350      	adds	r3, #80	@ 0x50
 80077cc:	4618      	mov	r0, r3
 80077ce:	f003 f81f 	bl	800a810 <pvPortMalloc>
 80077d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d011      	beq.n	80077fe <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80077da:	69bb      	ldr	r3, [r7, #24]
 80077dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	3350      	adds	r3, #80	@ 0x50
 80077e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80077ec:	79fa      	ldrb	r2, [r7, #7]
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	9300      	str	r3, [sp, #0]
 80077f2:	4613      	mov	r3, r2
 80077f4:	697a      	ldr	r2, [r7, #20]
 80077f6:	68b9      	ldr	r1, [r7, #8]
 80077f8:	68f8      	ldr	r0, [r7, #12]
 80077fa:	f000 f805 	bl	8007808 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80077fe:	69bb      	ldr	r3, [r7, #24]
	}
 8007800:	4618      	mov	r0, r3
 8007802:	3720      	adds	r7, #32
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	607a      	str	r2, [r7, #4]
 8007814:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d103      	bne.n	8007824 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	69ba      	ldr	r2, [r7, #24]
 8007820:	601a      	str	r2, [r3, #0]
 8007822:	e002      	b.n	800782a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007836:	2101      	movs	r1, #1
 8007838:	69b8      	ldr	r0, [r7, #24]
 800783a:	f7ff fec3 	bl	80075c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	78fa      	ldrb	r2, [r7, #3]
 8007842:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007846:	bf00      	nop
 8007848:	3710      	adds	r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}

0800784e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800784e:	b580      	push	{r7, lr}
 8007850:	b082      	sub	sp, #8
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d00e      	beq.n	800787a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800786e:	2300      	movs	r3, #0
 8007870:	2200      	movs	r2, #0
 8007872:	2100      	movs	r1, #0
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f000 f8a3 	bl	80079c0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800787a:	bf00      	nop
 800787c:	3708      	adds	r7, #8
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}

08007882 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007882:	b580      	push	{r7, lr}
 8007884:	b086      	sub	sp, #24
 8007886:	af00      	add	r7, sp, #0
 8007888:	4603      	mov	r3, r0
 800788a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800788c:	2301      	movs	r3, #1
 800788e:	617b      	str	r3, [r7, #20]
 8007890:	2300      	movs	r3, #0
 8007892:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007894:	79fb      	ldrb	r3, [r7, #7]
 8007896:	461a      	mov	r2, r3
 8007898:	6939      	ldr	r1, [r7, #16]
 800789a:	6978      	ldr	r0, [r7, #20]
 800789c:	f7ff ff79 	bl	8007792 <xQueueGenericCreate>
 80078a0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f7ff ffd3 	bl	800784e <prvInitialiseMutex>

		return xNewQueue;
 80078a8:	68fb      	ldr	r3, [r7, #12]
	}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3718      	adds	r7, #24
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}

080078b2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80078b2:	b580      	push	{r7, lr}
 80078b4:	b088      	sub	sp, #32
 80078b6:	af02      	add	r7, sp, #8
 80078b8:	4603      	mov	r3, r0
 80078ba:	6039      	str	r1, [r7, #0]
 80078bc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80078be:	2301      	movs	r3, #1
 80078c0:	617b      	str	r3, [r7, #20]
 80078c2:	2300      	movs	r3, #0
 80078c4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80078c6:	79fb      	ldrb	r3, [r7, #7]
 80078c8:	9300      	str	r3, [sp, #0]
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	2200      	movs	r2, #0
 80078ce:	6939      	ldr	r1, [r7, #16]
 80078d0:	6978      	ldr	r0, [r7, #20]
 80078d2:	f7ff fee1 	bl	8007698 <xQueueGenericCreateStatic>
 80078d6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f7ff ffb8 	bl	800784e <prvInitialiseMutex>

		return xNewQueue;
 80078de:	68fb      	ldr	r3, [r7, #12]
	}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3718      	adds	r7, #24
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80078e8:	b590      	push	{r4, r7, lr}
 80078ea:	b087      	sub	sp, #28
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d10b      	bne.n	8007912 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80078fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078fe:	f383 8811 	msr	BASEPRI, r3
 8007902:	f3bf 8f6f 	isb	sy
 8007906:	f3bf 8f4f 	dsb	sy
 800790a:	60fb      	str	r3, [r7, #12]
}
 800790c:	bf00      	nop
 800790e:	bf00      	nop
 8007910:	e7fd      	b.n	800790e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	689c      	ldr	r4, [r3, #8]
 8007916:	f001 ff5b 	bl	80097d0 <xTaskGetCurrentTaskHandle>
 800791a:	4603      	mov	r3, r0
 800791c:	429c      	cmp	r4, r3
 800791e:	d111      	bne.n	8007944 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	1e5a      	subs	r2, r3, #1
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d105      	bne.n	800793e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007932:	2300      	movs	r3, #0
 8007934:	2200      	movs	r2, #0
 8007936:	2100      	movs	r1, #0
 8007938:	6938      	ldr	r0, [r7, #16]
 800793a:	f000 f841 	bl	80079c0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800793e:	2301      	movs	r3, #1
 8007940:	617b      	str	r3, [r7, #20]
 8007942:	e001      	b.n	8007948 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8007944:	2300      	movs	r3, #0
 8007946:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8007948:	697b      	ldr	r3, [r7, #20]
	}
 800794a:	4618      	mov	r0, r3
 800794c:	371c      	adds	r7, #28
 800794e:	46bd      	mov	sp, r7
 8007950:	bd90      	pop	{r4, r7, pc}

08007952 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007952:	b590      	push	{r4, r7, lr}
 8007954:	b087      	sub	sp, #28
 8007956:	af00      	add	r7, sp, #0
 8007958:	6078      	str	r0, [r7, #4]
 800795a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d10b      	bne.n	800797e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	60fb      	str	r3, [r7, #12]
}
 8007978:	bf00      	nop
 800797a:	bf00      	nop
 800797c:	e7fd      	b.n	800797a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	689c      	ldr	r4, [r3, #8]
 8007982:	f001 ff25 	bl	80097d0 <xTaskGetCurrentTaskHandle>
 8007986:	4603      	mov	r3, r0
 8007988:	429c      	cmp	r4, r3
 800798a:	d107      	bne.n	800799c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	1c5a      	adds	r2, r3, #1
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8007996:	2301      	movs	r3, #1
 8007998:	617b      	str	r3, [r7, #20]
 800799a:	e00c      	b.n	80079b6 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800799c:	6839      	ldr	r1, [r7, #0]
 800799e:	6938      	ldr	r0, [r7, #16]
 80079a0:	f000 fa90 	bl	8007ec4 <xQueueSemaphoreTake>
 80079a4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d004      	beq.n	80079b6 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	1c5a      	adds	r2, r3, #1
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80079b6:	697b      	ldr	r3, [r7, #20]
	}
 80079b8:	4618      	mov	r0, r3
 80079ba:	371c      	adds	r7, #28
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd90      	pop	{r4, r7, pc}

080079c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b08e      	sub	sp, #56	@ 0x38
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	607a      	str	r2, [r7, #4]
 80079cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80079ce:	2300      	movs	r3, #0
 80079d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80079d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d10b      	bne.n	80079f4 <xQueueGenericSend+0x34>
	__asm volatile
 80079dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e0:	f383 8811 	msr	BASEPRI, r3
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	f3bf 8f4f 	dsb	sy
 80079ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80079ee:	bf00      	nop
 80079f0:	bf00      	nop
 80079f2:	e7fd      	b.n	80079f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d103      	bne.n	8007a02 <xQueueGenericSend+0x42>
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d101      	bne.n	8007a06 <xQueueGenericSend+0x46>
 8007a02:	2301      	movs	r3, #1
 8007a04:	e000      	b.n	8007a08 <xQueueGenericSend+0x48>
 8007a06:	2300      	movs	r3, #0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d10b      	bne.n	8007a24 <xQueueGenericSend+0x64>
	__asm volatile
 8007a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a10:	f383 8811 	msr	BASEPRI, r3
 8007a14:	f3bf 8f6f 	isb	sy
 8007a18:	f3bf 8f4f 	dsb	sy
 8007a1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a1e:	bf00      	nop
 8007a20:	bf00      	nop
 8007a22:	e7fd      	b.n	8007a20 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2b02      	cmp	r3, #2
 8007a28:	d103      	bne.n	8007a32 <xQueueGenericSend+0x72>
 8007a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d101      	bne.n	8007a36 <xQueueGenericSend+0x76>
 8007a32:	2301      	movs	r3, #1
 8007a34:	e000      	b.n	8007a38 <xQueueGenericSend+0x78>
 8007a36:	2300      	movs	r3, #0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d10b      	bne.n	8007a54 <xQueueGenericSend+0x94>
	__asm volatile
 8007a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a40:	f383 8811 	msr	BASEPRI, r3
 8007a44:	f3bf 8f6f 	isb	sy
 8007a48:	f3bf 8f4f 	dsb	sy
 8007a4c:	623b      	str	r3, [r7, #32]
}
 8007a4e:	bf00      	nop
 8007a50:	bf00      	nop
 8007a52:	e7fd      	b.n	8007a50 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a54:	f001 feca 	bl	80097ec <xTaskGetSchedulerState>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d102      	bne.n	8007a64 <xQueueGenericSend+0xa4>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d101      	bne.n	8007a68 <xQueueGenericSend+0xa8>
 8007a64:	2301      	movs	r3, #1
 8007a66:	e000      	b.n	8007a6a <xQueueGenericSend+0xaa>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10b      	bne.n	8007a86 <xQueueGenericSend+0xc6>
	__asm volatile
 8007a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a72:	f383 8811 	msr	BASEPRI, r3
 8007a76:	f3bf 8f6f 	isb	sy
 8007a7a:	f3bf 8f4f 	dsb	sy
 8007a7e:	61fb      	str	r3, [r7, #28]
}
 8007a80:	bf00      	nop
 8007a82:	bf00      	nop
 8007a84:	e7fd      	b.n	8007a82 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a86:	f002 fdc1 	bl	800a60c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d302      	bcc.n	8007a9c <xQueueGenericSend+0xdc>
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	2b02      	cmp	r3, #2
 8007a9a:	d129      	bne.n	8007af0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a9c:	683a      	ldr	r2, [r7, #0]
 8007a9e:	68b9      	ldr	r1, [r7, #8]
 8007aa0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007aa2:	f000 fc9c 	bl	80083de <prvCopyDataToQueue>
 8007aa6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d010      	beq.n	8007ad2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab2:	3324      	adds	r3, #36	@ 0x24
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f001 fcc5 	bl	8009444 <xTaskRemoveFromEventList>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d013      	beq.n	8007ae8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007ac0:	4b3f      	ldr	r3, [pc, #252]	@ (8007bc0 <xQueueGenericSend+0x200>)
 8007ac2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ac6:	601a      	str	r2, [r3, #0]
 8007ac8:	f3bf 8f4f 	dsb	sy
 8007acc:	f3bf 8f6f 	isb	sy
 8007ad0:	e00a      	b.n	8007ae8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d007      	beq.n	8007ae8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007ad8:	4b39      	ldr	r3, [pc, #228]	@ (8007bc0 <xQueueGenericSend+0x200>)
 8007ada:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ade:	601a      	str	r2, [r3, #0]
 8007ae0:	f3bf 8f4f 	dsb	sy
 8007ae4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007ae8:	f002 fdc0 	bl	800a66c <vPortExitCritical>
				return pdPASS;
 8007aec:	2301      	movs	r3, #1
 8007aee:	e063      	b.n	8007bb8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d103      	bne.n	8007afe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007af6:	f002 fdb9 	bl	800a66c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007afa:	2300      	movs	r3, #0
 8007afc:	e05c      	b.n	8007bb8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d106      	bne.n	8007b12 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b04:	f107 0314 	add.w	r3, r7, #20
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f001 fcff 	bl	800950c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b12:	f002 fdab 	bl	800a66c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b16:	f001 fa59 	bl	8008fcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b1a:	f002 fd77 	bl	800a60c <vPortEnterCritical>
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b24:	b25b      	sxtb	r3, r3
 8007b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b2a:	d103      	bne.n	8007b34 <xQueueGenericSend+0x174>
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b3a:	b25b      	sxtb	r3, r3
 8007b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b40:	d103      	bne.n	8007b4a <xQueueGenericSend+0x18a>
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b4a:	f002 fd8f 	bl	800a66c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b4e:	1d3a      	adds	r2, r7, #4
 8007b50:	f107 0314 	add.w	r3, r7, #20
 8007b54:	4611      	mov	r1, r2
 8007b56:	4618      	mov	r0, r3
 8007b58:	f001 fcee 	bl	8009538 <xTaskCheckForTimeOut>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d124      	bne.n	8007bac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007b62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b64:	f000 fd33 	bl	80085ce <prvIsQueueFull>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d018      	beq.n	8007ba0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b70:	3310      	adds	r3, #16
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	4611      	mov	r1, r2
 8007b76:	4618      	mov	r0, r3
 8007b78:	f001 fc12 	bl	80093a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007b7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b7e:	f000 fcbe 	bl	80084fe <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007b82:	f001 fa31 	bl	8008fe8 <xTaskResumeAll>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f47f af7c 	bne.w	8007a86 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc0 <xQueueGenericSend+0x200>)
 8007b90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b94:	601a      	str	r2, [r3, #0]
 8007b96:	f3bf 8f4f 	dsb	sy
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	e772      	b.n	8007a86 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007ba0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ba2:	f000 fcac 	bl	80084fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ba6:	f001 fa1f 	bl	8008fe8 <xTaskResumeAll>
 8007baa:	e76c      	b.n	8007a86 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007bac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bae:	f000 fca6 	bl	80084fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bb2:	f001 fa19 	bl	8008fe8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007bb6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3738      	adds	r7, #56	@ 0x38
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}
 8007bc0:	e000ed04 	.word	0xe000ed04

08007bc4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b090      	sub	sp, #64	@ 0x40
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
 8007bd0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10b      	bne.n	8007bf4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be0:	f383 8811 	msr	BASEPRI, r3
 8007be4:	f3bf 8f6f 	isb	sy
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007bee:	bf00      	nop
 8007bf0:	bf00      	nop
 8007bf2:	e7fd      	b.n	8007bf0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d103      	bne.n	8007c02 <xQueueGenericSendFromISR+0x3e>
 8007bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d101      	bne.n	8007c06 <xQueueGenericSendFromISR+0x42>
 8007c02:	2301      	movs	r3, #1
 8007c04:	e000      	b.n	8007c08 <xQueueGenericSendFromISR+0x44>
 8007c06:	2300      	movs	r3, #0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d10b      	bne.n	8007c24 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c1e:	bf00      	nop
 8007c20:	bf00      	nop
 8007c22:	e7fd      	b.n	8007c20 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	d103      	bne.n	8007c32 <xQueueGenericSendFromISR+0x6e>
 8007c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d101      	bne.n	8007c36 <xQueueGenericSendFromISR+0x72>
 8007c32:	2301      	movs	r3, #1
 8007c34:	e000      	b.n	8007c38 <xQueueGenericSendFromISR+0x74>
 8007c36:	2300      	movs	r3, #0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d10b      	bne.n	8007c54 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c40:	f383 8811 	msr	BASEPRI, r3
 8007c44:	f3bf 8f6f 	isb	sy
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	623b      	str	r3, [r7, #32]
}
 8007c4e:	bf00      	nop
 8007c50:	bf00      	nop
 8007c52:	e7fd      	b.n	8007c50 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c54:	f002 fd9c 	bl	800a790 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c58:	f3ef 8211 	mrs	r2, BASEPRI
 8007c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c60:	f383 8811 	msr	BASEPRI, r3
 8007c64:	f3bf 8f6f 	isb	sy
 8007c68:	f3bf 8f4f 	dsb	sy
 8007c6c:	61fa      	str	r2, [r7, #28]
 8007c6e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c70:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c72:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d302      	bcc.n	8007c86 <xQueueGenericSendFromISR+0xc2>
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	2b02      	cmp	r3, #2
 8007c84:	d12f      	bne.n	8007ce6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c8c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c96:	683a      	ldr	r2, [r7, #0]
 8007c98:	68b9      	ldr	r1, [r7, #8]
 8007c9a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007c9c:	f000 fb9f 	bl	80083de <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007ca0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca8:	d112      	bne.n	8007cd0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d016      	beq.n	8007ce0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cb4:	3324      	adds	r3, #36	@ 0x24
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f001 fbc4 	bl	8009444 <xTaskRemoveFromEventList>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00e      	beq.n	8007ce0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00b      	beq.n	8007ce0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	601a      	str	r2, [r3, #0]
 8007cce:	e007      	b.n	8007ce0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007cd0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	b25a      	sxtb	r2, r3
 8007cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007ce4:	e001      	b.n	8007cea <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cec:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007cf4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3740      	adds	r7, #64	@ 0x40
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}

08007d00 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b08c      	sub	sp, #48	@ 0x30
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d10b      	bne.n	8007d32 <xQueueReceive+0x32>
	__asm volatile
 8007d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1e:	f383 8811 	msr	BASEPRI, r3
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	f3bf 8f4f 	dsb	sy
 8007d2a:	623b      	str	r3, [r7, #32]
}
 8007d2c:	bf00      	nop
 8007d2e:	bf00      	nop
 8007d30:	e7fd      	b.n	8007d2e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d103      	bne.n	8007d40 <xQueueReceive+0x40>
 8007d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d101      	bne.n	8007d44 <xQueueReceive+0x44>
 8007d40:	2301      	movs	r3, #1
 8007d42:	e000      	b.n	8007d46 <xQueueReceive+0x46>
 8007d44:	2300      	movs	r3, #0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d10b      	bne.n	8007d62 <xQueueReceive+0x62>
	__asm volatile
 8007d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d4e:	f383 8811 	msr	BASEPRI, r3
 8007d52:	f3bf 8f6f 	isb	sy
 8007d56:	f3bf 8f4f 	dsb	sy
 8007d5a:	61fb      	str	r3, [r7, #28]
}
 8007d5c:	bf00      	nop
 8007d5e:	bf00      	nop
 8007d60:	e7fd      	b.n	8007d5e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d62:	f001 fd43 	bl	80097ec <xTaskGetSchedulerState>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d102      	bne.n	8007d72 <xQueueReceive+0x72>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d101      	bne.n	8007d76 <xQueueReceive+0x76>
 8007d72:	2301      	movs	r3, #1
 8007d74:	e000      	b.n	8007d78 <xQueueReceive+0x78>
 8007d76:	2300      	movs	r3, #0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d10b      	bne.n	8007d94 <xQueueReceive+0x94>
	__asm volatile
 8007d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d80:	f383 8811 	msr	BASEPRI, r3
 8007d84:	f3bf 8f6f 	isb	sy
 8007d88:	f3bf 8f4f 	dsb	sy
 8007d8c:	61bb      	str	r3, [r7, #24]
}
 8007d8e:	bf00      	nop
 8007d90:	bf00      	nop
 8007d92:	e7fd      	b.n	8007d90 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d94:	f002 fc3a 	bl	800a60c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d01f      	beq.n	8007de4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007da4:	68b9      	ldr	r1, [r7, #8]
 8007da6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007da8:	f000 fb83 	bl	80084b2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dae:	1e5a      	subs	r2, r3, #1
 8007db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db6:	691b      	ldr	r3, [r3, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00f      	beq.n	8007ddc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dbe:	3310      	adds	r3, #16
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f001 fb3f 	bl	8009444 <xTaskRemoveFromEventList>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d007      	beq.n	8007ddc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007dcc:	4b3c      	ldr	r3, [pc, #240]	@ (8007ec0 <xQueueReceive+0x1c0>)
 8007dce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dd2:	601a      	str	r2, [r3, #0]
 8007dd4:	f3bf 8f4f 	dsb	sy
 8007dd8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007ddc:	f002 fc46 	bl	800a66c <vPortExitCritical>
				return pdPASS;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e069      	b.n	8007eb8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d103      	bne.n	8007df2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007dea:	f002 fc3f 	bl	800a66c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007dee:	2300      	movs	r3, #0
 8007df0:	e062      	b.n	8007eb8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d106      	bne.n	8007e06 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007df8:	f107 0310 	add.w	r3, r7, #16
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f001 fb85 	bl	800950c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e02:	2301      	movs	r3, #1
 8007e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e06:	f002 fc31 	bl	800a66c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e0a:	f001 f8df 	bl	8008fcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e0e:	f002 fbfd 	bl	800a60c <vPortEnterCritical>
 8007e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e18:	b25b      	sxtb	r3, r3
 8007e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e1e:	d103      	bne.n	8007e28 <xQueueReceive+0x128>
 8007e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e22:	2200      	movs	r2, #0
 8007e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e2e:	b25b      	sxtb	r3, r3
 8007e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e34:	d103      	bne.n	8007e3e <xQueueReceive+0x13e>
 8007e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e3e:	f002 fc15 	bl	800a66c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e42:	1d3a      	adds	r2, r7, #4
 8007e44:	f107 0310 	add.w	r3, r7, #16
 8007e48:	4611      	mov	r1, r2
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f001 fb74 	bl	8009538 <xTaskCheckForTimeOut>
 8007e50:	4603      	mov	r3, r0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d123      	bne.n	8007e9e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e58:	f000 fba3 	bl	80085a2 <prvIsQueueEmpty>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d017      	beq.n	8007e92 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e64:	3324      	adds	r3, #36	@ 0x24
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	4611      	mov	r1, r2
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f001 fa98 	bl	80093a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007e70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e72:	f000 fb44 	bl	80084fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007e76:	f001 f8b7 	bl	8008fe8 <xTaskResumeAll>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d189      	bne.n	8007d94 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007e80:	4b0f      	ldr	r3, [pc, #60]	@ (8007ec0 <xQueueReceive+0x1c0>)
 8007e82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e86:	601a      	str	r2, [r3, #0]
 8007e88:	f3bf 8f4f 	dsb	sy
 8007e8c:	f3bf 8f6f 	isb	sy
 8007e90:	e780      	b.n	8007d94 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007e92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e94:	f000 fb33 	bl	80084fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e98:	f001 f8a6 	bl	8008fe8 <xTaskResumeAll>
 8007e9c:	e77a      	b.n	8007d94 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007e9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ea0:	f000 fb2d 	bl	80084fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ea4:	f001 f8a0 	bl	8008fe8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ea8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007eaa:	f000 fb7a 	bl	80085a2 <prvIsQueueEmpty>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	f43f af6f 	beq.w	8007d94 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007eb6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3730      	adds	r7, #48	@ 0x30
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}
 8007ec0:	e000ed04 	.word	0xe000ed04

08007ec4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b08e      	sub	sp, #56	@ 0x38
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d10b      	bne.n	8007ef8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ee4:	f383 8811 	msr	BASEPRI, r3
 8007ee8:	f3bf 8f6f 	isb	sy
 8007eec:	f3bf 8f4f 	dsb	sy
 8007ef0:	623b      	str	r3, [r7, #32]
}
 8007ef2:	bf00      	nop
 8007ef4:	bf00      	nop
 8007ef6:	e7fd      	b.n	8007ef4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00b      	beq.n	8007f18 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f04:	f383 8811 	msr	BASEPRI, r3
 8007f08:	f3bf 8f6f 	isb	sy
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	61fb      	str	r3, [r7, #28]
}
 8007f12:	bf00      	nop
 8007f14:	bf00      	nop
 8007f16:	e7fd      	b.n	8007f14 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f18:	f001 fc68 	bl	80097ec <xTaskGetSchedulerState>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d102      	bne.n	8007f28 <xQueueSemaphoreTake+0x64>
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d101      	bne.n	8007f2c <xQueueSemaphoreTake+0x68>
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e000      	b.n	8007f2e <xQueueSemaphoreTake+0x6a>
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d10b      	bne.n	8007f4a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f36:	f383 8811 	msr	BASEPRI, r3
 8007f3a:	f3bf 8f6f 	isb	sy
 8007f3e:	f3bf 8f4f 	dsb	sy
 8007f42:	61bb      	str	r3, [r7, #24]
}
 8007f44:	bf00      	nop
 8007f46:	bf00      	nop
 8007f48:	e7fd      	b.n	8007f46 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f4a:	f002 fb5f 	bl	800a60c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f52:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d024      	beq.n	8007fa4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f5c:	1e5a      	subs	r2, r3, #1
 8007f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f60:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d104      	bne.n	8007f74 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007f6a:	f001 fdb9 	bl	8009ae0 <pvTaskIncrementMutexHeldCount>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f72:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00f      	beq.n	8007f9c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f7e:	3310      	adds	r3, #16
 8007f80:	4618      	mov	r0, r3
 8007f82:	f001 fa5f 	bl	8009444 <xTaskRemoveFromEventList>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d007      	beq.n	8007f9c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007f8c:	4b54      	ldr	r3, [pc, #336]	@ (80080e0 <xQueueSemaphoreTake+0x21c>)
 8007f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f92:	601a      	str	r2, [r3, #0]
 8007f94:	f3bf 8f4f 	dsb	sy
 8007f98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007f9c:	f002 fb66 	bl	800a66c <vPortExitCritical>
				return pdPASS;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e098      	b.n	80080d6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d112      	bne.n	8007fd0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d00b      	beq.n	8007fc8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb4:	f383 8811 	msr	BASEPRI, r3
 8007fb8:	f3bf 8f6f 	isb	sy
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	617b      	str	r3, [r7, #20]
}
 8007fc2:	bf00      	nop
 8007fc4:	bf00      	nop
 8007fc6:	e7fd      	b.n	8007fc4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007fc8:	f002 fb50 	bl	800a66c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	e082      	b.n	80080d6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d106      	bne.n	8007fe4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007fd6:	f107 030c 	add.w	r3, r7, #12
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f001 fa96 	bl	800950c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007fe4:	f002 fb42 	bl	800a66c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007fe8:	f000 fff0 	bl	8008fcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007fec:	f002 fb0e 	bl	800a60c <vPortEnterCritical>
 8007ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ff2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ff6:	b25b      	sxtb	r3, r3
 8007ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ffc:	d103      	bne.n	8008006 <xQueueSemaphoreTake+0x142>
 8007ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008000:	2200      	movs	r2, #0
 8008002:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008008:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800800c:	b25b      	sxtb	r3, r3
 800800e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008012:	d103      	bne.n	800801c <xQueueSemaphoreTake+0x158>
 8008014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008016:	2200      	movs	r2, #0
 8008018:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800801c:	f002 fb26 	bl	800a66c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008020:	463a      	mov	r2, r7
 8008022:	f107 030c 	add.w	r3, r7, #12
 8008026:	4611      	mov	r1, r2
 8008028:	4618      	mov	r0, r3
 800802a:	f001 fa85 	bl	8009538 <xTaskCheckForTimeOut>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d132      	bne.n	800809a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008034:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008036:	f000 fab4 	bl	80085a2 <prvIsQueueEmpty>
 800803a:	4603      	mov	r3, r0
 800803c:	2b00      	cmp	r3, #0
 800803e:	d026      	beq.n	800808e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d109      	bne.n	800805c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008048:	f002 fae0 	bl	800a60c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800804c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	4618      	mov	r0, r3
 8008052:	f001 fbe9 	bl	8009828 <xTaskPriorityInherit>
 8008056:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008058:	f002 fb08 	bl	800a66c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800805c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800805e:	3324      	adds	r3, #36	@ 0x24
 8008060:	683a      	ldr	r2, [r7, #0]
 8008062:	4611      	mov	r1, r2
 8008064:	4618      	mov	r0, r3
 8008066:	f001 f99b 	bl	80093a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800806a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800806c:	f000 fa47 	bl	80084fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008070:	f000 ffba 	bl	8008fe8 <xTaskResumeAll>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	f47f af67 	bne.w	8007f4a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800807c:	4b18      	ldr	r3, [pc, #96]	@ (80080e0 <xQueueSemaphoreTake+0x21c>)
 800807e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008082:	601a      	str	r2, [r3, #0]
 8008084:	f3bf 8f4f 	dsb	sy
 8008088:	f3bf 8f6f 	isb	sy
 800808c:	e75d      	b.n	8007f4a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800808e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008090:	f000 fa35 	bl	80084fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008094:	f000 ffa8 	bl	8008fe8 <xTaskResumeAll>
 8008098:	e757      	b.n	8007f4a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800809a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800809c:	f000 fa2f 	bl	80084fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80080a0:	f000 ffa2 	bl	8008fe8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080a6:	f000 fa7c 	bl	80085a2 <prvIsQueueEmpty>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f43f af4c 	beq.w	8007f4a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80080b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d00d      	beq.n	80080d4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80080b8:	f002 faa8 	bl	800a60c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80080bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080be:	f000 f977 	bl	80083b0 <prvGetDisinheritPriorityAfterTimeout>
 80080c2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80080c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80080ca:	4618      	mov	r0, r3
 80080cc:	f001 fc84 	bl	80099d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80080d0:	f002 facc 	bl	800a66c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80080d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3738      	adds	r7, #56	@ 0x38
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop
 80080e0:	e000ed04 	.word	0xe000ed04

080080e4 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b08e      	sub	sp, #56	@ 0x38
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80080f0:	2300      	movs	r3, #0
 80080f2:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80080f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d10b      	bne.n	8008116 <xQueuePeek+0x32>
	__asm volatile
 80080fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008102:	f383 8811 	msr	BASEPRI, r3
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	f3bf 8f4f 	dsb	sy
 800810e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008110:	bf00      	nop
 8008112:	bf00      	nop
 8008114:	e7fd      	b.n	8008112 <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d103      	bne.n	8008124 <xQueuePeek+0x40>
 800811c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008120:	2b00      	cmp	r3, #0
 8008122:	d101      	bne.n	8008128 <xQueuePeek+0x44>
 8008124:	2301      	movs	r3, #1
 8008126:	e000      	b.n	800812a <xQueuePeek+0x46>
 8008128:	2300      	movs	r3, #0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10b      	bne.n	8008146 <xQueuePeek+0x62>
	__asm volatile
 800812e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	623b      	str	r3, [r7, #32]
}
 8008140:	bf00      	nop
 8008142:	bf00      	nop
 8008144:	e7fd      	b.n	8008142 <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008146:	f001 fb51 	bl	80097ec <xTaskGetSchedulerState>
 800814a:	4603      	mov	r3, r0
 800814c:	2b00      	cmp	r3, #0
 800814e:	d102      	bne.n	8008156 <xQueuePeek+0x72>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d101      	bne.n	800815a <xQueuePeek+0x76>
 8008156:	2301      	movs	r3, #1
 8008158:	e000      	b.n	800815c <xQueuePeek+0x78>
 800815a:	2300      	movs	r3, #0
 800815c:	2b00      	cmp	r3, #0
 800815e:	d10b      	bne.n	8008178 <xQueuePeek+0x94>
	__asm volatile
 8008160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008164:	f383 8811 	msr	BASEPRI, r3
 8008168:	f3bf 8f6f 	isb	sy
 800816c:	f3bf 8f4f 	dsb	sy
 8008170:	61fb      	str	r3, [r7, #28]
}
 8008172:	bf00      	nop
 8008174:	bf00      	nop
 8008176:	e7fd      	b.n	8008174 <xQueuePeek+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008178:	f002 fa48 	bl	800a60c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800817c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008180:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008184:	2b00      	cmp	r3, #0
 8008186:	d021      	beq.n	80081cc <xQueuePeek+0xe8>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8008188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	62bb      	str	r3, [r7, #40]	@ 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800818e:	68b9      	ldr	r1, [r7, #8]
 8008190:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008192:	f000 f98e 	bl	80084b2 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8008196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800819a:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800819c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d00f      	beq.n	80081c4 <xQueuePeek+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80081a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a6:	3324      	adds	r3, #36	@ 0x24
 80081a8:	4618      	mov	r0, r3
 80081aa:	f001 f94b 	bl	8009444 <xTaskRemoveFromEventList>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d007      	beq.n	80081c4 <xQueuePeek+0xe0>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
 80081b4:	4b3c      	ldr	r3, [pc, #240]	@ (80082a8 <xQueuePeek+0x1c4>)
 80081b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081ba:	601a      	str	r2, [r3, #0]
 80081bc:	f3bf 8f4f 	dsb	sy
 80081c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80081c4:	f002 fa52 	bl	800a66c <vPortExitCritical>
				return pdPASS;
 80081c8:	2301      	movs	r3, #1
 80081ca:	e069      	b.n	80082a0 <xQueuePeek+0x1bc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d103      	bne.n	80081da <xQueuePeek+0xf6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081d2:	f002 fa4b 	bl	800a66c <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80081d6:	2300      	movs	r3, #0
 80081d8:	e062      	b.n	80082a0 <xQueuePeek+0x1bc>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d106      	bne.n	80081ee <xQueuePeek+0x10a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081e0:	f107 0314 	add.w	r3, r7, #20
 80081e4:	4618      	mov	r0, r3
 80081e6:	f001 f991 	bl	800950c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081ea:	2301      	movs	r3, #1
 80081ec:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081ee:	f002 fa3d 	bl	800a66c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081f2:	f000 feeb 	bl	8008fcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081f6:	f002 fa09 	bl	800a60c <vPortEnterCritical>
 80081fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008200:	b25b      	sxtb	r3, r3
 8008202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008206:	d103      	bne.n	8008210 <xQueuePeek+0x12c>
 8008208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820a:	2200      	movs	r2, #0
 800820c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008212:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008216:	b25b      	sxtb	r3, r3
 8008218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800821c:	d103      	bne.n	8008226 <xQueuePeek+0x142>
 800821e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008220:	2200      	movs	r2, #0
 8008222:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008226:	f002 fa21 	bl	800a66c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800822a:	1d3a      	adds	r2, r7, #4
 800822c:	f107 0314 	add.w	r3, r7, #20
 8008230:	4611      	mov	r1, r2
 8008232:	4618      	mov	r0, r3
 8008234:	f001 f980 	bl	8009538 <xTaskCheckForTimeOut>
 8008238:	4603      	mov	r3, r0
 800823a:	2b00      	cmp	r3, #0
 800823c:	d123      	bne.n	8008286 <xQueuePeek+0x1a2>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800823e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008240:	f000 f9af 	bl	80085a2 <prvIsQueueEmpty>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d017      	beq.n	800827a <xQueuePeek+0x196>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800824a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824c:	3324      	adds	r3, #36	@ 0x24
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	4611      	mov	r1, r2
 8008252:	4618      	mov	r0, r3
 8008254:	f001 f8a4 	bl	80093a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008258:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800825a:	f000 f950 	bl	80084fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800825e:	f000 fec3 	bl	8008fe8 <xTaskResumeAll>
 8008262:	4603      	mov	r3, r0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d187      	bne.n	8008178 <xQueuePeek+0x94>
				{
					portYIELD_WITHIN_API();
 8008268:	4b0f      	ldr	r3, [pc, #60]	@ (80082a8 <xQueuePeek+0x1c4>)
 800826a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800826e:	601a      	str	r2, [r3, #0]
 8008270:	f3bf 8f4f 	dsb	sy
 8008274:	f3bf 8f6f 	isb	sy
 8008278:	e77e      	b.n	8008178 <xQueuePeek+0x94>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
 800827a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800827c:	f000 f93f 	bl	80084fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008280:	f000 feb2 	bl	8008fe8 <xTaskResumeAll>
 8008284:	e778      	b.n	8008178 <xQueuePeek+0x94>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
 8008286:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008288:	f000 f939 	bl	80084fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800828c:	f000 feac 	bl	8008fe8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008290:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008292:	f000 f986 	bl	80085a2 <prvIsQueueEmpty>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	f43f af6d 	beq.w	8008178 <xQueuePeek+0x94>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800829e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3738      	adds	r7, #56	@ 0x38
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	e000ed04 	.word	0xe000ed04

080082ac <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b08e      	sub	sp, #56	@ 0x38
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80082bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10b      	bne.n	80082da <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c6:	f383 8811 	msr	BASEPRI, r3
 80082ca:	f3bf 8f6f 	isb	sy
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	623b      	str	r3, [r7, #32]
}
 80082d4:	bf00      	nop
 80082d6:	bf00      	nop
 80082d8:	e7fd      	b.n	80082d6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d103      	bne.n	80082e8 <xQueueReceiveFromISR+0x3c>
 80082e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <xQueueReceiveFromISR+0x40>
 80082e8:	2301      	movs	r3, #1
 80082ea:	e000      	b.n	80082ee <xQueueReceiveFromISR+0x42>
 80082ec:	2300      	movs	r3, #0
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d10b      	bne.n	800830a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80082f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f6:	f383 8811 	msr	BASEPRI, r3
 80082fa:	f3bf 8f6f 	isb	sy
 80082fe:	f3bf 8f4f 	dsb	sy
 8008302:	61fb      	str	r3, [r7, #28]
}
 8008304:	bf00      	nop
 8008306:	bf00      	nop
 8008308:	e7fd      	b.n	8008306 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800830a:	f002 fa41 	bl	800a790 <vPortValidateInterruptPriority>
	__asm volatile
 800830e:	f3ef 8211 	mrs	r2, BASEPRI
 8008312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008316:	f383 8811 	msr	BASEPRI, r3
 800831a:	f3bf 8f6f 	isb	sy
 800831e:	f3bf 8f4f 	dsb	sy
 8008322:	61ba      	str	r2, [r7, #24]
 8008324:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008326:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008328:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800832a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800832c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800832e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008332:	2b00      	cmp	r3, #0
 8008334:	d02f      	beq.n	8008396 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008338:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800833c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008340:	68b9      	ldr	r1, [r7, #8]
 8008342:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008344:	f000 f8b5 	bl	80084b2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800834a:	1e5a      	subs	r2, r3, #1
 800834c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800834e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008350:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008358:	d112      	bne.n	8008380 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800835a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835c:	691b      	ldr	r3, [r3, #16]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d016      	beq.n	8008390 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008364:	3310      	adds	r3, #16
 8008366:	4618      	mov	r0, r3
 8008368:	f001 f86c 	bl	8009444 <xTaskRemoveFromEventList>
 800836c:	4603      	mov	r3, r0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00e      	beq.n	8008390 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00b      	beq.n	8008390 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	601a      	str	r2, [r3, #0]
 800837e:	e007      	b.n	8008390 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008380:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008384:	3301      	adds	r3, #1
 8008386:	b2db      	uxtb	r3, r3
 8008388:	b25a      	sxtb	r2, r3
 800838a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800838c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008390:	2301      	movs	r3, #1
 8008392:	637b      	str	r3, [r7, #52]	@ 0x34
 8008394:	e001      	b.n	800839a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008396:	2300      	movs	r3, #0
 8008398:	637b      	str	r3, [r7, #52]	@ 0x34
 800839a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800839c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	f383 8811 	msr	BASEPRI, r3
}
 80083a4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80083a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3738      	adds	r7, #56	@ 0x38
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d006      	beq.n	80083ce <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80083ca:	60fb      	str	r3, [r7, #12]
 80083cc:	e001      	b.n	80083d2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80083ce:	2300      	movs	r3, #0
 80083d0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80083d2:	68fb      	ldr	r3, [r7, #12]
	}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3714      	adds	r7, #20
 80083d8:	46bd      	mov	sp, r7
 80083da:	bc80      	pop	{r7}
 80083dc:	4770      	bx	lr

080083de <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80083de:	b580      	push	{r7, lr}
 80083e0:	b086      	sub	sp, #24
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	60f8      	str	r0, [r7, #12]
 80083e6:	60b9      	str	r1, [r7, #8]
 80083e8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80083ea:	2300      	movs	r3, #0
 80083ec:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d10d      	bne.n	8008418 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d14d      	bne.n	80084a0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	4618      	mov	r0, r3
 800840a:	f001 fa75 	bl	80098f8 <xTaskPriorityDisinherit>
 800840e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	609a      	str	r2, [r3, #8]
 8008416:	e043      	b.n	80084a0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d119      	bne.n	8008452 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6858      	ldr	r0, [r3, #4]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008426:	461a      	mov	r2, r3
 8008428:	68b9      	ldr	r1, [r7, #8]
 800842a:	f003 fa78 	bl	800b91e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	685a      	ldr	r2, [r3, #4]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008436:	441a      	add	r2, r3
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	429a      	cmp	r2, r3
 8008446:	d32b      	bcc.n	80084a0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681a      	ldr	r2, [r3, #0]
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	605a      	str	r2, [r3, #4]
 8008450:	e026      	b.n	80084a0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	68d8      	ldr	r0, [r3, #12]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800845a:	461a      	mov	r2, r3
 800845c:	68b9      	ldr	r1, [r7, #8]
 800845e:	f003 fa5e 	bl	800b91e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	68da      	ldr	r2, [r3, #12]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800846a:	425b      	negs	r3, r3
 800846c:	441a      	add	r2, r3
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	68da      	ldr	r2, [r3, #12]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	429a      	cmp	r2, r3
 800847c:	d207      	bcs.n	800848e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	689a      	ldr	r2, [r3, #8]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008486:	425b      	negs	r3, r3
 8008488:	441a      	add	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2b02      	cmp	r3, #2
 8008492:	d105      	bne.n	80084a0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d002      	beq.n	80084a0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	3b01      	subs	r3, #1
 800849e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	1c5a      	adds	r2, r3, #1
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80084a8:	697b      	ldr	r3, [r7, #20]
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3718      	adds	r7, #24
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b082      	sub	sp, #8
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
 80084ba:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d018      	beq.n	80084f6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	68da      	ldr	r2, [r3, #12]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084cc:	441a      	add	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	68da      	ldr	r2, [r3, #12]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	429a      	cmp	r2, r3
 80084dc:	d303      	bcc.n	80084e6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681a      	ldr	r2, [r3, #0]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	68d9      	ldr	r1, [r3, #12]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084ee:	461a      	mov	r2, r3
 80084f0:	6838      	ldr	r0, [r7, #0]
 80084f2:	f003 fa14 	bl	800b91e <memcpy>
	}
}
 80084f6:	bf00      	nop
 80084f8:	3708      	adds	r7, #8
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b084      	sub	sp, #16
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008506:	f002 f881 	bl	800a60c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008510:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008512:	e011      	b.n	8008538 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008518:	2b00      	cmp	r3, #0
 800851a:	d012      	beq.n	8008542 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	3324      	adds	r3, #36	@ 0x24
 8008520:	4618      	mov	r0, r3
 8008522:	f000 ff8f 	bl	8009444 <xTaskRemoveFromEventList>
 8008526:	4603      	mov	r3, r0
 8008528:	2b00      	cmp	r3, #0
 800852a:	d001      	beq.n	8008530 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800852c:	f001 f868 	bl	8009600 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008530:	7bfb      	ldrb	r3, [r7, #15]
 8008532:	3b01      	subs	r3, #1
 8008534:	b2db      	uxtb	r3, r3
 8008536:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800853c:	2b00      	cmp	r3, #0
 800853e:	dce9      	bgt.n	8008514 <prvUnlockQueue+0x16>
 8008540:	e000      	b.n	8008544 <prvUnlockQueue+0x46>
					break;
 8008542:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	22ff      	movs	r2, #255	@ 0xff
 8008548:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800854c:	f002 f88e 	bl	800a66c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008550:	f002 f85c 	bl	800a60c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800855a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800855c:	e011      	b.n	8008582 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d012      	beq.n	800858c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	3310      	adds	r3, #16
 800856a:	4618      	mov	r0, r3
 800856c:	f000 ff6a 	bl	8009444 <xTaskRemoveFromEventList>
 8008570:	4603      	mov	r3, r0
 8008572:	2b00      	cmp	r3, #0
 8008574:	d001      	beq.n	800857a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008576:	f001 f843 	bl	8009600 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800857a:	7bbb      	ldrb	r3, [r7, #14]
 800857c:	3b01      	subs	r3, #1
 800857e:	b2db      	uxtb	r3, r3
 8008580:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008582:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008586:	2b00      	cmp	r3, #0
 8008588:	dce9      	bgt.n	800855e <prvUnlockQueue+0x60>
 800858a:	e000      	b.n	800858e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800858c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	22ff      	movs	r2, #255	@ 0xff
 8008592:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008596:	f002 f869 	bl	800a66c <vPortExitCritical>
}
 800859a:	bf00      	nop
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b084      	sub	sp, #16
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80085aa:	f002 f82f 	bl	800a60c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d102      	bne.n	80085bc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80085b6:	2301      	movs	r3, #1
 80085b8:	60fb      	str	r3, [r7, #12]
 80085ba:	e001      	b.n	80085c0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80085bc:	2300      	movs	r3, #0
 80085be:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80085c0:	f002 f854 	bl	800a66c <vPortExitCritical>

	return xReturn;
 80085c4:	68fb      	ldr	r3, [r7, #12]
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3710      	adds	r7, #16
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}

080085ce <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80085ce:	b580      	push	{r7, lr}
 80085d0:	b084      	sub	sp, #16
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80085d6:	f002 f819 	bl	800a60c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d102      	bne.n	80085ec <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80085e6:	2301      	movs	r3, #1
 80085e8:	60fb      	str	r3, [r7, #12]
 80085ea:	e001      	b.n	80085f0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80085ec:	2300      	movs	r3, #0
 80085ee:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80085f0:	f002 f83c 	bl	800a66c <vPortExitCritical>

	return xReturn;
 80085f4:	68fb      	ldr	r3, [r7, #12]
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3710      	adds	r7, #16
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
	...

08008600 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008600:	b480      	push	{r7}
 8008602:	b085      	sub	sp, #20
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
 8008608:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800860a:	2300      	movs	r3, #0
 800860c:	60fb      	str	r3, [r7, #12]
 800860e:	e014      	b.n	800863a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008610:	4a0e      	ldr	r2, [pc, #56]	@ (800864c <vQueueAddToRegistry+0x4c>)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d10b      	bne.n	8008634 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800861c:	490b      	ldr	r1, [pc, #44]	@ (800864c <vQueueAddToRegistry+0x4c>)
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	683a      	ldr	r2, [r7, #0]
 8008622:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008626:	4a09      	ldr	r2, [pc, #36]	@ (800864c <vQueueAddToRegistry+0x4c>)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	00db      	lsls	r3, r3, #3
 800862c:	4413      	add	r3, r2
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008632:	e006      	b.n	8008642 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	3301      	adds	r3, #1
 8008638:	60fb      	str	r3, [r7, #12]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	2b07      	cmp	r3, #7
 800863e:	d9e7      	bls.n	8008610 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008640:	bf00      	nop
 8008642:	bf00      	nop
 8008644:	3714      	adds	r7, #20
 8008646:	46bd      	mov	sp, r7
 8008648:	bc80      	pop	{r7}
 800864a:	4770      	bx	lr
 800864c:	20000b40 	.word	0x20000b40

08008650 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008650:	b580      	push	{r7, lr}
 8008652:	b086      	sub	sp, #24
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008660:	f001 ffd4 	bl	800a60c <vPortEnterCritical>
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800866a:	b25b      	sxtb	r3, r3
 800866c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008670:	d103      	bne.n	800867a <vQueueWaitForMessageRestricted+0x2a>
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	2200      	movs	r2, #0
 8008676:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008680:	b25b      	sxtb	r3, r3
 8008682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008686:	d103      	bne.n	8008690 <vQueueWaitForMessageRestricted+0x40>
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	2200      	movs	r2, #0
 800868c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008690:	f001 ffec 	bl	800a66c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008698:	2b00      	cmp	r3, #0
 800869a:	d106      	bne.n	80086aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	3324      	adds	r3, #36	@ 0x24
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	68b9      	ldr	r1, [r7, #8]
 80086a4:	4618      	mov	r0, r3
 80086a6:	f000 fea1 	bl	80093ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80086aa:	6978      	ldr	r0, [r7, #20]
 80086ac:	f7ff ff27 	bl	80084fe <prvUnlockQueue>
	}
 80086b0:	bf00      	nop
 80086b2:	3718      	adds	r7, #24
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b08e      	sub	sp, #56	@ 0x38
 80086bc:	af04      	add	r7, sp, #16
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	607a      	str	r2, [r7, #4]
 80086c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80086c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d10b      	bne.n	80086e4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80086cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d0:	f383 8811 	msr	BASEPRI, r3
 80086d4:	f3bf 8f6f 	isb	sy
 80086d8:	f3bf 8f4f 	dsb	sy
 80086dc:	623b      	str	r3, [r7, #32]
}
 80086de:	bf00      	nop
 80086e0:	bf00      	nop
 80086e2:	e7fd      	b.n	80086e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80086e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d10b      	bne.n	8008702 <xTaskCreateStatic+0x4a>
	__asm volatile
 80086ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ee:	f383 8811 	msr	BASEPRI, r3
 80086f2:	f3bf 8f6f 	isb	sy
 80086f6:	f3bf 8f4f 	dsb	sy
 80086fa:	61fb      	str	r3, [r7, #28]
}
 80086fc:	bf00      	nop
 80086fe:	bf00      	nop
 8008700:	e7fd      	b.n	80086fe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008702:	23a8      	movs	r3, #168	@ 0xa8
 8008704:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	2ba8      	cmp	r3, #168	@ 0xa8
 800870a:	d00b      	beq.n	8008724 <xTaskCreateStatic+0x6c>
	__asm volatile
 800870c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008710:	f383 8811 	msr	BASEPRI, r3
 8008714:	f3bf 8f6f 	isb	sy
 8008718:	f3bf 8f4f 	dsb	sy
 800871c:	61bb      	str	r3, [r7, #24]
}
 800871e:	bf00      	nop
 8008720:	bf00      	nop
 8008722:	e7fd      	b.n	8008720 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008724:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008728:	2b00      	cmp	r3, #0
 800872a:	d01e      	beq.n	800876a <xTaskCreateStatic+0xb2>
 800872c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800872e:	2b00      	cmp	r3, #0
 8008730:	d01b      	beq.n	800876a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008734:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008738:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800873a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800873c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873e:	2202      	movs	r2, #2
 8008740:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008744:	2300      	movs	r3, #0
 8008746:	9303      	str	r3, [sp, #12]
 8008748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874a:	9302      	str	r3, [sp, #8]
 800874c:	f107 0314 	add.w	r3, r7, #20
 8008750:	9301      	str	r3, [sp, #4]
 8008752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008754:	9300      	str	r3, [sp, #0]
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	68b9      	ldr	r1, [r7, #8]
 800875c:	68f8      	ldr	r0, [r7, #12]
 800875e:	f000 f851 	bl	8008804 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008762:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008764:	f000 f8f6 	bl	8008954 <prvAddNewTaskToReadyList>
 8008768:	e001      	b.n	800876e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800876a:	2300      	movs	r3, #0
 800876c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800876e:	697b      	ldr	r3, [r7, #20]
	}
 8008770:	4618      	mov	r0, r3
 8008772:	3728      	adds	r7, #40	@ 0x28
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008778:	b580      	push	{r7, lr}
 800877a:	b08c      	sub	sp, #48	@ 0x30
 800877c:	af04      	add	r7, sp, #16
 800877e:	60f8      	str	r0, [r7, #12]
 8008780:	60b9      	str	r1, [r7, #8]
 8008782:	603b      	str	r3, [r7, #0]
 8008784:	4613      	mov	r3, r2
 8008786:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008788:	88fb      	ldrh	r3, [r7, #6]
 800878a:	009b      	lsls	r3, r3, #2
 800878c:	4618      	mov	r0, r3
 800878e:	f002 f83f 	bl	800a810 <pvPortMalloc>
 8008792:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00e      	beq.n	80087b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800879a:	20a8      	movs	r0, #168	@ 0xa8
 800879c:	f002 f838 	bl	800a810 <pvPortMalloc>
 80087a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d003      	beq.n	80087b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	697a      	ldr	r2, [r7, #20]
 80087ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80087ae:	e005      	b.n	80087bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80087b0:	6978      	ldr	r0, [r7, #20]
 80087b2:	f002 f8fb 	bl	800a9ac <vPortFree>
 80087b6:	e001      	b.n	80087bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80087b8:	2300      	movs	r3, #0
 80087ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80087bc:	69fb      	ldr	r3, [r7, #28]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d017      	beq.n	80087f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80087c2:	69fb      	ldr	r3, [r7, #28]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80087ca:	88fa      	ldrh	r2, [r7, #6]
 80087cc:	2300      	movs	r3, #0
 80087ce:	9303      	str	r3, [sp, #12]
 80087d0:	69fb      	ldr	r3, [r7, #28]
 80087d2:	9302      	str	r3, [sp, #8]
 80087d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d6:	9301      	str	r3, [sp, #4]
 80087d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087da:	9300      	str	r3, [sp, #0]
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	68b9      	ldr	r1, [r7, #8]
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	f000 f80f 	bl	8008804 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087e6:	69f8      	ldr	r0, [r7, #28]
 80087e8:	f000 f8b4 	bl	8008954 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80087ec:	2301      	movs	r3, #1
 80087ee:	61bb      	str	r3, [r7, #24]
 80087f0:	e002      	b.n	80087f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80087f2:	f04f 33ff 	mov.w	r3, #4294967295
 80087f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80087f8:	69bb      	ldr	r3, [r7, #24]
	}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3720      	adds	r7, #32
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}
	...

08008804 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b088      	sub	sp, #32
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	607a      	str	r2, [r7, #4]
 8008810:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008814:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	461a      	mov	r2, r3
 800881c:	21a5      	movs	r1, #165	@ 0xa5
 800881e:	f002 ff92 	bl	800b746 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008824:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800882c:	3b01      	subs	r3, #1
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	4413      	add	r3, r2
 8008832:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008834:	69bb      	ldr	r3, [r7, #24]
 8008836:	f023 0307 	bic.w	r3, r3, #7
 800883a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800883c:	69bb      	ldr	r3, [r7, #24]
 800883e:	f003 0307 	and.w	r3, r3, #7
 8008842:	2b00      	cmp	r3, #0
 8008844:	d00b      	beq.n	800885e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800884a:	f383 8811 	msr	BASEPRI, r3
 800884e:	f3bf 8f6f 	isb	sy
 8008852:	f3bf 8f4f 	dsb	sy
 8008856:	617b      	str	r3, [r7, #20]
}
 8008858:	bf00      	nop
 800885a:	bf00      	nop
 800885c:	e7fd      	b.n	800885a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d01f      	beq.n	80088a4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008864:	2300      	movs	r3, #0
 8008866:	61fb      	str	r3, [r7, #28]
 8008868:	e012      	b.n	8008890 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800886a:	68ba      	ldr	r2, [r7, #8]
 800886c:	69fb      	ldr	r3, [r7, #28]
 800886e:	4413      	add	r3, r2
 8008870:	7819      	ldrb	r1, [r3, #0]
 8008872:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	4413      	add	r3, r2
 8008878:	3334      	adds	r3, #52	@ 0x34
 800887a:	460a      	mov	r2, r1
 800887c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800887e:	68ba      	ldr	r2, [r7, #8]
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	4413      	add	r3, r2
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d006      	beq.n	8008898 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	3301      	adds	r3, #1
 800888e:	61fb      	str	r3, [r7, #28]
 8008890:	69fb      	ldr	r3, [r7, #28]
 8008892:	2b0f      	cmp	r3, #15
 8008894:	d9e9      	bls.n	800886a <prvInitialiseNewTask+0x66>
 8008896:	e000      	b.n	800889a <prvInitialiseNewTask+0x96>
			{
				break;
 8008898:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800889a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889c:	2200      	movs	r2, #0
 800889e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80088a2:	e003      	b.n	80088ac <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80088a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a6:	2200      	movs	r2, #0
 80088a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80088ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ae:	2b37      	cmp	r3, #55	@ 0x37
 80088b0:	d901      	bls.n	80088b6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80088b2:	2337      	movs	r3, #55	@ 0x37
 80088b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80088b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80088bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088c0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80088c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c4:	2200      	movs	r2, #0
 80088c6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80088c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ca:	3304      	adds	r3, #4
 80088cc:	4618      	mov	r0, r3
 80088ce:	f7fe fde9 	bl	80074a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80088d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d4:	3318      	adds	r3, #24
 80088d6:	4618      	mov	r0, r3
 80088d8:	f7fe fde4 	bl	80074a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80088dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088e4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80088e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80088ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088f0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80088f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f4:	2200      	movs	r2, #0
 80088f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80088fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008904:	3354      	adds	r3, #84	@ 0x54
 8008906:	224c      	movs	r2, #76	@ 0x4c
 8008908:	2100      	movs	r1, #0
 800890a:	4618      	mov	r0, r3
 800890c:	f002 ff1b 	bl	800b746 <memset>
 8008910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008912:	4a0d      	ldr	r2, [pc, #52]	@ (8008948 <prvInitialiseNewTask+0x144>)
 8008914:	659a      	str	r2, [r3, #88]	@ 0x58
 8008916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008918:	4a0c      	ldr	r2, [pc, #48]	@ (800894c <prvInitialiseNewTask+0x148>)
 800891a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800891c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800891e:	4a0c      	ldr	r2, [pc, #48]	@ (8008950 <prvInitialiseNewTask+0x14c>)
 8008920:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008922:	683a      	ldr	r2, [r7, #0]
 8008924:	68f9      	ldr	r1, [r7, #12]
 8008926:	69b8      	ldr	r0, [r7, #24]
 8008928:	f001 fd7c 	bl	800a424 <pxPortInitialiseStack>
 800892c:	4602      	mov	r2, r0
 800892e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008930:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008934:	2b00      	cmp	r3, #0
 8008936:	d002      	beq.n	800893e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800893a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800893c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800893e:	bf00      	nop
 8008940:	3720      	adds	r7, #32
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	200039d4 	.word	0x200039d4
 800894c:	20003a3c 	.word	0x20003a3c
 8008950:	20003aa4 	.word	0x20003aa4

08008954 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800895c:	f001 fe56 	bl	800a60c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008960:	4b2d      	ldr	r3, [pc, #180]	@ (8008a18 <prvAddNewTaskToReadyList+0xc4>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	3301      	adds	r3, #1
 8008966:	4a2c      	ldr	r2, [pc, #176]	@ (8008a18 <prvAddNewTaskToReadyList+0xc4>)
 8008968:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800896a:	4b2c      	ldr	r3, [pc, #176]	@ (8008a1c <prvAddNewTaskToReadyList+0xc8>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d109      	bne.n	8008986 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008972:	4a2a      	ldr	r2, [pc, #168]	@ (8008a1c <prvAddNewTaskToReadyList+0xc8>)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008978:	4b27      	ldr	r3, [pc, #156]	@ (8008a18 <prvAddNewTaskToReadyList+0xc4>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d110      	bne.n	80089a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008980:	f000 fe62 	bl	8009648 <prvInitialiseTaskLists>
 8008984:	e00d      	b.n	80089a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008986:	4b26      	ldr	r3, [pc, #152]	@ (8008a20 <prvAddNewTaskToReadyList+0xcc>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d109      	bne.n	80089a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800898e:	4b23      	ldr	r3, [pc, #140]	@ (8008a1c <prvAddNewTaskToReadyList+0xc8>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008998:	429a      	cmp	r2, r3
 800899a:	d802      	bhi.n	80089a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800899c:	4a1f      	ldr	r2, [pc, #124]	@ (8008a1c <prvAddNewTaskToReadyList+0xc8>)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80089a2:	4b20      	ldr	r3, [pc, #128]	@ (8008a24 <prvAddNewTaskToReadyList+0xd0>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	3301      	adds	r3, #1
 80089a8:	4a1e      	ldr	r2, [pc, #120]	@ (8008a24 <prvAddNewTaskToReadyList+0xd0>)
 80089aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80089ac:	4b1d      	ldr	r3, [pc, #116]	@ (8008a24 <prvAddNewTaskToReadyList+0xd0>)
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089b8:	4b1b      	ldr	r3, [pc, #108]	@ (8008a28 <prvAddNewTaskToReadyList+0xd4>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	429a      	cmp	r2, r3
 80089be:	d903      	bls.n	80089c8 <prvAddNewTaskToReadyList+0x74>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c4:	4a18      	ldr	r2, [pc, #96]	@ (8008a28 <prvAddNewTaskToReadyList+0xd4>)
 80089c6:	6013      	str	r3, [r2, #0]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089cc:	4613      	mov	r3, r2
 80089ce:	009b      	lsls	r3, r3, #2
 80089d0:	4413      	add	r3, r2
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	4a15      	ldr	r2, [pc, #84]	@ (8008a2c <prvAddNewTaskToReadyList+0xd8>)
 80089d6:	441a      	add	r2, r3
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	3304      	adds	r3, #4
 80089dc:	4619      	mov	r1, r3
 80089de:	4610      	mov	r0, r2
 80089e0:	f7fe fd6c 	bl	80074bc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80089e4:	f001 fe42 	bl	800a66c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80089e8:	4b0d      	ldr	r3, [pc, #52]	@ (8008a20 <prvAddNewTaskToReadyList+0xcc>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d00e      	beq.n	8008a0e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80089f0:	4b0a      	ldr	r3, [pc, #40]	@ (8008a1c <prvAddNewTaskToReadyList+0xc8>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d207      	bcs.n	8008a0e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80089fe:	4b0c      	ldr	r3, [pc, #48]	@ (8008a30 <prvAddNewTaskToReadyList+0xdc>)
 8008a00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a04:	601a      	str	r2, [r3, #0]
 8008a06:	f3bf 8f4f 	dsb	sy
 8008a0a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a0e:	bf00      	nop
 8008a10:	3708      	adds	r7, #8
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	bf00      	nop
 8008a18:	20001054 	.word	0x20001054
 8008a1c:	20000b80 	.word	0x20000b80
 8008a20:	20001060 	.word	0x20001060
 8008a24:	20001070 	.word	0x20001070
 8008a28:	2000105c 	.word	0x2000105c
 8008a2c:	20000b84 	.word	0x20000b84
 8008a30:	e000ed04 	.word	0xe000ed04

08008a34 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b08a      	sub	sp, #40	@ 0x28
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
 8008a3c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d10b      	bne.n	8008a60 <vTaskDelayUntil+0x2c>
	__asm volatile
 8008a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a4c:	f383 8811 	msr	BASEPRI, r3
 8008a50:	f3bf 8f6f 	isb	sy
 8008a54:	f3bf 8f4f 	dsb	sy
 8008a58:	617b      	str	r3, [r7, #20]
}
 8008a5a:	bf00      	nop
 8008a5c:	bf00      	nop
 8008a5e:	e7fd      	b.n	8008a5c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d10b      	bne.n	8008a7e <vTaskDelayUntil+0x4a>
	__asm volatile
 8008a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a6a:	f383 8811 	msr	BASEPRI, r3
 8008a6e:	f3bf 8f6f 	isb	sy
 8008a72:	f3bf 8f4f 	dsb	sy
 8008a76:	613b      	str	r3, [r7, #16]
}
 8008a78:	bf00      	nop
 8008a7a:	bf00      	nop
 8008a7c:	e7fd      	b.n	8008a7a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8008a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8008b28 <vTaskDelayUntil+0xf4>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00b      	beq.n	8008a9e <vTaskDelayUntil+0x6a>
	__asm volatile
 8008a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a8a:	f383 8811 	msr	BASEPRI, r3
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	60fb      	str	r3, [r7, #12]
}
 8008a98:	bf00      	nop
 8008a9a:	bf00      	nop
 8008a9c:	e7fd      	b.n	8008a9a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8008a9e:	f000 fa95 	bl	8008fcc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008aa2:	4b22      	ldr	r3, [pc, #136]	@ (8008b2c <vTaskDelayUntil+0xf8>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	683a      	ldr	r2, [r7, #0]
 8008aae:	4413      	add	r3, r2
 8008ab0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	6a3a      	ldr	r2, [r7, #32]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d20b      	bcs.n	8008ad4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	69fa      	ldr	r2, [r7, #28]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d211      	bcs.n	8008aea <vTaskDelayUntil+0xb6>
 8008ac6:	69fa      	ldr	r2, [r7, #28]
 8008ac8:	6a3b      	ldr	r3, [r7, #32]
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d90d      	bls.n	8008aea <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ad2:	e00a      	b.n	8008aea <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	69fa      	ldr	r2, [r7, #28]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d303      	bcc.n	8008ae6 <vTaskDelayUntil+0xb2>
 8008ade:	69fa      	ldr	r2, [r7, #28]
 8008ae0:	6a3b      	ldr	r3, [r7, #32]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d901      	bls.n	8008aea <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	69fa      	ldr	r2, [r7, #28]
 8008aee:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d006      	beq.n	8008b04 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008af6:	69fa      	ldr	r2, [r7, #28]
 8008af8:	6a3b      	ldr	r3, [r7, #32]
 8008afa:	1ad3      	subs	r3, r2, r3
 8008afc:	2100      	movs	r1, #0
 8008afe:	4618      	mov	r0, r3
 8008b00:	f001 f8e4 	bl	8009ccc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008b04:	f000 fa70 	bl	8008fe8 <xTaskResumeAll>
 8008b08:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d107      	bne.n	8008b20 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008b10:	4b07      	ldr	r3, [pc, #28]	@ (8008b30 <vTaskDelayUntil+0xfc>)
 8008b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b16:	601a      	str	r2, [r3, #0]
 8008b18:	f3bf 8f4f 	dsb	sy
 8008b1c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b20:	bf00      	nop
 8008b22:	3728      	adds	r7, #40	@ 0x28
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	2000107c 	.word	0x2000107c
 8008b2c:	20001058 	.word	0x20001058
 8008b30:	e000ed04 	.word	0xe000ed04

08008b34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d018      	beq.n	8008b78 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008b46:	4b14      	ldr	r3, [pc, #80]	@ (8008b98 <vTaskDelay+0x64>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00b      	beq.n	8008b66 <vTaskDelay+0x32>
	__asm volatile
 8008b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b52:	f383 8811 	msr	BASEPRI, r3
 8008b56:	f3bf 8f6f 	isb	sy
 8008b5a:	f3bf 8f4f 	dsb	sy
 8008b5e:	60bb      	str	r3, [r7, #8]
}
 8008b60:	bf00      	nop
 8008b62:	bf00      	nop
 8008b64:	e7fd      	b.n	8008b62 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008b66:	f000 fa31 	bl	8008fcc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008b6a:	2100      	movs	r1, #0
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f001 f8ad 	bl	8009ccc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008b72:	f000 fa39 	bl	8008fe8 <xTaskResumeAll>
 8008b76:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d107      	bne.n	8008b8e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008b7e:	4b07      	ldr	r3, [pc, #28]	@ (8008b9c <vTaskDelay+0x68>)
 8008b80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b84:	601a      	str	r2, [r3, #0]
 8008b86:	f3bf 8f4f 	dsb	sy
 8008b8a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b8e:	bf00      	nop
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	2000107c 	.word	0x2000107c
 8008b9c:	e000ed04 	.word	0xe000ed04

08008ba0 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b088      	sub	sp, #32
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 8008baa:	2300      	movs	r3, #0
 8008bac:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	2b37      	cmp	r3, #55	@ 0x37
 8008bb2:	d90b      	bls.n	8008bcc <vTaskPrioritySet+0x2c>
	__asm volatile
 8008bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb8:	f383 8811 	msr	BASEPRI, r3
 8008bbc:	f3bf 8f6f 	isb	sy
 8008bc0:	f3bf 8f4f 	dsb	sy
 8008bc4:	60fb      	str	r3, [r7, #12]
}
 8008bc6:	bf00      	nop
 8008bc8:	bf00      	nop
 8008bca:	e7fd      	b.n	8008bc8 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	2b37      	cmp	r3, #55	@ 0x37
 8008bd0:	d901      	bls.n	8008bd6 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008bd2:	2337      	movs	r3, #55	@ 0x37
 8008bd4:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8008bd6:	f001 fd19 	bl	800a60c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d102      	bne.n	8008be6 <vTaskPrioritySet+0x46>
 8008be0:	4b3a      	ldr	r3, [pc, #232]	@ (8008ccc <vTaskPrioritySet+0x12c>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	e000      	b.n	8008be8 <vTaskPrioritySet+0x48>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8008bea:	69bb      	ldr	r3, [r7, #24]
 8008bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bee:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8008bf0:	697a      	ldr	r2, [r7, #20]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d063      	beq.n	8008cc0 <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8008bf8:	683a      	ldr	r2, [r7, #0]
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d90d      	bls.n	8008c1c <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 8008c00:	4b32      	ldr	r3, [pc, #200]	@ (8008ccc <vTaskPrioritySet+0x12c>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	69ba      	ldr	r2, [r7, #24]
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d00f      	beq.n	8008c2a <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8008c0a:	4b30      	ldr	r3, [pc, #192]	@ (8008ccc <vTaskPrioritySet+0x12c>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c10:	683a      	ldr	r2, [r7, #0]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d309      	bcc.n	8008c2a <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 8008c16:	2301      	movs	r3, #1
 8008c18:	61fb      	str	r3, [r7, #28]
 8008c1a:	e006      	b.n	8008c2a <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8008c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8008ccc <vTaskPrioritySet+0x12c>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	69ba      	ldr	r2, [r7, #24]
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d101      	bne.n	8008c2a <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8008c26:	2301      	movs	r3, #1
 8008c28:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008c2a:	69bb      	ldr	r3, [r7, #24]
 8008c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c2e:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8008c30:	69bb      	ldr	r3, [r7, #24]
 8008c32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c34:	69bb      	ldr	r3, [r7, #24]
 8008c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d102      	bne.n	8008c42 <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	683a      	ldr	r2, [r7, #0]
 8008c40:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	683a      	ldr	r2, [r7, #0]
 8008c46:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008c48:	69bb      	ldr	r3, [r7, #24]
 8008c4a:	699b      	ldr	r3, [r3, #24]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	db04      	blt.n	8008c5a <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	6959      	ldr	r1, [r3, #20]
 8008c5e:	693a      	ldr	r2, [r7, #16]
 8008c60:	4613      	mov	r3, r2
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	4413      	add	r3, r2
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	4a19      	ldr	r2, [pc, #100]	@ (8008cd0 <vTaskPrioritySet+0x130>)
 8008c6a:	4413      	add	r3, r2
 8008c6c:	4299      	cmp	r1, r3
 8008c6e:	d11c      	bne.n	8008caa <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	3304      	adds	r3, #4
 8008c74:	4618      	mov	r0, r3
 8008c76:	f7fe fc7c 	bl	8007572 <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c7e:	4b15      	ldr	r3, [pc, #84]	@ (8008cd4 <vTaskPrioritySet+0x134>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d903      	bls.n	8008c8e <vTaskPrioritySet+0xee>
 8008c86:	69bb      	ldr	r3, [r7, #24]
 8008c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c8a:	4a12      	ldr	r2, [pc, #72]	@ (8008cd4 <vTaskPrioritySet+0x134>)
 8008c8c:	6013      	str	r3, [r2, #0]
 8008c8e:	69bb      	ldr	r3, [r7, #24]
 8008c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c92:	4613      	mov	r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	4413      	add	r3, r2
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	4a0d      	ldr	r2, [pc, #52]	@ (8008cd0 <vTaskPrioritySet+0x130>)
 8008c9c:	441a      	add	r2, r3
 8008c9e:	69bb      	ldr	r3, [r7, #24]
 8008ca0:	3304      	adds	r3, #4
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	4610      	mov	r0, r2
 8008ca6:	f7fe fc09 	bl	80074bc <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d007      	beq.n	8008cc0 <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8008cb0:	4b09      	ldr	r3, [pc, #36]	@ (8008cd8 <vTaskPrioritySet+0x138>)
 8008cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cb6:	601a      	str	r2, [r3, #0]
 8008cb8:	f3bf 8f4f 	dsb	sy
 8008cbc:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8008cc0:	f001 fcd4 	bl	800a66c <vPortExitCritical>
	}
 8008cc4:	bf00      	nop
 8008cc6:	3720      	adds	r7, #32
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	20000b80 	.word	0x20000b80
 8008cd0:	20000b84 	.word	0x20000b84
 8008cd4:	2000105c 	.word	0x2000105c
 8008cd8:	e000ed04 	.word	0xe000ed04

08008cdc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008ce4:	f001 fc92 	bl	800a60c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d102      	bne.n	8008cf4 <vTaskSuspend+0x18>
 8008cee:	4b30      	ldr	r3, [pc, #192]	@ (8008db0 <vTaskSuspend+0xd4>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	e000      	b.n	8008cf6 <vTaskSuspend+0x1a>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	3304      	adds	r3, #4
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f7fe fc38 	bl	8007572 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d004      	beq.n	8008d14 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	3318      	adds	r3, #24
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f7fe fc2f 	bl	8007572 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	3304      	adds	r3, #4
 8008d18:	4619      	mov	r1, r3
 8008d1a:	4826      	ldr	r0, [pc, #152]	@ (8008db4 <vTaskSuspend+0xd8>)
 8008d1c:	f7fe fbce 	bl	80074bc <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d103      	bne.n	8008d34 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8008d34:	f001 fc9a 	bl	800a66c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8008d38:	4b1f      	ldr	r3, [pc, #124]	@ (8008db8 <vTaskSuspend+0xdc>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d005      	beq.n	8008d4c <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8008d40:	f001 fc64 	bl	800a60c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8008d44:	f000 fd24 	bl	8009790 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8008d48:	f001 fc90 	bl	800a66c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8008d4c:	4b18      	ldr	r3, [pc, #96]	@ (8008db0 <vTaskSuspend+0xd4>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	68fa      	ldr	r2, [r7, #12]
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d128      	bne.n	8008da8 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 8008d56:	4b18      	ldr	r3, [pc, #96]	@ (8008db8 <vTaskSuspend+0xdc>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d018      	beq.n	8008d90 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8008d5e:	4b17      	ldr	r3, [pc, #92]	@ (8008dbc <vTaskSuspend+0xe0>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00b      	beq.n	8008d7e <vTaskSuspend+0xa2>
	__asm volatile
 8008d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6a:	f383 8811 	msr	BASEPRI, r3
 8008d6e:	f3bf 8f6f 	isb	sy
 8008d72:	f3bf 8f4f 	dsb	sy
 8008d76:	60bb      	str	r3, [r7, #8]
}
 8008d78:	bf00      	nop
 8008d7a:	bf00      	nop
 8008d7c:	e7fd      	b.n	8008d7a <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8008d7e:	4b10      	ldr	r3, [pc, #64]	@ (8008dc0 <vTaskSuspend+0xe4>)
 8008d80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d84:	601a      	str	r2, [r3, #0]
 8008d86:	f3bf 8f4f 	dsb	sy
 8008d8a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008d8e:	e00b      	b.n	8008da8 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8008d90:	4b08      	ldr	r3, [pc, #32]	@ (8008db4 <vTaskSuspend+0xd8>)
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	4b0b      	ldr	r3, [pc, #44]	@ (8008dc4 <vTaskSuspend+0xe8>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d103      	bne.n	8008da4 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 8008d9c:	4b04      	ldr	r3, [pc, #16]	@ (8008db0 <vTaskSuspend+0xd4>)
 8008d9e:	2200      	movs	r2, #0
 8008da0:	601a      	str	r2, [r3, #0]
	}
 8008da2:	e001      	b.n	8008da8 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8008da4:	f000 fa98 	bl	80092d8 <vTaskSwitchContext>
	}
 8008da8:	bf00      	nop
 8008daa:	3710      	adds	r7, #16
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	20000b80 	.word	0x20000b80
 8008db4:	20001040 	.word	0x20001040
 8008db8:	20001060 	.word	0x20001060
 8008dbc:	2000107c 	.word	0x2000107c
 8008dc0:	e000ed04 	.word	0xe000ed04
 8008dc4:	20001054 	.word	0x20001054

08008dc8 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8008dc8:	b480      	push	{r7}
 8008dca:	b087      	sub	sp, #28
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d10b      	bne.n	8008df6 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	60fb      	str	r3, [r7, #12]
}
 8008df0:	bf00      	nop
 8008df2:	bf00      	nop
 8008df4:	e7fd      	b.n	8008df2 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	695b      	ldr	r3, [r3, #20]
 8008dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8008e24 <prvTaskIsTaskSuspended+0x5c>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d10a      	bne.n	8008e16 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e04:	4a08      	ldr	r2, [pc, #32]	@ (8008e28 <prvTaskIsTaskSuspended+0x60>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d005      	beq.n	8008e16 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d101      	bne.n	8008e16 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8008e12:	2301      	movs	r3, #1
 8008e14:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008e16:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8008e18:	4618      	mov	r0, r3
 8008e1a:	371c      	adds	r7, #28
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bc80      	pop	{r7}
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	20001040 	.word	0x20001040
 8008e28:	20001014 	.word	0x20001014

08008e2c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d10b      	bne.n	8008e56 <vTaskResume+0x2a>
	__asm volatile
 8008e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	60bb      	str	r3, [r7, #8]
}
 8008e50:	bf00      	nop
 8008e52:	bf00      	nop
 8008e54:	e7fd      	b.n	8008e52 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8008e56:	4b21      	ldr	r3, [pc, #132]	@ (8008edc <vTaskResume+0xb0>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d038      	beq.n	8008ed2 <vTaskResume+0xa6>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d035      	beq.n	8008ed2 <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 8008e66:	f001 fbd1 	bl	800a60c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8008e6a:	68f8      	ldr	r0, [r7, #12]
 8008e6c:	f7ff ffac 	bl	8008dc8 <prvTaskIsTaskSuspended>
 8008e70:	4603      	mov	r3, r0
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d02b      	beq.n	8008ece <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	3304      	adds	r3, #4
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f7fe fb79 	bl	8007572 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e84:	4b16      	ldr	r3, [pc, #88]	@ (8008ee0 <vTaskResume+0xb4>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d903      	bls.n	8008e94 <vTaskResume+0x68>
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e90:	4a13      	ldr	r2, [pc, #76]	@ (8008ee0 <vTaskResume+0xb4>)
 8008e92:	6013      	str	r3, [r2, #0]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e98:	4613      	mov	r3, r2
 8008e9a:	009b      	lsls	r3, r3, #2
 8008e9c:	4413      	add	r3, r2
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	4a10      	ldr	r2, [pc, #64]	@ (8008ee4 <vTaskResume+0xb8>)
 8008ea2:	441a      	add	r2, r3
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	3304      	adds	r3, #4
 8008ea8:	4619      	mov	r1, r3
 8008eaa:	4610      	mov	r0, r2
 8008eac:	f7fe fb06 	bl	80074bc <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eb4:	4b09      	ldr	r3, [pc, #36]	@ (8008edc <vTaskResume+0xb0>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d307      	bcc.n	8008ece <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8008ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8008ee8 <vTaskResume+0xbc>)
 8008ec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ec4:	601a      	str	r2, [r3, #0]
 8008ec6:	f3bf 8f4f 	dsb	sy
 8008eca:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8008ece:	f001 fbcd 	bl	800a66c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ed2:	bf00      	nop
 8008ed4:	3710      	adds	r7, #16
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	20000b80 	.word	0x20000b80
 8008ee0:	2000105c 	.word	0x2000105c
 8008ee4:	20000b84 	.word	0x20000b84
 8008ee8:	e000ed04 	.word	0xe000ed04

08008eec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b08a      	sub	sp, #40	@ 0x28
 8008ef0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008efa:	463a      	mov	r2, r7
 8008efc:	1d39      	adds	r1, r7, #4
 8008efe:	f107 0308 	add.w	r3, r7, #8
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7fe fa2a 	bl	800735c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008f08:	6839      	ldr	r1, [r7, #0]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	68ba      	ldr	r2, [r7, #8]
 8008f0e:	9202      	str	r2, [sp, #8]
 8008f10:	9301      	str	r3, [sp, #4]
 8008f12:	2300      	movs	r3, #0
 8008f14:	9300      	str	r3, [sp, #0]
 8008f16:	2300      	movs	r3, #0
 8008f18:	460a      	mov	r2, r1
 8008f1a:	4924      	ldr	r1, [pc, #144]	@ (8008fac <vTaskStartScheduler+0xc0>)
 8008f1c:	4824      	ldr	r0, [pc, #144]	@ (8008fb0 <vTaskStartScheduler+0xc4>)
 8008f1e:	f7ff fbcb 	bl	80086b8 <xTaskCreateStatic>
 8008f22:	4603      	mov	r3, r0
 8008f24:	4a23      	ldr	r2, [pc, #140]	@ (8008fb4 <vTaskStartScheduler+0xc8>)
 8008f26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008f28:	4b22      	ldr	r3, [pc, #136]	@ (8008fb4 <vTaskStartScheduler+0xc8>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d002      	beq.n	8008f36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008f30:	2301      	movs	r3, #1
 8008f32:	617b      	str	r3, [r7, #20]
 8008f34:	e001      	b.n	8008f3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008f36:	2300      	movs	r3, #0
 8008f38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d102      	bne.n	8008f46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008f40:	f000 ff18 	bl	8009d74 <xTimerCreateTimerTask>
 8008f44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d11b      	bne.n	8008f84 <vTaskStartScheduler+0x98>
	__asm volatile
 8008f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f50:	f383 8811 	msr	BASEPRI, r3
 8008f54:	f3bf 8f6f 	isb	sy
 8008f58:	f3bf 8f4f 	dsb	sy
 8008f5c:	613b      	str	r3, [r7, #16]
}
 8008f5e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008f60:	4b15      	ldr	r3, [pc, #84]	@ (8008fb8 <vTaskStartScheduler+0xcc>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	3354      	adds	r3, #84	@ 0x54
 8008f66:	4a15      	ldr	r2, [pc, #84]	@ (8008fbc <vTaskStartScheduler+0xd0>)
 8008f68:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008f6a:	4b15      	ldr	r3, [pc, #84]	@ (8008fc0 <vTaskStartScheduler+0xd4>)
 8008f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008f72:	4b14      	ldr	r3, [pc, #80]	@ (8008fc4 <vTaskStartScheduler+0xd8>)
 8008f74:	2201      	movs	r2, #1
 8008f76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008f78:	4b13      	ldr	r3, [pc, #76]	@ (8008fc8 <vTaskStartScheduler+0xdc>)
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008f7e:	f001 fad3 	bl	800a528 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008f82:	e00f      	b.n	8008fa4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f8a:	d10b      	bne.n	8008fa4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f90:	f383 8811 	msr	BASEPRI, r3
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	f3bf 8f4f 	dsb	sy
 8008f9c:	60fb      	str	r3, [r7, #12]
}
 8008f9e:	bf00      	nop
 8008fa0:	bf00      	nop
 8008fa2:	e7fd      	b.n	8008fa0 <vTaskStartScheduler+0xb4>
}
 8008fa4:	bf00      	nop
 8008fa6:	3718      	adds	r7, #24
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}
 8008fac:	0800e424 	.word	0x0800e424
 8008fb0:	08009619 	.word	0x08009619
 8008fb4:	20001078 	.word	0x20001078
 8008fb8:	20000b80 	.word	0x20000b80
 8008fbc:	20000038 	.word	0x20000038
 8008fc0:	20001074 	.word	0x20001074
 8008fc4:	20001060 	.word	0x20001060
 8008fc8:	20001058 	.word	0x20001058

08008fcc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008fcc:	b480      	push	{r7}
 8008fce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008fd0:	4b04      	ldr	r3, [pc, #16]	@ (8008fe4 <vTaskSuspendAll+0x18>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	4a03      	ldr	r2, [pc, #12]	@ (8008fe4 <vTaskSuspendAll+0x18>)
 8008fd8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008fda:	bf00      	nop
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bc80      	pop	{r7}
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop
 8008fe4:	2000107c 	.word	0x2000107c

08008fe8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b084      	sub	sp, #16
 8008fec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ff6:	4b42      	ldr	r3, [pc, #264]	@ (8009100 <xTaskResumeAll+0x118>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d10b      	bne.n	8009016 <xTaskResumeAll+0x2e>
	__asm volatile
 8008ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009002:	f383 8811 	msr	BASEPRI, r3
 8009006:	f3bf 8f6f 	isb	sy
 800900a:	f3bf 8f4f 	dsb	sy
 800900e:	603b      	str	r3, [r7, #0]
}
 8009010:	bf00      	nop
 8009012:	bf00      	nop
 8009014:	e7fd      	b.n	8009012 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009016:	f001 faf9 	bl	800a60c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800901a:	4b39      	ldr	r3, [pc, #228]	@ (8009100 <xTaskResumeAll+0x118>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	3b01      	subs	r3, #1
 8009020:	4a37      	ldr	r2, [pc, #220]	@ (8009100 <xTaskResumeAll+0x118>)
 8009022:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009024:	4b36      	ldr	r3, [pc, #216]	@ (8009100 <xTaskResumeAll+0x118>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d162      	bne.n	80090f2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800902c:	4b35      	ldr	r3, [pc, #212]	@ (8009104 <xTaskResumeAll+0x11c>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d05e      	beq.n	80090f2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009034:	e02f      	b.n	8009096 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009036:	4b34      	ldr	r3, [pc, #208]	@ (8009108 <xTaskResumeAll+0x120>)
 8009038:	68db      	ldr	r3, [r3, #12]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	3318      	adds	r3, #24
 8009042:	4618      	mov	r0, r3
 8009044:	f7fe fa95 	bl	8007572 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	3304      	adds	r3, #4
 800904c:	4618      	mov	r0, r3
 800904e:	f7fe fa90 	bl	8007572 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009056:	4b2d      	ldr	r3, [pc, #180]	@ (800910c <xTaskResumeAll+0x124>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	429a      	cmp	r2, r3
 800905c:	d903      	bls.n	8009066 <xTaskResumeAll+0x7e>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009062:	4a2a      	ldr	r2, [pc, #168]	@ (800910c <xTaskResumeAll+0x124>)
 8009064:	6013      	str	r3, [r2, #0]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800906a:	4613      	mov	r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	4413      	add	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4a27      	ldr	r2, [pc, #156]	@ (8009110 <xTaskResumeAll+0x128>)
 8009074:	441a      	add	r2, r3
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	3304      	adds	r3, #4
 800907a:	4619      	mov	r1, r3
 800907c:	4610      	mov	r0, r2
 800907e:	f7fe fa1d 	bl	80074bc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009086:	4b23      	ldr	r3, [pc, #140]	@ (8009114 <xTaskResumeAll+0x12c>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800908c:	429a      	cmp	r2, r3
 800908e:	d302      	bcc.n	8009096 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009090:	4b21      	ldr	r3, [pc, #132]	@ (8009118 <xTaskResumeAll+0x130>)
 8009092:	2201      	movs	r2, #1
 8009094:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009096:	4b1c      	ldr	r3, [pc, #112]	@ (8009108 <xTaskResumeAll+0x120>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d1cb      	bne.n	8009036 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d001      	beq.n	80090a8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80090a4:	f000 fb74 	bl	8009790 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80090a8:	4b1c      	ldr	r3, [pc, #112]	@ (800911c <xTaskResumeAll+0x134>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d010      	beq.n	80090d6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80090b4:	f000 f856 	bl	8009164 <xTaskIncrementTick>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d002      	beq.n	80090c4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80090be:	4b16      	ldr	r3, [pc, #88]	@ (8009118 <xTaskResumeAll+0x130>)
 80090c0:	2201      	movs	r2, #1
 80090c2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	3b01      	subs	r3, #1
 80090c8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d1f1      	bne.n	80090b4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80090d0:	4b12      	ldr	r3, [pc, #72]	@ (800911c <xTaskResumeAll+0x134>)
 80090d2:	2200      	movs	r2, #0
 80090d4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80090d6:	4b10      	ldr	r3, [pc, #64]	@ (8009118 <xTaskResumeAll+0x130>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d009      	beq.n	80090f2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80090de:	2301      	movs	r3, #1
 80090e0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80090e2:	4b0f      	ldr	r3, [pc, #60]	@ (8009120 <xTaskResumeAll+0x138>)
 80090e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090e8:	601a      	str	r2, [r3, #0]
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80090f2:	f001 fabb 	bl	800a66c <vPortExitCritical>

	return xAlreadyYielded;
 80090f6:	68bb      	ldr	r3, [r7, #8]
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3710      	adds	r7, #16
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	2000107c 	.word	0x2000107c
 8009104:	20001054 	.word	0x20001054
 8009108:	20001014 	.word	0x20001014
 800910c:	2000105c 	.word	0x2000105c
 8009110:	20000b84 	.word	0x20000b84
 8009114:	20000b80 	.word	0x20000b80
 8009118:	20001068 	.word	0x20001068
 800911c:	20001064 	.word	0x20001064
 8009120:	e000ed04 	.word	0xe000ed04

08009124 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800912a:	4b04      	ldr	r3, [pc, #16]	@ (800913c <xTaskGetTickCount+0x18>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009130:	687b      	ldr	r3, [r7, #4]
}
 8009132:	4618      	mov	r0, r3
 8009134:	370c      	adds	r7, #12
 8009136:	46bd      	mov	sp, r7
 8009138:	bc80      	pop	{r7}
 800913a:	4770      	bx	lr
 800913c:	20001058 	.word	0x20001058

08009140 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b082      	sub	sp, #8
 8009144:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009146:	f001 fb23 	bl	800a790 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800914a:	2300      	movs	r3, #0
 800914c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800914e:	4b04      	ldr	r3, [pc, #16]	@ (8009160 <xTaskGetTickCountFromISR+0x20>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009154:	683b      	ldr	r3, [r7, #0]
}
 8009156:	4618      	mov	r0, r3
 8009158:	3708      	adds	r7, #8
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
 800915e:	bf00      	nop
 8009160:	20001058 	.word	0x20001058

08009164 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b086      	sub	sp, #24
 8009168:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800916a:	2300      	movs	r3, #0
 800916c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800916e:	4b4f      	ldr	r3, [pc, #316]	@ (80092ac <xTaskIncrementTick+0x148>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	2b00      	cmp	r3, #0
 8009174:	f040 8090 	bne.w	8009298 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009178:	4b4d      	ldr	r3, [pc, #308]	@ (80092b0 <xTaskIncrementTick+0x14c>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	3301      	adds	r3, #1
 800917e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009180:	4a4b      	ldr	r2, [pc, #300]	@ (80092b0 <xTaskIncrementTick+0x14c>)
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d121      	bne.n	80091d0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800918c:	4b49      	ldr	r3, [pc, #292]	@ (80092b4 <xTaskIncrementTick+0x150>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00b      	beq.n	80091ae <xTaskIncrementTick+0x4a>
	__asm volatile
 8009196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800919a:	f383 8811 	msr	BASEPRI, r3
 800919e:	f3bf 8f6f 	isb	sy
 80091a2:	f3bf 8f4f 	dsb	sy
 80091a6:	603b      	str	r3, [r7, #0]
}
 80091a8:	bf00      	nop
 80091aa:	bf00      	nop
 80091ac:	e7fd      	b.n	80091aa <xTaskIncrementTick+0x46>
 80091ae:	4b41      	ldr	r3, [pc, #260]	@ (80092b4 <xTaskIncrementTick+0x150>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	60fb      	str	r3, [r7, #12]
 80091b4:	4b40      	ldr	r3, [pc, #256]	@ (80092b8 <xTaskIncrementTick+0x154>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a3e      	ldr	r2, [pc, #248]	@ (80092b4 <xTaskIncrementTick+0x150>)
 80091ba:	6013      	str	r3, [r2, #0]
 80091bc:	4a3e      	ldr	r2, [pc, #248]	@ (80092b8 <xTaskIncrementTick+0x154>)
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	6013      	str	r3, [r2, #0]
 80091c2:	4b3e      	ldr	r3, [pc, #248]	@ (80092bc <xTaskIncrementTick+0x158>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	3301      	adds	r3, #1
 80091c8:	4a3c      	ldr	r2, [pc, #240]	@ (80092bc <xTaskIncrementTick+0x158>)
 80091ca:	6013      	str	r3, [r2, #0]
 80091cc:	f000 fae0 	bl	8009790 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80091d0:	4b3b      	ldr	r3, [pc, #236]	@ (80092c0 <xTaskIncrementTick+0x15c>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	693a      	ldr	r2, [r7, #16]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d349      	bcc.n	800926e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80091da:	4b36      	ldr	r3, [pc, #216]	@ (80092b4 <xTaskIncrementTick+0x150>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d104      	bne.n	80091ee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091e4:	4b36      	ldr	r3, [pc, #216]	@ (80092c0 <xTaskIncrementTick+0x15c>)
 80091e6:	f04f 32ff 	mov.w	r2, #4294967295
 80091ea:	601a      	str	r2, [r3, #0]
					break;
 80091ec:	e03f      	b.n	800926e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091ee:	4b31      	ldr	r3, [pc, #196]	@ (80092b4 <xTaskIncrementTick+0x150>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	68db      	ldr	r3, [r3, #12]
 80091f4:	68db      	ldr	r3, [r3, #12]
 80091f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80091fe:	693a      	ldr	r2, [r7, #16]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	429a      	cmp	r2, r3
 8009204:	d203      	bcs.n	800920e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009206:	4a2e      	ldr	r2, [pc, #184]	@ (80092c0 <xTaskIncrementTick+0x15c>)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800920c:	e02f      	b.n	800926e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	3304      	adds	r3, #4
 8009212:	4618      	mov	r0, r3
 8009214:	f7fe f9ad 	bl	8007572 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800921c:	2b00      	cmp	r3, #0
 800921e:	d004      	beq.n	800922a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	3318      	adds	r3, #24
 8009224:	4618      	mov	r0, r3
 8009226:	f7fe f9a4 	bl	8007572 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800922e:	4b25      	ldr	r3, [pc, #148]	@ (80092c4 <xTaskIncrementTick+0x160>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	429a      	cmp	r2, r3
 8009234:	d903      	bls.n	800923e <xTaskIncrementTick+0xda>
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800923a:	4a22      	ldr	r2, [pc, #136]	@ (80092c4 <xTaskIncrementTick+0x160>)
 800923c:	6013      	str	r3, [r2, #0]
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009242:	4613      	mov	r3, r2
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	4413      	add	r3, r2
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	4a1f      	ldr	r2, [pc, #124]	@ (80092c8 <xTaskIncrementTick+0x164>)
 800924c:	441a      	add	r2, r3
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	3304      	adds	r3, #4
 8009252:	4619      	mov	r1, r3
 8009254:	4610      	mov	r0, r2
 8009256:	f7fe f931 	bl	80074bc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800925e:	4b1b      	ldr	r3, [pc, #108]	@ (80092cc <xTaskIncrementTick+0x168>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009264:	429a      	cmp	r2, r3
 8009266:	d3b8      	bcc.n	80091da <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009268:	2301      	movs	r3, #1
 800926a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800926c:	e7b5      	b.n	80091da <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800926e:	4b17      	ldr	r3, [pc, #92]	@ (80092cc <xTaskIncrementTick+0x168>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009274:	4914      	ldr	r1, [pc, #80]	@ (80092c8 <xTaskIncrementTick+0x164>)
 8009276:	4613      	mov	r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	4413      	add	r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	440b      	add	r3, r1
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2b01      	cmp	r3, #1
 8009284:	d901      	bls.n	800928a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009286:	2301      	movs	r3, #1
 8009288:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800928a:	4b11      	ldr	r3, [pc, #68]	@ (80092d0 <xTaskIncrementTick+0x16c>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d007      	beq.n	80092a2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009292:	2301      	movs	r3, #1
 8009294:	617b      	str	r3, [r7, #20]
 8009296:	e004      	b.n	80092a2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009298:	4b0e      	ldr	r3, [pc, #56]	@ (80092d4 <xTaskIncrementTick+0x170>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	3301      	adds	r3, #1
 800929e:	4a0d      	ldr	r2, [pc, #52]	@ (80092d4 <xTaskIncrementTick+0x170>)
 80092a0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80092a2:	697b      	ldr	r3, [r7, #20]
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3718      	adds	r7, #24
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}
 80092ac:	2000107c 	.word	0x2000107c
 80092b0:	20001058 	.word	0x20001058
 80092b4:	2000100c 	.word	0x2000100c
 80092b8:	20001010 	.word	0x20001010
 80092bc:	2000106c 	.word	0x2000106c
 80092c0:	20001074 	.word	0x20001074
 80092c4:	2000105c 	.word	0x2000105c
 80092c8:	20000b84 	.word	0x20000b84
 80092cc:	20000b80 	.word	0x20000b80
 80092d0:	20001068 	.word	0x20001068
 80092d4:	20001064 	.word	0x20001064

080092d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80092d8:	b480      	push	{r7}
 80092da:	b085      	sub	sp, #20
 80092dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80092de:	4b2a      	ldr	r3, [pc, #168]	@ (8009388 <vTaskSwitchContext+0xb0>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d003      	beq.n	80092ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80092e6:	4b29      	ldr	r3, [pc, #164]	@ (800938c <vTaskSwitchContext+0xb4>)
 80092e8:	2201      	movs	r2, #1
 80092ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80092ec:	e047      	b.n	800937e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80092ee:	4b27      	ldr	r3, [pc, #156]	@ (800938c <vTaskSwitchContext+0xb4>)
 80092f0:	2200      	movs	r2, #0
 80092f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092f4:	4b26      	ldr	r3, [pc, #152]	@ (8009390 <vTaskSwitchContext+0xb8>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	60fb      	str	r3, [r7, #12]
 80092fa:	e011      	b.n	8009320 <vTaskSwitchContext+0x48>
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d10b      	bne.n	800931a <vTaskSwitchContext+0x42>
	__asm volatile
 8009302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009306:	f383 8811 	msr	BASEPRI, r3
 800930a:	f3bf 8f6f 	isb	sy
 800930e:	f3bf 8f4f 	dsb	sy
 8009312:	607b      	str	r3, [r7, #4]
}
 8009314:	bf00      	nop
 8009316:	bf00      	nop
 8009318:	e7fd      	b.n	8009316 <vTaskSwitchContext+0x3e>
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	3b01      	subs	r3, #1
 800931e:	60fb      	str	r3, [r7, #12]
 8009320:	491c      	ldr	r1, [pc, #112]	@ (8009394 <vTaskSwitchContext+0xbc>)
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	4613      	mov	r3, r2
 8009326:	009b      	lsls	r3, r3, #2
 8009328:	4413      	add	r3, r2
 800932a:	009b      	lsls	r3, r3, #2
 800932c:	440b      	add	r3, r1
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d0e3      	beq.n	80092fc <vTaskSwitchContext+0x24>
 8009334:	68fa      	ldr	r2, [r7, #12]
 8009336:	4613      	mov	r3, r2
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	4413      	add	r3, r2
 800933c:	009b      	lsls	r3, r3, #2
 800933e:	4a15      	ldr	r2, [pc, #84]	@ (8009394 <vTaskSwitchContext+0xbc>)
 8009340:	4413      	add	r3, r2
 8009342:	60bb      	str	r3, [r7, #8]
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	685a      	ldr	r2, [r3, #4]
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	605a      	str	r2, [r3, #4]
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	685a      	ldr	r2, [r3, #4]
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	3308      	adds	r3, #8
 8009356:	429a      	cmp	r2, r3
 8009358:	d104      	bne.n	8009364 <vTaskSwitchContext+0x8c>
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	605a      	str	r2, [r3, #4]
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	68db      	ldr	r3, [r3, #12]
 800936a:	4a0b      	ldr	r2, [pc, #44]	@ (8009398 <vTaskSwitchContext+0xc0>)
 800936c:	6013      	str	r3, [r2, #0]
 800936e:	4a08      	ldr	r2, [pc, #32]	@ (8009390 <vTaskSwitchContext+0xb8>)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009374:	4b08      	ldr	r3, [pc, #32]	@ (8009398 <vTaskSwitchContext+0xc0>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	3354      	adds	r3, #84	@ 0x54
 800937a:	4a08      	ldr	r2, [pc, #32]	@ (800939c <vTaskSwitchContext+0xc4>)
 800937c:	6013      	str	r3, [r2, #0]
}
 800937e:	bf00      	nop
 8009380:	3714      	adds	r7, #20
 8009382:	46bd      	mov	sp, r7
 8009384:	bc80      	pop	{r7}
 8009386:	4770      	bx	lr
 8009388:	2000107c 	.word	0x2000107c
 800938c:	20001068 	.word	0x20001068
 8009390:	2000105c 	.word	0x2000105c
 8009394:	20000b84 	.word	0x20000b84
 8009398:	20000b80 	.word	0x20000b80
 800939c:	20000038 	.word	0x20000038

080093a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d10b      	bne.n	80093c8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80093b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b4:	f383 8811 	msr	BASEPRI, r3
 80093b8:	f3bf 8f6f 	isb	sy
 80093bc:	f3bf 8f4f 	dsb	sy
 80093c0:	60fb      	str	r3, [r7, #12]
}
 80093c2:	bf00      	nop
 80093c4:	bf00      	nop
 80093c6:	e7fd      	b.n	80093c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80093c8:	4b07      	ldr	r3, [pc, #28]	@ (80093e8 <vTaskPlaceOnEventList+0x48>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	3318      	adds	r3, #24
 80093ce:	4619      	mov	r1, r3
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f7fe f896 	bl	8007502 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80093d6:	2101      	movs	r1, #1
 80093d8:	6838      	ldr	r0, [r7, #0]
 80093da:	f000 fc77 	bl	8009ccc <prvAddCurrentTaskToDelayedList>
}
 80093de:	bf00      	nop
 80093e0:	3710      	adds	r7, #16
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	20000b80 	.word	0x20000b80

080093ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d10b      	bne.n	8009416 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80093fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009402:	f383 8811 	msr	BASEPRI, r3
 8009406:	f3bf 8f6f 	isb	sy
 800940a:	f3bf 8f4f 	dsb	sy
 800940e:	617b      	str	r3, [r7, #20]
}
 8009410:	bf00      	nop
 8009412:	bf00      	nop
 8009414:	e7fd      	b.n	8009412 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009416:	4b0a      	ldr	r3, [pc, #40]	@ (8009440 <vTaskPlaceOnEventListRestricted+0x54>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	3318      	adds	r3, #24
 800941c:	4619      	mov	r1, r3
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	f7fe f84c 	bl	80074bc <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d002      	beq.n	8009430 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800942a:	f04f 33ff 	mov.w	r3, #4294967295
 800942e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009430:	6879      	ldr	r1, [r7, #4]
 8009432:	68b8      	ldr	r0, [r7, #8]
 8009434:	f000 fc4a 	bl	8009ccc <prvAddCurrentTaskToDelayedList>
	}
 8009438:	bf00      	nop
 800943a:	3718      	adds	r7, #24
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}
 8009440:	20000b80 	.word	0x20000b80

08009444 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b086      	sub	sp, #24
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d10b      	bne.n	8009472 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800945a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800945e:	f383 8811 	msr	BASEPRI, r3
 8009462:	f3bf 8f6f 	isb	sy
 8009466:	f3bf 8f4f 	dsb	sy
 800946a:	60fb      	str	r3, [r7, #12]
}
 800946c:	bf00      	nop
 800946e:	bf00      	nop
 8009470:	e7fd      	b.n	800946e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	3318      	adds	r3, #24
 8009476:	4618      	mov	r0, r3
 8009478:	f7fe f87b 	bl	8007572 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800947c:	4b1d      	ldr	r3, [pc, #116]	@ (80094f4 <xTaskRemoveFromEventList+0xb0>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d11d      	bne.n	80094c0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	3304      	adds	r3, #4
 8009488:	4618      	mov	r0, r3
 800948a:	f7fe f872 	bl	8007572 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009492:	4b19      	ldr	r3, [pc, #100]	@ (80094f8 <xTaskRemoveFromEventList+0xb4>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	429a      	cmp	r2, r3
 8009498:	d903      	bls.n	80094a2 <xTaskRemoveFromEventList+0x5e>
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800949e:	4a16      	ldr	r2, [pc, #88]	@ (80094f8 <xTaskRemoveFromEventList+0xb4>)
 80094a0:	6013      	str	r3, [r2, #0]
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094a6:	4613      	mov	r3, r2
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	4413      	add	r3, r2
 80094ac:	009b      	lsls	r3, r3, #2
 80094ae:	4a13      	ldr	r2, [pc, #76]	@ (80094fc <xTaskRemoveFromEventList+0xb8>)
 80094b0:	441a      	add	r2, r3
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	3304      	adds	r3, #4
 80094b6:	4619      	mov	r1, r3
 80094b8:	4610      	mov	r0, r2
 80094ba:	f7fd ffff 	bl	80074bc <vListInsertEnd>
 80094be:	e005      	b.n	80094cc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	3318      	adds	r3, #24
 80094c4:	4619      	mov	r1, r3
 80094c6:	480e      	ldr	r0, [pc, #56]	@ (8009500 <xTaskRemoveFromEventList+0xbc>)
 80094c8:	f7fd fff8 	bl	80074bc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094d0:	4b0c      	ldr	r3, [pc, #48]	@ (8009504 <xTaskRemoveFromEventList+0xc0>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d6:	429a      	cmp	r2, r3
 80094d8:	d905      	bls.n	80094e6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80094da:	2301      	movs	r3, #1
 80094dc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80094de:	4b0a      	ldr	r3, [pc, #40]	@ (8009508 <xTaskRemoveFromEventList+0xc4>)
 80094e0:	2201      	movs	r2, #1
 80094e2:	601a      	str	r2, [r3, #0]
 80094e4:	e001      	b.n	80094ea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80094e6:	2300      	movs	r3, #0
 80094e8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80094ea:	697b      	ldr	r3, [r7, #20]
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3718      	adds	r7, #24
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	2000107c 	.word	0x2000107c
 80094f8:	2000105c 	.word	0x2000105c
 80094fc:	20000b84 	.word	0x20000b84
 8009500:	20001014 	.word	0x20001014
 8009504:	20000b80 	.word	0x20000b80
 8009508:	20001068 	.word	0x20001068

0800950c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800950c:	b480      	push	{r7}
 800950e:	b083      	sub	sp, #12
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009514:	4b06      	ldr	r3, [pc, #24]	@ (8009530 <vTaskInternalSetTimeOutState+0x24>)
 8009516:	681a      	ldr	r2, [r3, #0]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800951c:	4b05      	ldr	r3, [pc, #20]	@ (8009534 <vTaskInternalSetTimeOutState+0x28>)
 800951e:	681a      	ldr	r2, [r3, #0]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	605a      	str	r2, [r3, #4]
}
 8009524:	bf00      	nop
 8009526:	370c      	adds	r7, #12
 8009528:	46bd      	mov	sp, r7
 800952a:	bc80      	pop	{r7}
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	2000106c 	.word	0x2000106c
 8009534:	20001058 	.word	0x20001058

08009538 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b088      	sub	sp, #32
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d10b      	bne.n	8009560 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800954c:	f383 8811 	msr	BASEPRI, r3
 8009550:	f3bf 8f6f 	isb	sy
 8009554:	f3bf 8f4f 	dsb	sy
 8009558:	613b      	str	r3, [r7, #16]
}
 800955a:	bf00      	nop
 800955c:	bf00      	nop
 800955e:	e7fd      	b.n	800955c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d10b      	bne.n	800957e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800956a:	f383 8811 	msr	BASEPRI, r3
 800956e:	f3bf 8f6f 	isb	sy
 8009572:	f3bf 8f4f 	dsb	sy
 8009576:	60fb      	str	r3, [r7, #12]
}
 8009578:	bf00      	nop
 800957a:	bf00      	nop
 800957c:	e7fd      	b.n	800957a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800957e:	f001 f845 	bl	800a60c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009582:	4b1d      	ldr	r3, [pc, #116]	@ (80095f8 <xTaskCheckForTimeOut+0xc0>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	69ba      	ldr	r2, [r7, #24]
 800958e:	1ad3      	subs	r3, r2, r3
 8009590:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800959a:	d102      	bne.n	80095a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800959c:	2300      	movs	r3, #0
 800959e:	61fb      	str	r3, [r7, #28]
 80095a0:	e023      	b.n	80095ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	4b15      	ldr	r3, [pc, #84]	@ (80095fc <xTaskCheckForTimeOut+0xc4>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d007      	beq.n	80095be <xTaskCheckForTimeOut+0x86>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	69ba      	ldr	r2, [r7, #24]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d302      	bcc.n	80095be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80095b8:	2301      	movs	r3, #1
 80095ba:	61fb      	str	r3, [r7, #28]
 80095bc:	e015      	b.n	80095ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	697a      	ldr	r2, [r7, #20]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d20b      	bcs.n	80095e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	1ad2      	subs	r2, r2, r3
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f7ff ff99 	bl	800950c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80095da:	2300      	movs	r3, #0
 80095dc:	61fb      	str	r3, [r7, #28]
 80095de:	e004      	b.n	80095ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	2200      	movs	r2, #0
 80095e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80095e6:	2301      	movs	r3, #1
 80095e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80095ea:	f001 f83f 	bl	800a66c <vPortExitCritical>

	return xReturn;
 80095ee:	69fb      	ldr	r3, [r7, #28]
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3720      	adds	r7, #32
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	20001058 	.word	0x20001058
 80095fc:	2000106c 	.word	0x2000106c

08009600 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009600:	b480      	push	{r7}
 8009602:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009604:	4b03      	ldr	r3, [pc, #12]	@ (8009614 <vTaskMissedYield+0x14>)
 8009606:	2201      	movs	r2, #1
 8009608:	601a      	str	r2, [r3, #0]
}
 800960a:	bf00      	nop
 800960c:	46bd      	mov	sp, r7
 800960e:	bc80      	pop	{r7}
 8009610:	4770      	bx	lr
 8009612:	bf00      	nop
 8009614:	20001068 	.word	0x20001068

08009618 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009620:	f000 f852 	bl	80096c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009624:	4b06      	ldr	r3, [pc, #24]	@ (8009640 <prvIdleTask+0x28>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	2b01      	cmp	r3, #1
 800962a:	d9f9      	bls.n	8009620 <prvIdleTask+0x8>
			{
				taskYIELD();
 800962c:	4b05      	ldr	r3, [pc, #20]	@ (8009644 <prvIdleTask+0x2c>)
 800962e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009632:	601a      	str	r2, [r3, #0]
 8009634:	f3bf 8f4f 	dsb	sy
 8009638:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800963c:	e7f0      	b.n	8009620 <prvIdleTask+0x8>
 800963e:	bf00      	nop
 8009640:	20000b84 	.word	0x20000b84
 8009644:	e000ed04 	.word	0xe000ed04

08009648 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800964e:	2300      	movs	r3, #0
 8009650:	607b      	str	r3, [r7, #4]
 8009652:	e00c      	b.n	800966e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	4613      	mov	r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	4413      	add	r3, r2
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	4a12      	ldr	r2, [pc, #72]	@ (80096a8 <prvInitialiseTaskLists+0x60>)
 8009660:	4413      	add	r3, r2
 8009662:	4618      	mov	r0, r3
 8009664:	f7fd feff 	bl	8007466 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	3301      	adds	r3, #1
 800966c:	607b      	str	r3, [r7, #4]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2b37      	cmp	r3, #55	@ 0x37
 8009672:	d9ef      	bls.n	8009654 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009674:	480d      	ldr	r0, [pc, #52]	@ (80096ac <prvInitialiseTaskLists+0x64>)
 8009676:	f7fd fef6 	bl	8007466 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800967a:	480d      	ldr	r0, [pc, #52]	@ (80096b0 <prvInitialiseTaskLists+0x68>)
 800967c:	f7fd fef3 	bl	8007466 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009680:	480c      	ldr	r0, [pc, #48]	@ (80096b4 <prvInitialiseTaskLists+0x6c>)
 8009682:	f7fd fef0 	bl	8007466 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009686:	480c      	ldr	r0, [pc, #48]	@ (80096b8 <prvInitialiseTaskLists+0x70>)
 8009688:	f7fd feed 	bl	8007466 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800968c:	480b      	ldr	r0, [pc, #44]	@ (80096bc <prvInitialiseTaskLists+0x74>)
 800968e:	f7fd feea 	bl	8007466 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009692:	4b0b      	ldr	r3, [pc, #44]	@ (80096c0 <prvInitialiseTaskLists+0x78>)
 8009694:	4a05      	ldr	r2, [pc, #20]	@ (80096ac <prvInitialiseTaskLists+0x64>)
 8009696:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009698:	4b0a      	ldr	r3, [pc, #40]	@ (80096c4 <prvInitialiseTaskLists+0x7c>)
 800969a:	4a05      	ldr	r2, [pc, #20]	@ (80096b0 <prvInitialiseTaskLists+0x68>)
 800969c:	601a      	str	r2, [r3, #0]
}
 800969e:	bf00      	nop
 80096a0:	3708      	adds	r7, #8
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	20000b84 	.word	0x20000b84
 80096ac:	20000fe4 	.word	0x20000fe4
 80096b0:	20000ff8 	.word	0x20000ff8
 80096b4:	20001014 	.word	0x20001014
 80096b8:	20001028 	.word	0x20001028
 80096bc:	20001040 	.word	0x20001040
 80096c0:	2000100c 	.word	0x2000100c
 80096c4:	20001010 	.word	0x20001010

080096c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80096ce:	e019      	b.n	8009704 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80096d0:	f000 ff9c 	bl	800a60c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096d4:	4b10      	ldr	r3, [pc, #64]	@ (8009718 <prvCheckTasksWaitingTermination+0x50>)
 80096d6:	68db      	ldr	r3, [r3, #12]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	3304      	adds	r3, #4
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7fd ff46 	bl	8007572 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80096e6:	4b0d      	ldr	r3, [pc, #52]	@ (800971c <prvCheckTasksWaitingTermination+0x54>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	3b01      	subs	r3, #1
 80096ec:	4a0b      	ldr	r2, [pc, #44]	@ (800971c <prvCheckTasksWaitingTermination+0x54>)
 80096ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80096f0:	4b0b      	ldr	r3, [pc, #44]	@ (8009720 <prvCheckTasksWaitingTermination+0x58>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	3b01      	subs	r3, #1
 80096f6:	4a0a      	ldr	r2, [pc, #40]	@ (8009720 <prvCheckTasksWaitingTermination+0x58>)
 80096f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80096fa:	f000 ffb7 	bl	800a66c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 f810 	bl	8009724 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009704:	4b06      	ldr	r3, [pc, #24]	@ (8009720 <prvCheckTasksWaitingTermination+0x58>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1e1      	bne.n	80096d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800970c:	bf00      	nop
 800970e:	bf00      	nop
 8009710:	3708      	adds	r7, #8
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
 8009716:	bf00      	nop
 8009718:	20001028 	.word	0x20001028
 800971c:	20001054 	.word	0x20001054
 8009720:	2000103c 	.word	0x2000103c

08009724 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009724:	b580      	push	{r7, lr}
 8009726:	b084      	sub	sp, #16
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	3354      	adds	r3, #84	@ 0x54
 8009730:	4618      	mov	r0, r3
 8009732:	f002 f825 	bl	800b780 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800973c:	2b00      	cmp	r3, #0
 800973e:	d108      	bne.n	8009752 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009744:	4618      	mov	r0, r3
 8009746:	f001 f931 	bl	800a9ac <vPortFree>
				vPortFree( pxTCB );
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f001 f92e 	bl	800a9ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009750:	e019      	b.n	8009786 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009758:	2b01      	cmp	r3, #1
 800975a:	d103      	bne.n	8009764 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f001 f925 	bl	800a9ac <vPortFree>
	}
 8009762:	e010      	b.n	8009786 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800976a:	2b02      	cmp	r3, #2
 800976c:	d00b      	beq.n	8009786 <prvDeleteTCB+0x62>
	__asm volatile
 800976e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	60fb      	str	r3, [r7, #12]
}
 8009780:	bf00      	nop
 8009782:	bf00      	nop
 8009784:	e7fd      	b.n	8009782 <prvDeleteTCB+0x5e>
	}
 8009786:	bf00      	nop
 8009788:	3710      	adds	r7, #16
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
	...

08009790 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009790:	b480      	push	{r7}
 8009792:	b083      	sub	sp, #12
 8009794:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009796:	4b0c      	ldr	r3, [pc, #48]	@ (80097c8 <prvResetNextTaskUnblockTime+0x38>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d104      	bne.n	80097aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80097a0:	4b0a      	ldr	r3, [pc, #40]	@ (80097cc <prvResetNextTaskUnblockTime+0x3c>)
 80097a2:	f04f 32ff 	mov.w	r2, #4294967295
 80097a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80097a8:	e008      	b.n	80097bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097aa:	4b07      	ldr	r3, [pc, #28]	@ (80097c8 <prvResetNextTaskUnblockTime+0x38>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	685b      	ldr	r3, [r3, #4]
 80097b8:	4a04      	ldr	r2, [pc, #16]	@ (80097cc <prvResetNextTaskUnblockTime+0x3c>)
 80097ba:	6013      	str	r3, [r2, #0]
}
 80097bc:	bf00      	nop
 80097be:	370c      	adds	r7, #12
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bc80      	pop	{r7}
 80097c4:	4770      	bx	lr
 80097c6:	bf00      	nop
 80097c8:	2000100c 	.word	0x2000100c
 80097cc:	20001074 	.word	0x20001074

080097d0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80097d0:	b480      	push	{r7}
 80097d2:	b083      	sub	sp, #12
 80097d4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80097d6:	4b04      	ldr	r3, [pc, #16]	@ (80097e8 <xTaskGetCurrentTaskHandle+0x18>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	607b      	str	r3, [r7, #4]

		return xReturn;
 80097dc:	687b      	ldr	r3, [r7, #4]
	}
 80097de:	4618      	mov	r0, r3
 80097e0:	370c      	adds	r7, #12
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bc80      	pop	{r7}
 80097e6:	4770      	bx	lr
 80097e8:	20000b80 	.word	0x20000b80

080097ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80097f2:	4b0b      	ldr	r3, [pc, #44]	@ (8009820 <xTaskGetSchedulerState+0x34>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d102      	bne.n	8009800 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80097fa:	2301      	movs	r3, #1
 80097fc:	607b      	str	r3, [r7, #4]
 80097fe:	e008      	b.n	8009812 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009800:	4b08      	ldr	r3, [pc, #32]	@ (8009824 <xTaskGetSchedulerState+0x38>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d102      	bne.n	800980e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009808:	2302      	movs	r3, #2
 800980a:	607b      	str	r3, [r7, #4]
 800980c:	e001      	b.n	8009812 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800980e:	2300      	movs	r3, #0
 8009810:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009812:	687b      	ldr	r3, [r7, #4]
	}
 8009814:	4618      	mov	r0, r3
 8009816:	370c      	adds	r7, #12
 8009818:	46bd      	mov	sp, r7
 800981a:	bc80      	pop	{r7}
 800981c:	4770      	bx	lr
 800981e:	bf00      	nop
 8009820:	20001060 	.word	0x20001060
 8009824:	2000107c 	.word	0x2000107c

08009828 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009834:	2300      	movs	r3, #0
 8009836:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d051      	beq.n	80098e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009842:	4b2a      	ldr	r3, [pc, #168]	@ (80098ec <xTaskPriorityInherit+0xc4>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009848:	429a      	cmp	r2, r3
 800984a:	d241      	bcs.n	80098d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	699b      	ldr	r3, [r3, #24]
 8009850:	2b00      	cmp	r3, #0
 8009852:	db06      	blt.n	8009862 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009854:	4b25      	ldr	r3, [pc, #148]	@ (80098ec <xTaskPriorityInherit+0xc4>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800985a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	6959      	ldr	r1, [r3, #20]
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800986a:	4613      	mov	r3, r2
 800986c:	009b      	lsls	r3, r3, #2
 800986e:	4413      	add	r3, r2
 8009870:	009b      	lsls	r3, r3, #2
 8009872:	4a1f      	ldr	r2, [pc, #124]	@ (80098f0 <xTaskPriorityInherit+0xc8>)
 8009874:	4413      	add	r3, r2
 8009876:	4299      	cmp	r1, r3
 8009878:	d122      	bne.n	80098c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	3304      	adds	r3, #4
 800987e:	4618      	mov	r0, r3
 8009880:	f7fd fe77 	bl	8007572 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009884:	4b19      	ldr	r3, [pc, #100]	@ (80098ec <xTaskPriorityInherit+0xc4>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009892:	4b18      	ldr	r3, [pc, #96]	@ (80098f4 <xTaskPriorityInherit+0xcc>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	429a      	cmp	r2, r3
 8009898:	d903      	bls.n	80098a2 <xTaskPriorityInherit+0x7a>
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800989e:	4a15      	ldr	r2, [pc, #84]	@ (80098f4 <xTaskPriorityInherit+0xcc>)
 80098a0:	6013      	str	r3, [r2, #0]
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098a6:	4613      	mov	r3, r2
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	4413      	add	r3, r2
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	4a10      	ldr	r2, [pc, #64]	@ (80098f0 <xTaskPriorityInherit+0xc8>)
 80098b0:	441a      	add	r2, r3
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	3304      	adds	r3, #4
 80098b6:	4619      	mov	r1, r3
 80098b8:	4610      	mov	r0, r2
 80098ba:	f7fd fdff 	bl	80074bc <vListInsertEnd>
 80098be:	e004      	b.n	80098ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80098c0:	4b0a      	ldr	r3, [pc, #40]	@ (80098ec <xTaskPriorityInherit+0xc4>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80098ca:	2301      	movs	r3, #1
 80098cc:	60fb      	str	r3, [r7, #12]
 80098ce:	e008      	b.n	80098e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098d4:	4b05      	ldr	r3, [pc, #20]	@ (80098ec <xTaskPriorityInherit+0xc4>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098da:	429a      	cmp	r2, r3
 80098dc:	d201      	bcs.n	80098e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80098de:	2301      	movs	r3, #1
 80098e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80098e2:	68fb      	ldr	r3, [r7, #12]
	}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3710      	adds	r7, #16
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	20000b80 	.word	0x20000b80
 80098f0:	20000b84 	.word	0x20000b84
 80098f4:	2000105c 	.word	0x2000105c

080098f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b086      	sub	sp, #24
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009904:	2300      	movs	r3, #0
 8009906:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d058      	beq.n	80099c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800990e:	4b2f      	ldr	r3, [pc, #188]	@ (80099cc <xTaskPriorityDisinherit+0xd4>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	693a      	ldr	r2, [r7, #16]
 8009914:	429a      	cmp	r2, r3
 8009916:	d00b      	beq.n	8009930 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800991c:	f383 8811 	msr	BASEPRI, r3
 8009920:	f3bf 8f6f 	isb	sy
 8009924:	f3bf 8f4f 	dsb	sy
 8009928:	60fb      	str	r3, [r7, #12]
}
 800992a:	bf00      	nop
 800992c:	bf00      	nop
 800992e:	e7fd      	b.n	800992c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009934:	2b00      	cmp	r3, #0
 8009936:	d10b      	bne.n	8009950 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800993c:	f383 8811 	msr	BASEPRI, r3
 8009940:	f3bf 8f6f 	isb	sy
 8009944:	f3bf 8f4f 	dsb	sy
 8009948:	60bb      	str	r3, [r7, #8]
}
 800994a:	bf00      	nop
 800994c:	bf00      	nop
 800994e:	e7fd      	b.n	800994c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009954:	1e5a      	subs	r2, r3, #1
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009962:	429a      	cmp	r2, r3
 8009964:	d02c      	beq.n	80099c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009966:	693b      	ldr	r3, [r7, #16]
 8009968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800996a:	2b00      	cmp	r3, #0
 800996c:	d128      	bne.n	80099c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	3304      	adds	r3, #4
 8009972:	4618      	mov	r0, r3
 8009974:	f7fd fdfd 	bl	8007572 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009978:	693b      	ldr	r3, [r7, #16]
 800997a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009984:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009990:	4b0f      	ldr	r3, [pc, #60]	@ (80099d0 <xTaskPriorityDisinherit+0xd8>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	429a      	cmp	r2, r3
 8009996:	d903      	bls.n	80099a0 <xTaskPriorityDisinherit+0xa8>
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800999c:	4a0c      	ldr	r2, [pc, #48]	@ (80099d0 <xTaskPriorityDisinherit+0xd8>)
 800999e:	6013      	str	r3, [r2, #0]
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099a4:	4613      	mov	r3, r2
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	4413      	add	r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	4a09      	ldr	r2, [pc, #36]	@ (80099d4 <xTaskPriorityDisinherit+0xdc>)
 80099ae:	441a      	add	r2, r3
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	3304      	adds	r3, #4
 80099b4:	4619      	mov	r1, r3
 80099b6:	4610      	mov	r0, r2
 80099b8:	f7fd fd80 	bl	80074bc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80099bc:	2301      	movs	r3, #1
 80099be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80099c0:	697b      	ldr	r3, [r7, #20]
	}
 80099c2:	4618      	mov	r0, r3
 80099c4:	3718      	adds	r7, #24
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}
 80099ca:	bf00      	nop
 80099cc:	20000b80 	.word	0x20000b80
 80099d0:	2000105c 	.word	0x2000105c
 80099d4:	20000b84 	.word	0x20000b84

080099d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b088      	sub	sp, #32
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80099e6:	2301      	movs	r3, #1
 80099e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d06c      	beq.n	8009aca <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80099f0:	69bb      	ldr	r3, [r7, #24]
 80099f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d10b      	bne.n	8009a10 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80099f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099fc:	f383 8811 	msr	BASEPRI, r3
 8009a00:	f3bf 8f6f 	isb	sy
 8009a04:	f3bf 8f4f 	dsb	sy
 8009a08:	60fb      	str	r3, [r7, #12]
}
 8009a0a:	bf00      	nop
 8009a0c:	bf00      	nop
 8009a0e:	e7fd      	b.n	8009a0c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a14:	683a      	ldr	r2, [r7, #0]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d902      	bls.n	8009a20 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	61fb      	str	r3, [r7, #28]
 8009a1e:	e002      	b.n	8009a26 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009a20:	69bb      	ldr	r3, [r7, #24]
 8009a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a24:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a2a:	69fa      	ldr	r2, [r7, #28]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d04c      	beq.n	8009aca <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009a30:	69bb      	ldr	r3, [r7, #24]
 8009a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a34:	697a      	ldr	r2, [r7, #20]
 8009a36:	429a      	cmp	r2, r3
 8009a38:	d147      	bne.n	8009aca <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009a3a:	4b26      	ldr	r3, [pc, #152]	@ (8009ad4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	69ba      	ldr	r2, [r7, #24]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d10b      	bne.n	8009a5c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a48:	f383 8811 	msr	BASEPRI, r3
 8009a4c:	f3bf 8f6f 	isb	sy
 8009a50:	f3bf 8f4f 	dsb	sy
 8009a54:	60bb      	str	r3, [r7, #8]
}
 8009a56:	bf00      	nop
 8009a58:	bf00      	nop
 8009a5a:	e7fd      	b.n	8009a58 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009a5c:	69bb      	ldr	r3, [r7, #24]
 8009a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a60:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	69fa      	ldr	r2, [r7, #28]
 8009a66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009a68:	69bb      	ldr	r3, [r7, #24]
 8009a6a:	699b      	ldr	r3, [r3, #24]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	db04      	blt.n	8009a7a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009a76:	69bb      	ldr	r3, [r7, #24]
 8009a78:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	6959      	ldr	r1, [r3, #20]
 8009a7e:	693a      	ldr	r2, [r7, #16]
 8009a80:	4613      	mov	r3, r2
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	4413      	add	r3, r2
 8009a86:	009b      	lsls	r3, r3, #2
 8009a88:	4a13      	ldr	r2, [pc, #76]	@ (8009ad8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009a8a:	4413      	add	r3, r2
 8009a8c:	4299      	cmp	r1, r3
 8009a8e:	d11c      	bne.n	8009aca <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	3304      	adds	r3, #4
 8009a94:	4618      	mov	r0, r3
 8009a96:	f7fd fd6c 	bl	8007572 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8009adc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d903      	bls.n	8009aae <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009aa6:	69bb      	ldr	r3, [r7, #24]
 8009aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aaa:	4a0c      	ldr	r2, [pc, #48]	@ (8009adc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009aac:	6013      	str	r3, [r2, #0]
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	4413      	add	r3, r2
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	4a07      	ldr	r2, [pc, #28]	@ (8009ad8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009abc:	441a      	add	r2, r3
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	3304      	adds	r3, #4
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	4610      	mov	r0, r2
 8009ac6:	f7fd fcf9 	bl	80074bc <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009aca:	bf00      	nop
 8009acc:	3720      	adds	r7, #32
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	20000b80 	.word	0x20000b80
 8009ad8:	20000b84 	.word	0x20000b84
 8009adc:	2000105c 	.word	0x2000105c

08009ae0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009ae0:	b480      	push	{r7}
 8009ae2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009ae4:	4b07      	ldr	r3, [pc, #28]	@ (8009b04 <pvTaskIncrementMutexHeldCount+0x24>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d004      	beq.n	8009af6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009aec:	4b05      	ldr	r3, [pc, #20]	@ (8009b04 <pvTaskIncrementMutexHeldCount+0x24>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009af2:	3201      	adds	r2, #1
 8009af4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009af6:	4b03      	ldr	r3, [pc, #12]	@ (8009b04 <pvTaskIncrementMutexHeldCount+0x24>)
 8009af8:	681b      	ldr	r3, [r3, #0]
	}
 8009afa:	4618      	mov	r0, r3
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bc80      	pop	{r7}
 8009b00:	4770      	bx	lr
 8009b02:	bf00      	nop
 8009b04:	20000b80 	.word	0x20000b80

08009b08 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b084      	sub	sp, #16
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
 8009b10:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8009b12:	f000 fd7b 	bl	800a60c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8009b16:	4b20      	ldr	r3, [pc, #128]	@ (8009b98 <ulTaskNotifyTake+0x90>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d113      	bne.n	8009b4a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009b22:	4b1d      	ldr	r3, [pc, #116]	@ (8009b98 <ulTaskNotifyTake+0x90>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2201      	movs	r2, #1
 8009b28:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d00b      	beq.n	8009b4a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009b32:	2101      	movs	r1, #1
 8009b34:	6838      	ldr	r0, [r7, #0]
 8009b36:	f000 f8c9 	bl	8009ccc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009b3a:	4b18      	ldr	r3, [pc, #96]	@ (8009b9c <ulTaskNotifyTake+0x94>)
 8009b3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b40:	601a      	str	r2, [r3, #0]
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009b4a:	f000 fd8f 	bl	800a66c <vPortExitCritical>

		taskENTER_CRITICAL();
 8009b4e:	f000 fd5d 	bl	800a60c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8009b52:	4b11      	ldr	r3, [pc, #68]	@ (8009b98 <ulTaskNotifyTake+0x90>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b5a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d00e      	beq.n	8009b80 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d005      	beq.n	8009b74 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8009b68:	4b0b      	ldr	r3, [pc, #44]	@ (8009b98 <ulTaskNotifyTake+0x90>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8009b72:	e005      	b.n	8009b80 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8009b74:	4b08      	ldr	r3, [pc, #32]	@ (8009b98 <ulTaskNotifyTake+0x90>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	68fa      	ldr	r2, [r7, #12]
 8009b7a:	3a01      	subs	r2, #1
 8009b7c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009b80:	4b05      	ldr	r3, [pc, #20]	@ (8009b98 <ulTaskNotifyTake+0x90>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2200      	movs	r2, #0
 8009b86:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8009b8a:	f000 fd6f 	bl	800a66c <vPortExitCritical>

		return ulReturn;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
	}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3710      	adds	r7, #16
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}
 8009b98:	20000b80 	.word	0x20000b80
 8009b9c:	e000ed04 	.word	0xe000ed04

08009ba0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b08a      	sub	sp, #40	@ 0x28
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d10b      	bne.n	8009bc8 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8009bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb4:	f383 8811 	msr	BASEPRI, r3
 8009bb8:	f3bf 8f6f 	isb	sy
 8009bbc:	f3bf 8f4f 	dsb	sy
 8009bc0:	61bb      	str	r3, [r7, #24]
}
 8009bc2:	bf00      	nop
 8009bc4:	bf00      	nop
 8009bc6:	e7fd      	b.n	8009bc4 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009bc8:	f000 fde2 	bl	800a790 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8009bd0:	f3ef 8211 	mrs	r2, BASEPRI
 8009bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd8:	f383 8811 	msr	BASEPRI, r3
 8009bdc:	f3bf 8f6f 	isb	sy
 8009be0:	f3bf 8f4f 	dsb	sy
 8009be4:	617a      	str	r2, [r7, #20]
 8009be6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009be8:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009bea:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bee:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009bf2:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf6:	2202      	movs	r2, #2
 8009bf8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8009bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009c02:	1c5a      	adds	r2, r3, #1
 8009c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c06:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009c0a:	7ffb      	ldrb	r3, [r7, #31]
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d147      	bne.n	8009ca0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d00b      	beq.n	8009c30 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8009c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c1c:	f383 8811 	msr	BASEPRI, r3
 8009c20:	f3bf 8f6f 	isb	sy
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	60fb      	str	r3, [r7, #12]
}
 8009c2a:	bf00      	nop
 8009c2c:	bf00      	nop
 8009c2e:	e7fd      	b.n	8009c2c <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c30:	4b20      	ldr	r3, [pc, #128]	@ (8009cb4 <vTaskNotifyGiveFromISR+0x114>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d11d      	bne.n	8009c74 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c3a:	3304      	adds	r3, #4
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	f7fd fc98 	bl	8007572 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c46:	4b1c      	ldr	r3, [pc, #112]	@ (8009cb8 <vTaskNotifyGiveFromISR+0x118>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d903      	bls.n	8009c56 <vTaskNotifyGiveFromISR+0xb6>
 8009c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c52:	4a19      	ldr	r2, [pc, #100]	@ (8009cb8 <vTaskNotifyGiveFromISR+0x118>)
 8009c54:	6013      	str	r3, [r2, #0]
 8009c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	4413      	add	r3, r2
 8009c60:	009b      	lsls	r3, r3, #2
 8009c62:	4a16      	ldr	r2, [pc, #88]	@ (8009cbc <vTaskNotifyGiveFromISR+0x11c>)
 8009c64:	441a      	add	r2, r3
 8009c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c68:	3304      	adds	r3, #4
 8009c6a:	4619      	mov	r1, r3
 8009c6c:	4610      	mov	r0, r2
 8009c6e:	f7fd fc25 	bl	80074bc <vListInsertEnd>
 8009c72:	e005      	b.n	8009c80 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c76:	3318      	adds	r3, #24
 8009c78:	4619      	mov	r1, r3
 8009c7a:	4811      	ldr	r0, [pc, #68]	@ (8009cc0 <vTaskNotifyGiveFromISR+0x120>)
 8009c7c:	f7fd fc1e 	bl	80074bc <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c84:	4b0f      	ldr	r3, [pc, #60]	@ (8009cc4 <vTaskNotifyGiveFromISR+0x124>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d908      	bls.n	8009ca0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d002      	beq.n	8009c9a <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	2201      	movs	r2, #1
 8009c98:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8009cc8 <vTaskNotifyGiveFromISR+0x128>)
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	601a      	str	r2, [r3, #0]
 8009ca0:	6a3b      	ldr	r3, [r7, #32]
 8009ca2:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	f383 8811 	msr	BASEPRI, r3
}
 8009caa:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8009cac:	bf00      	nop
 8009cae:	3728      	adds	r7, #40	@ 0x28
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}
 8009cb4:	2000107c 	.word	0x2000107c
 8009cb8:	2000105c 	.word	0x2000105c
 8009cbc:	20000b84 	.word	0x20000b84
 8009cc0:	20001014 	.word	0x20001014
 8009cc4:	20000b80 	.word	0x20000b80
 8009cc8:	20001068 	.word	0x20001068

08009ccc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b084      	sub	sp, #16
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
 8009cd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009cd6:	4b21      	ldr	r3, [pc, #132]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x90>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cdc:	4b20      	ldr	r3, [pc, #128]	@ (8009d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	3304      	adds	r3, #4
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f7fd fc45 	bl	8007572 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cee:	d10a      	bne.n	8009d06 <prvAddCurrentTaskToDelayedList+0x3a>
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d007      	beq.n	8009d06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8009d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	3304      	adds	r3, #4
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	4819      	ldr	r0, [pc, #100]	@ (8009d64 <prvAddCurrentTaskToDelayedList+0x98>)
 8009d00:	f7fd fbdc 	bl	80074bc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009d04:	e026      	b.n	8009d54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009d06:	68fa      	ldr	r2, [r7, #12]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	4413      	add	r3, r2
 8009d0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009d0e:	4b14      	ldr	r3, [pc, #80]	@ (8009d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68ba      	ldr	r2, [r7, #8]
 8009d14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009d16:	68ba      	ldr	r2, [r7, #8]
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d209      	bcs.n	8009d32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d1e:	4b12      	ldr	r3, [pc, #72]	@ (8009d68 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009d20:	681a      	ldr	r2, [r3, #0]
 8009d22:	4b0f      	ldr	r3, [pc, #60]	@ (8009d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	3304      	adds	r3, #4
 8009d28:	4619      	mov	r1, r3
 8009d2a:	4610      	mov	r0, r2
 8009d2c:	f7fd fbe9 	bl	8007502 <vListInsert>
}
 8009d30:	e010      	b.n	8009d54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d32:	4b0e      	ldr	r3, [pc, #56]	@ (8009d6c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009d34:	681a      	ldr	r2, [r3, #0]
 8009d36:	4b0a      	ldr	r3, [pc, #40]	@ (8009d60 <prvAddCurrentTaskToDelayedList+0x94>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	3304      	adds	r3, #4
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	4610      	mov	r0, r2
 8009d40:	f7fd fbdf 	bl	8007502 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d44:	4b0a      	ldr	r3, [pc, #40]	@ (8009d70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	68ba      	ldr	r2, [r7, #8]
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d202      	bcs.n	8009d54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009d4e:	4a08      	ldr	r2, [pc, #32]	@ (8009d70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	6013      	str	r3, [r2, #0]
}
 8009d54:	bf00      	nop
 8009d56:	3710      	adds	r7, #16
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}
 8009d5c:	20001058 	.word	0x20001058
 8009d60:	20000b80 	.word	0x20000b80
 8009d64:	20001040 	.word	0x20001040
 8009d68:	20001010 	.word	0x20001010
 8009d6c:	2000100c 	.word	0x2000100c
 8009d70:	20001074 	.word	0x20001074

08009d74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b08a      	sub	sp, #40	@ 0x28
 8009d78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009d7e:	f000 fb11 	bl	800a3a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009d82:	4b1d      	ldr	r3, [pc, #116]	@ (8009df8 <xTimerCreateTimerTask+0x84>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d021      	beq.n	8009dce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009d92:	1d3a      	adds	r2, r7, #4
 8009d94:	f107 0108 	add.w	r1, r7, #8
 8009d98:	f107 030c 	add.w	r3, r7, #12
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	f7fd faf5 	bl	800738c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009da2:	6879      	ldr	r1, [r7, #4]
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	68fa      	ldr	r2, [r7, #12]
 8009da8:	9202      	str	r2, [sp, #8]
 8009daa:	9301      	str	r3, [sp, #4]
 8009dac:	2302      	movs	r3, #2
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	2300      	movs	r3, #0
 8009db2:	460a      	mov	r2, r1
 8009db4:	4911      	ldr	r1, [pc, #68]	@ (8009dfc <xTimerCreateTimerTask+0x88>)
 8009db6:	4812      	ldr	r0, [pc, #72]	@ (8009e00 <xTimerCreateTimerTask+0x8c>)
 8009db8:	f7fe fc7e 	bl	80086b8 <xTaskCreateStatic>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	4a11      	ldr	r2, [pc, #68]	@ (8009e04 <xTimerCreateTimerTask+0x90>)
 8009dc0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009dc2:	4b10      	ldr	r3, [pc, #64]	@ (8009e04 <xTimerCreateTimerTask+0x90>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d001      	beq.n	8009dce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009dca:	2301      	movs	r3, #1
 8009dcc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009dce:	697b      	ldr	r3, [r7, #20]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d10b      	bne.n	8009dec <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dd8:	f383 8811 	msr	BASEPRI, r3
 8009ddc:	f3bf 8f6f 	isb	sy
 8009de0:	f3bf 8f4f 	dsb	sy
 8009de4:	613b      	str	r3, [r7, #16]
}
 8009de6:	bf00      	nop
 8009de8:	bf00      	nop
 8009dea:	e7fd      	b.n	8009de8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009dec:	697b      	ldr	r3, [r7, #20]
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3718      	adds	r7, #24
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}
 8009df6:	bf00      	nop
 8009df8:	200010b0 	.word	0x200010b0
 8009dfc:	0800e42c 	.word	0x0800e42c
 8009e00:	08009f41 	.word	0x08009f41
 8009e04:	200010b4 	.word	0x200010b4

08009e08 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b08a      	sub	sp, #40	@ 0x28
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	60f8      	str	r0, [r7, #12]
 8009e10:	60b9      	str	r1, [r7, #8]
 8009e12:	607a      	str	r2, [r7, #4]
 8009e14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009e16:	2300      	movs	r3, #0
 8009e18:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d10b      	bne.n	8009e38 <xTimerGenericCommand+0x30>
	__asm volatile
 8009e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e24:	f383 8811 	msr	BASEPRI, r3
 8009e28:	f3bf 8f6f 	isb	sy
 8009e2c:	f3bf 8f4f 	dsb	sy
 8009e30:	623b      	str	r3, [r7, #32]
}
 8009e32:	bf00      	nop
 8009e34:	bf00      	nop
 8009e36:	e7fd      	b.n	8009e34 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009e38:	4b19      	ldr	r3, [pc, #100]	@ (8009ea0 <xTimerGenericCommand+0x98>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d02a      	beq.n	8009e96 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	2b05      	cmp	r3, #5
 8009e50:	dc18      	bgt.n	8009e84 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009e52:	f7ff fccb 	bl	80097ec <xTaskGetSchedulerState>
 8009e56:	4603      	mov	r3, r0
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	d109      	bne.n	8009e70 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009e5c:	4b10      	ldr	r3, [pc, #64]	@ (8009ea0 <xTimerGenericCommand+0x98>)
 8009e5e:	6818      	ldr	r0, [r3, #0]
 8009e60:	f107 0110 	add.w	r1, r7, #16
 8009e64:	2300      	movs	r3, #0
 8009e66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e68:	f7fd fdaa 	bl	80079c0 <xQueueGenericSend>
 8009e6c:	6278      	str	r0, [r7, #36]	@ 0x24
 8009e6e:	e012      	b.n	8009e96 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009e70:	4b0b      	ldr	r3, [pc, #44]	@ (8009ea0 <xTimerGenericCommand+0x98>)
 8009e72:	6818      	ldr	r0, [r3, #0]
 8009e74:	f107 0110 	add.w	r1, r7, #16
 8009e78:	2300      	movs	r3, #0
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f7fd fda0 	bl	80079c0 <xQueueGenericSend>
 8009e80:	6278      	str	r0, [r7, #36]	@ 0x24
 8009e82:	e008      	b.n	8009e96 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009e84:	4b06      	ldr	r3, [pc, #24]	@ (8009ea0 <xTimerGenericCommand+0x98>)
 8009e86:	6818      	ldr	r0, [r3, #0]
 8009e88:	f107 0110 	add.w	r1, r7, #16
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	683a      	ldr	r2, [r7, #0]
 8009e90:	f7fd fe98 	bl	8007bc4 <xQueueGenericSendFromISR>
 8009e94:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3728      	adds	r7, #40	@ 0x28
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	200010b0 	.word	0x200010b0

08009ea4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b088      	sub	sp, #32
 8009ea8:	af02      	add	r7, sp, #8
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009eae:	4b23      	ldr	r3, [pc, #140]	@ (8009f3c <prvProcessExpiredTimer+0x98>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	68db      	ldr	r3, [r3, #12]
 8009eb4:	68db      	ldr	r3, [r3, #12]
 8009eb6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	3304      	adds	r3, #4
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f7fd fb58 	bl	8007572 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ec8:	f003 0304 	and.w	r3, r3, #4
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d023      	beq.n	8009f18 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	699a      	ldr	r2, [r3, #24]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	18d1      	adds	r1, r2, r3
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	683a      	ldr	r2, [r7, #0]
 8009edc:	6978      	ldr	r0, [r7, #20]
 8009ede:	f000 f8d3 	bl	800a088 <prvInsertTimerInActiveList>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d020      	beq.n	8009f2a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ee8:	2300      	movs	r3, #0
 8009eea:	9300      	str	r3, [sp, #0]
 8009eec:	2300      	movs	r3, #0
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	2100      	movs	r1, #0
 8009ef2:	6978      	ldr	r0, [r7, #20]
 8009ef4:	f7ff ff88 	bl	8009e08 <xTimerGenericCommand>
 8009ef8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d114      	bne.n	8009f2a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f04:	f383 8811 	msr	BASEPRI, r3
 8009f08:	f3bf 8f6f 	isb	sy
 8009f0c:	f3bf 8f4f 	dsb	sy
 8009f10:	60fb      	str	r3, [r7, #12]
}
 8009f12:	bf00      	nop
 8009f14:	bf00      	nop
 8009f16:	e7fd      	b.n	8009f14 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f1e:	f023 0301 	bic.w	r3, r3, #1
 8009f22:	b2da      	uxtb	r2, r3
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	6a1b      	ldr	r3, [r3, #32]
 8009f2e:	6978      	ldr	r0, [r7, #20]
 8009f30:	4798      	blx	r3
}
 8009f32:	bf00      	nop
 8009f34:	3718      	adds	r7, #24
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}
 8009f3a:	bf00      	nop
 8009f3c:	200010a8 	.word	0x200010a8

08009f40 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b084      	sub	sp, #16
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f48:	f107 0308 	add.w	r3, r7, #8
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f000 f859 	bl	800a004 <prvGetNextExpireTime>
 8009f52:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	4619      	mov	r1, r3
 8009f58:	68f8      	ldr	r0, [r7, #12]
 8009f5a:	f000 f805 	bl	8009f68 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009f5e:	f000 f8d5 	bl	800a10c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f62:	bf00      	nop
 8009f64:	e7f0      	b.n	8009f48 <prvTimerTask+0x8>
	...

08009f68 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b084      	sub	sp, #16
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009f72:	f7ff f82b 	bl	8008fcc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f76:	f107 0308 	add.w	r3, r7, #8
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f000 f864 	bl	800a048 <prvSampleTimeNow>
 8009f80:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d130      	bne.n	8009fea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d10a      	bne.n	8009fa4 <prvProcessTimerOrBlockTask+0x3c>
 8009f8e:	687a      	ldr	r2, [r7, #4]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	d806      	bhi.n	8009fa4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009f96:	f7ff f827 	bl	8008fe8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009f9a:	68f9      	ldr	r1, [r7, #12]
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f7ff ff81 	bl	8009ea4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009fa2:	e024      	b.n	8009fee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d008      	beq.n	8009fbc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009faa:	4b13      	ldr	r3, [pc, #76]	@ (8009ff8 <prvProcessTimerOrBlockTask+0x90>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d101      	bne.n	8009fb8 <prvProcessTimerOrBlockTask+0x50>
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e000      	b.n	8009fba <prvProcessTimerOrBlockTask+0x52>
 8009fb8:	2300      	movs	r3, #0
 8009fba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8009ffc <prvProcessTimerOrBlockTask+0x94>)
 8009fbe:	6818      	ldr	r0, [r3, #0]
 8009fc0:	687a      	ldr	r2, [r7, #4]
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	683a      	ldr	r2, [r7, #0]
 8009fc8:	4619      	mov	r1, r3
 8009fca:	f7fe fb41 	bl	8008650 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009fce:	f7ff f80b 	bl	8008fe8 <xTaskResumeAll>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d10a      	bne.n	8009fee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009fd8:	4b09      	ldr	r3, [pc, #36]	@ (800a000 <prvProcessTimerOrBlockTask+0x98>)
 8009fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fde:	601a      	str	r2, [r3, #0]
 8009fe0:	f3bf 8f4f 	dsb	sy
 8009fe4:	f3bf 8f6f 	isb	sy
}
 8009fe8:	e001      	b.n	8009fee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009fea:	f7fe fffd 	bl	8008fe8 <xTaskResumeAll>
}
 8009fee:	bf00      	nop
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	200010ac 	.word	0x200010ac
 8009ffc:	200010b0 	.word	0x200010b0
 800a000:	e000ed04 	.word	0xe000ed04

0800a004 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a004:	b480      	push	{r7}
 800a006:	b085      	sub	sp, #20
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a00c:	4b0d      	ldr	r3, [pc, #52]	@ (800a044 <prvGetNextExpireTime+0x40>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d101      	bne.n	800a01a <prvGetNextExpireTime+0x16>
 800a016:	2201      	movs	r2, #1
 800a018:	e000      	b.n	800a01c <prvGetNextExpireTime+0x18>
 800a01a:	2200      	movs	r2, #0
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d105      	bne.n	800a034 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a028:	4b06      	ldr	r3, [pc, #24]	@ (800a044 <prvGetNextExpireTime+0x40>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	68db      	ldr	r3, [r3, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	60fb      	str	r3, [r7, #12]
 800a032:	e001      	b.n	800a038 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a034:	2300      	movs	r3, #0
 800a036:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a038:	68fb      	ldr	r3, [r7, #12]
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3714      	adds	r7, #20
 800a03e:	46bd      	mov	sp, r7
 800a040:	bc80      	pop	{r7}
 800a042:	4770      	bx	lr
 800a044:	200010a8 	.word	0x200010a8

0800a048 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b084      	sub	sp, #16
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a050:	f7ff f868 	bl	8009124 <xTaskGetTickCount>
 800a054:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a056:	4b0b      	ldr	r3, [pc, #44]	@ (800a084 <prvSampleTimeNow+0x3c>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d205      	bcs.n	800a06c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a060:	f000 f93a 	bl	800a2d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	601a      	str	r2, [r3, #0]
 800a06a:	e002      	b.n	800a072 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2200      	movs	r2, #0
 800a070:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a072:	4a04      	ldr	r2, [pc, #16]	@ (800a084 <prvSampleTimeNow+0x3c>)
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a078:	68fb      	ldr	r3, [r7, #12]
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3710      	adds	r7, #16
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}
 800a082:	bf00      	nop
 800a084:	200010b8 	.word	0x200010b8

0800a088 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b086      	sub	sp, #24
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	60f8      	str	r0, [r7, #12]
 800a090:	60b9      	str	r1, [r7, #8]
 800a092:	607a      	str	r2, [r7, #4]
 800a094:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a096:	2300      	movs	r3, #0
 800a098:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	68ba      	ldr	r2, [r7, #8]
 800a09e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	68fa      	ldr	r2, [r7, #12]
 800a0a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a0a6:	68ba      	ldr	r2, [r7, #8]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d812      	bhi.n	800a0d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0ae:	687a      	ldr	r2, [r7, #4]
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	1ad2      	subs	r2, r2, r3
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	699b      	ldr	r3, [r3, #24]
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d302      	bcc.n	800a0c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a0bc:	2301      	movs	r3, #1
 800a0be:	617b      	str	r3, [r7, #20]
 800a0c0:	e01b      	b.n	800a0fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a0c2:	4b10      	ldr	r3, [pc, #64]	@ (800a104 <prvInsertTimerInActiveList+0x7c>)
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	3304      	adds	r3, #4
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	4610      	mov	r0, r2
 800a0ce:	f7fd fa18 	bl	8007502 <vListInsert>
 800a0d2:	e012      	b.n	800a0fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a0d4:	687a      	ldr	r2, [r7, #4]
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	d206      	bcs.n	800a0ea <prvInsertTimerInActiveList+0x62>
 800a0dc:	68ba      	ldr	r2, [r7, #8]
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d302      	bcc.n	800a0ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	617b      	str	r3, [r7, #20]
 800a0e8:	e007      	b.n	800a0fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a0ea:	4b07      	ldr	r3, [pc, #28]	@ (800a108 <prvInsertTimerInActiveList+0x80>)
 800a0ec:	681a      	ldr	r2, [r3, #0]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	3304      	adds	r3, #4
 800a0f2:	4619      	mov	r1, r3
 800a0f4:	4610      	mov	r0, r2
 800a0f6:	f7fd fa04 	bl	8007502 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a0fa:	697b      	ldr	r3, [r7, #20]
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3718      	adds	r7, #24
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}
 800a104:	200010ac 	.word	0x200010ac
 800a108:	200010a8 	.word	0x200010a8

0800a10c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b08e      	sub	sp, #56	@ 0x38
 800a110:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a112:	e0ce      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	da19      	bge.n	800a14e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a11a:	1d3b      	adds	r3, r7, #4
 800a11c:	3304      	adds	r3, #4
 800a11e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a122:	2b00      	cmp	r3, #0
 800a124:	d10b      	bne.n	800a13e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a12a:	f383 8811 	msr	BASEPRI, r3
 800a12e:	f3bf 8f6f 	isb	sy
 800a132:	f3bf 8f4f 	dsb	sy
 800a136:	61fb      	str	r3, [r7, #28]
}
 800a138:	bf00      	nop
 800a13a:	bf00      	nop
 800a13c:	e7fd      	b.n	800a13a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a13e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a144:	6850      	ldr	r0, [r2, #4]
 800a146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a148:	6892      	ldr	r2, [r2, #8]
 800a14a:	4611      	mov	r1, r2
 800a14c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2b00      	cmp	r3, #0
 800a152:	f2c0 80ae 	blt.w	800a2b2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a15a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a15c:	695b      	ldr	r3, [r3, #20]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d004      	beq.n	800a16c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a164:	3304      	adds	r3, #4
 800a166:	4618      	mov	r0, r3
 800a168:	f7fd fa03 	bl	8007572 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a16c:	463b      	mov	r3, r7
 800a16e:	4618      	mov	r0, r3
 800a170:	f7ff ff6a 	bl	800a048 <prvSampleTimeNow>
 800a174:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2b09      	cmp	r3, #9
 800a17a:	f200 8097 	bhi.w	800a2ac <prvProcessReceivedCommands+0x1a0>
 800a17e:	a201      	add	r2, pc, #4	@ (adr r2, 800a184 <prvProcessReceivedCommands+0x78>)
 800a180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a184:	0800a1ad 	.word	0x0800a1ad
 800a188:	0800a1ad 	.word	0x0800a1ad
 800a18c:	0800a1ad 	.word	0x0800a1ad
 800a190:	0800a223 	.word	0x0800a223
 800a194:	0800a237 	.word	0x0800a237
 800a198:	0800a283 	.word	0x0800a283
 800a19c:	0800a1ad 	.word	0x0800a1ad
 800a1a0:	0800a1ad 	.word	0x0800a1ad
 800a1a4:	0800a223 	.word	0x0800a223
 800a1a8:	0800a237 	.word	0x0800a237
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1b2:	f043 0301 	orr.w	r3, r3, #1
 800a1b6:	b2da      	uxtb	r2, r3
 800a1b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a1be:	68ba      	ldr	r2, [r7, #8]
 800a1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1c2:	699b      	ldr	r3, [r3, #24]
 800a1c4:	18d1      	adds	r1, r2, r3
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1cc:	f7ff ff5c 	bl	800a088 <prvInsertTimerInActiveList>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d06c      	beq.n	800a2b0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d8:	6a1b      	ldr	r3, [r3, #32]
 800a1da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1e4:	f003 0304 	and.w	r3, r3, #4
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d061      	beq.n	800a2b0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a1ec:	68ba      	ldr	r2, [r7, #8]
 800a1ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f0:	699b      	ldr	r3, [r3, #24]
 800a1f2:	441a      	add	r2, r3
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	2100      	movs	r1, #0
 800a1fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1fe:	f7ff fe03 	bl	8009e08 <xTimerGenericCommand>
 800a202:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a204:	6a3b      	ldr	r3, [r7, #32]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d152      	bne.n	800a2b0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a20e:	f383 8811 	msr	BASEPRI, r3
 800a212:	f3bf 8f6f 	isb	sy
 800a216:	f3bf 8f4f 	dsb	sy
 800a21a:	61bb      	str	r3, [r7, #24]
}
 800a21c:	bf00      	nop
 800a21e:	bf00      	nop
 800a220:	e7fd      	b.n	800a21e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a224:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a228:	f023 0301 	bic.w	r3, r3, #1
 800a22c:	b2da      	uxtb	r2, r3
 800a22e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a230:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a234:	e03d      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a238:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a23c:	f043 0301 	orr.w	r3, r3, #1
 800a240:	b2da      	uxtb	r2, r3
 800a242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a244:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a248:	68ba      	ldr	r2, [r7, #8]
 800a24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a24c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a24e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a250:	699b      	ldr	r3, [r3, #24]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d10b      	bne.n	800a26e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a25a:	f383 8811 	msr	BASEPRI, r3
 800a25e:	f3bf 8f6f 	isb	sy
 800a262:	f3bf 8f4f 	dsb	sy
 800a266:	617b      	str	r3, [r7, #20]
}
 800a268:	bf00      	nop
 800a26a:	bf00      	nop
 800a26c:	e7fd      	b.n	800a26a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a26e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a270:	699a      	ldr	r2, [r3, #24]
 800a272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a274:	18d1      	adds	r1, r2, r3
 800a276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a27a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a27c:	f7ff ff04 	bl	800a088 <prvInsertTimerInActiveList>
					break;
 800a280:	e017      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a284:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a288:	f003 0302 	and.w	r3, r3, #2
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d103      	bne.n	800a298 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a290:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a292:	f000 fb8b 	bl	800a9ac <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a296:	e00c      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a29a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a29e:	f023 0301 	bic.w	r3, r3, #1
 800a2a2:	b2da      	uxtb	r2, r3
 800a2a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a2aa:	e002      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a2ac:	bf00      	nop
 800a2ae:	e000      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>
					break;
 800a2b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a2b2:	4b08      	ldr	r3, [pc, #32]	@ (800a2d4 <prvProcessReceivedCommands+0x1c8>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	1d39      	adds	r1, r7, #4
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7fd fd20 	bl	8007d00 <xQueueReceive>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	f47f af26 	bne.w	800a114 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a2c8:	bf00      	nop
 800a2ca:	bf00      	nop
 800a2cc:	3730      	adds	r7, #48	@ 0x30
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	200010b0 	.word	0x200010b0

0800a2d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b088      	sub	sp, #32
 800a2dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2de:	e049      	b.n	800a374 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a2e0:	4b2e      	ldr	r3, [pc, #184]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	68db      	ldr	r3, [r3, #12]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2ea:	4b2c      	ldr	r3, [pc, #176]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	68db      	ldr	r3, [r3, #12]
 800a2f0:	68db      	ldr	r3, [r3, #12]
 800a2f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	3304      	adds	r3, #4
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f7fd f93a 	bl	8007572 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	6a1b      	ldr	r3, [r3, #32]
 800a302:	68f8      	ldr	r0, [r7, #12]
 800a304:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a30c:	f003 0304 	and.w	r3, r3, #4
 800a310:	2b00      	cmp	r3, #0
 800a312:	d02f      	beq.n	800a374 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	699b      	ldr	r3, [r3, #24]
 800a318:	693a      	ldr	r2, [r7, #16]
 800a31a:	4413      	add	r3, r2
 800a31c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a31e:	68ba      	ldr	r2, [r7, #8]
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	429a      	cmp	r2, r3
 800a324:	d90e      	bls.n	800a344 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	68ba      	ldr	r2, [r7, #8]
 800a32a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	68fa      	ldr	r2, [r7, #12]
 800a330:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a332:	4b1a      	ldr	r3, [pc, #104]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a334:	681a      	ldr	r2, [r3, #0]
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	3304      	adds	r3, #4
 800a33a:	4619      	mov	r1, r3
 800a33c:	4610      	mov	r0, r2
 800a33e:	f7fd f8e0 	bl	8007502 <vListInsert>
 800a342:	e017      	b.n	800a374 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a344:	2300      	movs	r3, #0
 800a346:	9300      	str	r3, [sp, #0]
 800a348:	2300      	movs	r3, #0
 800a34a:	693a      	ldr	r2, [r7, #16]
 800a34c:	2100      	movs	r1, #0
 800a34e:	68f8      	ldr	r0, [r7, #12]
 800a350:	f7ff fd5a 	bl	8009e08 <xTimerGenericCommand>
 800a354:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d10b      	bne.n	800a374 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a35c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a360:	f383 8811 	msr	BASEPRI, r3
 800a364:	f3bf 8f6f 	isb	sy
 800a368:	f3bf 8f4f 	dsb	sy
 800a36c:	603b      	str	r3, [r7, #0]
}
 800a36e:	bf00      	nop
 800a370:	bf00      	nop
 800a372:	e7fd      	b.n	800a370 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a374:	4b09      	ldr	r3, [pc, #36]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d1b0      	bne.n	800a2e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a37e:	4b07      	ldr	r3, [pc, #28]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a384:	4b06      	ldr	r3, [pc, #24]	@ (800a3a0 <prvSwitchTimerLists+0xc8>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a04      	ldr	r2, [pc, #16]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a38a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a38c:	4a04      	ldr	r2, [pc, #16]	@ (800a3a0 <prvSwitchTimerLists+0xc8>)
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	6013      	str	r3, [r2, #0]
}
 800a392:	bf00      	nop
 800a394:	3718      	adds	r7, #24
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}
 800a39a:	bf00      	nop
 800a39c:	200010a8 	.word	0x200010a8
 800a3a0:	200010ac 	.word	0x200010ac

0800a3a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b082      	sub	sp, #8
 800a3a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a3aa:	f000 f92f 	bl	800a60c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a3ae:	4b15      	ldr	r3, [pc, #84]	@ (800a404 <prvCheckForValidListAndQueue+0x60>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d120      	bne.n	800a3f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a3b6:	4814      	ldr	r0, [pc, #80]	@ (800a408 <prvCheckForValidListAndQueue+0x64>)
 800a3b8:	f7fd f855 	bl	8007466 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a3bc:	4813      	ldr	r0, [pc, #76]	@ (800a40c <prvCheckForValidListAndQueue+0x68>)
 800a3be:	f7fd f852 	bl	8007466 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a3c2:	4b13      	ldr	r3, [pc, #76]	@ (800a410 <prvCheckForValidListAndQueue+0x6c>)
 800a3c4:	4a10      	ldr	r2, [pc, #64]	@ (800a408 <prvCheckForValidListAndQueue+0x64>)
 800a3c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a3c8:	4b12      	ldr	r3, [pc, #72]	@ (800a414 <prvCheckForValidListAndQueue+0x70>)
 800a3ca:	4a10      	ldr	r2, [pc, #64]	@ (800a40c <prvCheckForValidListAndQueue+0x68>)
 800a3cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	9300      	str	r3, [sp, #0]
 800a3d2:	4b11      	ldr	r3, [pc, #68]	@ (800a418 <prvCheckForValidListAndQueue+0x74>)
 800a3d4:	4a11      	ldr	r2, [pc, #68]	@ (800a41c <prvCheckForValidListAndQueue+0x78>)
 800a3d6:	2110      	movs	r1, #16
 800a3d8:	200a      	movs	r0, #10
 800a3da:	f7fd f95d 	bl	8007698 <xQueueGenericCreateStatic>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	4a08      	ldr	r2, [pc, #32]	@ (800a404 <prvCheckForValidListAndQueue+0x60>)
 800a3e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a3e4:	4b07      	ldr	r3, [pc, #28]	@ (800a404 <prvCheckForValidListAndQueue+0x60>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d005      	beq.n	800a3f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a3ec:	4b05      	ldr	r3, [pc, #20]	@ (800a404 <prvCheckForValidListAndQueue+0x60>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	490b      	ldr	r1, [pc, #44]	@ (800a420 <prvCheckForValidListAndQueue+0x7c>)
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7fe f904 	bl	8008600 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a3f8:	f000 f938 	bl	800a66c <vPortExitCritical>
}
 800a3fc:	bf00      	nop
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
 800a402:	bf00      	nop
 800a404:	200010b0 	.word	0x200010b0
 800a408:	20001080 	.word	0x20001080
 800a40c:	20001094 	.word	0x20001094
 800a410:	200010a8 	.word	0x200010a8
 800a414:	200010ac 	.word	0x200010ac
 800a418:	2000115c 	.word	0x2000115c
 800a41c:	200010bc 	.word	0x200010bc
 800a420:	0800e434 	.word	0x0800e434

0800a424 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a424:	b480      	push	{r7}
 800a426:	b085      	sub	sp, #20
 800a428:	af00      	add	r7, sp, #0
 800a42a:	60f8      	str	r0, [r7, #12]
 800a42c:	60b9      	str	r1, [r7, #8]
 800a42e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	3b04      	subs	r3, #4
 800a434:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a43c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	3b04      	subs	r3, #4
 800a442:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	f023 0201 	bic.w	r2, r3, #1
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	3b04      	subs	r3, #4
 800a452:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a454:	4a08      	ldr	r2, [pc, #32]	@ (800a478 <pxPortInitialiseStack+0x54>)
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	3b14      	subs	r3, #20
 800a45e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	3b20      	subs	r3, #32
 800a46a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a46c:	68fb      	ldr	r3, [r7, #12]
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3714      	adds	r7, #20
 800a472:	46bd      	mov	sp, r7
 800a474:	bc80      	pop	{r7}
 800a476:	4770      	bx	lr
 800a478:	0800a47d 	.word	0x0800a47d

0800a47c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a47c:	b480      	push	{r7}
 800a47e:	b085      	sub	sp, #20
 800a480:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a482:	2300      	movs	r3, #0
 800a484:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a486:	4b12      	ldr	r3, [pc, #72]	@ (800a4d0 <prvTaskExitError+0x54>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a48e:	d00b      	beq.n	800a4a8 <prvTaskExitError+0x2c>
	__asm volatile
 800a490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a494:	f383 8811 	msr	BASEPRI, r3
 800a498:	f3bf 8f6f 	isb	sy
 800a49c:	f3bf 8f4f 	dsb	sy
 800a4a0:	60fb      	str	r3, [r7, #12]
}
 800a4a2:	bf00      	nop
 800a4a4:	bf00      	nop
 800a4a6:	e7fd      	b.n	800a4a4 <prvTaskExitError+0x28>
	__asm volatile
 800a4a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ac:	f383 8811 	msr	BASEPRI, r3
 800a4b0:	f3bf 8f6f 	isb	sy
 800a4b4:	f3bf 8f4f 	dsb	sy
 800a4b8:	60bb      	str	r3, [r7, #8]
}
 800a4ba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a4bc:	bf00      	nop
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d0fc      	beq.n	800a4be <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a4c4:	bf00      	nop
 800a4c6:	bf00      	nop
 800a4c8:	3714      	adds	r7, #20
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bc80      	pop	{r7}
 800a4ce:	4770      	bx	lr
 800a4d0:	20000028 	.word	0x20000028
	...

0800a4e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a4e0:	4b07      	ldr	r3, [pc, #28]	@ (800a500 <pxCurrentTCBConst2>)
 800a4e2:	6819      	ldr	r1, [r3, #0]
 800a4e4:	6808      	ldr	r0, [r1, #0]
 800a4e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a4ea:	f380 8809 	msr	PSP, r0
 800a4ee:	f3bf 8f6f 	isb	sy
 800a4f2:	f04f 0000 	mov.w	r0, #0
 800a4f6:	f380 8811 	msr	BASEPRI, r0
 800a4fa:	f04e 0e0d 	orr.w	lr, lr, #13
 800a4fe:	4770      	bx	lr

0800a500 <pxCurrentTCBConst2>:
 800a500:	20000b80 	.word	0x20000b80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a504:	bf00      	nop
 800a506:	bf00      	nop

0800a508 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a508:	4806      	ldr	r0, [pc, #24]	@ (800a524 <prvPortStartFirstTask+0x1c>)
 800a50a:	6800      	ldr	r0, [r0, #0]
 800a50c:	6800      	ldr	r0, [r0, #0]
 800a50e:	f380 8808 	msr	MSP, r0
 800a512:	b662      	cpsie	i
 800a514:	b661      	cpsie	f
 800a516:	f3bf 8f4f 	dsb	sy
 800a51a:	f3bf 8f6f 	isb	sy
 800a51e:	df00      	svc	0
 800a520:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a522:	bf00      	nop
 800a524:	e000ed08 	.word	0xe000ed08

0800a528 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b084      	sub	sp, #16
 800a52c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a52e:	4b32      	ldr	r3, [pc, #200]	@ (800a5f8 <xPortStartScheduler+0xd0>)
 800a530:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	b2db      	uxtb	r3, r3
 800a538:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	22ff      	movs	r2, #255	@ 0xff
 800a53e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	781b      	ldrb	r3, [r3, #0]
 800a544:	b2db      	uxtb	r3, r3
 800a546:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a548:	78fb      	ldrb	r3, [r7, #3]
 800a54a:	b2db      	uxtb	r3, r3
 800a54c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a550:	b2da      	uxtb	r2, r3
 800a552:	4b2a      	ldr	r3, [pc, #168]	@ (800a5fc <xPortStartScheduler+0xd4>)
 800a554:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a556:	4b2a      	ldr	r3, [pc, #168]	@ (800a600 <xPortStartScheduler+0xd8>)
 800a558:	2207      	movs	r2, #7
 800a55a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a55c:	e009      	b.n	800a572 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a55e:	4b28      	ldr	r3, [pc, #160]	@ (800a600 <xPortStartScheduler+0xd8>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	3b01      	subs	r3, #1
 800a564:	4a26      	ldr	r2, [pc, #152]	@ (800a600 <xPortStartScheduler+0xd8>)
 800a566:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a568:	78fb      	ldrb	r3, [r7, #3]
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	005b      	lsls	r3, r3, #1
 800a56e:	b2db      	uxtb	r3, r3
 800a570:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a572:	78fb      	ldrb	r3, [r7, #3]
 800a574:	b2db      	uxtb	r3, r3
 800a576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a57a:	2b80      	cmp	r3, #128	@ 0x80
 800a57c:	d0ef      	beq.n	800a55e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a57e:	4b20      	ldr	r3, [pc, #128]	@ (800a600 <xPortStartScheduler+0xd8>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f1c3 0307 	rsb	r3, r3, #7
 800a586:	2b04      	cmp	r3, #4
 800a588:	d00b      	beq.n	800a5a2 <xPortStartScheduler+0x7a>
	__asm volatile
 800a58a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a58e:	f383 8811 	msr	BASEPRI, r3
 800a592:	f3bf 8f6f 	isb	sy
 800a596:	f3bf 8f4f 	dsb	sy
 800a59a:	60bb      	str	r3, [r7, #8]
}
 800a59c:	bf00      	nop
 800a59e:	bf00      	nop
 800a5a0:	e7fd      	b.n	800a59e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a5a2:	4b17      	ldr	r3, [pc, #92]	@ (800a600 <xPortStartScheduler+0xd8>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	021b      	lsls	r3, r3, #8
 800a5a8:	4a15      	ldr	r2, [pc, #84]	@ (800a600 <xPortStartScheduler+0xd8>)
 800a5aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a5ac:	4b14      	ldr	r3, [pc, #80]	@ (800a600 <xPortStartScheduler+0xd8>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a5b4:	4a12      	ldr	r2, [pc, #72]	@ (800a600 <xPortStartScheduler+0xd8>)
 800a5b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	b2da      	uxtb	r2, r3
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a5c0:	4b10      	ldr	r3, [pc, #64]	@ (800a604 <xPortStartScheduler+0xdc>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	4a0f      	ldr	r2, [pc, #60]	@ (800a604 <xPortStartScheduler+0xdc>)
 800a5c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a5ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a5cc:	4b0d      	ldr	r3, [pc, #52]	@ (800a604 <xPortStartScheduler+0xdc>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a0c      	ldr	r2, [pc, #48]	@ (800a604 <xPortStartScheduler+0xdc>)
 800a5d2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a5d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a5d8:	f000 f8b8 	bl	800a74c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a5dc:	4b0a      	ldr	r3, [pc, #40]	@ (800a608 <xPortStartScheduler+0xe0>)
 800a5de:	2200      	movs	r2, #0
 800a5e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a5e2:	f7ff ff91 	bl	800a508 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a5e6:	f7fe fe77 	bl	80092d8 <vTaskSwitchContext>
	prvTaskExitError();
 800a5ea:	f7ff ff47 	bl	800a47c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a5ee:	2300      	movs	r3, #0
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3710      	adds	r7, #16
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}
 800a5f8:	e000e400 	.word	0xe000e400
 800a5fc:	200011ac 	.word	0x200011ac
 800a600:	200011b0 	.word	0x200011b0
 800a604:	e000ed20 	.word	0xe000ed20
 800a608:	20000028 	.word	0x20000028

0800a60c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
	__asm volatile
 800a612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a616:	f383 8811 	msr	BASEPRI, r3
 800a61a:	f3bf 8f6f 	isb	sy
 800a61e:	f3bf 8f4f 	dsb	sy
 800a622:	607b      	str	r3, [r7, #4]
}
 800a624:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a626:	4b0f      	ldr	r3, [pc, #60]	@ (800a664 <vPortEnterCritical+0x58>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	3301      	adds	r3, #1
 800a62c:	4a0d      	ldr	r2, [pc, #52]	@ (800a664 <vPortEnterCritical+0x58>)
 800a62e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a630:	4b0c      	ldr	r3, [pc, #48]	@ (800a664 <vPortEnterCritical+0x58>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	2b01      	cmp	r3, #1
 800a636:	d110      	bne.n	800a65a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a638:	4b0b      	ldr	r3, [pc, #44]	@ (800a668 <vPortEnterCritical+0x5c>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	b2db      	uxtb	r3, r3
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d00b      	beq.n	800a65a <vPortEnterCritical+0x4e>
	__asm volatile
 800a642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a646:	f383 8811 	msr	BASEPRI, r3
 800a64a:	f3bf 8f6f 	isb	sy
 800a64e:	f3bf 8f4f 	dsb	sy
 800a652:	603b      	str	r3, [r7, #0]
}
 800a654:	bf00      	nop
 800a656:	bf00      	nop
 800a658:	e7fd      	b.n	800a656 <vPortEnterCritical+0x4a>
	}
}
 800a65a:	bf00      	nop
 800a65c:	370c      	adds	r7, #12
 800a65e:	46bd      	mov	sp, r7
 800a660:	bc80      	pop	{r7}
 800a662:	4770      	bx	lr
 800a664:	20000028 	.word	0x20000028
 800a668:	e000ed04 	.word	0xe000ed04

0800a66c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a66c:	b480      	push	{r7}
 800a66e:	b083      	sub	sp, #12
 800a670:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a672:	4b12      	ldr	r3, [pc, #72]	@ (800a6bc <vPortExitCritical+0x50>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d10b      	bne.n	800a692 <vPortExitCritical+0x26>
	__asm volatile
 800a67a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a67e:	f383 8811 	msr	BASEPRI, r3
 800a682:	f3bf 8f6f 	isb	sy
 800a686:	f3bf 8f4f 	dsb	sy
 800a68a:	607b      	str	r3, [r7, #4]
}
 800a68c:	bf00      	nop
 800a68e:	bf00      	nop
 800a690:	e7fd      	b.n	800a68e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a692:	4b0a      	ldr	r3, [pc, #40]	@ (800a6bc <vPortExitCritical+0x50>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	3b01      	subs	r3, #1
 800a698:	4a08      	ldr	r2, [pc, #32]	@ (800a6bc <vPortExitCritical+0x50>)
 800a69a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a69c:	4b07      	ldr	r3, [pc, #28]	@ (800a6bc <vPortExitCritical+0x50>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d105      	bne.n	800a6b0 <vPortExitCritical+0x44>
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	f383 8811 	msr	BASEPRI, r3
}
 800a6ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a6b0:	bf00      	nop
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bc80      	pop	{r7}
 800a6b8:	4770      	bx	lr
 800a6ba:	bf00      	nop
 800a6bc:	20000028 	.word	0x20000028

0800a6c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a6c0:	f3ef 8009 	mrs	r0, PSP
 800a6c4:	f3bf 8f6f 	isb	sy
 800a6c8:	4b0d      	ldr	r3, [pc, #52]	@ (800a700 <pxCurrentTCBConst>)
 800a6ca:	681a      	ldr	r2, [r3, #0]
 800a6cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a6d0:	6010      	str	r0, [r2, #0]
 800a6d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a6d6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a6da:	f380 8811 	msr	BASEPRI, r0
 800a6de:	f7fe fdfb 	bl	80092d8 <vTaskSwitchContext>
 800a6e2:	f04f 0000 	mov.w	r0, #0
 800a6e6:	f380 8811 	msr	BASEPRI, r0
 800a6ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a6ee:	6819      	ldr	r1, [r3, #0]
 800a6f0:	6808      	ldr	r0, [r1, #0]
 800a6f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a6f6:	f380 8809 	msr	PSP, r0
 800a6fa:	f3bf 8f6f 	isb	sy
 800a6fe:	4770      	bx	lr

0800a700 <pxCurrentTCBConst>:
 800a700:	20000b80 	.word	0x20000b80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a704:	bf00      	nop
 800a706:	bf00      	nop

0800a708 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b082      	sub	sp, #8
 800a70c:	af00      	add	r7, sp, #0
	__asm volatile
 800a70e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a712:	f383 8811 	msr	BASEPRI, r3
 800a716:	f3bf 8f6f 	isb	sy
 800a71a:	f3bf 8f4f 	dsb	sy
 800a71e:	607b      	str	r3, [r7, #4]
}
 800a720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a722:	f7fe fd1f 	bl	8009164 <xTaskIncrementTick>
 800a726:	4603      	mov	r3, r0
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d003      	beq.n	800a734 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a72c:	4b06      	ldr	r3, [pc, #24]	@ (800a748 <xPortSysTickHandler+0x40>)
 800a72e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a732:	601a      	str	r2, [r3, #0]
 800a734:	2300      	movs	r3, #0
 800a736:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	f383 8811 	msr	BASEPRI, r3
}
 800a73e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a740:	bf00      	nop
 800a742:	3708      	adds	r7, #8
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}
 800a748:	e000ed04 	.word	0xe000ed04

0800a74c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a74c:	b480      	push	{r7}
 800a74e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a750:	4b0a      	ldr	r3, [pc, #40]	@ (800a77c <vPortSetupTimerInterrupt+0x30>)
 800a752:	2200      	movs	r2, #0
 800a754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a756:	4b0a      	ldr	r3, [pc, #40]	@ (800a780 <vPortSetupTimerInterrupt+0x34>)
 800a758:	2200      	movs	r2, #0
 800a75a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a75c:	4b09      	ldr	r3, [pc, #36]	@ (800a784 <vPortSetupTimerInterrupt+0x38>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	4a09      	ldr	r2, [pc, #36]	@ (800a788 <vPortSetupTimerInterrupt+0x3c>)
 800a762:	fba2 2303 	umull	r2, r3, r2, r3
 800a766:	099b      	lsrs	r3, r3, #6
 800a768:	4a08      	ldr	r2, [pc, #32]	@ (800a78c <vPortSetupTimerInterrupt+0x40>)
 800a76a:	3b01      	subs	r3, #1
 800a76c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a76e:	4b03      	ldr	r3, [pc, #12]	@ (800a77c <vPortSetupTimerInterrupt+0x30>)
 800a770:	2207      	movs	r2, #7
 800a772:	601a      	str	r2, [r3, #0]
}
 800a774:	bf00      	nop
 800a776:	46bd      	mov	sp, r7
 800a778:	bc80      	pop	{r7}
 800a77a:	4770      	bx	lr
 800a77c:	e000e010 	.word	0xe000e010
 800a780:	e000e018 	.word	0xe000e018
 800a784:	2000001c 	.word	0x2000001c
 800a788:	10624dd3 	.word	0x10624dd3
 800a78c:	e000e014 	.word	0xe000e014

0800a790 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a790:	b480      	push	{r7}
 800a792:	b085      	sub	sp, #20
 800a794:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a796:	f3ef 8305 	mrs	r3, IPSR
 800a79a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	2b0f      	cmp	r3, #15
 800a7a0:	d915      	bls.n	800a7ce <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a7a2:	4a17      	ldr	r2, [pc, #92]	@ (800a800 <vPortValidateInterruptPriority+0x70>)
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	4413      	add	r3, r2
 800a7a8:	781b      	ldrb	r3, [r3, #0]
 800a7aa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a7ac:	4b15      	ldr	r3, [pc, #84]	@ (800a804 <vPortValidateInterruptPriority+0x74>)
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	7afa      	ldrb	r2, [r7, #11]
 800a7b2:	429a      	cmp	r2, r3
 800a7b4:	d20b      	bcs.n	800a7ce <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a7b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ba:	f383 8811 	msr	BASEPRI, r3
 800a7be:	f3bf 8f6f 	isb	sy
 800a7c2:	f3bf 8f4f 	dsb	sy
 800a7c6:	607b      	str	r3, [r7, #4]
}
 800a7c8:	bf00      	nop
 800a7ca:	bf00      	nop
 800a7cc:	e7fd      	b.n	800a7ca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a7ce:	4b0e      	ldr	r3, [pc, #56]	@ (800a808 <vPortValidateInterruptPriority+0x78>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a7d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a80c <vPortValidateInterruptPriority+0x7c>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	d90b      	bls.n	800a7f6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a7de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7e2:	f383 8811 	msr	BASEPRI, r3
 800a7e6:	f3bf 8f6f 	isb	sy
 800a7ea:	f3bf 8f4f 	dsb	sy
 800a7ee:	603b      	str	r3, [r7, #0]
}
 800a7f0:	bf00      	nop
 800a7f2:	bf00      	nop
 800a7f4:	e7fd      	b.n	800a7f2 <vPortValidateInterruptPriority+0x62>
	}
 800a7f6:	bf00      	nop
 800a7f8:	3714      	adds	r7, #20
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bc80      	pop	{r7}
 800a7fe:	4770      	bx	lr
 800a800:	e000e3f0 	.word	0xe000e3f0
 800a804:	200011ac 	.word	0x200011ac
 800a808:	e000ed0c 	.word	0xe000ed0c
 800a80c:	200011b0 	.word	0x200011b0

0800a810 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b08a      	sub	sp, #40	@ 0x28
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a818:	2300      	movs	r3, #0
 800a81a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a81c:	f7fe fbd6 	bl	8008fcc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a820:	4b5c      	ldr	r3, [pc, #368]	@ (800a994 <pvPortMalloc+0x184>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d101      	bne.n	800a82c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a828:	f000 f924 	bl	800aa74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a82c:	4b5a      	ldr	r3, [pc, #360]	@ (800a998 <pvPortMalloc+0x188>)
 800a82e:	681a      	ldr	r2, [r3, #0]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	4013      	ands	r3, r2
 800a834:	2b00      	cmp	r3, #0
 800a836:	f040 8095 	bne.w	800a964 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d01e      	beq.n	800a87e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a840:	2208      	movs	r2, #8
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	4413      	add	r3, r2
 800a846:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f003 0307 	and.w	r3, r3, #7
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d015      	beq.n	800a87e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f023 0307 	bic.w	r3, r3, #7
 800a858:	3308      	adds	r3, #8
 800a85a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f003 0307 	and.w	r3, r3, #7
 800a862:	2b00      	cmp	r3, #0
 800a864:	d00b      	beq.n	800a87e <pvPortMalloc+0x6e>
	__asm volatile
 800a866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a86a:	f383 8811 	msr	BASEPRI, r3
 800a86e:	f3bf 8f6f 	isb	sy
 800a872:	f3bf 8f4f 	dsb	sy
 800a876:	617b      	str	r3, [r7, #20]
}
 800a878:	bf00      	nop
 800a87a:	bf00      	nop
 800a87c:	e7fd      	b.n	800a87a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d06f      	beq.n	800a964 <pvPortMalloc+0x154>
 800a884:	4b45      	ldr	r3, [pc, #276]	@ (800a99c <pvPortMalloc+0x18c>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	687a      	ldr	r2, [r7, #4]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d86a      	bhi.n	800a964 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a88e:	4b44      	ldr	r3, [pc, #272]	@ (800a9a0 <pvPortMalloc+0x190>)
 800a890:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a892:	4b43      	ldr	r3, [pc, #268]	@ (800a9a0 <pvPortMalloc+0x190>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a898:	e004      	b.n	800a8a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a89c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a6:	685b      	ldr	r3, [r3, #4]
 800a8a8:	687a      	ldr	r2, [r7, #4]
 800a8aa:	429a      	cmp	r2, r3
 800a8ac:	d903      	bls.n	800a8b6 <pvPortMalloc+0xa6>
 800a8ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d1f1      	bne.n	800a89a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a8b6:	4b37      	ldr	r3, [pc, #220]	@ (800a994 <pvPortMalloc+0x184>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d051      	beq.n	800a964 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a8c0:	6a3b      	ldr	r3, [r7, #32]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	2208      	movs	r2, #8
 800a8c6:	4413      	add	r3, r2
 800a8c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8cc:	681a      	ldr	r2, [r3, #0]
 800a8ce:	6a3b      	ldr	r3, [r7, #32]
 800a8d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d4:	685a      	ldr	r2, [r3, #4]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	1ad2      	subs	r2, r2, r3
 800a8da:	2308      	movs	r3, #8
 800a8dc:	005b      	lsls	r3, r3, #1
 800a8de:	429a      	cmp	r2, r3
 800a8e0:	d920      	bls.n	800a924 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a8e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	4413      	add	r3, r2
 800a8e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8ea:	69bb      	ldr	r3, [r7, #24]
 800a8ec:	f003 0307 	and.w	r3, r3, #7
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d00b      	beq.n	800a90c <pvPortMalloc+0xfc>
	__asm volatile
 800a8f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f8:	f383 8811 	msr	BASEPRI, r3
 800a8fc:	f3bf 8f6f 	isb	sy
 800a900:	f3bf 8f4f 	dsb	sy
 800a904:	613b      	str	r3, [r7, #16]
}
 800a906:	bf00      	nop
 800a908:	bf00      	nop
 800a90a:	e7fd      	b.n	800a908 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90e:	685a      	ldr	r2, [r3, #4]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	1ad2      	subs	r2, r2, r3
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91a:	687a      	ldr	r2, [r7, #4]
 800a91c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a91e:	69b8      	ldr	r0, [r7, #24]
 800a920:	f000 f90a 	bl	800ab38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a924:	4b1d      	ldr	r3, [pc, #116]	@ (800a99c <pvPortMalloc+0x18c>)
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	1ad3      	subs	r3, r2, r3
 800a92e:	4a1b      	ldr	r2, [pc, #108]	@ (800a99c <pvPortMalloc+0x18c>)
 800a930:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a932:	4b1a      	ldr	r3, [pc, #104]	@ (800a99c <pvPortMalloc+0x18c>)
 800a934:	681a      	ldr	r2, [r3, #0]
 800a936:	4b1b      	ldr	r3, [pc, #108]	@ (800a9a4 <pvPortMalloc+0x194>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d203      	bcs.n	800a946 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a93e:	4b17      	ldr	r3, [pc, #92]	@ (800a99c <pvPortMalloc+0x18c>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4a18      	ldr	r2, [pc, #96]	@ (800a9a4 <pvPortMalloc+0x194>)
 800a944:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a948:	685a      	ldr	r2, [r3, #4]
 800a94a:	4b13      	ldr	r3, [pc, #76]	@ (800a998 <pvPortMalloc+0x188>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	431a      	orrs	r2, r3
 800a950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a952:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a956:	2200      	movs	r2, #0
 800a958:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a95a:	4b13      	ldr	r3, [pc, #76]	@ (800a9a8 <pvPortMalloc+0x198>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	3301      	adds	r3, #1
 800a960:	4a11      	ldr	r2, [pc, #68]	@ (800a9a8 <pvPortMalloc+0x198>)
 800a962:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a964:	f7fe fb40 	bl	8008fe8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a968:	69fb      	ldr	r3, [r7, #28]
 800a96a:	f003 0307 	and.w	r3, r3, #7
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d00b      	beq.n	800a98a <pvPortMalloc+0x17a>
	__asm volatile
 800a972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a976:	f383 8811 	msr	BASEPRI, r3
 800a97a:	f3bf 8f6f 	isb	sy
 800a97e:	f3bf 8f4f 	dsb	sy
 800a982:	60fb      	str	r3, [r7, #12]
}
 800a984:	bf00      	nop
 800a986:	bf00      	nop
 800a988:	e7fd      	b.n	800a986 <pvPortMalloc+0x176>
	return pvReturn;
 800a98a:	69fb      	ldr	r3, [r7, #28]
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	3728      	adds	r7, #40	@ 0x28
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}
 800a994:	200039bc 	.word	0x200039bc
 800a998:	200039d0 	.word	0x200039d0
 800a99c:	200039c0 	.word	0x200039c0
 800a9a0:	200039b4 	.word	0x200039b4
 800a9a4:	200039c4 	.word	0x200039c4
 800a9a8:	200039c8 	.word	0x200039c8

0800a9ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b086      	sub	sp, #24
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d04f      	beq.n	800aa5e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a9be:	2308      	movs	r3, #8
 800a9c0:	425b      	negs	r3, r3
 800a9c2:	697a      	ldr	r2, [r7, #20]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a9c8:	697b      	ldr	r3, [r7, #20]
 800a9ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	685a      	ldr	r2, [r3, #4]
 800a9d0:	4b25      	ldr	r3, [pc, #148]	@ (800aa68 <vPortFree+0xbc>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	4013      	ands	r3, r2
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d10b      	bne.n	800a9f2 <vPortFree+0x46>
	__asm volatile
 800a9da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9de:	f383 8811 	msr	BASEPRI, r3
 800a9e2:	f3bf 8f6f 	isb	sy
 800a9e6:	f3bf 8f4f 	dsb	sy
 800a9ea:	60fb      	str	r3, [r7, #12]
}
 800a9ec:	bf00      	nop
 800a9ee:	bf00      	nop
 800a9f0:	e7fd      	b.n	800a9ee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d00b      	beq.n	800aa12 <vPortFree+0x66>
	__asm volatile
 800a9fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9fe:	f383 8811 	msr	BASEPRI, r3
 800aa02:	f3bf 8f6f 	isb	sy
 800aa06:	f3bf 8f4f 	dsb	sy
 800aa0a:	60bb      	str	r3, [r7, #8]
}
 800aa0c:	bf00      	nop
 800aa0e:	bf00      	nop
 800aa10:	e7fd      	b.n	800aa0e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa12:	693b      	ldr	r3, [r7, #16]
 800aa14:	685a      	ldr	r2, [r3, #4]
 800aa16:	4b14      	ldr	r3, [pc, #80]	@ (800aa68 <vPortFree+0xbc>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	4013      	ands	r3, r2
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d01e      	beq.n	800aa5e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d11a      	bne.n	800aa5e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	685a      	ldr	r2, [r3, #4]
 800aa2c:	4b0e      	ldr	r3, [pc, #56]	@ (800aa68 <vPortFree+0xbc>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	43db      	mvns	r3, r3
 800aa32:	401a      	ands	r2, r3
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa38:	f7fe fac8 	bl	8008fcc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa3c:	693b      	ldr	r3, [r7, #16]
 800aa3e:	685a      	ldr	r2, [r3, #4]
 800aa40:	4b0a      	ldr	r3, [pc, #40]	@ (800aa6c <vPortFree+0xc0>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4413      	add	r3, r2
 800aa46:	4a09      	ldr	r2, [pc, #36]	@ (800aa6c <vPortFree+0xc0>)
 800aa48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aa4a:	6938      	ldr	r0, [r7, #16]
 800aa4c:	f000 f874 	bl	800ab38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aa50:	4b07      	ldr	r3, [pc, #28]	@ (800aa70 <vPortFree+0xc4>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	3301      	adds	r3, #1
 800aa56:	4a06      	ldr	r2, [pc, #24]	@ (800aa70 <vPortFree+0xc4>)
 800aa58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aa5a:	f7fe fac5 	bl	8008fe8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aa5e:	bf00      	nop
 800aa60:	3718      	adds	r7, #24
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	200039d0 	.word	0x200039d0
 800aa6c:	200039c0 	.word	0x200039c0
 800aa70:	200039cc 	.word	0x200039cc

0800aa74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa74:	b480      	push	{r7}
 800aa76:	b085      	sub	sp, #20
 800aa78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa7a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800aa7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa80:	4b27      	ldr	r3, [pc, #156]	@ (800ab20 <prvHeapInit+0xac>)
 800aa82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f003 0307 	and.w	r3, r3, #7
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d00c      	beq.n	800aaa8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	3307      	adds	r3, #7
 800aa92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f023 0307 	bic.w	r3, r3, #7
 800aa9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aa9c:	68ba      	ldr	r2, [r7, #8]
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	1ad3      	subs	r3, r2, r3
 800aaa2:	4a1f      	ldr	r2, [pc, #124]	@ (800ab20 <prvHeapInit+0xac>)
 800aaa4:	4413      	add	r3, r2
 800aaa6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aaac:	4a1d      	ldr	r2, [pc, #116]	@ (800ab24 <prvHeapInit+0xb0>)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aab2:	4b1c      	ldr	r3, [pc, #112]	@ (800ab24 <prvHeapInit+0xb0>)
 800aab4:	2200      	movs	r2, #0
 800aab6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	68ba      	ldr	r2, [r7, #8]
 800aabc:	4413      	add	r3, r2
 800aabe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aac0:	2208      	movs	r2, #8
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	1a9b      	subs	r3, r3, r2
 800aac6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	f023 0307 	bic.w	r3, r3, #7
 800aace:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	4a15      	ldr	r2, [pc, #84]	@ (800ab28 <prvHeapInit+0xb4>)
 800aad4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aad6:	4b14      	ldr	r3, [pc, #80]	@ (800ab28 <prvHeapInit+0xb4>)
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	2200      	movs	r2, #0
 800aadc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aade:	4b12      	ldr	r3, [pc, #72]	@ (800ab28 <prvHeapInit+0xb4>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	2200      	movs	r2, #0
 800aae4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	68fa      	ldr	r2, [r7, #12]
 800aaee:	1ad2      	subs	r2, r2, r3
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aaf4:	4b0c      	ldr	r3, [pc, #48]	@ (800ab28 <prvHeapInit+0xb4>)
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	685b      	ldr	r3, [r3, #4]
 800ab00:	4a0a      	ldr	r2, [pc, #40]	@ (800ab2c <prvHeapInit+0xb8>)
 800ab02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	4a09      	ldr	r2, [pc, #36]	@ (800ab30 <prvHeapInit+0xbc>)
 800ab0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab0c:	4b09      	ldr	r3, [pc, #36]	@ (800ab34 <prvHeapInit+0xc0>)
 800ab0e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab12:	601a      	str	r2, [r3, #0]
}
 800ab14:	bf00      	nop
 800ab16:	3714      	adds	r7, #20
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bc80      	pop	{r7}
 800ab1c:	4770      	bx	lr
 800ab1e:	bf00      	nop
 800ab20:	200011b4 	.word	0x200011b4
 800ab24:	200039b4 	.word	0x200039b4
 800ab28:	200039bc 	.word	0x200039bc
 800ab2c:	200039c4 	.word	0x200039c4
 800ab30:	200039c0 	.word	0x200039c0
 800ab34:	200039d0 	.word	0x200039d0

0800ab38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b085      	sub	sp, #20
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab40:	4b27      	ldr	r3, [pc, #156]	@ (800abe0 <prvInsertBlockIntoFreeList+0xa8>)
 800ab42:	60fb      	str	r3, [r7, #12]
 800ab44:	e002      	b.n	800ab4c <prvInsertBlockIntoFreeList+0x14>
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	60fb      	str	r3, [r7, #12]
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	687a      	ldr	r2, [r7, #4]
 800ab52:	429a      	cmp	r2, r3
 800ab54:	d8f7      	bhi.n	800ab46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	68ba      	ldr	r2, [r7, #8]
 800ab60:	4413      	add	r3, r2
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	429a      	cmp	r2, r3
 800ab66:	d108      	bne.n	800ab7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	685a      	ldr	r2, [r3, #4]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	441a      	add	r2, r3
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	685b      	ldr	r3, [r3, #4]
 800ab82:	68ba      	ldr	r2, [r7, #8]
 800ab84:	441a      	add	r2, r3
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	429a      	cmp	r2, r3
 800ab8c:	d118      	bne.n	800abc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681a      	ldr	r2, [r3, #0]
 800ab92:	4b14      	ldr	r3, [pc, #80]	@ (800abe4 <prvInsertBlockIntoFreeList+0xac>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	429a      	cmp	r2, r3
 800ab98:	d00d      	beq.n	800abb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	685a      	ldr	r2, [r3, #4]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	685b      	ldr	r3, [r3, #4]
 800aba4:	441a      	add	r2, r3
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	681a      	ldr	r2, [r3, #0]
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	601a      	str	r2, [r3, #0]
 800abb4:	e008      	b.n	800abc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800abb6:	4b0b      	ldr	r3, [pc, #44]	@ (800abe4 <prvInsertBlockIntoFreeList+0xac>)
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	601a      	str	r2, [r3, #0]
 800abbe:	e003      	b.n	800abc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800abc8:	68fa      	ldr	r2, [r7, #12]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	429a      	cmp	r2, r3
 800abce:	d002      	beq.n	800abd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abd6:	bf00      	nop
 800abd8:	3714      	adds	r7, #20
 800abda:	46bd      	mov	sp, r7
 800abdc:	bc80      	pop	{r7}
 800abde:	4770      	bx	lr
 800abe0:	200039b4 	.word	0x200039b4
 800abe4:	200039bc 	.word	0x200039bc

0800abe8 <__cvt>:
 800abe8:	2b00      	cmp	r3, #0
 800abea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abee:	461d      	mov	r5, r3
 800abf0:	bfbb      	ittet	lt
 800abf2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800abf6:	461d      	movlt	r5, r3
 800abf8:	2300      	movge	r3, #0
 800abfa:	232d      	movlt	r3, #45	@ 0x2d
 800abfc:	b088      	sub	sp, #32
 800abfe:	4614      	mov	r4, r2
 800ac00:	bfb8      	it	lt
 800ac02:	4614      	movlt	r4, r2
 800ac04:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ac06:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800ac08:	7013      	strb	r3, [r2, #0]
 800ac0a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ac0c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800ac10:	f023 0820 	bic.w	r8, r3, #32
 800ac14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ac18:	d005      	beq.n	800ac26 <__cvt+0x3e>
 800ac1a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ac1e:	d100      	bne.n	800ac22 <__cvt+0x3a>
 800ac20:	3601      	adds	r6, #1
 800ac22:	2302      	movs	r3, #2
 800ac24:	e000      	b.n	800ac28 <__cvt+0x40>
 800ac26:	2303      	movs	r3, #3
 800ac28:	aa07      	add	r2, sp, #28
 800ac2a:	9204      	str	r2, [sp, #16]
 800ac2c:	aa06      	add	r2, sp, #24
 800ac2e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800ac32:	e9cd 3600 	strd	r3, r6, [sp]
 800ac36:	4622      	mov	r2, r4
 800ac38:	462b      	mov	r3, r5
 800ac3a:	f000 ff09 	bl	800ba50 <_dtoa_r>
 800ac3e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ac42:	4607      	mov	r7, r0
 800ac44:	d119      	bne.n	800ac7a <__cvt+0x92>
 800ac46:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ac48:	07db      	lsls	r3, r3, #31
 800ac4a:	d50e      	bpl.n	800ac6a <__cvt+0x82>
 800ac4c:	eb00 0906 	add.w	r9, r0, r6
 800ac50:	2200      	movs	r2, #0
 800ac52:	2300      	movs	r3, #0
 800ac54:	4620      	mov	r0, r4
 800ac56:	4629      	mov	r1, r5
 800ac58:	f7f5 ff64 	bl	8000b24 <__aeabi_dcmpeq>
 800ac5c:	b108      	cbz	r0, 800ac62 <__cvt+0x7a>
 800ac5e:	f8cd 901c 	str.w	r9, [sp, #28]
 800ac62:	2230      	movs	r2, #48	@ 0x30
 800ac64:	9b07      	ldr	r3, [sp, #28]
 800ac66:	454b      	cmp	r3, r9
 800ac68:	d31e      	bcc.n	800aca8 <__cvt+0xc0>
 800ac6a:	4638      	mov	r0, r7
 800ac6c:	9b07      	ldr	r3, [sp, #28]
 800ac6e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ac70:	1bdb      	subs	r3, r3, r7
 800ac72:	6013      	str	r3, [r2, #0]
 800ac74:	b008      	add	sp, #32
 800ac76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac7a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ac7e:	eb00 0906 	add.w	r9, r0, r6
 800ac82:	d1e5      	bne.n	800ac50 <__cvt+0x68>
 800ac84:	7803      	ldrb	r3, [r0, #0]
 800ac86:	2b30      	cmp	r3, #48	@ 0x30
 800ac88:	d10a      	bne.n	800aca0 <__cvt+0xb8>
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	4620      	mov	r0, r4
 800ac90:	4629      	mov	r1, r5
 800ac92:	f7f5 ff47 	bl	8000b24 <__aeabi_dcmpeq>
 800ac96:	b918      	cbnz	r0, 800aca0 <__cvt+0xb8>
 800ac98:	f1c6 0601 	rsb	r6, r6, #1
 800ac9c:	f8ca 6000 	str.w	r6, [sl]
 800aca0:	f8da 3000 	ldr.w	r3, [sl]
 800aca4:	4499      	add	r9, r3
 800aca6:	e7d3      	b.n	800ac50 <__cvt+0x68>
 800aca8:	1c59      	adds	r1, r3, #1
 800acaa:	9107      	str	r1, [sp, #28]
 800acac:	701a      	strb	r2, [r3, #0]
 800acae:	e7d9      	b.n	800ac64 <__cvt+0x7c>

0800acb0 <__exponent>:
 800acb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acb2:	2900      	cmp	r1, #0
 800acb4:	bfb6      	itet	lt
 800acb6:	232d      	movlt	r3, #45	@ 0x2d
 800acb8:	232b      	movge	r3, #43	@ 0x2b
 800acba:	4249      	neglt	r1, r1
 800acbc:	2909      	cmp	r1, #9
 800acbe:	7002      	strb	r2, [r0, #0]
 800acc0:	7043      	strb	r3, [r0, #1]
 800acc2:	dd29      	ble.n	800ad18 <__exponent+0x68>
 800acc4:	f10d 0307 	add.w	r3, sp, #7
 800acc8:	461d      	mov	r5, r3
 800acca:	270a      	movs	r7, #10
 800accc:	fbb1 f6f7 	udiv	r6, r1, r7
 800acd0:	461a      	mov	r2, r3
 800acd2:	fb07 1416 	mls	r4, r7, r6, r1
 800acd6:	3430      	adds	r4, #48	@ 0x30
 800acd8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800acdc:	460c      	mov	r4, r1
 800acde:	2c63      	cmp	r4, #99	@ 0x63
 800ace0:	4631      	mov	r1, r6
 800ace2:	f103 33ff 	add.w	r3, r3, #4294967295
 800ace6:	dcf1      	bgt.n	800accc <__exponent+0x1c>
 800ace8:	3130      	adds	r1, #48	@ 0x30
 800acea:	1e94      	subs	r4, r2, #2
 800acec:	f803 1c01 	strb.w	r1, [r3, #-1]
 800acf0:	4623      	mov	r3, r4
 800acf2:	1c41      	adds	r1, r0, #1
 800acf4:	42ab      	cmp	r3, r5
 800acf6:	d30a      	bcc.n	800ad0e <__exponent+0x5e>
 800acf8:	f10d 0309 	add.w	r3, sp, #9
 800acfc:	1a9b      	subs	r3, r3, r2
 800acfe:	42ac      	cmp	r4, r5
 800ad00:	bf88      	it	hi
 800ad02:	2300      	movhi	r3, #0
 800ad04:	3302      	adds	r3, #2
 800ad06:	4403      	add	r3, r0
 800ad08:	1a18      	subs	r0, r3, r0
 800ad0a:	b003      	add	sp, #12
 800ad0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad0e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ad12:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ad16:	e7ed      	b.n	800acf4 <__exponent+0x44>
 800ad18:	2330      	movs	r3, #48	@ 0x30
 800ad1a:	3130      	adds	r1, #48	@ 0x30
 800ad1c:	7083      	strb	r3, [r0, #2]
 800ad1e:	70c1      	strb	r1, [r0, #3]
 800ad20:	1d03      	adds	r3, r0, #4
 800ad22:	e7f1      	b.n	800ad08 <__exponent+0x58>

0800ad24 <_printf_float>:
 800ad24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad28:	b091      	sub	sp, #68	@ 0x44
 800ad2a:	460c      	mov	r4, r1
 800ad2c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800ad30:	4616      	mov	r6, r2
 800ad32:	461f      	mov	r7, r3
 800ad34:	4605      	mov	r5, r0
 800ad36:	f000 fd0f 	bl	800b758 <_localeconv_r>
 800ad3a:	6803      	ldr	r3, [r0, #0]
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	9308      	str	r3, [sp, #32]
 800ad40:	f7f5 fa10 	bl	8000164 <strlen>
 800ad44:	2300      	movs	r3, #0
 800ad46:	930e      	str	r3, [sp, #56]	@ 0x38
 800ad48:	f8d8 3000 	ldr.w	r3, [r8]
 800ad4c:	9009      	str	r0, [sp, #36]	@ 0x24
 800ad4e:	3307      	adds	r3, #7
 800ad50:	f023 0307 	bic.w	r3, r3, #7
 800ad54:	f103 0208 	add.w	r2, r3, #8
 800ad58:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ad5c:	f8d4 b000 	ldr.w	fp, [r4]
 800ad60:	f8c8 2000 	str.w	r2, [r8]
 800ad64:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ad68:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ad6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad6e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ad72:	f04f 32ff 	mov.w	r2, #4294967295
 800ad76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ad7a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ad7e:	4b9c      	ldr	r3, [pc, #624]	@ (800aff0 <_printf_float+0x2cc>)
 800ad80:	f7f5 ff02 	bl	8000b88 <__aeabi_dcmpun>
 800ad84:	bb70      	cbnz	r0, 800ade4 <_printf_float+0xc0>
 800ad86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ad8a:	f04f 32ff 	mov.w	r2, #4294967295
 800ad8e:	4b98      	ldr	r3, [pc, #608]	@ (800aff0 <_printf_float+0x2cc>)
 800ad90:	f7f5 fedc 	bl	8000b4c <__aeabi_dcmple>
 800ad94:	bb30      	cbnz	r0, 800ade4 <_printf_float+0xc0>
 800ad96:	2200      	movs	r2, #0
 800ad98:	2300      	movs	r3, #0
 800ad9a:	4640      	mov	r0, r8
 800ad9c:	4649      	mov	r1, r9
 800ad9e:	f7f5 fecb 	bl	8000b38 <__aeabi_dcmplt>
 800ada2:	b110      	cbz	r0, 800adaa <_printf_float+0x86>
 800ada4:	232d      	movs	r3, #45	@ 0x2d
 800ada6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adaa:	4a92      	ldr	r2, [pc, #584]	@ (800aff4 <_printf_float+0x2d0>)
 800adac:	4b92      	ldr	r3, [pc, #584]	@ (800aff8 <_printf_float+0x2d4>)
 800adae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800adb2:	bf8c      	ite	hi
 800adb4:	4690      	movhi	r8, r2
 800adb6:	4698      	movls	r8, r3
 800adb8:	2303      	movs	r3, #3
 800adba:	f04f 0900 	mov.w	r9, #0
 800adbe:	6123      	str	r3, [r4, #16]
 800adc0:	f02b 0304 	bic.w	r3, fp, #4
 800adc4:	6023      	str	r3, [r4, #0]
 800adc6:	4633      	mov	r3, r6
 800adc8:	4621      	mov	r1, r4
 800adca:	4628      	mov	r0, r5
 800adcc:	9700      	str	r7, [sp, #0]
 800adce:	aa0f      	add	r2, sp, #60	@ 0x3c
 800add0:	f000 f9d4 	bl	800b17c <_printf_common>
 800add4:	3001      	adds	r0, #1
 800add6:	f040 8090 	bne.w	800aefa <_printf_float+0x1d6>
 800adda:	f04f 30ff 	mov.w	r0, #4294967295
 800adde:	b011      	add	sp, #68	@ 0x44
 800ade0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ade4:	4642      	mov	r2, r8
 800ade6:	464b      	mov	r3, r9
 800ade8:	4640      	mov	r0, r8
 800adea:	4649      	mov	r1, r9
 800adec:	f7f5 fecc 	bl	8000b88 <__aeabi_dcmpun>
 800adf0:	b148      	cbz	r0, 800ae06 <_printf_float+0xe2>
 800adf2:	464b      	mov	r3, r9
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	bfb8      	it	lt
 800adf8:	232d      	movlt	r3, #45	@ 0x2d
 800adfa:	4a80      	ldr	r2, [pc, #512]	@ (800affc <_printf_float+0x2d8>)
 800adfc:	bfb8      	it	lt
 800adfe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ae02:	4b7f      	ldr	r3, [pc, #508]	@ (800b000 <_printf_float+0x2dc>)
 800ae04:	e7d3      	b.n	800adae <_printf_float+0x8a>
 800ae06:	6863      	ldr	r3, [r4, #4]
 800ae08:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800ae0c:	1c5a      	adds	r2, r3, #1
 800ae0e:	d13f      	bne.n	800ae90 <_printf_float+0x16c>
 800ae10:	2306      	movs	r3, #6
 800ae12:	6063      	str	r3, [r4, #4]
 800ae14:	2200      	movs	r2, #0
 800ae16:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800ae1a:	6023      	str	r3, [r4, #0]
 800ae1c:	9206      	str	r2, [sp, #24]
 800ae1e:	aa0e      	add	r2, sp, #56	@ 0x38
 800ae20:	e9cd a204 	strd	sl, r2, [sp, #16]
 800ae24:	aa0d      	add	r2, sp, #52	@ 0x34
 800ae26:	9203      	str	r2, [sp, #12]
 800ae28:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800ae2c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ae30:	6863      	ldr	r3, [r4, #4]
 800ae32:	4642      	mov	r2, r8
 800ae34:	9300      	str	r3, [sp, #0]
 800ae36:	4628      	mov	r0, r5
 800ae38:	464b      	mov	r3, r9
 800ae3a:	910a      	str	r1, [sp, #40]	@ 0x28
 800ae3c:	f7ff fed4 	bl	800abe8 <__cvt>
 800ae40:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ae42:	4680      	mov	r8, r0
 800ae44:	2947      	cmp	r1, #71	@ 0x47
 800ae46:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800ae48:	d128      	bne.n	800ae9c <_printf_float+0x178>
 800ae4a:	1cc8      	adds	r0, r1, #3
 800ae4c:	db02      	blt.n	800ae54 <_printf_float+0x130>
 800ae4e:	6863      	ldr	r3, [r4, #4]
 800ae50:	4299      	cmp	r1, r3
 800ae52:	dd40      	ble.n	800aed6 <_printf_float+0x1b2>
 800ae54:	f1aa 0a02 	sub.w	sl, sl, #2
 800ae58:	fa5f fa8a 	uxtb.w	sl, sl
 800ae5c:	4652      	mov	r2, sl
 800ae5e:	3901      	subs	r1, #1
 800ae60:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ae64:	910d      	str	r1, [sp, #52]	@ 0x34
 800ae66:	f7ff ff23 	bl	800acb0 <__exponent>
 800ae6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae6c:	4681      	mov	r9, r0
 800ae6e:	1813      	adds	r3, r2, r0
 800ae70:	2a01      	cmp	r2, #1
 800ae72:	6123      	str	r3, [r4, #16]
 800ae74:	dc02      	bgt.n	800ae7c <_printf_float+0x158>
 800ae76:	6822      	ldr	r2, [r4, #0]
 800ae78:	07d2      	lsls	r2, r2, #31
 800ae7a:	d501      	bpl.n	800ae80 <_printf_float+0x15c>
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	6123      	str	r3, [r4, #16]
 800ae80:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d09e      	beq.n	800adc6 <_printf_float+0xa2>
 800ae88:	232d      	movs	r3, #45	@ 0x2d
 800ae8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae8e:	e79a      	b.n	800adc6 <_printf_float+0xa2>
 800ae90:	2947      	cmp	r1, #71	@ 0x47
 800ae92:	d1bf      	bne.n	800ae14 <_printf_float+0xf0>
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d1bd      	bne.n	800ae14 <_printf_float+0xf0>
 800ae98:	2301      	movs	r3, #1
 800ae9a:	e7ba      	b.n	800ae12 <_printf_float+0xee>
 800ae9c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aea0:	d9dc      	bls.n	800ae5c <_printf_float+0x138>
 800aea2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800aea6:	d118      	bne.n	800aeda <_printf_float+0x1b6>
 800aea8:	2900      	cmp	r1, #0
 800aeaa:	6863      	ldr	r3, [r4, #4]
 800aeac:	dd0b      	ble.n	800aec6 <_printf_float+0x1a2>
 800aeae:	6121      	str	r1, [r4, #16]
 800aeb0:	b913      	cbnz	r3, 800aeb8 <_printf_float+0x194>
 800aeb2:	6822      	ldr	r2, [r4, #0]
 800aeb4:	07d0      	lsls	r0, r2, #31
 800aeb6:	d502      	bpl.n	800aebe <_printf_float+0x19a>
 800aeb8:	3301      	adds	r3, #1
 800aeba:	440b      	add	r3, r1
 800aebc:	6123      	str	r3, [r4, #16]
 800aebe:	f04f 0900 	mov.w	r9, #0
 800aec2:	65a1      	str	r1, [r4, #88]	@ 0x58
 800aec4:	e7dc      	b.n	800ae80 <_printf_float+0x15c>
 800aec6:	b913      	cbnz	r3, 800aece <_printf_float+0x1aa>
 800aec8:	6822      	ldr	r2, [r4, #0]
 800aeca:	07d2      	lsls	r2, r2, #31
 800aecc:	d501      	bpl.n	800aed2 <_printf_float+0x1ae>
 800aece:	3302      	adds	r3, #2
 800aed0:	e7f4      	b.n	800aebc <_printf_float+0x198>
 800aed2:	2301      	movs	r3, #1
 800aed4:	e7f2      	b.n	800aebc <_printf_float+0x198>
 800aed6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aeda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aedc:	4299      	cmp	r1, r3
 800aede:	db05      	blt.n	800aeec <_printf_float+0x1c8>
 800aee0:	6823      	ldr	r3, [r4, #0]
 800aee2:	6121      	str	r1, [r4, #16]
 800aee4:	07d8      	lsls	r0, r3, #31
 800aee6:	d5ea      	bpl.n	800aebe <_printf_float+0x19a>
 800aee8:	1c4b      	adds	r3, r1, #1
 800aeea:	e7e7      	b.n	800aebc <_printf_float+0x198>
 800aeec:	2900      	cmp	r1, #0
 800aeee:	bfcc      	ite	gt
 800aef0:	2201      	movgt	r2, #1
 800aef2:	f1c1 0202 	rsble	r2, r1, #2
 800aef6:	4413      	add	r3, r2
 800aef8:	e7e0      	b.n	800aebc <_printf_float+0x198>
 800aefa:	6823      	ldr	r3, [r4, #0]
 800aefc:	055a      	lsls	r2, r3, #21
 800aefe:	d407      	bmi.n	800af10 <_printf_float+0x1ec>
 800af00:	6923      	ldr	r3, [r4, #16]
 800af02:	4642      	mov	r2, r8
 800af04:	4631      	mov	r1, r6
 800af06:	4628      	mov	r0, r5
 800af08:	47b8      	blx	r7
 800af0a:	3001      	adds	r0, #1
 800af0c:	d12b      	bne.n	800af66 <_printf_float+0x242>
 800af0e:	e764      	b.n	800adda <_printf_float+0xb6>
 800af10:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800af14:	f240 80dc 	bls.w	800b0d0 <_printf_float+0x3ac>
 800af18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800af1c:	2200      	movs	r2, #0
 800af1e:	2300      	movs	r3, #0
 800af20:	f7f5 fe00 	bl	8000b24 <__aeabi_dcmpeq>
 800af24:	2800      	cmp	r0, #0
 800af26:	d033      	beq.n	800af90 <_printf_float+0x26c>
 800af28:	2301      	movs	r3, #1
 800af2a:	4631      	mov	r1, r6
 800af2c:	4628      	mov	r0, r5
 800af2e:	4a35      	ldr	r2, [pc, #212]	@ (800b004 <_printf_float+0x2e0>)
 800af30:	47b8      	blx	r7
 800af32:	3001      	adds	r0, #1
 800af34:	f43f af51 	beq.w	800adda <_printf_float+0xb6>
 800af38:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800af3c:	4543      	cmp	r3, r8
 800af3e:	db02      	blt.n	800af46 <_printf_float+0x222>
 800af40:	6823      	ldr	r3, [r4, #0]
 800af42:	07d8      	lsls	r0, r3, #31
 800af44:	d50f      	bpl.n	800af66 <_printf_float+0x242>
 800af46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800af4a:	4631      	mov	r1, r6
 800af4c:	4628      	mov	r0, r5
 800af4e:	47b8      	blx	r7
 800af50:	3001      	adds	r0, #1
 800af52:	f43f af42 	beq.w	800adda <_printf_float+0xb6>
 800af56:	f04f 0900 	mov.w	r9, #0
 800af5a:	f108 38ff 	add.w	r8, r8, #4294967295
 800af5e:	f104 0a1a 	add.w	sl, r4, #26
 800af62:	45c8      	cmp	r8, r9
 800af64:	dc09      	bgt.n	800af7a <_printf_float+0x256>
 800af66:	6823      	ldr	r3, [r4, #0]
 800af68:	079b      	lsls	r3, r3, #30
 800af6a:	f100 8102 	bmi.w	800b172 <_printf_float+0x44e>
 800af6e:	68e0      	ldr	r0, [r4, #12]
 800af70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af72:	4298      	cmp	r0, r3
 800af74:	bfb8      	it	lt
 800af76:	4618      	movlt	r0, r3
 800af78:	e731      	b.n	800adde <_printf_float+0xba>
 800af7a:	2301      	movs	r3, #1
 800af7c:	4652      	mov	r2, sl
 800af7e:	4631      	mov	r1, r6
 800af80:	4628      	mov	r0, r5
 800af82:	47b8      	blx	r7
 800af84:	3001      	adds	r0, #1
 800af86:	f43f af28 	beq.w	800adda <_printf_float+0xb6>
 800af8a:	f109 0901 	add.w	r9, r9, #1
 800af8e:	e7e8      	b.n	800af62 <_printf_float+0x23e>
 800af90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af92:	2b00      	cmp	r3, #0
 800af94:	dc38      	bgt.n	800b008 <_printf_float+0x2e4>
 800af96:	2301      	movs	r3, #1
 800af98:	4631      	mov	r1, r6
 800af9a:	4628      	mov	r0, r5
 800af9c:	4a19      	ldr	r2, [pc, #100]	@ (800b004 <_printf_float+0x2e0>)
 800af9e:	47b8      	blx	r7
 800afa0:	3001      	adds	r0, #1
 800afa2:	f43f af1a 	beq.w	800adda <_printf_float+0xb6>
 800afa6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800afaa:	ea59 0303 	orrs.w	r3, r9, r3
 800afae:	d102      	bne.n	800afb6 <_printf_float+0x292>
 800afb0:	6823      	ldr	r3, [r4, #0]
 800afb2:	07d9      	lsls	r1, r3, #31
 800afb4:	d5d7      	bpl.n	800af66 <_printf_float+0x242>
 800afb6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800afba:	4631      	mov	r1, r6
 800afbc:	4628      	mov	r0, r5
 800afbe:	47b8      	blx	r7
 800afc0:	3001      	adds	r0, #1
 800afc2:	f43f af0a 	beq.w	800adda <_printf_float+0xb6>
 800afc6:	f04f 0a00 	mov.w	sl, #0
 800afca:	f104 0b1a 	add.w	fp, r4, #26
 800afce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800afd0:	425b      	negs	r3, r3
 800afd2:	4553      	cmp	r3, sl
 800afd4:	dc01      	bgt.n	800afda <_printf_float+0x2b6>
 800afd6:	464b      	mov	r3, r9
 800afd8:	e793      	b.n	800af02 <_printf_float+0x1de>
 800afda:	2301      	movs	r3, #1
 800afdc:	465a      	mov	r2, fp
 800afde:	4631      	mov	r1, r6
 800afe0:	4628      	mov	r0, r5
 800afe2:	47b8      	blx	r7
 800afe4:	3001      	adds	r0, #1
 800afe6:	f43f aef8 	beq.w	800adda <_printf_float+0xb6>
 800afea:	f10a 0a01 	add.w	sl, sl, #1
 800afee:	e7ee      	b.n	800afce <_printf_float+0x2aa>
 800aff0:	7fefffff 	.word	0x7fefffff
 800aff4:	0800e4a2 	.word	0x0800e4a2
 800aff8:	0800e49e 	.word	0x0800e49e
 800affc:	0800e4aa 	.word	0x0800e4aa
 800b000:	0800e4a6 	.word	0x0800e4a6
 800b004:	0800e5dd 	.word	0x0800e5dd
 800b008:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b00a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b00e:	4553      	cmp	r3, sl
 800b010:	bfa8      	it	ge
 800b012:	4653      	movge	r3, sl
 800b014:	2b00      	cmp	r3, #0
 800b016:	4699      	mov	r9, r3
 800b018:	dc36      	bgt.n	800b088 <_printf_float+0x364>
 800b01a:	f04f 0b00 	mov.w	fp, #0
 800b01e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b022:	f104 021a 	add.w	r2, r4, #26
 800b026:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b028:	930a      	str	r3, [sp, #40]	@ 0x28
 800b02a:	eba3 0309 	sub.w	r3, r3, r9
 800b02e:	455b      	cmp	r3, fp
 800b030:	dc31      	bgt.n	800b096 <_printf_float+0x372>
 800b032:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b034:	459a      	cmp	sl, r3
 800b036:	dc3a      	bgt.n	800b0ae <_printf_float+0x38a>
 800b038:	6823      	ldr	r3, [r4, #0]
 800b03a:	07da      	lsls	r2, r3, #31
 800b03c:	d437      	bmi.n	800b0ae <_printf_float+0x38a>
 800b03e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b040:	ebaa 0903 	sub.w	r9, sl, r3
 800b044:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b046:	ebaa 0303 	sub.w	r3, sl, r3
 800b04a:	4599      	cmp	r9, r3
 800b04c:	bfa8      	it	ge
 800b04e:	4699      	movge	r9, r3
 800b050:	f1b9 0f00 	cmp.w	r9, #0
 800b054:	dc33      	bgt.n	800b0be <_printf_float+0x39a>
 800b056:	f04f 0800 	mov.w	r8, #0
 800b05a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b05e:	f104 0b1a 	add.w	fp, r4, #26
 800b062:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b064:	ebaa 0303 	sub.w	r3, sl, r3
 800b068:	eba3 0309 	sub.w	r3, r3, r9
 800b06c:	4543      	cmp	r3, r8
 800b06e:	f77f af7a 	ble.w	800af66 <_printf_float+0x242>
 800b072:	2301      	movs	r3, #1
 800b074:	465a      	mov	r2, fp
 800b076:	4631      	mov	r1, r6
 800b078:	4628      	mov	r0, r5
 800b07a:	47b8      	blx	r7
 800b07c:	3001      	adds	r0, #1
 800b07e:	f43f aeac 	beq.w	800adda <_printf_float+0xb6>
 800b082:	f108 0801 	add.w	r8, r8, #1
 800b086:	e7ec      	b.n	800b062 <_printf_float+0x33e>
 800b088:	4642      	mov	r2, r8
 800b08a:	4631      	mov	r1, r6
 800b08c:	4628      	mov	r0, r5
 800b08e:	47b8      	blx	r7
 800b090:	3001      	adds	r0, #1
 800b092:	d1c2      	bne.n	800b01a <_printf_float+0x2f6>
 800b094:	e6a1      	b.n	800adda <_printf_float+0xb6>
 800b096:	2301      	movs	r3, #1
 800b098:	4631      	mov	r1, r6
 800b09a:	4628      	mov	r0, r5
 800b09c:	920a      	str	r2, [sp, #40]	@ 0x28
 800b09e:	47b8      	blx	r7
 800b0a0:	3001      	adds	r0, #1
 800b0a2:	f43f ae9a 	beq.w	800adda <_printf_float+0xb6>
 800b0a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0a8:	f10b 0b01 	add.w	fp, fp, #1
 800b0ac:	e7bb      	b.n	800b026 <_printf_float+0x302>
 800b0ae:	4631      	mov	r1, r6
 800b0b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	47b8      	blx	r7
 800b0b8:	3001      	adds	r0, #1
 800b0ba:	d1c0      	bne.n	800b03e <_printf_float+0x31a>
 800b0bc:	e68d      	b.n	800adda <_printf_float+0xb6>
 800b0be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0c0:	464b      	mov	r3, r9
 800b0c2:	4631      	mov	r1, r6
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	4442      	add	r2, r8
 800b0c8:	47b8      	blx	r7
 800b0ca:	3001      	adds	r0, #1
 800b0cc:	d1c3      	bne.n	800b056 <_printf_float+0x332>
 800b0ce:	e684      	b.n	800adda <_printf_float+0xb6>
 800b0d0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b0d4:	f1ba 0f01 	cmp.w	sl, #1
 800b0d8:	dc01      	bgt.n	800b0de <_printf_float+0x3ba>
 800b0da:	07db      	lsls	r3, r3, #31
 800b0dc:	d536      	bpl.n	800b14c <_printf_float+0x428>
 800b0de:	2301      	movs	r3, #1
 800b0e0:	4642      	mov	r2, r8
 800b0e2:	4631      	mov	r1, r6
 800b0e4:	4628      	mov	r0, r5
 800b0e6:	47b8      	blx	r7
 800b0e8:	3001      	adds	r0, #1
 800b0ea:	f43f ae76 	beq.w	800adda <_printf_float+0xb6>
 800b0ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b0f2:	4631      	mov	r1, r6
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	47b8      	blx	r7
 800b0f8:	3001      	adds	r0, #1
 800b0fa:	f43f ae6e 	beq.w	800adda <_printf_float+0xb6>
 800b0fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b102:	2200      	movs	r2, #0
 800b104:	2300      	movs	r3, #0
 800b106:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b10a:	f7f5 fd0b 	bl	8000b24 <__aeabi_dcmpeq>
 800b10e:	b9c0      	cbnz	r0, 800b142 <_printf_float+0x41e>
 800b110:	4653      	mov	r3, sl
 800b112:	f108 0201 	add.w	r2, r8, #1
 800b116:	4631      	mov	r1, r6
 800b118:	4628      	mov	r0, r5
 800b11a:	47b8      	blx	r7
 800b11c:	3001      	adds	r0, #1
 800b11e:	d10c      	bne.n	800b13a <_printf_float+0x416>
 800b120:	e65b      	b.n	800adda <_printf_float+0xb6>
 800b122:	2301      	movs	r3, #1
 800b124:	465a      	mov	r2, fp
 800b126:	4631      	mov	r1, r6
 800b128:	4628      	mov	r0, r5
 800b12a:	47b8      	blx	r7
 800b12c:	3001      	adds	r0, #1
 800b12e:	f43f ae54 	beq.w	800adda <_printf_float+0xb6>
 800b132:	f108 0801 	add.w	r8, r8, #1
 800b136:	45d0      	cmp	r8, sl
 800b138:	dbf3      	blt.n	800b122 <_printf_float+0x3fe>
 800b13a:	464b      	mov	r3, r9
 800b13c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b140:	e6e0      	b.n	800af04 <_printf_float+0x1e0>
 800b142:	f04f 0800 	mov.w	r8, #0
 800b146:	f104 0b1a 	add.w	fp, r4, #26
 800b14a:	e7f4      	b.n	800b136 <_printf_float+0x412>
 800b14c:	2301      	movs	r3, #1
 800b14e:	4642      	mov	r2, r8
 800b150:	e7e1      	b.n	800b116 <_printf_float+0x3f2>
 800b152:	2301      	movs	r3, #1
 800b154:	464a      	mov	r2, r9
 800b156:	4631      	mov	r1, r6
 800b158:	4628      	mov	r0, r5
 800b15a:	47b8      	blx	r7
 800b15c:	3001      	adds	r0, #1
 800b15e:	f43f ae3c 	beq.w	800adda <_printf_float+0xb6>
 800b162:	f108 0801 	add.w	r8, r8, #1
 800b166:	68e3      	ldr	r3, [r4, #12]
 800b168:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b16a:	1a5b      	subs	r3, r3, r1
 800b16c:	4543      	cmp	r3, r8
 800b16e:	dcf0      	bgt.n	800b152 <_printf_float+0x42e>
 800b170:	e6fd      	b.n	800af6e <_printf_float+0x24a>
 800b172:	f04f 0800 	mov.w	r8, #0
 800b176:	f104 0919 	add.w	r9, r4, #25
 800b17a:	e7f4      	b.n	800b166 <_printf_float+0x442>

0800b17c <_printf_common>:
 800b17c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b180:	4616      	mov	r6, r2
 800b182:	4698      	mov	r8, r3
 800b184:	688a      	ldr	r2, [r1, #8]
 800b186:	690b      	ldr	r3, [r1, #16]
 800b188:	4607      	mov	r7, r0
 800b18a:	4293      	cmp	r3, r2
 800b18c:	bfb8      	it	lt
 800b18e:	4613      	movlt	r3, r2
 800b190:	6033      	str	r3, [r6, #0]
 800b192:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b196:	460c      	mov	r4, r1
 800b198:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b19c:	b10a      	cbz	r2, 800b1a2 <_printf_common+0x26>
 800b19e:	3301      	adds	r3, #1
 800b1a0:	6033      	str	r3, [r6, #0]
 800b1a2:	6823      	ldr	r3, [r4, #0]
 800b1a4:	0699      	lsls	r1, r3, #26
 800b1a6:	bf42      	ittt	mi
 800b1a8:	6833      	ldrmi	r3, [r6, #0]
 800b1aa:	3302      	addmi	r3, #2
 800b1ac:	6033      	strmi	r3, [r6, #0]
 800b1ae:	6825      	ldr	r5, [r4, #0]
 800b1b0:	f015 0506 	ands.w	r5, r5, #6
 800b1b4:	d106      	bne.n	800b1c4 <_printf_common+0x48>
 800b1b6:	f104 0a19 	add.w	sl, r4, #25
 800b1ba:	68e3      	ldr	r3, [r4, #12]
 800b1bc:	6832      	ldr	r2, [r6, #0]
 800b1be:	1a9b      	subs	r3, r3, r2
 800b1c0:	42ab      	cmp	r3, r5
 800b1c2:	dc2b      	bgt.n	800b21c <_printf_common+0xa0>
 800b1c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b1c8:	6822      	ldr	r2, [r4, #0]
 800b1ca:	3b00      	subs	r3, #0
 800b1cc:	bf18      	it	ne
 800b1ce:	2301      	movne	r3, #1
 800b1d0:	0692      	lsls	r2, r2, #26
 800b1d2:	d430      	bmi.n	800b236 <_printf_common+0xba>
 800b1d4:	4641      	mov	r1, r8
 800b1d6:	4638      	mov	r0, r7
 800b1d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b1dc:	47c8      	blx	r9
 800b1de:	3001      	adds	r0, #1
 800b1e0:	d023      	beq.n	800b22a <_printf_common+0xae>
 800b1e2:	6823      	ldr	r3, [r4, #0]
 800b1e4:	6922      	ldr	r2, [r4, #16]
 800b1e6:	f003 0306 	and.w	r3, r3, #6
 800b1ea:	2b04      	cmp	r3, #4
 800b1ec:	bf14      	ite	ne
 800b1ee:	2500      	movne	r5, #0
 800b1f0:	6833      	ldreq	r3, [r6, #0]
 800b1f2:	f04f 0600 	mov.w	r6, #0
 800b1f6:	bf08      	it	eq
 800b1f8:	68e5      	ldreq	r5, [r4, #12]
 800b1fa:	f104 041a 	add.w	r4, r4, #26
 800b1fe:	bf08      	it	eq
 800b200:	1aed      	subeq	r5, r5, r3
 800b202:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b206:	bf08      	it	eq
 800b208:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b20c:	4293      	cmp	r3, r2
 800b20e:	bfc4      	itt	gt
 800b210:	1a9b      	subgt	r3, r3, r2
 800b212:	18ed      	addgt	r5, r5, r3
 800b214:	42b5      	cmp	r5, r6
 800b216:	d11a      	bne.n	800b24e <_printf_common+0xd2>
 800b218:	2000      	movs	r0, #0
 800b21a:	e008      	b.n	800b22e <_printf_common+0xb2>
 800b21c:	2301      	movs	r3, #1
 800b21e:	4652      	mov	r2, sl
 800b220:	4641      	mov	r1, r8
 800b222:	4638      	mov	r0, r7
 800b224:	47c8      	blx	r9
 800b226:	3001      	adds	r0, #1
 800b228:	d103      	bne.n	800b232 <_printf_common+0xb6>
 800b22a:	f04f 30ff 	mov.w	r0, #4294967295
 800b22e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b232:	3501      	adds	r5, #1
 800b234:	e7c1      	b.n	800b1ba <_printf_common+0x3e>
 800b236:	2030      	movs	r0, #48	@ 0x30
 800b238:	18e1      	adds	r1, r4, r3
 800b23a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b23e:	1c5a      	adds	r2, r3, #1
 800b240:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b244:	4422      	add	r2, r4
 800b246:	3302      	adds	r3, #2
 800b248:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b24c:	e7c2      	b.n	800b1d4 <_printf_common+0x58>
 800b24e:	2301      	movs	r3, #1
 800b250:	4622      	mov	r2, r4
 800b252:	4641      	mov	r1, r8
 800b254:	4638      	mov	r0, r7
 800b256:	47c8      	blx	r9
 800b258:	3001      	adds	r0, #1
 800b25a:	d0e6      	beq.n	800b22a <_printf_common+0xae>
 800b25c:	3601      	adds	r6, #1
 800b25e:	e7d9      	b.n	800b214 <_printf_common+0x98>

0800b260 <_printf_i>:
 800b260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b264:	7e0f      	ldrb	r7, [r1, #24]
 800b266:	4691      	mov	r9, r2
 800b268:	2f78      	cmp	r7, #120	@ 0x78
 800b26a:	4680      	mov	r8, r0
 800b26c:	460c      	mov	r4, r1
 800b26e:	469a      	mov	sl, r3
 800b270:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b272:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b276:	d807      	bhi.n	800b288 <_printf_i+0x28>
 800b278:	2f62      	cmp	r7, #98	@ 0x62
 800b27a:	d80a      	bhi.n	800b292 <_printf_i+0x32>
 800b27c:	2f00      	cmp	r7, #0
 800b27e:	f000 80d1 	beq.w	800b424 <_printf_i+0x1c4>
 800b282:	2f58      	cmp	r7, #88	@ 0x58
 800b284:	f000 80b8 	beq.w	800b3f8 <_printf_i+0x198>
 800b288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b28c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b290:	e03a      	b.n	800b308 <_printf_i+0xa8>
 800b292:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b296:	2b15      	cmp	r3, #21
 800b298:	d8f6      	bhi.n	800b288 <_printf_i+0x28>
 800b29a:	a101      	add	r1, pc, #4	@ (adr r1, 800b2a0 <_printf_i+0x40>)
 800b29c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b2a0:	0800b2f9 	.word	0x0800b2f9
 800b2a4:	0800b30d 	.word	0x0800b30d
 800b2a8:	0800b289 	.word	0x0800b289
 800b2ac:	0800b289 	.word	0x0800b289
 800b2b0:	0800b289 	.word	0x0800b289
 800b2b4:	0800b289 	.word	0x0800b289
 800b2b8:	0800b30d 	.word	0x0800b30d
 800b2bc:	0800b289 	.word	0x0800b289
 800b2c0:	0800b289 	.word	0x0800b289
 800b2c4:	0800b289 	.word	0x0800b289
 800b2c8:	0800b289 	.word	0x0800b289
 800b2cc:	0800b40b 	.word	0x0800b40b
 800b2d0:	0800b337 	.word	0x0800b337
 800b2d4:	0800b3c5 	.word	0x0800b3c5
 800b2d8:	0800b289 	.word	0x0800b289
 800b2dc:	0800b289 	.word	0x0800b289
 800b2e0:	0800b42d 	.word	0x0800b42d
 800b2e4:	0800b289 	.word	0x0800b289
 800b2e8:	0800b337 	.word	0x0800b337
 800b2ec:	0800b289 	.word	0x0800b289
 800b2f0:	0800b289 	.word	0x0800b289
 800b2f4:	0800b3cd 	.word	0x0800b3cd
 800b2f8:	6833      	ldr	r3, [r6, #0]
 800b2fa:	1d1a      	adds	r2, r3, #4
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	6032      	str	r2, [r6, #0]
 800b300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b304:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b308:	2301      	movs	r3, #1
 800b30a:	e09c      	b.n	800b446 <_printf_i+0x1e6>
 800b30c:	6833      	ldr	r3, [r6, #0]
 800b30e:	6820      	ldr	r0, [r4, #0]
 800b310:	1d19      	adds	r1, r3, #4
 800b312:	6031      	str	r1, [r6, #0]
 800b314:	0606      	lsls	r6, r0, #24
 800b316:	d501      	bpl.n	800b31c <_printf_i+0xbc>
 800b318:	681d      	ldr	r5, [r3, #0]
 800b31a:	e003      	b.n	800b324 <_printf_i+0xc4>
 800b31c:	0645      	lsls	r5, r0, #25
 800b31e:	d5fb      	bpl.n	800b318 <_printf_i+0xb8>
 800b320:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b324:	2d00      	cmp	r5, #0
 800b326:	da03      	bge.n	800b330 <_printf_i+0xd0>
 800b328:	232d      	movs	r3, #45	@ 0x2d
 800b32a:	426d      	negs	r5, r5
 800b32c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b330:	230a      	movs	r3, #10
 800b332:	4858      	ldr	r0, [pc, #352]	@ (800b494 <_printf_i+0x234>)
 800b334:	e011      	b.n	800b35a <_printf_i+0xfa>
 800b336:	6821      	ldr	r1, [r4, #0]
 800b338:	6833      	ldr	r3, [r6, #0]
 800b33a:	0608      	lsls	r0, r1, #24
 800b33c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b340:	d402      	bmi.n	800b348 <_printf_i+0xe8>
 800b342:	0649      	lsls	r1, r1, #25
 800b344:	bf48      	it	mi
 800b346:	b2ad      	uxthmi	r5, r5
 800b348:	2f6f      	cmp	r7, #111	@ 0x6f
 800b34a:	6033      	str	r3, [r6, #0]
 800b34c:	bf14      	ite	ne
 800b34e:	230a      	movne	r3, #10
 800b350:	2308      	moveq	r3, #8
 800b352:	4850      	ldr	r0, [pc, #320]	@ (800b494 <_printf_i+0x234>)
 800b354:	2100      	movs	r1, #0
 800b356:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b35a:	6866      	ldr	r6, [r4, #4]
 800b35c:	2e00      	cmp	r6, #0
 800b35e:	60a6      	str	r6, [r4, #8]
 800b360:	db05      	blt.n	800b36e <_printf_i+0x10e>
 800b362:	6821      	ldr	r1, [r4, #0]
 800b364:	432e      	orrs	r6, r5
 800b366:	f021 0104 	bic.w	r1, r1, #4
 800b36a:	6021      	str	r1, [r4, #0]
 800b36c:	d04b      	beq.n	800b406 <_printf_i+0x1a6>
 800b36e:	4616      	mov	r6, r2
 800b370:	fbb5 f1f3 	udiv	r1, r5, r3
 800b374:	fb03 5711 	mls	r7, r3, r1, r5
 800b378:	5dc7      	ldrb	r7, [r0, r7]
 800b37a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b37e:	462f      	mov	r7, r5
 800b380:	42bb      	cmp	r3, r7
 800b382:	460d      	mov	r5, r1
 800b384:	d9f4      	bls.n	800b370 <_printf_i+0x110>
 800b386:	2b08      	cmp	r3, #8
 800b388:	d10b      	bne.n	800b3a2 <_printf_i+0x142>
 800b38a:	6823      	ldr	r3, [r4, #0]
 800b38c:	07df      	lsls	r7, r3, #31
 800b38e:	d508      	bpl.n	800b3a2 <_printf_i+0x142>
 800b390:	6923      	ldr	r3, [r4, #16]
 800b392:	6861      	ldr	r1, [r4, #4]
 800b394:	4299      	cmp	r1, r3
 800b396:	bfde      	ittt	le
 800b398:	2330      	movle	r3, #48	@ 0x30
 800b39a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b39e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b3a2:	1b92      	subs	r2, r2, r6
 800b3a4:	6122      	str	r2, [r4, #16]
 800b3a6:	464b      	mov	r3, r9
 800b3a8:	4621      	mov	r1, r4
 800b3aa:	4640      	mov	r0, r8
 800b3ac:	f8cd a000 	str.w	sl, [sp]
 800b3b0:	aa03      	add	r2, sp, #12
 800b3b2:	f7ff fee3 	bl	800b17c <_printf_common>
 800b3b6:	3001      	adds	r0, #1
 800b3b8:	d14a      	bne.n	800b450 <_printf_i+0x1f0>
 800b3ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b3be:	b004      	add	sp, #16
 800b3c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3c4:	6823      	ldr	r3, [r4, #0]
 800b3c6:	f043 0320 	orr.w	r3, r3, #32
 800b3ca:	6023      	str	r3, [r4, #0]
 800b3cc:	2778      	movs	r7, #120	@ 0x78
 800b3ce:	4832      	ldr	r0, [pc, #200]	@ (800b498 <_printf_i+0x238>)
 800b3d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b3d4:	6823      	ldr	r3, [r4, #0]
 800b3d6:	6831      	ldr	r1, [r6, #0]
 800b3d8:	061f      	lsls	r7, r3, #24
 800b3da:	f851 5b04 	ldr.w	r5, [r1], #4
 800b3de:	d402      	bmi.n	800b3e6 <_printf_i+0x186>
 800b3e0:	065f      	lsls	r7, r3, #25
 800b3e2:	bf48      	it	mi
 800b3e4:	b2ad      	uxthmi	r5, r5
 800b3e6:	6031      	str	r1, [r6, #0]
 800b3e8:	07d9      	lsls	r1, r3, #31
 800b3ea:	bf44      	itt	mi
 800b3ec:	f043 0320 	orrmi.w	r3, r3, #32
 800b3f0:	6023      	strmi	r3, [r4, #0]
 800b3f2:	b11d      	cbz	r5, 800b3fc <_printf_i+0x19c>
 800b3f4:	2310      	movs	r3, #16
 800b3f6:	e7ad      	b.n	800b354 <_printf_i+0xf4>
 800b3f8:	4826      	ldr	r0, [pc, #152]	@ (800b494 <_printf_i+0x234>)
 800b3fa:	e7e9      	b.n	800b3d0 <_printf_i+0x170>
 800b3fc:	6823      	ldr	r3, [r4, #0]
 800b3fe:	f023 0320 	bic.w	r3, r3, #32
 800b402:	6023      	str	r3, [r4, #0]
 800b404:	e7f6      	b.n	800b3f4 <_printf_i+0x194>
 800b406:	4616      	mov	r6, r2
 800b408:	e7bd      	b.n	800b386 <_printf_i+0x126>
 800b40a:	6833      	ldr	r3, [r6, #0]
 800b40c:	6825      	ldr	r5, [r4, #0]
 800b40e:	1d18      	adds	r0, r3, #4
 800b410:	6961      	ldr	r1, [r4, #20]
 800b412:	6030      	str	r0, [r6, #0]
 800b414:	062e      	lsls	r6, r5, #24
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	d501      	bpl.n	800b41e <_printf_i+0x1be>
 800b41a:	6019      	str	r1, [r3, #0]
 800b41c:	e002      	b.n	800b424 <_printf_i+0x1c4>
 800b41e:	0668      	lsls	r0, r5, #25
 800b420:	d5fb      	bpl.n	800b41a <_printf_i+0x1ba>
 800b422:	8019      	strh	r1, [r3, #0]
 800b424:	2300      	movs	r3, #0
 800b426:	4616      	mov	r6, r2
 800b428:	6123      	str	r3, [r4, #16]
 800b42a:	e7bc      	b.n	800b3a6 <_printf_i+0x146>
 800b42c:	6833      	ldr	r3, [r6, #0]
 800b42e:	2100      	movs	r1, #0
 800b430:	1d1a      	adds	r2, r3, #4
 800b432:	6032      	str	r2, [r6, #0]
 800b434:	681e      	ldr	r6, [r3, #0]
 800b436:	6862      	ldr	r2, [r4, #4]
 800b438:	4630      	mov	r0, r6
 800b43a:	f000 fa62 	bl	800b902 <memchr>
 800b43e:	b108      	cbz	r0, 800b444 <_printf_i+0x1e4>
 800b440:	1b80      	subs	r0, r0, r6
 800b442:	6060      	str	r0, [r4, #4]
 800b444:	6863      	ldr	r3, [r4, #4]
 800b446:	6123      	str	r3, [r4, #16]
 800b448:	2300      	movs	r3, #0
 800b44a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b44e:	e7aa      	b.n	800b3a6 <_printf_i+0x146>
 800b450:	4632      	mov	r2, r6
 800b452:	4649      	mov	r1, r9
 800b454:	4640      	mov	r0, r8
 800b456:	6923      	ldr	r3, [r4, #16]
 800b458:	47d0      	blx	sl
 800b45a:	3001      	adds	r0, #1
 800b45c:	d0ad      	beq.n	800b3ba <_printf_i+0x15a>
 800b45e:	6823      	ldr	r3, [r4, #0]
 800b460:	079b      	lsls	r3, r3, #30
 800b462:	d413      	bmi.n	800b48c <_printf_i+0x22c>
 800b464:	68e0      	ldr	r0, [r4, #12]
 800b466:	9b03      	ldr	r3, [sp, #12]
 800b468:	4298      	cmp	r0, r3
 800b46a:	bfb8      	it	lt
 800b46c:	4618      	movlt	r0, r3
 800b46e:	e7a6      	b.n	800b3be <_printf_i+0x15e>
 800b470:	2301      	movs	r3, #1
 800b472:	4632      	mov	r2, r6
 800b474:	4649      	mov	r1, r9
 800b476:	4640      	mov	r0, r8
 800b478:	47d0      	blx	sl
 800b47a:	3001      	adds	r0, #1
 800b47c:	d09d      	beq.n	800b3ba <_printf_i+0x15a>
 800b47e:	3501      	adds	r5, #1
 800b480:	68e3      	ldr	r3, [r4, #12]
 800b482:	9903      	ldr	r1, [sp, #12]
 800b484:	1a5b      	subs	r3, r3, r1
 800b486:	42ab      	cmp	r3, r5
 800b488:	dcf2      	bgt.n	800b470 <_printf_i+0x210>
 800b48a:	e7eb      	b.n	800b464 <_printf_i+0x204>
 800b48c:	2500      	movs	r5, #0
 800b48e:	f104 0619 	add.w	r6, r4, #25
 800b492:	e7f5      	b.n	800b480 <_printf_i+0x220>
 800b494:	0800e4ae 	.word	0x0800e4ae
 800b498:	0800e4bf 	.word	0x0800e4bf

0800b49c <std>:
 800b49c:	2300      	movs	r3, #0
 800b49e:	b510      	push	{r4, lr}
 800b4a0:	4604      	mov	r4, r0
 800b4a2:	e9c0 3300 	strd	r3, r3, [r0]
 800b4a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b4aa:	6083      	str	r3, [r0, #8]
 800b4ac:	8181      	strh	r1, [r0, #12]
 800b4ae:	6643      	str	r3, [r0, #100]	@ 0x64
 800b4b0:	81c2      	strh	r2, [r0, #14]
 800b4b2:	6183      	str	r3, [r0, #24]
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	2208      	movs	r2, #8
 800b4b8:	305c      	adds	r0, #92	@ 0x5c
 800b4ba:	f000 f944 	bl	800b746 <memset>
 800b4be:	4b0d      	ldr	r3, [pc, #52]	@ (800b4f4 <std+0x58>)
 800b4c0:	6224      	str	r4, [r4, #32]
 800b4c2:	6263      	str	r3, [r4, #36]	@ 0x24
 800b4c4:	4b0c      	ldr	r3, [pc, #48]	@ (800b4f8 <std+0x5c>)
 800b4c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b4c8:	4b0c      	ldr	r3, [pc, #48]	@ (800b4fc <std+0x60>)
 800b4ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b4cc:	4b0c      	ldr	r3, [pc, #48]	@ (800b500 <std+0x64>)
 800b4ce:	6323      	str	r3, [r4, #48]	@ 0x30
 800b4d0:	4b0c      	ldr	r3, [pc, #48]	@ (800b504 <std+0x68>)
 800b4d2:	429c      	cmp	r4, r3
 800b4d4:	d006      	beq.n	800b4e4 <std+0x48>
 800b4d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b4da:	4294      	cmp	r4, r2
 800b4dc:	d002      	beq.n	800b4e4 <std+0x48>
 800b4de:	33d0      	adds	r3, #208	@ 0xd0
 800b4e0:	429c      	cmp	r4, r3
 800b4e2:	d105      	bne.n	800b4f0 <std+0x54>
 800b4e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b4e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4ec:	f000 ba06 	b.w	800b8fc <__retarget_lock_init_recursive>
 800b4f0:	bd10      	pop	{r4, pc}
 800b4f2:	bf00      	nop
 800b4f4:	0800b6bd 	.word	0x0800b6bd
 800b4f8:	0800b6e3 	.word	0x0800b6e3
 800b4fc:	0800b71b 	.word	0x0800b71b
 800b500:	0800b73f 	.word	0x0800b73f
 800b504:	200039d4 	.word	0x200039d4

0800b508 <stdio_exit_handler>:
 800b508:	4a02      	ldr	r2, [pc, #8]	@ (800b514 <stdio_exit_handler+0xc>)
 800b50a:	4903      	ldr	r1, [pc, #12]	@ (800b518 <stdio_exit_handler+0x10>)
 800b50c:	4803      	ldr	r0, [pc, #12]	@ (800b51c <stdio_exit_handler+0x14>)
 800b50e:	f000 b869 	b.w	800b5e4 <_fwalk_sglue>
 800b512:	bf00      	nop
 800b514:	2000002c 	.word	0x2000002c
 800b518:	0800d8cd 	.word	0x0800d8cd
 800b51c:	2000003c 	.word	0x2000003c

0800b520 <cleanup_stdio>:
 800b520:	6841      	ldr	r1, [r0, #4]
 800b522:	4b0c      	ldr	r3, [pc, #48]	@ (800b554 <cleanup_stdio+0x34>)
 800b524:	b510      	push	{r4, lr}
 800b526:	4299      	cmp	r1, r3
 800b528:	4604      	mov	r4, r0
 800b52a:	d001      	beq.n	800b530 <cleanup_stdio+0x10>
 800b52c:	f002 f9ce 	bl	800d8cc <_fflush_r>
 800b530:	68a1      	ldr	r1, [r4, #8]
 800b532:	4b09      	ldr	r3, [pc, #36]	@ (800b558 <cleanup_stdio+0x38>)
 800b534:	4299      	cmp	r1, r3
 800b536:	d002      	beq.n	800b53e <cleanup_stdio+0x1e>
 800b538:	4620      	mov	r0, r4
 800b53a:	f002 f9c7 	bl	800d8cc <_fflush_r>
 800b53e:	68e1      	ldr	r1, [r4, #12]
 800b540:	4b06      	ldr	r3, [pc, #24]	@ (800b55c <cleanup_stdio+0x3c>)
 800b542:	4299      	cmp	r1, r3
 800b544:	d004      	beq.n	800b550 <cleanup_stdio+0x30>
 800b546:	4620      	mov	r0, r4
 800b548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b54c:	f002 b9be 	b.w	800d8cc <_fflush_r>
 800b550:	bd10      	pop	{r4, pc}
 800b552:	bf00      	nop
 800b554:	200039d4 	.word	0x200039d4
 800b558:	20003a3c 	.word	0x20003a3c
 800b55c:	20003aa4 	.word	0x20003aa4

0800b560 <global_stdio_init.part.0>:
 800b560:	b510      	push	{r4, lr}
 800b562:	4b0b      	ldr	r3, [pc, #44]	@ (800b590 <global_stdio_init.part.0+0x30>)
 800b564:	4c0b      	ldr	r4, [pc, #44]	@ (800b594 <global_stdio_init.part.0+0x34>)
 800b566:	4a0c      	ldr	r2, [pc, #48]	@ (800b598 <global_stdio_init.part.0+0x38>)
 800b568:	4620      	mov	r0, r4
 800b56a:	601a      	str	r2, [r3, #0]
 800b56c:	2104      	movs	r1, #4
 800b56e:	2200      	movs	r2, #0
 800b570:	f7ff ff94 	bl	800b49c <std>
 800b574:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b578:	2201      	movs	r2, #1
 800b57a:	2109      	movs	r1, #9
 800b57c:	f7ff ff8e 	bl	800b49c <std>
 800b580:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b584:	2202      	movs	r2, #2
 800b586:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b58a:	2112      	movs	r1, #18
 800b58c:	f7ff bf86 	b.w	800b49c <std>
 800b590:	20003b0c 	.word	0x20003b0c
 800b594:	200039d4 	.word	0x200039d4
 800b598:	0800b509 	.word	0x0800b509

0800b59c <__sfp_lock_acquire>:
 800b59c:	4801      	ldr	r0, [pc, #4]	@ (800b5a4 <__sfp_lock_acquire+0x8>)
 800b59e:	f000 b9ae 	b.w	800b8fe <__retarget_lock_acquire_recursive>
 800b5a2:	bf00      	nop
 800b5a4:	20003b15 	.word	0x20003b15

0800b5a8 <__sfp_lock_release>:
 800b5a8:	4801      	ldr	r0, [pc, #4]	@ (800b5b0 <__sfp_lock_release+0x8>)
 800b5aa:	f000 b9a9 	b.w	800b900 <__retarget_lock_release_recursive>
 800b5ae:	bf00      	nop
 800b5b0:	20003b15 	.word	0x20003b15

0800b5b4 <__sinit>:
 800b5b4:	b510      	push	{r4, lr}
 800b5b6:	4604      	mov	r4, r0
 800b5b8:	f7ff fff0 	bl	800b59c <__sfp_lock_acquire>
 800b5bc:	6a23      	ldr	r3, [r4, #32]
 800b5be:	b11b      	cbz	r3, 800b5c8 <__sinit+0x14>
 800b5c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5c4:	f7ff bff0 	b.w	800b5a8 <__sfp_lock_release>
 800b5c8:	4b04      	ldr	r3, [pc, #16]	@ (800b5dc <__sinit+0x28>)
 800b5ca:	6223      	str	r3, [r4, #32]
 800b5cc:	4b04      	ldr	r3, [pc, #16]	@ (800b5e0 <__sinit+0x2c>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d1f5      	bne.n	800b5c0 <__sinit+0xc>
 800b5d4:	f7ff ffc4 	bl	800b560 <global_stdio_init.part.0>
 800b5d8:	e7f2      	b.n	800b5c0 <__sinit+0xc>
 800b5da:	bf00      	nop
 800b5dc:	0800b521 	.word	0x0800b521
 800b5e0:	20003b0c 	.word	0x20003b0c

0800b5e4 <_fwalk_sglue>:
 800b5e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5e8:	4607      	mov	r7, r0
 800b5ea:	4688      	mov	r8, r1
 800b5ec:	4614      	mov	r4, r2
 800b5ee:	2600      	movs	r6, #0
 800b5f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b5f4:	f1b9 0901 	subs.w	r9, r9, #1
 800b5f8:	d505      	bpl.n	800b606 <_fwalk_sglue+0x22>
 800b5fa:	6824      	ldr	r4, [r4, #0]
 800b5fc:	2c00      	cmp	r4, #0
 800b5fe:	d1f7      	bne.n	800b5f0 <_fwalk_sglue+0xc>
 800b600:	4630      	mov	r0, r6
 800b602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b606:	89ab      	ldrh	r3, [r5, #12]
 800b608:	2b01      	cmp	r3, #1
 800b60a:	d907      	bls.n	800b61c <_fwalk_sglue+0x38>
 800b60c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b610:	3301      	adds	r3, #1
 800b612:	d003      	beq.n	800b61c <_fwalk_sglue+0x38>
 800b614:	4629      	mov	r1, r5
 800b616:	4638      	mov	r0, r7
 800b618:	47c0      	blx	r8
 800b61a:	4306      	orrs	r6, r0
 800b61c:	3568      	adds	r5, #104	@ 0x68
 800b61e:	e7e9      	b.n	800b5f4 <_fwalk_sglue+0x10>

0800b620 <siprintf>:
 800b620:	b40e      	push	{r1, r2, r3}
 800b622:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b626:	b510      	push	{r4, lr}
 800b628:	2400      	movs	r4, #0
 800b62a:	b09d      	sub	sp, #116	@ 0x74
 800b62c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b62e:	9002      	str	r0, [sp, #8]
 800b630:	9006      	str	r0, [sp, #24]
 800b632:	9107      	str	r1, [sp, #28]
 800b634:	9104      	str	r1, [sp, #16]
 800b636:	4809      	ldr	r0, [pc, #36]	@ (800b65c <siprintf+0x3c>)
 800b638:	4909      	ldr	r1, [pc, #36]	@ (800b660 <siprintf+0x40>)
 800b63a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b63e:	9105      	str	r1, [sp, #20]
 800b640:	6800      	ldr	r0, [r0, #0]
 800b642:	a902      	add	r1, sp, #8
 800b644:	9301      	str	r3, [sp, #4]
 800b646:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b648:	f001 fcaa 	bl	800cfa0 <_svfiprintf_r>
 800b64c:	9b02      	ldr	r3, [sp, #8]
 800b64e:	701c      	strb	r4, [r3, #0]
 800b650:	b01d      	add	sp, #116	@ 0x74
 800b652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b656:	b003      	add	sp, #12
 800b658:	4770      	bx	lr
 800b65a:	bf00      	nop
 800b65c:	20000038 	.word	0x20000038
 800b660:	ffff0208 	.word	0xffff0208

0800b664 <siscanf>:
 800b664:	b40e      	push	{r1, r2, r3}
 800b666:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800b66a:	b570      	push	{r4, r5, r6, lr}
 800b66c:	2500      	movs	r5, #0
 800b66e:	b09d      	sub	sp, #116	@ 0x74
 800b670:	ac21      	add	r4, sp, #132	@ 0x84
 800b672:	f854 6b04 	ldr.w	r6, [r4], #4
 800b676:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b67a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800b67c:	9002      	str	r0, [sp, #8]
 800b67e:	9006      	str	r0, [sp, #24]
 800b680:	f7f4 fd70 	bl	8000164 <strlen>
 800b684:	4b0b      	ldr	r3, [pc, #44]	@ (800b6b4 <siscanf+0x50>)
 800b686:	9003      	str	r0, [sp, #12]
 800b688:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b68a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b68e:	9007      	str	r0, [sp, #28]
 800b690:	4809      	ldr	r0, [pc, #36]	@ (800b6b8 <siscanf+0x54>)
 800b692:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b696:	4632      	mov	r2, r6
 800b698:	4623      	mov	r3, r4
 800b69a:	a902      	add	r1, sp, #8
 800b69c:	6800      	ldr	r0, [r0, #0]
 800b69e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b6a0:	9514      	str	r5, [sp, #80]	@ 0x50
 800b6a2:	9401      	str	r4, [sp, #4]
 800b6a4:	f001 fdd2 	bl	800d24c <__ssvfiscanf_r>
 800b6a8:	b01d      	add	sp, #116	@ 0x74
 800b6aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b6ae:	b003      	add	sp, #12
 800b6b0:	4770      	bx	lr
 800b6b2:	bf00      	nop
 800b6b4:	0800b6df 	.word	0x0800b6df
 800b6b8:	20000038 	.word	0x20000038

0800b6bc <__sread>:
 800b6bc:	b510      	push	{r4, lr}
 800b6be:	460c      	mov	r4, r1
 800b6c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6c4:	f000 f8cc 	bl	800b860 <_read_r>
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	bfab      	itete	ge
 800b6cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b6ce:	89a3      	ldrhlt	r3, [r4, #12]
 800b6d0:	181b      	addge	r3, r3, r0
 800b6d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b6d6:	bfac      	ite	ge
 800b6d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b6da:	81a3      	strhlt	r3, [r4, #12]
 800b6dc:	bd10      	pop	{r4, pc}

0800b6de <__seofread>:
 800b6de:	2000      	movs	r0, #0
 800b6e0:	4770      	bx	lr

0800b6e2 <__swrite>:
 800b6e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6e6:	461f      	mov	r7, r3
 800b6e8:	898b      	ldrh	r3, [r1, #12]
 800b6ea:	4605      	mov	r5, r0
 800b6ec:	05db      	lsls	r3, r3, #23
 800b6ee:	460c      	mov	r4, r1
 800b6f0:	4616      	mov	r6, r2
 800b6f2:	d505      	bpl.n	800b700 <__swrite+0x1e>
 800b6f4:	2302      	movs	r3, #2
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6fc:	f000 f89e 	bl	800b83c <_lseek_r>
 800b700:	89a3      	ldrh	r3, [r4, #12]
 800b702:	4632      	mov	r2, r6
 800b704:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b708:	81a3      	strh	r3, [r4, #12]
 800b70a:	4628      	mov	r0, r5
 800b70c:	463b      	mov	r3, r7
 800b70e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b712:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b716:	f000 b8b5 	b.w	800b884 <_write_r>

0800b71a <__sseek>:
 800b71a:	b510      	push	{r4, lr}
 800b71c:	460c      	mov	r4, r1
 800b71e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b722:	f000 f88b 	bl	800b83c <_lseek_r>
 800b726:	1c43      	adds	r3, r0, #1
 800b728:	89a3      	ldrh	r3, [r4, #12]
 800b72a:	bf15      	itete	ne
 800b72c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b72e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b732:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b736:	81a3      	strheq	r3, [r4, #12]
 800b738:	bf18      	it	ne
 800b73a:	81a3      	strhne	r3, [r4, #12]
 800b73c:	bd10      	pop	{r4, pc}

0800b73e <__sclose>:
 800b73e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b742:	f000 b80d 	b.w	800b760 <_close_r>

0800b746 <memset>:
 800b746:	4603      	mov	r3, r0
 800b748:	4402      	add	r2, r0
 800b74a:	4293      	cmp	r3, r2
 800b74c:	d100      	bne.n	800b750 <memset+0xa>
 800b74e:	4770      	bx	lr
 800b750:	f803 1b01 	strb.w	r1, [r3], #1
 800b754:	e7f9      	b.n	800b74a <memset+0x4>
	...

0800b758 <_localeconv_r>:
 800b758:	4800      	ldr	r0, [pc, #0]	@ (800b75c <_localeconv_r+0x4>)
 800b75a:	4770      	bx	lr
 800b75c:	20000178 	.word	0x20000178

0800b760 <_close_r>:
 800b760:	b538      	push	{r3, r4, r5, lr}
 800b762:	2300      	movs	r3, #0
 800b764:	4d05      	ldr	r5, [pc, #20]	@ (800b77c <_close_r+0x1c>)
 800b766:	4604      	mov	r4, r0
 800b768:	4608      	mov	r0, r1
 800b76a:	602b      	str	r3, [r5, #0]
 800b76c:	f7f6 fee9 	bl	8002542 <_close>
 800b770:	1c43      	adds	r3, r0, #1
 800b772:	d102      	bne.n	800b77a <_close_r+0x1a>
 800b774:	682b      	ldr	r3, [r5, #0]
 800b776:	b103      	cbz	r3, 800b77a <_close_r+0x1a>
 800b778:	6023      	str	r3, [r4, #0]
 800b77a:	bd38      	pop	{r3, r4, r5, pc}
 800b77c:	20003b10 	.word	0x20003b10

0800b780 <_reclaim_reent>:
 800b780:	4b2d      	ldr	r3, [pc, #180]	@ (800b838 <_reclaim_reent+0xb8>)
 800b782:	b570      	push	{r4, r5, r6, lr}
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	4604      	mov	r4, r0
 800b788:	4283      	cmp	r3, r0
 800b78a:	d053      	beq.n	800b834 <_reclaim_reent+0xb4>
 800b78c:	69c3      	ldr	r3, [r0, #28]
 800b78e:	b31b      	cbz	r3, 800b7d8 <_reclaim_reent+0x58>
 800b790:	68db      	ldr	r3, [r3, #12]
 800b792:	b163      	cbz	r3, 800b7ae <_reclaim_reent+0x2e>
 800b794:	2500      	movs	r5, #0
 800b796:	69e3      	ldr	r3, [r4, #28]
 800b798:	68db      	ldr	r3, [r3, #12]
 800b79a:	5959      	ldr	r1, [r3, r5]
 800b79c:	b9b1      	cbnz	r1, 800b7cc <_reclaim_reent+0x4c>
 800b79e:	3504      	adds	r5, #4
 800b7a0:	2d80      	cmp	r5, #128	@ 0x80
 800b7a2:	d1f8      	bne.n	800b796 <_reclaim_reent+0x16>
 800b7a4:	69e3      	ldr	r3, [r4, #28]
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	68d9      	ldr	r1, [r3, #12]
 800b7aa:	f000 ff25 	bl	800c5f8 <_free_r>
 800b7ae:	69e3      	ldr	r3, [r4, #28]
 800b7b0:	6819      	ldr	r1, [r3, #0]
 800b7b2:	b111      	cbz	r1, 800b7ba <_reclaim_reent+0x3a>
 800b7b4:	4620      	mov	r0, r4
 800b7b6:	f000 ff1f 	bl	800c5f8 <_free_r>
 800b7ba:	69e3      	ldr	r3, [r4, #28]
 800b7bc:	689d      	ldr	r5, [r3, #8]
 800b7be:	b15d      	cbz	r5, 800b7d8 <_reclaim_reent+0x58>
 800b7c0:	4629      	mov	r1, r5
 800b7c2:	4620      	mov	r0, r4
 800b7c4:	682d      	ldr	r5, [r5, #0]
 800b7c6:	f000 ff17 	bl	800c5f8 <_free_r>
 800b7ca:	e7f8      	b.n	800b7be <_reclaim_reent+0x3e>
 800b7cc:	680e      	ldr	r6, [r1, #0]
 800b7ce:	4620      	mov	r0, r4
 800b7d0:	f000 ff12 	bl	800c5f8 <_free_r>
 800b7d4:	4631      	mov	r1, r6
 800b7d6:	e7e1      	b.n	800b79c <_reclaim_reent+0x1c>
 800b7d8:	6961      	ldr	r1, [r4, #20]
 800b7da:	b111      	cbz	r1, 800b7e2 <_reclaim_reent+0x62>
 800b7dc:	4620      	mov	r0, r4
 800b7de:	f000 ff0b 	bl	800c5f8 <_free_r>
 800b7e2:	69e1      	ldr	r1, [r4, #28]
 800b7e4:	b111      	cbz	r1, 800b7ec <_reclaim_reent+0x6c>
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f000 ff06 	bl	800c5f8 <_free_r>
 800b7ec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b7ee:	b111      	cbz	r1, 800b7f6 <_reclaim_reent+0x76>
 800b7f0:	4620      	mov	r0, r4
 800b7f2:	f000 ff01 	bl	800c5f8 <_free_r>
 800b7f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b7f8:	b111      	cbz	r1, 800b800 <_reclaim_reent+0x80>
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	f000 fefc 	bl	800c5f8 <_free_r>
 800b800:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b802:	b111      	cbz	r1, 800b80a <_reclaim_reent+0x8a>
 800b804:	4620      	mov	r0, r4
 800b806:	f000 fef7 	bl	800c5f8 <_free_r>
 800b80a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b80c:	b111      	cbz	r1, 800b814 <_reclaim_reent+0x94>
 800b80e:	4620      	mov	r0, r4
 800b810:	f000 fef2 	bl	800c5f8 <_free_r>
 800b814:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b816:	b111      	cbz	r1, 800b81e <_reclaim_reent+0x9e>
 800b818:	4620      	mov	r0, r4
 800b81a:	f000 feed 	bl	800c5f8 <_free_r>
 800b81e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b820:	b111      	cbz	r1, 800b828 <_reclaim_reent+0xa8>
 800b822:	4620      	mov	r0, r4
 800b824:	f000 fee8 	bl	800c5f8 <_free_r>
 800b828:	6a23      	ldr	r3, [r4, #32]
 800b82a:	b11b      	cbz	r3, 800b834 <_reclaim_reent+0xb4>
 800b82c:	4620      	mov	r0, r4
 800b82e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b832:	4718      	bx	r3
 800b834:	bd70      	pop	{r4, r5, r6, pc}
 800b836:	bf00      	nop
 800b838:	20000038 	.word	0x20000038

0800b83c <_lseek_r>:
 800b83c:	b538      	push	{r3, r4, r5, lr}
 800b83e:	4604      	mov	r4, r0
 800b840:	4608      	mov	r0, r1
 800b842:	4611      	mov	r1, r2
 800b844:	2200      	movs	r2, #0
 800b846:	4d05      	ldr	r5, [pc, #20]	@ (800b85c <_lseek_r+0x20>)
 800b848:	602a      	str	r2, [r5, #0]
 800b84a:	461a      	mov	r2, r3
 800b84c:	f7f6 fe9d 	bl	800258a <_lseek>
 800b850:	1c43      	adds	r3, r0, #1
 800b852:	d102      	bne.n	800b85a <_lseek_r+0x1e>
 800b854:	682b      	ldr	r3, [r5, #0]
 800b856:	b103      	cbz	r3, 800b85a <_lseek_r+0x1e>
 800b858:	6023      	str	r3, [r4, #0]
 800b85a:	bd38      	pop	{r3, r4, r5, pc}
 800b85c:	20003b10 	.word	0x20003b10

0800b860 <_read_r>:
 800b860:	b538      	push	{r3, r4, r5, lr}
 800b862:	4604      	mov	r4, r0
 800b864:	4608      	mov	r0, r1
 800b866:	4611      	mov	r1, r2
 800b868:	2200      	movs	r2, #0
 800b86a:	4d05      	ldr	r5, [pc, #20]	@ (800b880 <_read_r+0x20>)
 800b86c:	602a      	str	r2, [r5, #0]
 800b86e:	461a      	mov	r2, r3
 800b870:	f7f6 fe2e 	bl	80024d0 <_read>
 800b874:	1c43      	adds	r3, r0, #1
 800b876:	d102      	bne.n	800b87e <_read_r+0x1e>
 800b878:	682b      	ldr	r3, [r5, #0]
 800b87a:	b103      	cbz	r3, 800b87e <_read_r+0x1e>
 800b87c:	6023      	str	r3, [r4, #0]
 800b87e:	bd38      	pop	{r3, r4, r5, pc}
 800b880:	20003b10 	.word	0x20003b10

0800b884 <_write_r>:
 800b884:	b538      	push	{r3, r4, r5, lr}
 800b886:	4604      	mov	r4, r0
 800b888:	4608      	mov	r0, r1
 800b88a:	4611      	mov	r1, r2
 800b88c:	2200      	movs	r2, #0
 800b88e:	4d05      	ldr	r5, [pc, #20]	@ (800b8a4 <_write_r+0x20>)
 800b890:	602a      	str	r2, [r5, #0]
 800b892:	461a      	mov	r2, r3
 800b894:	f7f6 fe39 	bl	800250a <_write>
 800b898:	1c43      	adds	r3, r0, #1
 800b89a:	d102      	bne.n	800b8a2 <_write_r+0x1e>
 800b89c:	682b      	ldr	r3, [r5, #0]
 800b89e:	b103      	cbz	r3, 800b8a2 <_write_r+0x1e>
 800b8a0:	6023      	str	r3, [r4, #0]
 800b8a2:	bd38      	pop	{r3, r4, r5, pc}
 800b8a4:	20003b10 	.word	0x20003b10

0800b8a8 <__errno>:
 800b8a8:	4b01      	ldr	r3, [pc, #4]	@ (800b8b0 <__errno+0x8>)
 800b8aa:	6818      	ldr	r0, [r3, #0]
 800b8ac:	4770      	bx	lr
 800b8ae:	bf00      	nop
 800b8b0:	20000038 	.word	0x20000038

0800b8b4 <__libc_init_array>:
 800b8b4:	b570      	push	{r4, r5, r6, lr}
 800b8b6:	2600      	movs	r6, #0
 800b8b8:	4d0c      	ldr	r5, [pc, #48]	@ (800b8ec <__libc_init_array+0x38>)
 800b8ba:	4c0d      	ldr	r4, [pc, #52]	@ (800b8f0 <__libc_init_array+0x3c>)
 800b8bc:	1b64      	subs	r4, r4, r5
 800b8be:	10a4      	asrs	r4, r4, #2
 800b8c0:	42a6      	cmp	r6, r4
 800b8c2:	d109      	bne.n	800b8d8 <__libc_init_array+0x24>
 800b8c4:	f002 fcee 	bl	800e2a4 <_init>
 800b8c8:	2600      	movs	r6, #0
 800b8ca:	4d0a      	ldr	r5, [pc, #40]	@ (800b8f4 <__libc_init_array+0x40>)
 800b8cc:	4c0a      	ldr	r4, [pc, #40]	@ (800b8f8 <__libc_init_array+0x44>)
 800b8ce:	1b64      	subs	r4, r4, r5
 800b8d0:	10a4      	asrs	r4, r4, #2
 800b8d2:	42a6      	cmp	r6, r4
 800b8d4:	d105      	bne.n	800b8e2 <__libc_init_array+0x2e>
 800b8d6:	bd70      	pop	{r4, r5, r6, pc}
 800b8d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8dc:	4798      	blx	r3
 800b8de:	3601      	adds	r6, #1
 800b8e0:	e7ee      	b.n	800b8c0 <__libc_init_array+0xc>
 800b8e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8e6:	4798      	blx	r3
 800b8e8:	3601      	adds	r6, #1
 800b8ea:	e7f2      	b.n	800b8d2 <__libc_init_array+0x1e>
 800b8ec:	0800e834 	.word	0x0800e834
 800b8f0:	0800e834 	.word	0x0800e834
 800b8f4:	0800e834 	.word	0x0800e834
 800b8f8:	0800e838 	.word	0x0800e838

0800b8fc <__retarget_lock_init_recursive>:
 800b8fc:	4770      	bx	lr

0800b8fe <__retarget_lock_acquire_recursive>:
 800b8fe:	4770      	bx	lr

0800b900 <__retarget_lock_release_recursive>:
 800b900:	4770      	bx	lr

0800b902 <memchr>:
 800b902:	4603      	mov	r3, r0
 800b904:	b510      	push	{r4, lr}
 800b906:	b2c9      	uxtb	r1, r1
 800b908:	4402      	add	r2, r0
 800b90a:	4293      	cmp	r3, r2
 800b90c:	4618      	mov	r0, r3
 800b90e:	d101      	bne.n	800b914 <memchr+0x12>
 800b910:	2000      	movs	r0, #0
 800b912:	e003      	b.n	800b91c <memchr+0x1a>
 800b914:	7804      	ldrb	r4, [r0, #0]
 800b916:	3301      	adds	r3, #1
 800b918:	428c      	cmp	r4, r1
 800b91a:	d1f6      	bne.n	800b90a <memchr+0x8>
 800b91c:	bd10      	pop	{r4, pc}

0800b91e <memcpy>:
 800b91e:	440a      	add	r2, r1
 800b920:	4291      	cmp	r1, r2
 800b922:	f100 33ff 	add.w	r3, r0, #4294967295
 800b926:	d100      	bne.n	800b92a <memcpy+0xc>
 800b928:	4770      	bx	lr
 800b92a:	b510      	push	{r4, lr}
 800b92c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b930:	4291      	cmp	r1, r2
 800b932:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b936:	d1f9      	bne.n	800b92c <memcpy+0xe>
 800b938:	bd10      	pop	{r4, pc}

0800b93a <quorem>:
 800b93a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b93e:	6903      	ldr	r3, [r0, #16]
 800b940:	690c      	ldr	r4, [r1, #16]
 800b942:	4607      	mov	r7, r0
 800b944:	42a3      	cmp	r3, r4
 800b946:	db7e      	blt.n	800ba46 <quorem+0x10c>
 800b948:	3c01      	subs	r4, #1
 800b94a:	00a3      	lsls	r3, r4, #2
 800b94c:	f100 0514 	add.w	r5, r0, #20
 800b950:	f101 0814 	add.w	r8, r1, #20
 800b954:	9300      	str	r3, [sp, #0]
 800b956:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b95a:	9301      	str	r3, [sp, #4]
 800b95c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b960:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b964:	3301      	adds	r3, #1
 800b966:	429a      	cmp	r2, r3
 800b968:	fbb2 f6f3 	udiv	r6, r2, r3
 800b96c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b970:	d32e      	bcc.n	800b9d0 <quorem+0x96>
 800b972:	f04f 0a00 	mov.w	sl, #0
 800b976:	46c4      	mov	ip, r8
 800b978:	46ae      	mov	lr, r5
 800b97a:	46d3      	mov	fp, sl
 800b97c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b980:	b298      	uxth	r0, r3
 800b982:	fb06 a000 	mla	r0, r6, r0, sl
 800b986:	0c1b      	lsrs	r3, r3, #16
 800b988:	0c02      	lsrs	r2, r0, #16
 800b98a:	fb06 2303 	mla	r3, r6, r3, r2
 800b98e:	f8de 2000 	ldr.w	r2, [lr]
 800b992:	b280      	uxth	r0, r0
 800b994:	b292      	uxth	r2, r2
 800b996:	1a12      	subs	r2, r2, r0
 800b998:	445a      	add	r2, fp
 800b99a:	f8de 0000 	ldr.w	r0, [lr]
 800b99e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b9a2:	b29b      	uxth	r3, r3
 800b9a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b9a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b9ac:	b292      	uxth	r2, r2
 800b9ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b9b2:	45e1      	cmp	r9, ip
 800b9b4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b9b8:	f84e 2b04 	str.w	r2, [lr], #4
 800b9bc:	d2de      	bcs.n	800b97c <quorem+0x42>
 800b9be:	9b00      	ldr	r3, [sp, #0]
 800b9c0:	58eb      	ldr	r3, [r5, r3]
 800b9c2:	b92b      	cbnz	r3, 800b9d0 <quorem+0x96>
 800b9c4:	9b01      	ldr	r3, [sp, #4]
 800b9c6:	3b04      	subs	r3, #4
 800b9c8:	429d      	cmp	r5, r3
 800b9ca:	461a      	mov	r2, r3
 800b9cc:	d32f      	bcc.n	800ba2e <quorem+0xf4>
 800b9ce:	613c      	str	r4, [r7, #16]
 800b9d0:	4638      	mov	r0, r7
 800b9d2:	f001 f981 	bl	800ccd8 <__mcmp>
 800b9d6:	2800      	cmp	r0, #0
 800b9d8:	db25      	blt.n	800ba26 <quorem+0xec>
 800b9da:	4629      	mov	r1, r5
 800b9dc:	2000      	movs	r0, #0
 800b9de:	f858 2b04 	ldr.w	r2, [r8], #4
 800b9e2:	f8d1 c000 	ldr.w	ip, [r1]
 800b9e6:	fa1f fe82 	uxth.w	lr, r2
 800b9ea:	fa1f f38c 	uxth.w	r3, ip
 800b9ee:	eba3 030e 	sub.w	r3, r3, lr
 800b9f2:	4403      	add	r3, r0
 800b9f4:	0c12      	lsrs	r2, r2, #16
 800b9f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b9fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b9fe:	b29b      	uxth	r3, r3
 800ba00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba04:	45c1      	cmp	r9, r8
 800ba06:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ba0a:	f841 3b04 	str.w	r3, [r1], #4
 800ba0e:	d2e6      	bcs.n	800b9de <quorem+0xa4>
 800ba10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba18:	b922      	cbnz	r2, 800ba24 <quorem+0xea>
 800ba1a:	3b04      	subs	r3, #4
 800ba1c:	429d      	cmp	r5, r3
 800ba1e:	461a      	mov	r2, r3
 800ba20:	d30b      	bcc.n	800ba3a <quorem+0x100>
 800ba22:	613c      	str	r4, [r7, #16]
 800ba24:	3601      	adds	r6, #1
 800ba26:	4630      	mov	r0, r6
 800ba28:	b003      	add	sp, #12
 800ba2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba2e:	6812      	ldr	r2, [r2, #0]
 800ba30:	3b04      	subs	r3, #4
 800ba32:	2a00      	cmp	r2, #0
 800ba34:	d1cb      	bne.n	800b9ce <quorem+0x94>
 800ba36:	3c01      	subs	r4, #1
 800ba38:	e7c6      	b.n	800b9c8 <quorem+0x8e>
 800ba3a:	6812      	ldr	r2, [r2, #0]
 800ba3c:	3b04      	subs	r3, #4
 800ba3e:	2a00      	cmp	r2, #0
 800ba40:	d1ef      	bne.n	800ba22 <quorem+0xe8>
 800ba42:	3c01      	subs	r4, #1
 800ba44:	e7ea      	b.n	800ba1c <quorem+0xe2>
 800ba46:	2000      	movs	r0, #0
 800ba48:	e7ee      	b.n	800ba28 <quorem+0xee>
 800ba4a:	0000      	movs	r0, r0
 800ba4c:	0000      	movs	r0, r0
	...

0800ba50 <_dtoa_r>:
 800ba50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba54:	4614      	mov	r4, r2
 800ba56:	461d      	mov	r5, r3
 800ba58:	69c7      	ldr	r7, [r0, #28]
 800ba5a:	b097      	sub	sp, #92	@ 0x5c
 800ba5c:	4681      	mov	r9, r0
 800ba5e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ba62:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800ba64:	b97f      	cbnz	r7, 800ba86 <_dtoa_r+0x36>
 800ba66:	2010      	movs	r0, #16
 800ba68:	f000 fe0e 	bl	800c688 <malloc>
 800ba6c:	4602      	mov	r2, r0
 800ba6e:	f8c9 001c 	str.w	r0, [r9, #28]
 800ba72:	b920      	cbnz	r0, 800ba7e <_dtoa_r+0x2e>
 800ba74:	21ef      	movs	r1, #239	@ 0xef
 800ba76:	4bac      	ldr	r3, [pc, #688]	@ (800bd28 <_dtoa_r+0x2d8>)
 800ba78:	48ac      	ldr	r0, [pc, #688]	@ (800bd2c <_dtoa_r+0x2dc>)
 800ba7a:	f001 ffeb 	bl	800da54 <__assert_func>
 800ba7e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ba82:	6007      	str	r7, [r0, #0]
 800ba84:	60c7      	str	r7, [r0, #12]
 800ba86:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ba8a:	6819      	ldr	r1, [r3, #0]
 800ba8c:	b159      	cbz	r1, 800baa6 <_dtoa_r+0x56>
 800ba8e:	685a      	ldr	r2, [r3, #4]
 800ba90:	2301      	movs	r3, #1
 800ba92:	4093      	lsls	r3, r2
 800ba94:	604a      	str	r2, [r1, #4]
 800ba96:	608b      	str	r3, [r1, #8]
 800ba98:	4648      	mov	r0, r9
 800ba9a:	f000 feeb 	bl	800c874 <_Bfree>
 800ba9e:	2200      	movs	r2, #0
 800baa0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800baa4:	601a      	str	r2, [r3, #0]
 800baa6:	1e2b      	subs	r3, r5, #0
 800baa8:	bfaf      	iteee	ge
 800baaa:	2300      	movge	r3, #0
 800baac:	2201      	movlt	r2, #1
 800baae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bab2:	9307      	strlt	r3, [sp, #28]
 800bab4:	bfa8      	it	ge
 800bab6:	6033      	strge	r3, [r6, #0]
 800bab8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800babc:	4b9c      	ldr	r3, [pc, #624]	@ (800bd30 <_dtoa_r+0x2e0>)
 800babe:	bfb8      	it	lt
 800bac0:	6032      	strlt	r2, [r6, #0]
 800bac2:	ea33 0308 	bics.w	r3, r3, r8
 800bac6:	d112      	bne.n	800baee <_dtoa_r+0x9e>
 800bac8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bacc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bace:	6013      	str	r3, [r2, #0]
 800bad0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800bad4:	4323      	orrs	r3, r4
 800bad6:	f000 855e 	beq.w	800c596 <_dtoa_r+0xb46>
 800bada:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800badc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800bd34 <_dtoa_r+0x2e4>
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	f000 8560 	beq.w	800c5a6 <_dtoa_r+0xb56>
 800bae6:	f10a 0303 	add.w	r3, sl, #3
 800baea:	f000 bd5a 	b.w	800c5a2 <_dtoa_r+0xb52>
 800baee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800baf2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800baf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bafa:	2200      	movs	r2, #0
 800bafc:	2300      	movs	r3, #0
 800bafe:	f7f5 f811 	bl	8000b24 <__aeabi_dcmpeq>
 800bb02:	4607      	mov	r7, r0
 800bb04:	b158      	cbz	r0, 800bb1e <_dtoa_r+0xce>
 800bb06:	2301      	movs	r3, #1
 800bb08:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bb0a:	6013      	str	r3, [r2, #0]
 800bb0c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bb0e:	b113      	cbz	r3, 800bb16 <_dtoa_r+0xc6>
 800bb10:	4b89      	ldr	r3, [pc, #548]	@ (800bd38 <_dtoa_r+0x2e8>)
 800bb12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bb14:	6013      	str	r3, [r2, #0]
 800bb16:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800bd3c <_dtoa_r+0x2ec>
 800bb1a:	f000 bd44 	b.w	800c5a6 <_dtoa_r+0xb56>
 800bb1e:	ab14      	add	r3, sp, #80	@ 0x50
 800bb20:	9301      	str	r3, [sp, #4]
 800bb22:	ab15      	add	r3, sp, #84	@ 0x54
 800bb24:	9300      	str	r3, [sp, #0]
 800bb26:	4648      	mov	r0, r9
 800bb28:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bb2c:	f001 f984 	bl	800ce38 <__d2b>
 800bb30:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800bb34:	9003      	str	r0, [sp, #12]
 800bb36:	2e00      	cmp	r6, #0
 800bb38:	d078      	beq.n	800bc2c <_dtoa_r+0x1dc>
 800bb3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bb3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb40:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bb44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb48:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bb4c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bb50:	9712      	str	r7, [sp, #72]	@ 0x48
 800bb52:	4619      	mov	r1, r3
 800bb54:	2200      	movs	r2, #0
 800bb56:	4b7a      	ldr	r3, [pc, #488]	@ (800bd40 <_dtoa_r+0x2f0>)
 800bb58:	f7f4 fbc4 	bl	80002e4 <__aeabi_dsub>
 800bb5c:	a36c      	add	r3, pc, #432	@ (adr r3, 800bd10 <_dtoa_r+0x2c0>)
 800bb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb62:	f7f4 fd77 	bl	8000654 <__aeabi_dmul>
 800bb66:	a36c      	add	r3, pc, #432	@ (adr r3, 800bd18 <_dtoa_r+0x2c8>)
 800bb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6c:	f7f4 fbbc 	bl	80002e8 <__adddf3>
 800bb70:	4604      	mov	r4, r0
 800bb72:	4630      	mov	r0, r6
 800bb74:	460d      	mov	r5, r1
 800bb76:	f7f4 fd03 	bl	8000580 <__aeabi_i2d>
 800bb7a:	a369      	add	r3, pc, #420	@ (adr r3, 800bd20 <_dtoa_r+0x2d0>)
 800bb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb80:	f7f4 fd68 	bl	8000654 <__aeabi_dmul>
 800bb84:	4602      	mov	r2, r0
 800bb86:	460b      	mov	r3, r1
 800bb88:	4620      	mov	r0, r4
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	f7f4 fbac 	bl	80002e8 <__adddf3>
 800bb90:	4604      	mov	r4, r0
 800bb92:	460d      	mov	r5, r1
 800bb94:	f7f5 f80e 	bl	8000bb4 <__aeabi_d2iz>
 800bb98:	2200      	movs	r2, #0
 800bb9a:	4607      	mov	r7, r0
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	4620      	mov	r0, r4
 800bba0:	4629      	mov	r1, r5
 800bba2:	f7f4 ffc9 	bl	8000b38 <__aeabi_dcmplt>
 800bba6:	b140      	cbz	r0, 800bbba <_dtoa_r+0x16a>
 800bba8:	4638      	mov	r0, r7
 800bbaa:	f7f4 fce9 	bl	8000580 <__aeabi_i2d>
 800bbae:	4622      	mov	r2, r4
 800bbb0:	462b      	mov	r3, r5
 800bbb2:	f7f4 ffb7 	bl	8000b24 <__aeabi_dcmpeq>
 800bbb6:	b900      	cbnz	r0, 800bbba <_dtoa_r+0x16a>
 800bbb8:	3f01      	subs	r7, #1
 800bbba:	2f16      	cmp	r7, #22
 800bbbc:	d854      	bhi.n	800bc68 <_dtoa_r+0x218>
 800bbbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bbc2:	4b60      	ldr	r3, [pc, #384]	@ (800bd44 <_dtoa_r+0x2f4>)
 800bbc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbcc:	f7f4 ffb4 	bl	8000b38 <__aeabi_dcmplt>
 800bbd0:	2800      	cmp	r0, #0
 800bbd2:	d04b      	beq.n	800bc6c <_dtoa_r+0x21c>
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	3f01      	subs	r7, #1
 800bbd8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bbda:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bbdc:	1b9b      	subs	r3, r3, r6
 800bbde:	1e5a      	subs	r2, r3, #1
 800bbe0:	bf49      	itett	mi
 800bbe2:	f1c3 0301 	rsbmi	r3, r3, #1
 800bbe6:	2300      	movpl	r3, #0
 800bbe8:	9304      	strmi	r3, [sp, #16]
 800bbea:	2300      	movmi	r3, #0
 800bbec:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbee:	bf54      	ite	pl
 800bbf0:	9304      	strpl	r3, [sp, #16]
 800bbf2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800bbf4:	2f00      	cmp	r7, #0
 800bbf6:	db3b      	blt.n	800bc70 <_dtoa_r+0x220>
 800bbf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbfa:	970e      	str	r7, [sp, #56]	@ 0x38
 800bbfc:	443b      	add	r3, r7
 800bbfe:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc00:	2300      	movs	r3, #0
 800bc02:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc04:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bc06:	2b09      	cmp	r3, #9
 800bc08:	d865      	bhi.n	800bcd6 <_dtoa_r+0x286>
 800bc0a:	2b05      	cmp	r3, #5
 800bc0c:	bfc4      	itt	gt
 800bc0e:	3b04      	subgt	r3, #4
 800bc10:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800bc12:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bc14:	bfc8      	it	gt
 800bc16:	2400      	movgt	r4, #0
 800bc18:	f1a3 0302 	sub.w	r3, r3, #2
 800bc1c:	bfd8      	it	le
 800bc1e:	2401      	movle	r4, #1
 800bc20:	2b03      	cmp	r3, #3
 800bc22:	d864      	bhi.n	800bcee <_dtoa_r+0x29e>
 800bc24:	e8df f003 	tbb	[pc, r3]
 800bc28:	2c385553 	.word	0x2c385553
 800bc2c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bc30:	441e      	add	r6, r3
 800bc32:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bc36:	2b20      	cmp	r3, #32
 800bc38:	bfc1      	itttt	gt
 800bc3a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bc3e:	fa08 f803 	lslgt.w	r8, r8, r3
 800bc42:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bc46:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bc4a:	bfd6      	itet	le
 800bc4c:	f1c3 0320 	rsble	r3, r3, #32
 800bc50:	ea48 0003 	orrgt.w	r0, r8, r3
 800bc54:	fa04 f003 	lslle.w	r0, r4, r3
 800bc58:	f7f4 fc82 	bl	8000560 <__aeabi_ui2d>
 800bc5c:	2201      	movs	r2, #1
 800bc5e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bc62:	3e01      	subs	r6, #1
 800bc64:	9212      	str	r2, [sp, #72]	@ 0x48
 800bc66:	e774      	b.n	800bb52 <_dtoa_r+0x102>
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e7b5      	b.n	800bbd8 <_dtoa_r+0x188>
 800bc6c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800bc6e:	e7b4      	b.n	800bbda <_dtoa_r+0x18a>
 800bc70:	9b04      	ldr	r3, [sp, #16]
 800bc72:	1bdb      	subs	r3, r3, r7
 800bc74:	9304      	str	r3, [sp, #16]
 800bc76:	427b      	negs	r3, r7
 800bc78:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	930e      	str	r3, [sp, #56]	@ 0x38
 800bc7e:	e7c1      	b.n	800bc04 <_dtoa_r+0x1b4>
 800bc80:	2301      	movs	r3, #1
 800bc82:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bc86:	eb07 0b03 	add.w	fp, r7, r3
 800bc8a:	f10b 0301 	add.w	r3, fp, #1
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	9308      	str	r3, [sp, #32]
 800bc92:	bfb8      	it	lt
 800bc94:	2301      	movlt	r3, #1
 800bc96:	e006      	b.n	800bca6 <_dtoa_r+0x256>
 800bc98:	2301      	movs	r3, #1
 800bc9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	dd28      	ble.n	800bcf4 <_dtoa_r+0x2a4>
 800bca2:	469b      	mov	fp, r3
 800bca4:	9308      	str	r3, [sp, #32]
 800bca6:	2100      	movs	r1, #0
 800bca8:	2204      	movs	r2, #4
 800bcaa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bcae:	f102 0514 	add.w	r5, r2, #20
 800bcb2:	429d      	cmp	r5, r3
 800bcb4:	d926      	bls.n	800bd04 <_dtoa_r+0x2b4>
 800bcb6:	6041      	str	r1, [r0, #4]
 800bcb8:	4648      	mov	r0, r9
 800bcba:	f000 fd9b 	bl	800c7f4 <_Balloc>
 800bcbe:	4682      	mov	sl, r0
 800bcc0:	2800      	cmp	r0, #0
 800bcc2:	d143      	bne.n	800bd4c <_dtoa_r+0x2fc>
 800bcc4:	4602      	mov	r2, r0
 800bcc6:	f240 11af 	movw	r1, #431	@ 0x1af
 800bcca:	4b1f      	ldr	r3, [pc, #124]	@ (800bd48 <_dtoa_r+0x2f8>)
 800bccc:	e6d4      	b.n	800ba78 <_dtoa_r+0x28>
 800bcce:	2300      	movs	r3, #0
 800bcd0:	e7e3      	b.n	800bc9a <_dtoa_r+0x24a>
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	e7d5      	b.n	800bc82 <_dtoa_r+0x232>
 800bcd6:	2401      	movs	r4, #1
 800bcd8:	2300      	movs	r3, #0
 800bcda:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bcdc:	9320      	str	r3, [sp, #128]	@ 0x80
 800bcde:	f04f 3bff 	mov.w	fp, #4294967295
 800bce2:	2200      	movs	r2, #0
 800bce4:	2312      	movs	r3, #18
 800bce6:	f8cd b020 	str.w	fp, [sp, #32]
 800bcea:	9221      	str	r2, [sp, #132]	@ 0x84
 800bcec:	e7db      	b.n	800bca6 <_dtoa_r+0x256>
 800bcee:	2301      	movs	r3, #1
 800bcf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bcf2:	e7f4      	b.n	800bcde <_dtoa_r+0x28e>
 800bcf4:	f04f 0b01 	mov.w	fp, #1
 800bcf8:	465b      	mov	r3, fp
 800bcfa:	f8cd b020 	str.w	fp, [sp, #32]
 800bcfe:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800bd02:	e7d0      	b.n	800bca6 <_dtoa_r+0x256>
 800bd04:	3101      	adds	r1, #1
 800bd06:	0052      	lsls	r2, r2, #1
 800bd08:	e7d1      	b.n	800bcae <_dtoa_r+0x25e>
 800bd0a:	bf00      	nop
 800bd0c:	f3af 8000 	nop.w
 800bd10:	636f4361 	.word	0x636f4361
 800bd14:	3fd287a7 	.word	0x3fd287a7
 800bd18:	8b60c8b3 	.word	0x8b60c8b3
 800bd1c:	3fc68a28 	.word	0x3fc68a28
 800bd20:	509f79fb 	.word	0x509f79fb
 800bd24:	3fd34413 	.word	0x3fd34413
 800bd28:	0800e4dd 	.word	0x0800e4dd
 800bd2c:	0800e4f4 	.word	0x0800e4f4
 800bd30:	7ff00000 	.word	0x7ff00000
 800bd34:	0800e4d9 	.word	0x0800e4d9
 800bd38:	0800e5de 	.word	0x0800e5de
 800bd3c:	0800e5dd 	.word	0x0800e5dd
 800bd40:	3ff80000 	.word	0x3ff80000
 800bd44:	0800e660 	.word	0x0800e660
 800bd48:	0800e54c 	.word	0x0800e54c
 800bd4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bd50:	6018      	str	r0, [r3, #0]
 800bd52:	9b08      	ldr	r3, [sp, #32]
 800bd54:	2b0e      	cmp	r3, #14
 800bd56:	f200 80a1 	bhi.w	800be9c <_dtoa_r+0x44c>
 800bd5a:	2c00      	cmp	r4, #0
 800bd5c:	f000 809e 	beq.w	800be9c <_dtoa_r+0x44c>
 800bd60:	2f00      	cmp	r7, #0
 800bd62:	dd33      	ble.n	800bdcc <_dtoa_r+0x37c>
 800bd64:	4b9c      	ldr	r3, [pc, #624]	@ (800bfd8 <_dtoa_r+0x588>)
 800bd66:	f007 020f 	and.w	r2, r7, #15
 800bd6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd6e:	05f8      	lsls	r0, r7, #23
 800bd70:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bd74:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800bd78:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bd7c:	d516      	bpl.n	800bdac <_dtoa_r+0x35c>
 800bd7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bd82:	4b96      	ldr	r3, [pc, #600]	@ (800bfdc <_dtoa_r+0x58c>)
 800bd84:	2603      	movs	r6, #3
 800bd86:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bd8a:	f7f4 fd8d 	bl	80008a8 <__aeabi_ddiv>
 800bd8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bd92:	f004 040f 	and.w	r4, r4, #15
 800bd96:	4d91      	ldr	r5, [pc, #580]	@ (800bfdc <_dtoa_r+0x58c>)
 800bd98:	b954      	cbnz	r4, 800bdb0 <_dtoa_r+0x360>
 800bd9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bd9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bda2:	f7f4 fd81 	bl	80008a8 <__aeabi_ddiv>
 800bda6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bdaa:	e028      	b.n	800bdfe <_dtoa_r+0x3ae>
 800bdac:	2602      	movs	r6, #2
 800bdae:	e7f2      	b.n	800bd96 <_dtoa_r+0x346>
 800bdb0:	07e1      	lsls	r1, r4, #31
 800bdb2:	d508      	bpl.n	800bdc6 <_dtoa_r+0x376>
 800bdb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bdb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bdbc:	f7f4 fc4a 	bl	8000654 <__aeabi_dmul>
 800bdc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bdc4:	3601      	adds	r6, #1
 800bdc6:	1064      	asrs	r4, r4, #1
 800bdc8:	3508      	adds	r5, #8
 800bdca:	e7e5      	b.n	800bd98 <_dtoa_r+0x348>
 800bdcc:	f000 80af 	beq.w	800bf2e <_dtoa_r+0x4de>
 800bdd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bdd4:	427c      	negs	r4, r7
 800bdd6:	4b80      	ldr	r3, [pc, #512]	@ (800bfd8 <_dtoa_r+0x588>)
 800bdd8:	f004 020f 	and.w	r2, r4, #15
 800bddc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bde0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde4:	f7f4 fc36 	bl	8000654 <__aeabi_dmul>
 800bde8:	2602      	movs	r6, #2
 800bdea:	2300      	movs	r3, #0
 800bdec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bdf0:	4d7a      	ldr	r5, [pc, #488]	@ (800bfdc <_dtoa_r+0x58c>)
 800bdf2:	1124      	asrs	r4, r4, #4
 800bdf4:	2c00      	cmp	r4, #0
 800bdf6:	f040 808f 	bne.w	800bf18 <_dtoa_r+0x4c8>
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d1d3      	bne.n	800bda6 <_dtoa_r+0x356>
 800bdfe:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800be02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be04:	2b00      	cmp	r3, #0
 800be06:	f000 8094 	beq.w	800bf32 <_dtoa_r+0x4e2>
 800be0a:	2200      	movs	r2, #0
 800be0c:	4620      	mov	r0, r4
 800be0e:	4629      	mov	r1, r5
 800be10:	4b73      	ldr	r3, [pc, #460]	@ (800bfe0 <_dtoa_r+0x590>)
 800be12:	f7f4 fe91 	bl	8000b38 <__aeabi_dcmplt>
 800be16:	2800      	cmp	r0, #0
 800be18:	f000 808b 	beq.w	800bf32 <_dtoa_r+0x4e2>
 800be1c:	9b08      	ldr	r3, [sp, #32]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	f000 8087 	beq.w	800bf32 <_dtoa_r+0x4e2>
 800be24:	f1bb 0f00 	cmp.w	fp, #0
 800be28:	dd34      	ble.n	800be94 <_dtoa_r+0x444>
 800be2a:	4620      	mov	r0, r4
 800be2c:	2200      	movs	r2, #0
 800be2e:	4629      	mov	r1, r5
 800be30:	4b6c      	ldr	r3, [pc, #432]	@ (800bfe4 <_dtoa_r+0x594>)
 800be32:	f7f4 fc0f 	bl	8000654 <__aeabi_dmul>
 800be36:	465c      	mov	r4, fp
 800be38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800be3c:	f107 38ff 	add.w	r8, r7, #4294967295
 800be40:	3601      	adds	r6, #1
 800be42:	4630      	mov	r0, r6
 800be44:	f7f4 fb9c 	bl	8000580 <__aeabi_i2d>
 800be48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800be4c:	f7f4 fc02 	bl	8000654 <__aeabi_dmul>
 800be50:	2200      	movs	r2, #0
 800be52:	4b65      	ldr	r3, [pc, #404]	@ (800bfe8 <_dtoa_r+0x598>)
 800be54:	f7f4 fa48 	bl	80002e8 <__adddf3>
 800be58:	4605      	mov	r5, r0
 800be5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800be5e:	2c00      	cmp	r4, #0
 800be60:	d16a      	bne.n	800bf38 <_dtoa_r+0x4e8>
 800be62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be66:	2200      	movs	r2, #0
 800be68:	4b60      	ldr	r3, [pc, #384]	@ (800bfec <_dtoa_r+0x59c>)
 800be6a:	f7f4 fa3b 	bl	80002e4 <__aeabi_dsub>
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800be76:	462a      	mov	r2, r5
 800be78:	4633      	mov	r3, r6
 800be7a:	f7f4 fe7b 	bl	8000b74 <__aeabi_dcmpgt>
 800be7e:	2800      	cmp	r0, #0
 800be80:	f040 8298 	bne.w	800c3b4 <_dtoa_r+0x964>
 800be84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be88:	462a      	mov	r2, r5
 800be8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800be8e:	f7f4 fe53 	bl	8000b38 <__aeabi_dcmplt>
 800be92:	bb38      	cbnz	r0, 800bee4 <_dtoa_r+0x494>
 800be94:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800be98:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800be9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	f2c0 8157 	blt.w	800c152 <_dtoa_r+0x702>
 800bea4:	2f0e      	cmp	r7, #14
 800bea6:	f300 8154 	bgt.w	800c152 <_dtoa_r+0x702>
 800beaa:	4b4b      	ldr	r3, [pc, #300]	@ (800bfd8 <_dtoa_r+0x588>)
 800beac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800beb0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800beb4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800beb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800beba:	2b00      	cmp	r3, #0
 800bebc:	f280 80e5 	bge.w	800c08a <_dtoa_r+0x63a>
 800bec0:	9b08      	ldr	r3, [sp, #32]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	f300 80e1 	bgt.w	800c08a <_dtoa_r+0x63a>
 800bec8:	d10c      	bne.n	800bee4 <_dtoa_r+0x494>
 800beca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bece:	2200      	movs	r2, #0
 800bed0:	4b46      	ldr	r3, [pc, #280]	@ (800bfec <_dtoa_r+0x59c>)
 800bed2:	f7f4 fbbf 	bl	8000654 <__aeabi_dmul>
 800bed6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800beda:	f7f4 fe41 	bl	8000b60 <__aeabi_dcmpge>
 800bede:	2800      	cmp	r0, #0
 800bee0:	f000 8266 	beq.w	800c3b0 <_dtoa_r+0x960>
 800bee4:	2400      	movs	r4, #0
 800bee6:	4625      	mov	r5, r4
 800bee8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800beea:	4656      	mov	r6, sl
 800beec:	ea6f 0803 	mvn.w	r8, r3
 800bef0:	2700      	movs	r7, #0
 800bef2:	4621      	mov	r1, r4
 800bef4:	4648      	mov	r0, r9
 800bef6:	f000 fcbd 	bl	800c874 <_Bfree>
 800befa:	2d00      	cmp	r5, #0
 800befc:	f000 80bd 	beq.w	800c07a <_dtoa_r+0x62a>
 800bf00:	b12f      	cbz	r7, 800bf0e <_dtoa_r+0x4be>
 800bf02:	42af      	cmp	r7, r5
 800bf04:	d003      	beq.n	800bf0e <_dtoa_r+0x4be>
 800bf06:	4639      	mov	r1, r7
 800bf08:	4648      	mov	r0, r9
 800bf0a:	f000 fcb3 	bl	800c874 <_Bfree>
 800bf0e:	4629      	mov	r1, r5
 800bf10:	4648      	mov	r0, r9
 800bf12:	f000 fcaf 	bl	800c874 <_Bfree>
 800bf16:	e0b0      	b.n	800c07a <_dtoa_r+0x62a>
 800bf18:	07e2      	lsls	r2, r4, #31
 800bf1a:	d505      	bpl.n	800bf28 <_dtoa_r+0x4d8>
 800bf1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bf20:	f7f4 fb98 	bl	8000654 <__aeabi_dmul>
 800bf24:	2301      	movs	r3, #1
 800bf26:	3601      	adds	r6, #1
 800bf28:	1064      	asrs	r4, r4, #1
 800bf2a:	3508      	adds	r5, #8
 800bf2c:	e762      	b.n	800bdf4 <_dtoa_r+0x3a4>
 800bf2e:	2602      	movs	r6, #2
 800bf30:	e765      	b.n	800bdfe <_dtoa_r+0x3ae>
 800bf32:	46b8      	mov	r8, r7
 800bf34:	9c08      	ldr	r4, [sp, #32]
 800bf36:	e784      	b.n	800be42 <_dtoa_r+0x3f2>
 800bf38:	4b27      	ldr	r3, [pc, #156]	@ (800bfd8 <_dtoa_r+0x588>)
 800bf3a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bf3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bf40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bf44:	4454      	add	r4, sl
 800bf46:	2900      	cmp	r1, #0
 800bf48:	d054      	beq.n	800bff4 <_dtoa_r+0x5a4>
 800bf4a:	2000      	movs	r0, #0
 800bf4c:	4928      	ldr	r1, [pc, #160]	@ (800bff0 <_dtoa_r+0x5a0>)
 800bf4e:	f7f4 fcab 	bl	80008a8 <__aeabi_ddiv>
 800bf52:	4633      	mov	r3, r6
 800bf54:	462a      	mov	r2, r5
 800bf56:	f7f4 f9c5 	bl	80002e4 <__aeabi_dsub>
 800bf5a:	4656      	mov	r6, sl
 800bf5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bf60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf64:	f7f4 fe26 	bl	8000bb4 <__aeabi_d2iz>
 800bf68:	4605      	mov	r5, r0
 800bf6a:	f7f4 fb09 	bl	8000580 <__aeabi_i2d>
 800bf6e:	4602      	mov	r2, r0
 800bf70:	460b      	mov	r3, r1
 800bf72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf76:	f7f4 f9b5 	bl	80002e4 <__aeabi_dsub>
 800bf7a:	4602      	mov	r2, r0
 800bf7c:	460b      	mov	r3, r1
 800bf7e:	3530      	adds	r5, #48	@ 0x30
 800bf80:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bf84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bf88:	f806 5b01 	strb.w	r5, [r6], #1
 800bf8c:	f7f4 fdd4 	bl	8000b38 <__aeabi_dcmplt>
 800bf90:	2800      	cmp	r0, #0
 800bf92:	d172      	bne.n	800c07a <_dtoa_r+0x62a>
 800bf94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf98:	2000      	movs	r0, #0
 800bf9a:	4911      	ldr	r1, [pc, #68]	@ (800bfe0 <_dtoa_r+0x590>)
 800bf9c:	f7f4 f9a2 	bl	80002e4 <__aeabi_dsub>
 800bfa0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bfa4:	f7f4 fdc8 	bl	8000b38 <__aeabi_dcmplt>
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	f040 80b4 	bne.w	800c116 <_dtoa_r+0x6c6>
 800bfae:	42a6      	cmp	r6, r4
 800bfb0:	f43f af70 	beq.w	800be94 <_dtoa_r+0x444>
 800bfb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bfb8:	2200      	movs	r2, #0
 800bfba:	4b0a      	ldr	r3, [pc, #40]	@ (800bfe4 <_dtoa_r+0x594>)
 800bfbc:	f7f4 fb4a 	bl	8000654 <__aeabi_dmul>
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bfc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bfca:	4b06      	ldr	r3, [pc, #24]	@ (800bfe4 <_dtoa_r+0x594>)
 800bfcc:	f7f4 fb42 	bl	8000654 <__aeabi_dmul>
 800bfd0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bfd4:	e7c4      	b.n	800bf60 <_dtoa_r+0x510>
 800bfd6:	bf00      	nop
 800bfd8:	0800e660 	.word	0x0800e660
 800bfdc:	0800e638 	.word	0x0800e638
 800bfe0:	3ff00000 	.word	0x3ff00000
 800bfe4:	40240000 	.word	0x40240000
 800bfe8:	401c0000 	.word	0x401c0000
 800bfec:	40140000 	.word	0x40140000
 800bff0:	3fe00000 	.word	0x3fe00000
 800bff4:	4631      	mov	r1, r6
 800bff6:	4628      	mov	r0, r5
 800bff8:	f7f4 fb2c 	bl	8000654 <__aeabi_dmul>
 800bffc:	4656      	mov	r6, sl
 800bffe:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c002:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c004:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c008:	f7f4 fdd4 	bl	8000bb4 <__aeabi_d2iz>
 800c00c:	4605      	mov	r5, r0
 800c00e:	f7f4 fab7 	bl	8000580 <__aeabi_i2d>
 800c012:	4602      	mov	r2, r0
 800c014:	460b      	mov	r3, r1
 800c016:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c01a:	f7f4 f963 	bl	80002e4 <__aeabi_dsub>
 800c01e:	4602      	mov	r2, r0
 800c020:	460b      	mov	r3, r1
 800c022:	3530      	adds	r5, #48	@ 0x30
 800c024:	f806 5b01 	strb.w	r5, [r6], #1
 800c028:	42a6      	cmp	r6, r4
 800c02a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c02e:	f04f 0200 	mov.w	r2, #0
 800c032:	d124      	bne.n	800c07e <_dtoa_r+0x62e>
 800c034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c038:	4bae      	ldr	r3, [pc, #696]	@ (800c2f4 <_dtoa_r+0x8a4>)
 800c03a:	f7f4 f955 	bl	80002e8 <__adddf3>
 800c03e:	4602      	mov	r2, r0
 800c040:	460b      	mov	r3, r1
 800c042:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c046:	f7f4 fd95 	bl	8000b74 <__aeabi_dcmpgt>
 800c04a:	2800      	cmp	r0, #0
 800c04c:	d163      	bne.n	800c116 <_dtoa_r+0x6c6>
 800c04e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c052:	2000      	movs	r0, #0
 800c054:	49a7      	ldr	r1, [pc, #668]	@ (800c2f4 <_dtoa_r+0x8a4>)
 800c056:	f7f4 f945 	bl	80002e4 <__aeabi_dsub>
 800c05a:	4602      	mov	r2, r0
 800c05c:	460b      	mov	r3, r1
 800c05e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c062:	f7f4 fd69 	bl	8000b38 <__aeabi_dcmplt>
 800c066:	2800      	cmp	r0, #0
 800c068:	f43f af14 	beq.w	800be94 <_dtoa_r+0x444>
 800c06c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c06e:	1e73      	subs	r3, r6, #1
 800c070:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c072:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c076:	2b30      	cmp	r3, #48	@ 0x30
 800c078:	d0f8      	beq.n	800c06c <_dtoa_r+0x61c>
 800c07a:	4647      	mov	r7, r8
 800c07c:	e03b      	b.n	800c0f6 <_dtoa_r+0x6a6>
 800c07e:	4b9e      	ldr	r3, [pc, #632]	@ (800c2f8 <_dtoa_r+0x8a8>)
 800c080:	f7f4 fae8 	bl	8000654 <__aeabi_dmul>
 800c084:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c088:	e7bc      	b.n	800c004 <_dtoa_r+0x5b4>
 800c08a:	4656      	mov	r6, sl
 800c08c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800c090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c094:	4620      	mov	r0, r4
 800c096:	4629      	mov	r1, r5
 800c098:	f7f4 fc06 	bl	80008a8 <__aeabi_ddiv>
 800c09c:	f7f4 fd8a 	bl	8000bb4 <__aeabi_d2iz>
 800c0a0:	4680      	mov	r8, r0
 800c0a2:	f7f4 fa6d 	bl	8000580 <__aeabi_i2d>
 800c0a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0aa:	f7f4 fad3 	bl	8000654 <__aeabi_dmul>
 800c0ae:	4602      	mov	r2, r0
 800c0b0:	460b      	mov	r3, r1
 800c0b2:	4620      	mov	r0, r4
 800c0b4:	4629      	mov	r1, r5
 800c0b6:	f7f4 f915 	bl	80002e4 <__aeabi_dsub>
 800c0ba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c0be:	9d08      	ldr	r5, [sp, #32]
 800c0c0:	f806 4b01 	strb.w	r4, [r6], #1
 800c0c4:	eba6 040a 	sub.w	r4, r6, sl
 800c0c8:	42a5      	cmp	r5, r4
 800c0ca:	4602      	mov	r2, r0
 800c0cc:	460b      	mov	r3, r1
 800c0ce:	d133      	bne.n	800c138 <_dtoa_r+0x6e8>
 800c0d0:	f7f4 f90a 	bl	80002e8 <__adddf3>
 800c0d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0d8:	4604      	mov	r4, r0
 800c0da:	460d      	mov	r5, r1
 800c0dc:	f7f4 fd4a 	bl	8000b74 <__aeabi_dcmpgt>
 800c0e0:	b9c0      	cbnz	r0, 800c114 <_dtoa_r+0x6c4>
 800c0e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	4629      	mov	r1, r5
 800c0ea:	f7f4 fd1b 	bl	8000b24 <__aeabi_dcmpeq>
 800c0ee:	b110      	cbz	r0, 800c0f6 <_dtoa_r+0x6a6>
 800c0f0:	f018 0f01 	tst.w	r8, #1
 800c0f4:	d10e      	bne.n	800c114 <_dtoa_r+0x6c4>
 800c0f6:	4648      	mov	r0, r9
 800c0f8:	9903      	ldr	r1, [sp, #12]
 800c0fa:	f000 fbbb 	bl	800c874 <_Bfree>
 800c0fe:	2300      	movs	r3, #0
 800c100:	7033      	strb	r3, [r6, #0]
 800c102:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c104:	3701      	adds	r7, #1
 800c106:	601f      	str	r7, [r3, #0]
 800c108:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	f000 824b 	beq.w	800c5a6 <_dtoa_r+0xb56>
 800c110:	601e      	str	r6, [r3, #0]
 800c112:	e248      	b.n	800c5a6 <_dtoa_r+0xb56>
 800c114:	46b8      	mov	r8, r7
 800c116:	4633      	mov	r3, r6
 800c118:	461e      	mov	r6, r3
 800c11a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c11e:	2a39      	cmp	r2, #57	@ 0x39
 800c120:	d106      	bne.n	800c130 <_dtoa_r+0x6e0>
 800c122:	459a      	cmp	sl, r3
 800c124:	d1f8      	bne.n	800c118 <_dtoa_r+0x6c8>
 800c126:	2230      	movs	r2, #48	@ 0x30
 800c128:	f108 0801 	add.w	r8, r8, #1
 800c12c:	f88a 2000 	strb.w	r2, [sl]
 800c130:	781a      	ldrb	r2, [r3, #0]
 800c132:	3201      	adds	r2, #1
 800c134:	701a      	strb	r2, [r3, #0]
 800c136:	e7a0      	b.n	800c07a <_dtoa_r+0x62a>
 800c138:	2200      	movs	r2, #0
 800c13a:	4b6f      	ldr	r3, [pc, #444]	@ (800c2f8 <_dtoa_r+0x8a8>)
 800c13c:	f7f4 fa8a 	bl	8000654 <__aeabi_dmul>
 800c140:	2200      	movs	r2, #0
 800c142:	2300      	movs	r3, #0
 800c144:	4604      	mov	r4, r0
 800c146:	460d      	mov	r5, r1
 800c148:	f7f4 fcec 	bl	8000b24 <__aeabi_dcmpeq>
 800c14c:	2800      	cmp	r0, #0
 800c14e:	d09f      	beq.n	800c090 <_dtoa_r+0x640>
 800c150:	e7d1      	b.n	800c0f6 <_dtoa_r+0x6a6>
 800c152:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c154:	2a00      	cmp	r2, #0
 800c156:	f000 80ea 	beq.w	800c32e <_dtoa_r+0x8de>
 800c15a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c15c:	2a01      	cmp	r2, #1
 800c15e:	f300 80cd 	bgt.w	800c2fc <_dtoa_r+0x8ac>
 800c162:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c164:	2a00      	cmp	r2, #0
 800c166:	f000 80c1 	beq.w	800c2ec <_dtoa_r+0x89c>
 800c16a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c16e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c170:	9e04      	ldr	r6, [sp, #16]
 800c172:	9a04      	ldr	r2, [sp, #16]
 800c174:	2101      	movs	r1, #1
 800c176:	441a      	add	r2, r3
 800c178:	9204      	str	r2, [sp, #16]
 800c17a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c17c:	4648      	mov	r0, r9
 800c17e:	441a      	add	r2, r3
 800c180:	9209      	str	r2, [sp, #36]	@ 0x24
 800c182:	f000 fc2b 	bl	800c9dc <__i2b>
 800c186:	4605      	mov	r5, r0
 800c188:	b166      	cbz	r6, 800c1a4 <_dtoa_r+0x754>
 800c18a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	dd09      	ble.n	800c1a4 <_dtoa_r+0x754>
 800c190:	42b3      	cmp	r3, r6
 800c192:	bfa8      	it	ge
 800c194:	4633      	movge	r3, r6
 800c196:	9a04      	ldr	r2, [sp, #16]
 800c198:	1af6      	subs	r6, r6, r3
 800c19a:	1ad2      	subs	r2, r2, r3
 800c19c:	9204      	str	r2, [sp, #16]
 800c19e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1a0:	1ad3      	subs	r3, r2, r3
 800c1a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1a6:	b30b      	cbz	r3, 800c1ec <_dtoa_r+0x79c>
 800c1a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	f000 80c6 	beq.w	800c33c <_dtoa_r+0x8ec>
 800c1b0:	2c00      	cmp	r4, #0
 800c1b2:	f000 80c0 	beq.w	800c336 <_dtoa_r+0x8e6>
 800c1b6:	4629      	mov	r1, r5
 800c1b8:	4622      	mov	r2, r4
 800c1ba:	4648      	mov	r0, r9
 800c1bc:	f000 fcc6 	bl	800cb4c <__pow5mult>
 800c1c0:	9a03      	ldr	r2, [sp, #12]
 800c1c2:	4601      	mov	r1, r0
 800c1c4:	4605      	mov	r5, r0
 800c1c6:	4648      	mov	r0, r9
 800c1c8:	f000 fc1e 	bl	800ca08 <__multiply>
 800c1cc:	9903      	ldr	r1, [sp, #12]
 800c1ce:	4680      	mov	r8, r0
 800c1d0:	4648      	mov	r0, r9
 800c1d2:	f000 fb4f 	bl	800c874 <_Bfree>
 800c1d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1d8:	1b1b      	subs	r3, r3, r4
 800c1da:	930a      	str	r3, [sp, #40]	@ 0x28
 800c1dc:	f000 80b1 	beq.w	800c342 <_dtoa_r+0x8f2>
 800c1e0:	4641      	mov	r1, r8
 800c1e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c1e4:	4648      	mov	r0, r9
 800c1e6:	f000 fcb1 	bl	800cb4c <__pow5mult>
 800c1ea:	9003      	str	r0, [sp, #12]
 800c1ec:	2101      	movs	r1, #1
 800c1ee:	4648      	mov	r0, r9
 800c1f0:	f000 fbf4 	bl	800c9dc <__i2b>
 800c1f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	f000 81d8 	beq.w	800c5ae <_dtoa_r+0xb5e>
 800c1fe:	461a      	mov	r2, r3
 800c200:	4601      	mov	r1, r0
 800c202:	4648      	mov	r0, r9
 800c204:	f000 fca2 	bl	800cb4c <__pow5mult>
 800c208:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c20a:	4604      	mov	r4, r0
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	f300 809f 	bgt.w	800c350 <_dtoa_r+0x900>
 800c212:	9b06      	ldr	r3, [sp, #24]
 800c214:	2b00      	cmp	r3, #0
 800c216:	f040 8097 	bne.w	800c348 <_dtoa_r+0x8f8>
 800c21a:	9b07      	ldr	r3, [sp, #28]
 800c21c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c220:	2b00      	cmp	r3, #0
 800c222:	f040 8093 	bne.w	800c34c <_dtoa_r+0x8fc>
 800c226:	9b07      	ldr	r3, [sp, #28]
 800c228:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c22c:	0d1b      	lsrs	r3, r3, #20
 800c22e:	051b      	lsls	r3, r3, #20
 800c230:	b133      	cbz	r3, 800c240 <_dtoa_r+0x7f0>
 800c232:	9b04      	ldr	r3, [sp, #16]
 800c234:	3301      	adds	r3, #1
 800c236:	9304      	str	r3, [sp, #16]
 800c238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c23a:	3301      	adds	r3, #1
 800c23c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c23e:	2301      	movs	r3, #1
 800c240:	930a      	str	r3, [sp, #40]	@ 0x28
 800c242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c244:	2b00      	cmp	r3, #0
 800c246:	f000 81b8 	beq.w	800c5ba <_dtoa_r+0xb6a>
 800c24a:	6923      	ldr	r3, [r4, #16]
 800c24c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c250:	6918      	ldr	r0, [r3, #16]
 800c252:	f000 fb77 	bl	800c944 <__hi0bits>
 800c256:	f1c0 0020 	rsb	r0, r0, #32
 800c25a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c25c:	4418      	add	r0, r3
 800c25e:	f010 001f 	ands.w	r0, r0, #31
 800c262:	f000 8082 	beq.w	800c36a <_dtoa_r+0x91a>
 800c266:	f1c0 0320 	rsb	r3, r0, #32
 800c26a:	2b04      	cmp	r3, #4
 800c26c:	dd73      	ble.n	800c356 <_dtoa_r+0x906>
 800c26e:	9b04      	ldr	r3, [sp, #16]
 800c270:	f1c0 001c 	rsb	r0, r0, #28
 800c274:	4403      	add	r3, r0
 800c276:	9304      	str	r3, [sp, #16]
 800c278:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c27a:	4406      	add	r6, r0
 800c27c:	4403      	add	r3, r0
 800c27e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c280:	9b04      	ldr	r3, [sp, #16]
 800c282:	2b00      	cmp	r3, #0
 800c284:	dd05      	ble.n	800c292 <_dtoa_r+0x842>
 800c286:	461a      	mov	r2, r3
 800c288:	4648      	mov	r0, r9
 800c28a:	9903      	ldr	r1, [sp, #12]
 800c28c:	f000 fcb8 	bl	800cc00 <__lshift>
 800c290:	9003      	str	r0, [sp, #12]
 800c292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c294:	2b00      	cmp	r3, #0
 800c296:	dd05      	ble.n	800c2a4 <_dtoa_r+0x854>
 800c298:	4621      	mov	r1, r4
 800c29a:	461a      	mov	r2, r3
 800c29c:	4648      	mov	r0, r9
 800c29e:	f000 fcaf 	bl	800cc00 <__lshift>
 800c2a2:	4604      	mov	r4, r0
 800c2a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d061      	beq.n	800c36e <_dtoa_r+0x91e>
 800c2aa:	4621      	mov	r1, r4
 800c2ac:	9803      	ldr	r0, [sp, #12]
 800c2ae:	f000 fd13 	bl	800ccd8 <__mcmp>
 800c2b2:	2800      	cmp	r0, #0
 800c2b4:	da5b      	bge.n	800c36e <_dtoa_r+0x91e>
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	220a      	movs	r2, #10
 800c2ba:	4648      	mov	r0, r9
 800c2bc:	9903      	ldr	r1, [sp, #12]
 800c2be:	f000 fafb 	bl	800c8b8 <__multadd>
 800c2c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c2c4:	f107 38ff 	add.w	r8, r7, #4294967295
 800c2c8:	9003      	str	r0, [sp, #12]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	f000 8177 	beq.w	800c5be <_dtoa_r+0xb6e>
 800c2d0:	4629      	mov	r1, r5
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	220a      	movs	r2, #10
 800c2d6:	4648      	mov	r0, r9
 800c2d8:	f000 faee 	bl	800c8b8 <__multadd>
 800c2dc:	f1bb 0f00 	cmp.w	fp, #0
 800c2e0:	4605      	mov	r5, r0
 800c2e2:	dc6f      	bgt.n	800c3c4 <_dtoa_r+0x974>
 800c2e4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c2e6:	2b02      	cmp	r3, #2
 800c2e8:	dc49      	bgt.n	800c37e <_dtoa_r+0x92e>
 800c2ea:	e06b      	b.n	800c3c4 <_dtoa_r+0x974>
 800c2ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c2ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c2f2:	e73c      	b.n	800c16e <_dtoa_r+0x71e>
 800c2f4:	3fe00000 	.word	0x3fe00000
 800c2f8:	40240000 	.word	0x40240000
 800c2fc:	9b08      	ldr	r3, [sp, #32]
 800c2fe:	1e5c      	subs	r4, r3, #1
 800c300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c302:	42a3      	cmp	r3, r4
 800c304:	db09      	blt.n	800c31a <_dtoa_r+0x8ca>
 800c306:	1b1c      	subs	r4, r3, r4
 800c308:	9b08      	ldr	r3, [sp, #32]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	f6bf af30 	bge.w	800c170 <_dtoa_r+0x720>
 800c310:	9b04      	ldr	r3, [sp, #16]
 800c312:	9a08      	ldr	r2, [sp, #32]
 800c314:	1a9e      	subs	r6, r3, r2
 800c316:	2300      	movs	r3, #0
 800c318:	e72b      	b.n	800c172 <_dtoa_r+0x722>
 800c31a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c31c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c31e:	1ae3      	subs	r3, r4, r3
 800c320:	441a      	add	r2, r3
 800c322:	940a      	str	r4, [sp, #40]	@ 0x28
 800c324:	9e04      	ldr	r6, [sp, #16]
 800c326:	2400      	movs	r4, #0
 800c328:	9b08      	ldr	r3, [sp, #32]
 800c32a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c32c:	e721      	b.n	800c172 <_dtoa_r+0x722>
 800c32e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c330:	9e04      	ldr	r6, [sp, #16]
 800c332:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c334:	e728      	b.n	800c188 <_dtoa_r+0x738>
 800c336:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c33a:	e751      	b.n	800c1e0 <_dtoa_r+0x790>
 800c33c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c33e:	9903      	ldr	r1, [sp, #12]
 800c340:	e750      	b.n	800c1e4 <_dtoa_r+0x794>
 800c342:	f8cd 800c 	str.w	r8, [sp, #12]
 800c346:	e751      	b.n	800c1ec <_dtoa_r+0x79c>
 800c348:	2300      	movs	r3, #0
 800c34a:	e779      	b.n	800c240 <_dtoa_r+0x7f0>
 800c34c:	9b06      	ldr	r3, [sp, #24]
 800c34e:	e777      	b.n	800c240 <_dtoa_r+0x7f0>
 800c350:	2300      	movs	r3, #0
 800c352:	930a      	str	r3, [sp, #40]	@ 0x28
 800c354:	e779      	b.n	800c24a <_dtoa_r+0x7fa>
 800c356:	d093      	beq.n	800c280 <_dtoa_r+0x830>
 800c358:	9a04      	ldr	r2, [sp, #16]
 800c35a:	331c      	adds	r3, #28
 800c35c:	441a      	add	r2, r3
 800c35e:	9204      	str	r2, [sp, #16]
 800c360:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c362:	441e      	add	r6, r3
 800c364:	441a      	add	r2, r3
 800c366:	9209      	str	r2, [sp, #36]	@ 0x24
 800c368:	e78a      	b.n	800c280 <_dtoa_r+0x830>
 800c36a:	4603      	mov	r3, r0
 800c36c:	e7f4      	b.n	800c358 <_dtoa_r+0x908>
 800c36e:	9b08      	ldr	r3, [sp, #32]
 800c370:	46b8      	mov	r8, r7
 800c372:	2b00      	cmp	r3, #0
 800c374:	dc20      	bgt.n	800c3b8 <_dtoa_r+0x968>
 800c376:	469b      	mov	fp, r3
 800c378:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c37a:	2b02      	cmp	r3, #2
 800c37c:	dd1e      	ble.n	800c3bc <_dtoa_r+0x96c>
 800c37e:	f1bb 0f00 	cmp.w	fp, #0
 800c382:	f47f adb1 	bne.w	800bee8 <_dtoa_r+0x498>
 800c386:	4621      	mov	r1, r4
 800c388:	465b      	mov	r3, fp
 800c38a:	2205      	movs	r2, #5
 800c38c:	4648      	mov	r0, r9
 800c38e:	f000 fa93 	bl	800c8b8 <__multadd>
 800c392:	4601      	mov	r1, r0
 800c394:	4604      	mov	r4, r0
 800c396:	9803      	ldr	r0, [sp, #12]
 800c398:	f000 fc9e 	bl	800ccd8 <__mcmp>
 800c39c:	2800      	cmp	r0, #0
 800c39e:	f77f ada3 	ble.w	800bee8 <_dtoa_r+0x498>
 800c3a2:	4656      	mov	r6, sl
 800c3a4:	2331      	movs	r3, #49	@ 0x31
 800c3a6:	f108 0801 	add.w	r8, r8, #1
 800c3aa:	f806 3b01 	strb.w	r3, [r6], #1
 800c3ae:	e59f      	b.n	800bef0 <_dtoa_r+0x4a0>
 800c3b0:	46b8      	mov	r8, r7
 800c3b2:	9c08      	ldr	r4, [sp, #32]
 800c3b4:	4625      	mov	r5, r4
 800c3b6:	e7f4      	b.n	800c3a2 <_dtoa_r+0x952>
 800c3b8:	f8dd b020 	ldr.w	fp, [sp, #32]
 800c3bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	f000 8101 	beq.w	800c5c6 <_dtoa_r+0xb76>
 800c3c4:	2e00      	cmp	r6, #0
 800c3c6:	dd05      	ble.n	800c3d4 <_dtoa_r+0x984>
 800c3c8:	4629      	mov	r1, r5
 800c3ca:	4632      	mov	r2, r6
 800c3cc:	4648      	mov	r0, r9
 800c3ce:	f000 fc17 	bl	800cc00 <__lshift>
 800c3d2:	4605      	mov	r5, r0
 800c3d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d05c      	beq.n	800c494 <_dtoa_r+0xa44>
 800c3da:	4648      	mov	r0, r9
 800c3dc:	6869      	ldr	r1, [r5, #4]
 800c3de:	f000 fa09 	bl	800c7f4 <_Balloc>
 800c3e2:	4606      	mov	r6, r0
 800c3e4:	b928      	cbnz	r0, 800c3f2 <_dtoa_r+0x9a2>
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c3ec:	4b80      	ldr	r3, [pc, #512]	@ (800c5f0 <_dtoa_r+0xba0>)
 800c3ee:	f7ff bb43 	b.w	800ba78 <_dtoa_r+0x28>
 800c3f2:	692a      	ldr	r2, [r5, #16]
 800c3f4:	f105 010c 	add.w	r1, r5, #12
 800c3f8:	3202      	adds	r2, #2
 800c3fa:	0092      	lsls	r2, r2, #2
 800c3fc:	300c      	adds	r0, #12
 800c3fe:	f7ff fa8e 	bl	800b91e <memcpy>
 800c402:	2201      	movs	r2, #1
 800c404:	4631      	mov	r1, r6
 800c406:	4648      	mov	r0, r9
 800c408:	f000 fbfa 	bl	800cc00 <__lshift>
 800c40c:	462f      	mov	r7, r5
 800c40e:	4605      	mov	r5, r0
 800c410:	f10a 0301 	add.w	r3, sl, #1
 800c414:	9304      	str	r3, [sp, #16]
 800c416:	eb0a 030b 	add.w	r3, sl, fp
 800c41a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c41c:	9b06      	ldr	r3, [sp, #24]
 800c41e:	f003 0301 	and.w	r3, r3, #1
 800c422:	9309      	str	r3, [sp, #36]	@ 0x24
 800c424:	9b04      	ldr	r3, [sp, #16]
 800c426:	4621      	mov	r1, r4
 800c428:	9803      	ldr	r0, [sp, #12]
 800c42a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c42e:	f7ff fa84 	bl	800b93a <quorem>
 800c432:	4603      	mov	r3, r0
 800c434:	4639      	mov	r1, r7
 800c436:	3330      	adds	r3, #48	@ 0x30
 800c438:	9006      	str	r0, [sp, #24]
 800c43a:	9803      	ldr	r0, [sp, #12]
 800c43c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c43e:	f000 fc4b 	bl	800ccd8 <__mcmp>
 800c442:	462a      	mov	r2, r5
 800c444:	9008      	str	r0, [sp, #32]
 800c446:	4621      	mov	r1, r4
 800c448:	4648      	mov	r0, r9
 800c44a:	f000 fc61 	bl	800cd10 <__mdiff>
 800c44e:	68c2      	ldr	r2, [r0, #12]
 800c450:	4606      	mov	r6, r0
 800c452:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c454:	bb02      	cbnz	r2, 800c498 <_dtoa_r+0xa48>
 800c456:	4601      	mov	r1, r0
 800c458:	9803      	ldr	r0, [sp, #12]
 800c45a:	f000 fc3d 	bl	800ccd8 <__mcmp>
 800c45e:	4602      	mov	r2, r0
 800c460:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c462:	4631      	mov	r1, r6
 800c464:	4648      	mov	r0, r9
 800c466:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800c46a:	f000 fa03 	bl	800c874 <_Bfree>
 800c46e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c470:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c472:	9e04      	ldr	r6, [sp, #16]
 800c474:	ea42 0103 	orr.w	r1, r2, r3
 800c478:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c47a:	4319      	orrs	r1, r3
 800c47c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c47e:	d10d      	bne.n	800c49c <_dtoa_r+0xa4c>
 800c480:	2b39      	cmp	r3, #57	@ 0x39
 800c482:	d027      	beq.n	800c4d4 <_dtoa_r+0xa84>
 800c484:	9a08      	ldr	r2, [sp, #32]
 800c486:	2a00      	cmp	r2, #0
 800c488:	dd01      	ble.n	800c48e <_dtoa_r+0xa3e>
 800c48a:	9b06      	ldr	r3, [sp, #24]
 800c48c:	3331      	adds	r3, #49	@ 0x31
 800c48e:	f88b 3000 	strb.w	r3, [fp]
 800c492:	e52e      	b.n	800bef2 <_dtoa_r+0x4a2>
 800c494:	4628      	mov	r0, r5
 800c496:	e7b9      	b.n	800c40c <_dtoa_r+0x9bc>
 800c498:	2201      	movs	r2, #1
 800c49a:	e7e2      	b.n	800c462 <_dtoa_r+0xa12>
 800c49c:	9908      	ldr	r1, [sp, #32]
 800c49e:	2900      	cmp	r1, #0
 800c4a0:	db04      	blt.n	800c4ac <_dtoa_r+0xa5c>
 800c4a2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800c4a4:	4301      	orrs	r1, r0
 800c4a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4a8:	4301      	orrs	r1, r0
 800c4aa:	d120      	bne.n	800c4ee <_dtoa_r+0xa9e>
 800c4ac:	2a00      	cmp	r2, #0
 800c4ae:	ddee      	ble.n	800c48e <_dtoa_r+0xa3e>
 800c4b0:	2201      	movs	r2, #1
 800c4b2:	9903      	ldr	r1, [sp, #12]
 800c4b4:	4648      	mov	r0, r9
 800c4b6:	9304      	str	r3, [sp, #16]
 800c4b8:	f000 fba2 	bl	800cc00 <__lshift>
 800c4bc:	4621      	mov	r1, r4
 800c4be:	9003      	str	r0, [sp, #12]
 800c4c0:	f000 fc0a 	bl	800ccd8 <__mcmp>
 800c4c4:	2800      	cmp	r0, #0
 800c4c6:	9b04      	ldr	r3, [sp, #16]
 800c4c8:	dc02      	bgt.n	800c4d0 <_dtoa_r+0xa80>
 800c4ca:	d1e0      	bne.n	800c48e <_dtoa_r+0xa3e>
 800c4cc:	07da      	lsls	r2, r3, #31
 800c4ce:	d5de      	bpl.n	800c48e <_dtoa_r+0xa3e>
 800c4d0:	2b39      	cmp	r3, #57	@ 0x39
 800c4d2:	d1da      	bne.n	800c48a <_dtoa_r+0xa3a>
 800c4d4:	2339      	movs	r3, #57	@ 0x39
 800c4d6:	f88b 3000 	strb.w	r3, [fp]
 800c4da:	4633      	mov	r3, r6
 800c4dc:	461e      	mov	r6, r3
 800c4de:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c4e2:	3b01      	subs	r3, #1
 800c4e4:	2a39      	cmp	r2, #57	@ 0x39
 800c4e6:	d04e      	beq.n	800c586 <_dtoa_r+0xb36>
 800c4e8:	3201      	adds	r2, #1
 800c4ea:	701a      	strb	r2, [r3, #0]
 800c4ec:	e501      	b.n	800bef2 <_dtoa_r+0x4a2>
 800c4ee:	2a00      	cmp	r2, #0
 800c4f0:	dd03      	ble.n	800c4fa <_dtoa_r+0xaaa>
 800c4f2:	2b39      	cmp	r3, #57	@ 0x39
 800c4f4:	d0ee      	beq.n	800c4d4 <_dtoa_r+0xa84>
 800c4f6:	3301      	adds	r3, #1
 800c4f8:	e7c9      	b.n	800c48e <_dtoa_r+0xa3e>
 800c4fa:	9a04      	ldr	r2, [sp, #16]
 800c4fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c4fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c502:	428a      	cmp	r2, r1
 800c504:	d028      	beq.n	800c558 <_dtoa_r+0xb08>
 800c506:	2300      	movs	r3, #0
 800c508:	220a      	movs	r2, #10
 800c50a:	9903      	ldr	r1, [sp, #12]
 800c50c:	4648      	mov	r0, r9
 800c50e:	f000 f9d3 	bl	800c8b8 <__multadd>
 800c512:	42af      	cmp	r7, r5
 800c514:	9003      	str	r0, [sp, #12]
 800c516:	f04f 0300 	mov.w	r3, #0
 800c51a:	f04f 020a 	mov.w	r2, #10
 800c51e:	4639      	mov	r1, r7
 800c520:	4648      	mov	r0, r9
 800c522:	d107      	bne.n	800c534 <_dtoa_r+0xae4>
 800c524:	f000 f9c8 	bl	800c8b8 <__multadd>
 800c528:	4607      	mov	r7, r0
 800c52a:	4605      	mov	r5, r0
 800c52c:	9b04      	ldr	r3, [sp, #16]
 800c52e:	3301      	adds	r3, #1
 800c530:	9304      	str	r3, [sp, #16]
 800c532:	e777      	b.n	800c424 <_dtoa_r+0x9d4>
 800c534:	f000 f9c0 	bl	800c8b8 <__multadd>
 800c538:	4629      	mov	r1, r5
 800c53a:	4607      	mov	r7, r0
 800c53c:	2300      	movs	r3, #0
 800c53e:	220a      	movs	r2, #10
 800c540:	4648      	mov	r0, r9
 800c542:	f000 f9b9 	bl	800c8b8 <__multadd>
 800c546:	4605      	mov	r5, r0
 800c548:	e7f0      	b.n	800c52c <_dtoa_r+0xadc>
 800c54a:	f1bb 0f00 	cmp.w	fp, #0
 800c54e:	bfcc      	ite	gt
 800c550:	465e      	movgt	r6, fp
 800c552:	2601      	movle	r6, #1
 800c554:	2700      	movs	r7, #0
 800c556:	4456      	add	r6, sl
 800c558:	2201      	movs	r2, #1
 800c55a:	9903      	ldr	r1, [sp, #12]
 800c55c:	4648      	mov	r0, r9
 800c55e:	9304      	str	r3, [sp, #16]
 800c560:	f000 fb4e 	bl	800cc00 <__lshift>
 800c564:	4621      	mov	r1, r4
 800c566:	9003      	str	r0, [sp, #12]
 800c568:	f000 fbb6 	bl	800ccd8 <__mcmp>
 800c56c:	2800      	cmp	r0, #0
 800c56e:	dcb4      	bgt.n	800c4da <_dtoa_r+0xa8a>
 800c570:	d102      	bne.n	800c578 <_dtoa_r+0xb28>
 800c572:	9b04      	ldr	r3, [sp, #16]
 800c574:	07db      	lsls	r3, r3, #31
 800c576:	d4b0      	bmi.n	800c4da <_dtoa_r+0xa8a>
 800c578:	4633      	mov	r3, r6
 800c57a:	461e      	mov	r6, r3
 800c57c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c580:	2a30      	cmp	r2, #48	@ 0x30
 800c582:	d0fa      	beq.n	800c57a <_dtoa_r+0xb2a>
 800c584:	e4b5      	b.n	800bef2 <_dtoa_r+0x4a2>
 800c586:	459a      	cmp	sl, r3
 800c588:	d1a8      	bne.n	800c4dc <_dtoa_r+0xa8c>
 800c58a:	2331      	movs	r3, #49	@ 0x31
 800c58c:	f108 0801 	add.w	r8, r8, #1
 800c590:	f88a 3000 	strb.w	r3, [sl]
 800c594:	e4ad      	b.n	800bef2 <_dtoa_r+0x4a2>
 800c596:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c598:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c5f4 <_dtoa_r+0xba4>
 800c59c:	b11b      	cbz	r3, 800c5a6 <_dtoa_r+0xb56>
 800c59e:	f10a 0308 	add.w	r3, sl, #8
 800c5a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c5a4:	6013      	str	r3, [r2, #0]
 800c5a6:	4650      	mov	r0, sl
 800c5a8:	b017      	add	sp, #92	@ 0x5c
 800c5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c5b0:	2b01      	cmp	r3, #1
 800c5b2:	f77f ae2e 	ble.w	800c212 <_dtoa_r+0x7c2>
 800c5b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c5ba:	2001      	movs	r0, #1
 800c5bc:	e64d      	b.n	800c25a <_dtoa_r+0x80a>
 800c5be:	f1bb 0f00 	cmp.w	fp, #0
 800c5c2:	f77f aed9 	ble.w	800c378 <_dtoa_r+0x928>
 800c5c6:	4656      	mov	r6, sl
 800c5c8:	4621      	mov	r1, r4
 800c5ca:	9803      	ldr	r0, [sp, #12]
 800c5cc:	f7ff f9b5 	bl	800b93a <quorem>
 800c5d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c5d4:	f806 3b01 	strb.w	r3, [r6], #1
 800c5d8:	eba6 020a 	sub.w	r2, r6, sl
 800c5dc:	4593      	cmp	fp, r2
 800c5de:	ddb4      	ble.n	800c54a <_dtoa_r+0xafa>
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	220a      	movs	r2, #10
 800c5e4:	4648      	mov	r0, r9
 800c5e6:	9903      	ldr	r1, [sp, #12]
 800c5e8:	f000 f966 	bl	800c8b8 <__multadd>
 800c5ec:	9003      	str	r0, [sp, #12]
 800c5ee:	e7eb      	b.n	800c5c8 <_dtoa_r+0xb78>
 800c5f0:	0800e54c 	.word	0x0800e54c
 800c5f4:	0800e4d0 	.word	0x0800e4d0

0800c5f8 <_free_r>:
 800c5f8:	b538      	push	{r3, r4, r5, lr}
 800c5fa:	4605      	mov	r5, r0
 800c5fc:	2900      	cmp	r1, #0
 800c5fe:	d040      	beq.n	800c682 <_free_r+0x8a>
 800c600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c604:	1f0c      	subs	r4, r1, #4
 800c606:	2b00      	cmp	r3, #0
 800c608:	bfb8      	it	lt
 800c60a:	18e4      	addlt	r4, r4, r3
 800c60c:	f000 f8e6 	bl	800c7dc <__malloc_lock>
 800c610:	4a1c      	ldr	r2, [pc, #112]	@ (800c684 <_free_r+0x8c>)
 800c612:	6813      	ldr	r3, [r2, #0]
 800c614:	b933      	cbnz	r3, 800c624 <_free_r+0x2c>
 800c616:	6063      	str	r3, [r4, #4]
 800c618:	6014      	str	r4, [r2, #0]
 800c61a:	4628      	mov	r0, r5
 800c61c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c620:	f000 b8e2 	b.w	800c7e8 <__malloc_unlock>
 800c624:	42a3      	cmp	r3, r4
 800c626:	d908      	bls.n	800c63a <_free_r+0x42>
 800c628:	6820      	ldr	r0, [r4, #0]
 800c62a:	1821      	adds	r1, r4, r0
 800c62c:	428b      	cmp	r3, r1
 800c62e:	bf01      	itttt	eq
 800c630:	6819      	ldreq	r1, [r3, #0]
 800c632:	685b      	ldreq	r3, [r3, #4]
 800c634:	1809      	addeq	r1, r1, r0
 800c636:	6021      	streq	r1, [r4, #0]
 800c638:	e7ed      	b.n	800c616 <_free_r+0x1e>
 800c63a:	461a      	mov	r2, r3
 800c63c:	685b      	ldr	r3, [r3, #4]
 800c63e:	b10b      	cbz	r3, 800c644 <_free_r+0x4c>
 800c640:	42a3      	cmp	r3, r4
 800c642:	d9fa      	bls.n	800c63a <_free_r+0x42>
 800c644:	6811      	ldr	r1, [r2, #0]
 800c646:	1850      	adds	r0, r2, r1
 800c648:	42a0      	cmp	r0, r4
 800c64a:	d10b      	bne.n	800c664 <_free_r+0x6c>
 800c64c:	6820      	ldr	r0, [r4, #0]
 800c64e:	4401      	add	r1, r0
 800c650:	1850      	adds	r0, r2, r1
 800c652:	4283      	cmp	r3, r0
 800c654:	6011      	str	r1, [r2, #0]
 800c656:	d1e0      	bne.n	800c61a <_free_r+0x22>
 800c658:	6818      	ldr	r0, [r3, #0]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	4408      	add	r0, r1
 800c65e:	6010      	str	r0, [r2, #0]
 800c660:	6053      	str	r3, [r2, #4]
 800c662:	e7da      	b.n	800c61a <_free_r+0x22>
 800c664:	d902      	bls.n	800c66c <_free_r+0x74>
 800c666:	230c      	movs	r3, #12
 800c668:	602b      	str	r3, [r5, #0]
 800c66a:	e7d6      	b.n	800c61a <_free_r+0x22>
 800c66c:	6820      	ldr	r0, [r4, #0]
 800c66e:	1821      	adds	r1, r4, r0
 800c670:	428b      	cmp	r3, r1
 800c672:	bf01      	itttt	eq
 800c674:	6819      	ldreq	r1, [r3, #0]
 800c676:	685b      	ldreq	r3, [r3, #4]
 800c678:	1809      	addeq	r1, r1, r0
 800c67a:	6021      	streq	r1, [r4, #0]
 800c67c:	6063      	str	r3, [r4, #4]
 800c67e:	6054      	str	r4, [r2, #4]
 800c680:	e7cb      	b.n	800c61a <_free_r+0x22>
 800c682:	bd38      	pop	{r3, r4, r5, pc}
 800c684:	20003b1c 	.word	0x20003b1c

0800c688 <malloc>:
 800c688:	4b02      	ldr	r3, [pc, #8]	@ (800c694 <malloc+0xc>)
 800c68a:	4601      	mov	r1, r0
 800c68c:	6818      	ldr	r0, [r3, #0]
 800c68e:	f000 b825 	b.w	800c6dc <_malloc_r>
 800c692:	bf00      	nop
 800c694:	20000038 	.word	0x20000038

0800c698 <sbrk_aligned>:
 800c698:	b570      	push	{r4, r5, r6, lr}
 800c69a:	4e0f      	ldr	r6, [pc, #60]	@ (800c6d8 <sbrk_aligned+0x40>)
 800c69c:	460c      	mov	r4, r1
 800c69e:	6831      	ldr	r1, [r6, #0]
 800c6a0:	4605      	mov	r5, r0
 800c6a2:	b911      	cbnz	r1, 800c6aa <sbrk_aligned+0x12>
 800c6a4:	f001 f9c6 	bl	800da34 <_sbrk_r>
 800c6a8:	6030      	str	r0, [r6, #0]
 800c6aa:	4621      	mov	r1, r4
 800c6ac:	4628      	mov	r0, r5
 800c6ae:	f001 f9c1 	bl	800da34 <_sbrk_r>
 800c6b2:	1c43      	adds	r3, r0, #1
 800c6b4:	d103      	bne.n	800c6be <sbrk_aligned+0x26>
 800c6b6:	f04f 34ff 	mov.w	r4, #4294967295
 800c6ba:	4620      	mov	r0, r4
 800c6bc:	bd70      	pop	{r4, r5, r6, pc}
 800c6be:	1cc4      	adds	r4, r0, #3
 800c6c0:	f024 0403 	bic.w	r4, r4, #3
 800c6c4:	42a0      	cmp	r0, r4
 800c6c6:	d0f8      	beq.n	800c6ba <sbrk_aligned+0x22>
 800c6c8:	1a21      	subs	r1, r4, r0
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	f001 f9b2 	bl	800da34 <_sbrk_r>
 800c6d0:	3001      	adds	r0, #1
 800c6d2:	d1f2      	bne.n	800c6ba <sbrk_aligned+0x22>
 800c6d4:	e7ef      	b.n	800c6b6 <sbrk_aligned+0x1e>
 800c6d6:	bf00      	nop
 800c6d8:	20003b18 	.word	0x20003b18

0800c6dc <_malloc_r>:
 800c6dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6e0:	1ccd      	adds	r5, r1, #3
 800c6e2:	f025 0503 	bic.w	r5, r5, #3
 800c6e6:	3508      	adds	r5, #8
 800c6e8:	2d0c      	cmp	r5, #12
 800c6ea:	bf38      	it	cc
 800c6ec:	250c      	movcc	r5, #12
 800c6ee:	2d00      	cmp	r5, #0
 800c6f0:	4606      	mov	r6, r0
 800c6f2:	db01      	blt.n	800c6f8 <_malloc_r+0x1c>
 800c6f4:	42a9      	cmp	r1, r5
 800c6f6:	d904      	bls.n	800c702 <_malloc_r+0x26>
 800c6f8:	230c      	movs	r3, #12
 800c6fa:	6033      	str	r3, [r6, #0]
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c702:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c7d8 <_malloc_r+0xfc>
 800c706:	f000 f869 	bl	800c7dc <__malloc_lock>
 800c70a:	f8d8 3000 	ldr.w	r3, [r8]
 800c70e:	461c      	mov	r4, r3
 800c710:	bb44      	cbnz	r4, 800c764 <_malloc_r+0x88>
 800c712:	4629      	mov	r1, r5
 800c714:	4630      	mov	r0, r6
 800c716:	f7ff ffbf 	bl	800c698 <sbrk_aligned>
 800c71a:	1c43      	adds	r3, r0, #1
 800c71c:	4604      	mov	r4, r0
 800c71e:	d158      	bne.n	800c7d2 <_malloc_r+0xf6>
 800c720:	f8d8 4000 	ldr.w	r4, [r8]
 800c724:	4627      	mov	r7, r4
 800c726:	2f00      	cmp	r7, #0
 800c728:	d143      	bne.n	800c7b2 <_malloc_r+0xd6>
 800c72a:	2c00      	cmp	r4, #0
 800c72c:	d04b      	beq.n	800c7c6 <_malloc_r+0xea>
 800c72e:	6823      	ldr	r3, [r4, #0]
 800c730:	4639      	mov	r1, r7
 800c732:	4630      	mov	r0, r6
 800c734:	eb04 0903 	add.w	r9, r4, r3
 800c738:	f001 f97c 	bl	800da34 <_sbrk_r>
 800c73c:	4581      	cmp	r9, r0
 800c73e:	d142      	bne.n	800c7c6 <_malloc_r+0xea>
 800c740:	6821      	ldr	r1, [r4, #0]
 800c742:	4630      	mov	r0, r6
 800c744:	1a6d      	subs	r5, r5, r1
 800c746:	4629      	mov	r1, r5
 800c748:	f7ff ffa6 	bl	800c698 <sbrk_aligned>
 800c74c:	3001      	adds	r0, #1
 800c74e:	d03a      	beq.n	800c7c6 <_malloc_r+0xea>
 800c750:	6823      	ldr	r3, [r4, #0]
 800c752:	442b      	add	r3, r5
 800c754:	6023      	str	r3, [r4, #0]
 800c756:	f8d8 3000 	ldr.w	r3, [r8]
 800c75a:	685a      	ldr	r2, [r3, #4]
 800c75c:	bb62      	cbnz	r2, 800c7b8 <_malloc_r+0xdc>
 800c75e:	f8c8 7000 	str.w	r7, [r8]
 800c762:	e00f      	b.n	800c784 <_malloc_r+0xa8>
 800c764:	6822      	ldr	r2, [r4, #0]
 800c766:	1b52      	subs	r2, r2, r5
 800c768:	d420      	bmi.n	800c7ac <_malloc_r+0xd0>
 800c76a:	2a0b      	cmp	r2, #11
 800c76c:	d917      	bls.n	800c79e <_malloc_r+0xc2>
 800c76e:	1961      	adds	r1, r4, r5
 800c770:	42a3      	cmp	r3, r4
 800c772:	6025      	str	r5, [r4, #0]
 800c774:	bf18      	it	ne
 800c776:	6059      	strne	r1, [r3, #4]
 800c778:	6863      	ldr	r3, [r4, #4]
 800c77a:	bf08      	it	eq
 800c77c:	f8c8 1000 	streq.w	r1, [r8]
 800c780:	5162      	str	r2, [r4, r5]
 800c782:	604b      	str	r3, [r1, #4]
 800c784:	4630      	mov	r0, r6
 800c786:	f000 f82f 	bl	800c7e8 <__malloc_unlock>
 800c78a:	f104 000b 	add.w	r0, r4, #11
 800c78e:	1d23      	adds	r3, r4, #4
 800c790:	f020 0007 	bic.w	r0, r0, #7
 800c794:	1ac2      	subs	r2, r0, r3
 800c796:	bf1c      	itt	ne
 800c798:	1a1b      	subne	r3, r3, r0
 800c79a:	50a3      	strne	r3, [r4, r2]
 800c79c:	e7af      	b.n	800c6fe <_malloc_r+0x22>
 800c79e:	6862      	ldr	r2, [r4, #4]
 800c7a0:	42a3      	cmp	r3, r4
 800c7a2:	bf0c      	ite	eq
 800c7a4:	f8c8 2000 	streq.w	r2, [r8]
 800c7a8:	605a      	strne	r2, [r3, #4]
 800c7aa:	e7eb      	b.n	800c784 <_malloc_r+0xa8>
 800c7ac:	4623      	mov	r3, r4
 800c7ae:	6864      	ldr	r4, [r4, #4]
 800c7b0:	e7ae      	b.n	800c710 <_malloc_r+0x34>
 800c7b2:	463c      	mov	r4, r7
 800c7b4:	687f      	ldr	r7, [r7, #4]
 800c7b6:	e7b6      	b.n	800c726 <_malloc_r+0x4a>
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	42a3      	cmp	r3, r4
 800c7be:	d1fb      	bne.n	800c7b8 <_malloc_r+0xdc>
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	6053      	str	r3, [r2, #4]
 800c7c4:	e7de      	b.n	800c784 <_malloc_r+0xa8>
 800c7c6:	230c      	movs	r3, #12
 800c7c8:	4630      	mov	r0, r6
 800c7ca:	6033      	str	r3, [r6, #0]
 800c7cc:	f000 f80c 	bl	800c7e8 <__malloc_unlock>
 800c7d0:	e794      	b.n	800c6fc <_malloc_r+0x20>
 800c7d2:	6005      	str	r5, [r0, #0]
 800c7d4:	e7d6      	b.n	800c784 <_malloc_r+0xa8>
 800c7d6:	bf00      	nop
 800c7d8:	20003b1c 	.word	0x20003b1c

0800c7dc <__malloc_lock>:
 800c7dc:	4801      	ldr	r0, [pc, #4]	@ (800c7e4 <__malloc_lock+0x8>)
 800c7de:	f7ff b88e 	b.w	800b8fe <__retarget_lock_acquire_recursive>
 800c7e2:	bf00      	nop
 800c7e4:	20003b14 	.word	0x20003b14

0800c7e8 <__malloc_unlock>:
 800c7e8:	4801      	ldr	r0, [pc, #4]	@ (800c7f0 <__malloc_unlock+0x8>)
 800c7ea:	f7ff b889 	b.w	800b900 <__retarget_lock_release_recursive>
 800c7ee:	bf00      	nop
 800c7f0:	20003b14 	.word	0x20003b14

0800c7f4 <_Balloc>:
 800c7f4:	b570      	push	{r4, r5, r6, lr}
 800c7f6:	69c6      	ldr	r6, [r0, #28]
 800c7f8:	4604      	mov	r4, r0
 800c7fa:	460d      	mov	r5, r1
 800c7fc:	b976      	cbnz	r6, 800c81c <_Balloc+0x28>
 800c7fe:	2010      	movs	r0, #16
 800c800:	f7ff ff42 	bl	800c688 <malloc>
 800c804:	4602      	mov	r2, r0
 800c806:	61e0      	str	r0, [r4, #28]
 800c808:	b920      	cbnz	r0, 800c814 <_Balloc+0x20>
 800c80a:	216b      	movs	r1, #107	@ 0x6b
 800c80c:	4b17      	ldr	r3, [pc, #92]	@ (800c86c <_Balloc+0x78>)
 800c80e:	4818      	ldr	r0, [pc, #96]	@ (800c870 <_Balloc+0x7c>)
 800c810:	f001 f920 	bl	800da54 <__assert_func>
 800c814:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c818:	6006      	str	r6, [r0, #0]
 800c81a:	60c6      	str	r6, [r0, #12]
 800c81c:	69e6      	ldr	r6, [r4, #28]
 800c81e:	68f3      	ldr	r3, [r6, #12]
 800c820:	b183      	cbz	r3, 800c844 <_Balloc+0x50>
 800c822:	69e3      	ldr	r3, [r4, #28]
 800c824:	68db      	ldr	r3, [r3, #12]
 800c826:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c82a:	b9b8      	cbnz	r0, 800c85c <_Balloc+0x68>
 800c82c:	2101      	movs	r1, #1
 800c82e:	fa01 f605 	lsl.w	r6, r1, r5
 800c832:	1d72      	adds	r2, r6, #5
 800c834:	4620      	mov	r0, r4
 800c836:	0092      	lsls	r2, r2, #2
 800c838:	f001 f92a 	bl	800da90 <_calloc_r>
 800c83c:	b160      	cbz	r0, 800c858 <_Balloc+0x64>
 800c83e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c842:	e00e      	b.n	800c862 <_Balloc+0x6e>
 800c844:	2221      	movs	r2, #33	@ 0x21
 800c846:	2104      	movs	r1, #4
 800c848:	4620      	mov	r0, r4
 800c84a:	f001 f921 	bl	800da90 <_calloc_r>
 800c84e:	69e3      	ldr	r3, [r4, #28]
 800c850:	60f0      	str	r0, [r6, #12]
 800c852:	68db      	ldr	r3, [r3, #12]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d1e4      	bne.n	800c822 <_Balloc+0x2e>
 800c858:	2000      	movs	r0, #0
 800c85a:	bd70      	pop	{r4, r5, r6, pc}
 800c85c:	6802      	ldr	r2, [r0, #0]
 800c85e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c862:	2300      	movs	r3, #0
 800c864:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c868:	e7f7      	b.n	800c85a <_Balloc+0x66>
 800c86a:	bf00      	nop
 800c86c:	0800e4dd 	.word	0x0800e4dd
 800c870:	0800e55d 	.word	0x0800e55d

0800c874 <_Bfree>:
 800c874:	b570      	push	{r4, r5, r6, lr}
 800c876:	69c6      	ldr	r6, [r0, #28]
 800c878:	4605      	mov	r5, r0
 800c87a:	460c      	mov	r4, r1
 800c87c:	b976      	cbnz	r6, 800c89c <_Bfree+0x28>
 800c87e:	2010      	movs	r0, #16
 800c880:	f7ff ff02 	bl	800c688 <malloc>
 800c884:	4602      	mov	r2, r0
 800c886:	61e8      	str	r0, [r5, #28]
 800c888:	b920      	cbnz	r0, 800c894 <_Bfree+0x20>
 800c88a:	218f      	movs	r1, #143	@ 0x8f
 800c88c:	4b08      	ldr	r3, [pc, #32]	@ (800c8b0 <_Bfree+0x3c>)
 800c88e:	4809      	ldr	r0, [pc, #36]	@ (800c8b4 <_Bfree+0x40>)
 800c890:	f001 f8e0 	bl	800da54 <__assert_func>
 800c894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c898:	6006      	str	r6, [r0, #0]
 800c89a:	60c6      	str	r6, [r0, #12]
 800c89c:	b13c      	cbz	r4, 800c8ae <_Bfree+0x3a>
 800c89e:	69eb      	ldr	r3, [r5, #28]
 800c8a0:	6862      	ldr	r2, [r4, #4]
 800c8a2:	68db      	ldr	r3, [r3, #12]
 800c8a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c8a8:	6021      	str	r1, [r4, #0]
 800c8aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c8ae:	bd70      	pop	{r4, r5, r6, pc}
 800c8b0:	0800e4dd 	.word	0x0800e4dd
 800c8b4:	0800e55d 	.word	0x0800e55d

0800c8b8 <__multadd>:
 800c8b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8bc:	4607      	mov	r7, r0
 800c8be:	460c      	mov	r4, r1
 800c8c0:	461e      	mov	r6, r3
 800c8c2:	2000      	movs	r0, #0
 800c8c4:	690d      	ldr	r5, [r1, #16]
 800c8c6:	f101 0c14 	add.w	ip, r1, #20
 800c8ca:	f8dc 3000 	ldr.w	r3, [ip]
 800c8ce:	3001      	adds	r0, #1
 800c8d0:	b299      	uxth	r1, r3
 800c8d2:	fb02 6101 	mla	r1, r2, r1, r6
 800c8d6:	0c1e      	lsrs	r6, r3, #16
 800c8d8:	0c0b      	lsrs	r3, r1, #16
 800c8da:	fb02 3306 	mla	r3, r2, r6, r3
 800c8de:	b289      	uxth	r1, r1
 800c8e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c8e4:	4285      	cmp	r5, r0
 800c8e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c8ea:	f84c 1b04 	str.w	r1, [ip], #4
 800c8ee:	dcec      	bgt.n	800c8ca <__multadd+0x12>
 800c8f0:	b30e      	cbz	r6, 800c936 <__multadd+0x7e>
 800c8f2:	68a3      	ldr	r3, [r4, #8]
 800c8f4:	42ab      	cmp	r3, r5
 800c8f6:	dc19      	bgt.n	800c92c <__multadd+0x74>
 800c8f8:	6861      	ldr	r1, [r4, #4]
 800c8fa:	4638      	mov	r0, r7
 800c8fc:	3101      	adds	r1, #1
 800c8fe:	f7ff ff79 	bl	800c7f4 <_Balloc>
 800c902:	4680      	mov	r8, r0
 800c904:	b928      	cbnz	r0, 800c912 <__multadd+0x5a>
 800c906:	4602      	mov	r2, r0
 800c908:	21ba      	movs	r1, #186	@ 0xba
 800c90a:	4b0c      	ldr	r3, [pc, #48]	@ (800c93c <__multadd+0x84>)
 800c90c:	480c      	ldr	r0, [pc, #48]	@ (800c940 <__multadd+0x88>)
 800c90e:	f001 f8a1 	bl	800da54 <__assert_func>
 800c912:	6922      	ldr	r2, [r4, #16]
 800c914:	f104 010c 	add.w	r1, r4, #12
 800c918:	3202      	adds	r2, #2
 800c91a:	0092      	lsls	r2, r2, #2
 800c91c:	300c      	adds	r0, #12
 800c91e:	f7fe fffe 	bl	800b91e <memcpy>
 800c922:	4621      	mov	r1, r4
 800c924:	4638      	mov	r0, r7
 800c926:	f7ff ffa5 	bl	800c874 <_Bfree>
 800c92a:	4644      	mov	r4, r8
 800c92c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c930:	3501      	adds	r5, #1
 800c932:	615e      	str	r6, [r3, #20]
 800c934:	6125      	str	r5, [r4, #16]
 800c936:	4620      	mov	r0, r4
 800c938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c93c:	0800e54c 	.word	0x0800e54c
 800c940:	0800e55d 	.word	0x0800e55d

0800c944 <__hi0bits>:
 800c944:	4603      	mov	r3, r0
 800c946:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c94a:	bf3a      	itte	cc
 800c94c:	0403      	lslcc	r3, r0, #16
 800c94e:	2010      	movcc	r0, #16
 800c950:	2000      	movcs	r0, #0
 800c952:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c956:	bf3c      	itt	cc
 800c958:	021b      	lslcc	r3, r3, #8
 800c95a:	3008      	addcc	r0, #8
 800c95c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c960:	bf3c      	itt	cc
 800c962:	011b      	lslcc	r3, r3, #4
 800c964:	3004      	addcc	r0, #4
 800c966:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c96a:	bf3c      	itt	cc
 800c96c:	009b      	lslcc	r3, r3, #2
 800c96e:	3002      	addcc	r0, #2
 800c970:	2b00      	cmp	r3, #0
 800c972:	db05      	blt.n	800c980 <__hi0bits+0x3c>
 800c974:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c978:	f100 0001 	add.w	r0, r0, #1
 800c97c:	bf08      	it	eq
 800c97e:	2020      	moveq	r0, #32
 800c980:	4770      	bx	lr

0800c982 <__lo0bits>:
 800c982:	6803      	ldr	r3, [r0, #0]
 800c984:	4602      	mov	r2, r0
 800c986:	f013 0007 	ands.w	r0, r3, #7
 800c98a:	d00b      	beq.n	800c9a4 <__lo0bits+0x22>
 800c98c:	07d9      	lsls	r1, r3, #31
 800c98e:	d421      	bmi.n	800c9d4 <__lo0bits+0x52>
 800c990:	0798      	lsls	r0, r3, #30
 800c992:	bf49      	itett	mi
 800c994:	085b      	lsrmi	r3, r3, #1
 800c996:	089b      	lsrpl	r3, r3, #2
 800c998:	2001      	movmi	r0, #1
 800c99a:	6013      	strmi	r3, [r2, #0]
 800c99c:	bf5c      	itt	pl
 800c99e:	2002      	movpl	r0, #2
 800c9a0:	6013      	strpl	r3, [r2, #0]
 800c9a2:	4770      	bx	lr
 800c9a4:	b299      	uxth	r1, r3
 800c9a6:	b909      	cbnz	r1, 800c9ac <__lo0bits+0x2a>
 800c9a8:	2010      	movs	r0, #16
 800c9aa:	0c1b      	lsrs	r3, r3, #16
 800c9ac:	b2d9      	uxtb	r1, r3
 800c9ae:	b909      	cbnz	r1, 800c9b4 <__lo0bits+0x32>
 800c9b0:	3008      	adds	r0, #8
 800c9b2:	0a1b      	lsrs	r3, r3, #8
 800c9b4:	0719      	lsls	r1, r3, #28
 800c9b6:	bf04      	itt	eq
 800c9b8:	091b      	lsreq	r3, r3, #4
 800c9ba:	3004      	addeq	r0, #4
 800c9bc:	0799      	lsls	r1, r3, #30
 800c9be:	bf04      	itt	eq
 800c9c0:	089b      	lsreq	r3, r3, #2
 800c9c2:	3002      	addeq	r0, #2
 800c9c4:	07d9      	lsls	r1, r3, #31
 800c9c6:	d403      	bmi.n	800c9d0 <__lo0bits+0x4e>
 800c9c8:	085b      	lsrs	r3, r3, #1
 800c9ca:	f100 0001 	add.w	r0, r0, #1
 800c9ce:	d003      	beq.n	800c9d8 <__lo0bits+0x56>
 800c9d0:	6013      	str	r3, [r2, #0]
 800c9d2:	4770      	bx	lr
 800c9d4:	2000      	movs	r0, #0
 800c9d6:	4770      	bx	lr
 800c9d8:	2020      	movs	r0, #32
 800c9da:	4770      	bx	lr

0800c9dc <__i2b>:
 800c9dc:	b510      	push	{r4, lr}
 800c9de:	460c      	mov	r4, r1
 800c9e0:	2101      	movs	r1, #1
 800c9e2:	f7ff ff07 	bl	800c7f4 <_Balloc>
 800c9e6:	4602      	mov	r2, r0
 800c9e8:	b928      	cbnz	r0, 800c9f6 <__i2b+0x1a>
 800c9ea:	f240 1145 	movw	r1, #325	@ 0x145
 800c9ee:	4b04      	ldr	r3, [pc, #16]	@ (800ca00 <__i2b+0x24>)
 800c9f0:	4804      	ldr	r0, [pc, #16]	@ (800ca04 <__i2b+0x28>)
 800c9f2:	f001 f82f 	bl	800da54 <__assert_func>
 800c9f6:	2301      	movs	r3, #1
 800c9f8:	6144      	str	r4, [r0, #20]
 800c9fa:	6103      	str	r3, [r0, #16]
 800c9fc:	bd10      	pop	{r4, pc}
 800c9fe:	bf00      	nop
 800ca00:	0800e54c 	.word	0x0800e54c
 800ca04:	0800e55d 	.word	0x0800e55d

0800ca08 <__multiply>:
 800ca08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca0c:	4617      	mov	r7, r2
 800ca0e:	690a      	ldr	r2, [r1, #16]
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	4689      	mov	r9, r1
 800ca14:	429a      	cmp	r2, r3
 800ca16:	bfa2      	ittt	ge
 800ca18:	463b      	movge	r3, r7
 800ca1a:	460f      	movge	r7, r1
 800ca1c:	4699      	movge	r9, r3
 800ca1e:	693d      	ldr	r5, [r7, #16]
 800ca20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ca24:	68bb      	ldr	r3, [r7, #8]
 800ca26:	6879      	ldr	r1, [r7, #4]
 800ca28:	eb05 060a 	add.w	r6, r5, sl
 800ca2c:	42b3      	cmp	r3, r6
 800ca2e:	b085      	sub	sp, #20
 800ca30:	bfb8      	it	lt
 800ca32:	3101      	addlt	r1, #1
 800ca34:	f7ff fede 	bl	800c7f4 <_Balloc>
 800ca38:	b930      	cbnz	r0, 800ca48 <__multiply+0x40>
 800ca3a:	4602      	mov	r2, r0
 800ca3c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ca40:	4b40      	ldr	r3, [pc, #256]	@ (800cb44 <__multiply+0x13c>)
 800ca42:	4841      	ldr	r0, [pc, #260]	@ (800cb48 <__multiply+0x140>)
 800ca44:	f001 f806 	bl	800da54 <__assert_func>
 800ca48:	f100 0414 	add.w	r4, r0, #20
 800ca4c:	4623      	mov	r3, r4
 800ca4e:	2200      	movs	r2, #0
 800ca50:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ca54:	4573      	cmp	r3, lr
 800ca56:	d320      	bcc.n	800ca9a <__multiply+0x92>
 800ca58:	f107 0814 	add.w	r8, r7, #20
 800ca5c:	f109 0114 	add.w	r1, r9, #20
 800ca60:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ca64:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ca68:	9302      	str	r3, [sp, #8]
 800ca6a:	1beb      	subs	r3, r5, r7
 800ca6c:	3b15      	subs	r3, #21
 800ca6e:	f023 0303 	bic.w	r3, r3, #3
 800ca72:	3304      	adds	r3, #4
 800ca74:	3715      	adds	r7, #21
 800ca76:	42bd      	cmp	r5, r7
 800ca78:	bf38      	it	cc
 800ca7a:	2304      	movcc	r3, #4
 800ca7c:	9301      	str	r3, [sp, #4]
 800ca7e:	9b02      	ldr	r3, [sp, #8]
 800ca80:	9103      	str	r1, [sp, #12]
 800ca82:	428b      	cmp	r3, r1
 800ca84:	d80c      	bhi.n	800caa0 <__multiply+0x98>
 800ca86:	2e00      	cmp	r6, #0
 800ca88:	dd03      	ble.n	800ca92 <__multiply+0x8a>
 800ca8a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d055      	beq.n	800cb3e <__multiply+0x136>
 800ca92:	6106      	str	r6, [r0, #16]
 800ca94:	b005      	add	sp, #20
 800ca96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca9a:	f843 2b04 	str.w	r2, [r3], #4
 800ca9e:	e7d9      	b.n	800ca54 <__multiply+0x4c>
 800caa0:	f8b1 a000 	ldrh.w	sl, [r1]
 800caa4:	f1ba 0f00 	cmp.w	sl, #0
 800caa8:	d01f      	beq.n	800caea <__multiply+0xe2>
 800caaa:	46c4      	mov	ip, r8
 800caac:	46a1      	mov	r9, r4
 800caae:	2700      	movs	r7, #0
 800cab0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cab4:	f8d9 3000 	ldr.w	r3, [r9]
 800cab8:	fa1f fb82 	uxth.w	fp, r2
 800cabc:	b29b      	uxth	r3, r3
 800cabe:	fb0a 330b 	mla	r3, sl, fp, r3
 800cac2:	443b      	add	r3, r7
 800cac4:	f8d9 7000 	ldr.w	r7, [r9]
 800cac8:	0c12      	lsrs	r2, r2, #16
 800caca:	0c3f      	lsrs	r7, r7, #16
 800cacc:	fb0a 7202 	mla	r2, sl, r2, r7
 800cad0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cad4:	b29b      	uxth	r3, r3
 800cad6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cada:	4565      	cmp	r5, ip
 800cadc:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cae0:	f849 3b04 	str.w	r3, [r9], #4
 800cae4:	d8e4      	bhi.n	800cab0 <__multiply+0xa8>
 800cae6:	9b01      	ldr	r3, [sp, #4]
 800cae8:	50e7      	str	r7, [r4, r3]
 800caea:	9b03      	ldr	r3, [sp, #12]
 800caec:	3104      	adds	r1, #4
 800caee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800caf2:	f1b9 0f00 	cmp.w	r9, #0
 800caf6:	d020      	beq.n	800cb3a <__multiply+0x132>
 800caf8:	4647      	mov	r7, r8
 800cafa:	46a4      	mov	ip, r4
 800cafc:	f04f 0a00 	mov.w	sl, #0
 800cb00:	6823      	ldr	r3, [r4, #0]
 800cb02:	f8b7 b000 	ldrh.w	fp, [r7]
 800cb06:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cb0a:	b29b      	uxth	r3, r3
 800cb0c:	fb09 220b 	mla	r2, r9, fp, r2
 800cb10:	4452      	add	r2, sl
 800cb12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb16:	f84c 3b04 	str.w	r3, [ip], #4
 800cb1a:	f857 3b04 	ldr.w	r3, [r7], #4
 800cb1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb22:	f8bc 3000 	ldrh.w	r3, [ip]
 800cb26:	42bd      	cmp	r5, r7
 800cb28:	fb09 330a 	mla	r3, r9, sl, r3
 800cb2c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cb30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb34:	d8e5      	bhi.n	800cb02 <__multiply+0xfa>
 800cb36:	9a01      	ldr	r2, [sp, #4]
 800cb38:	50a3      	str	r3, [r4, r2]
 800cb3a:	3404      	adds	r4, #4
 800cb3c:	e79f      	b.n	800ca7e <__multiply+0x76>
 800cb3e:	3e01      	subs	r6, #1
 800cb40:	e7a1      	b.n	800ca86 <__multiply+0x7e>
 800cb42:	bf00      	nop
 800cb44:	0800e54c 	.word	0x0800e54c
 800cb48:	0800e55d 	.word	0x0800e55d

0800cb4c <__pow5mult>:
 800cb4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb50:	4615      	mov	r5, r2
 800cb52:	f012 0203 	ands.w	r2, r2, #3
 800cb56:	4607      	mov	r7, r0
 800cb58:	460e      	mov	r6, r1
 800cb5a:	d007      	beq.n	800cb6c <__pow5mult+0x20>
 800cb5c:	4c25      	ldr	r4, [pc, #148]	@ (800cbf4 <__pow5mult+0xa8>)
 800cb5e:	3a01      	subs	r2, #1
 800cb60:	2300      	movs	r3, #0
 800cb62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cb66:	f7ff fea7 	bl	800c8b8 <__multadd>
 800cb6a:	4606      	mov	r6, r0
 800cb6c:	10ad      	asrs	r5, r5, #2
 800cb6e:	d03d      	beq.n	800cbec <__pow5mult+0xa0>
 800cb70:	69fc      	ldr	r4, [r7, #28]
 800cb72:	b97c      	cbnz	r4, 800cb94 <__pow5mult+0x48>
 800cb74:	2010      	movs	r0, #16
 800cb76:	f7ff fd87 	bl	800c688 <malloc>
 800cb7a:	4602      	mov	r2, r0
 800cb7c:	61f8      	str	r0, [r7, #28]
 800cb7e:	b928      	cbnz	r0, 800cb8c <__pow5mult+0x40>
 800cb80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cb84:	4b1c      	ldr	r3, [pc, #112]	@ (800cbf8 <__pow5mult+0xac>)
 800cb86:	481d      	ldr	r0, [pc, #116]	@ (800cbfc <__pow5mult+0xb0>)
 800cb88:	f000 ff64 	bl	800da54 <__assert_func>
 800cb8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cb90:	6004      	str	r4, [r0, #0]
 800cb92:	60c4      	str	r4, [r0, #12]
 800cb94:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cb98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cb9c:	b94c      	cbnz	r4, 800cbb2 <__pow5mult+0x66>
 800cb9e:	f240 2171 	movw	r1, #625	@ 0x271
 800cba2:	4638      	mov	r0, r7
 800cba4:	f7ff ff1a 	bl	800c9dc <__i2b>
 800cba8:	2300      	movs	r3, #0
 800cbaa:	4604      	mov	r4, r0
 800cbac:	f8c8 0008 	str.w	r0, [r8, #8]
 800cbb0:	6003      	str	r3, [r0, #0]
 800cbb2:	f04f 0900 	mov.w	r9, #0
 800cbb6:	07eb      	lsls	r3, r5, #31
 800cbb8:	d50a      	bpl.n	800cbd0 <__pow5mult+0x84>
 800cbba:	4631      	mov	r1, r6
 800cbbc:	4622      	mov	r2, r4
 800cbbe:	4638      	mov	r0, r7
 800cbc0:	f7ff ff22 	bl	800ca08 <__multiply>
 800cbc4:	4680      	mov	r8, r0
 800cbc6:	4631      	mov	r1, r6
 800cbc8:	4638      	mov	r0, r7
 800cbca:	f7ff fe53 	bl	800c874 <_Bfree>
 800cbce:	4646      	mov	r6, r8
 800cbd0:	106d      	asrs	r5, r5, #1
 800cbd2:	d00b      	beq.n	800cbec <__pow5mult+0xa0>
 800cbd4:	6820      	ldr	r0, [r4, #0]
 800cbd6:	b938      	cbnz	r0, 800cbe8 <__pow5mult+0x9c>
 800cbd8:	4622      	mov	r2, r4
 800cbda:	4621      	mov	r1, r4
 800cbdc:	4638      	mov	r0, r7
 800cbde:	f7ff ff13 	bl	800ca08 <__multiply>
 800cbe2:	6020      	str	r0, [r4, #0]
 800cbe4:	f8c0 9000 	str.w	r9, [r0]
 800cbe8:	4604      	mov	r4, r0
 800cbea:	e7e4      	b.n	800cbb6 <__pow5mult+0x6a>
 800cbec:	4630      	mov	r0, r6
 800cbee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbf2:	bf00      	nop
 800cbf4:	0800e628 	.word	0x0800e628
 800cbf8:	0800e4dd 	.word	0x0800e4dd
 800cbfc:	0800e55d 	.word	0x0800e55d

0800cc00 <__lshift>:
 800cc00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc04:	460c      	mov	r4, r1
 800cc06:	4607      	mov	r7, r0
 800cc08:	4691      	mov	r9, r2
 800cc0a:	6923      	ldr	r3, [r4, #16]
 800cc0c:	6849      	ldr	r1, [r1, #4]
 800cc0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cc12:	68a3      	ldr	r3, [r4, #8]
 800cc14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cc18:	f108 0601 	add.w	r6, r8, #1
 800cc1c:	42b3      	cmp	r3, r6
 800cc1e:	db0b      	blt.n	800cc38 <__lshift+0x38>
 800cc20:	4638      	mov	r0, r7
 800cc22:	f7ff fde7 	bl	800c7f4 <_Balloc>
 800cc26:	4605      	mov	r5, r0
 800cc28:	b948      	cbnz	r0, 800cc3e <__lshift+0x3e>
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cc30:	4b27      	ldr	r3, [pc, #156]	@ (800ccd0 <__lshift+0xd0>)
 800cc32:	4828      	ldr	r0, [pc, #160]	@ (800ccd4 <__lshift+0xd4>)
 800cc34:	f000 ff0e 	bl	800da54 <__assert_func>
 800cc38:	3101      	adds	r1, #1
 800cc3a:	005b      	lsls	r3, r3, #1
 800cc3c:	e7ee      	b.n	800cc1c <__lshift+0x1c>
 800cc3e:	2300      	movs	r3, #0
 800cc40:	f100 0114 	add.w	r1, r0, #20
 800cc44:	f100 0210 	add.w	r2, r0, #16
 800cc48:	4618      	mov	r0, r3
 800cc4a:	4553      	cmp	r3, sl
 800cc4c:	db33      	blt.n	800ccb6 <__lshift+0xb6>
 800cc4e:	6920      	ldr	r0, [r4, #16]
 800cc50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cc54:	f104 0314 	add.w	r3, r4, #20
 800cc58:	f019 091f 	ands.w	r9, r9, #31
 800cc5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cc60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cc64:	d02b      	beq.n	800ccbe <__lshift+0xbe>
 800cc66:	468a      	mov	sl, r1
 800cc68:	2200      	movs	r2, #0
 800cc6a:	f1c9 0e20 	rsb	lr, r9, #32
 800cc6e:	6818      	ldr	r0, [r3, #0]
 800cc70:	fa00 f009 	lsl.w	r0, r0, r9
 800cc74:	4310      	orrs	r0, r2
 800cc76:	f84a 0b04 	str.w	r0, [sl], #4
 800cc7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc7e:	459c      	cmp	ip, r3
 800cc80:	fa22 f20e 	lsr.w	r2, r2, lr
 800cc84:	d8f3      	bhi.n	800cc6e <__lshift+0x6e>
 800cc86:	ebac 0304 	sub.w	r3, ip, r4
 800cc8a:	3b15      	subs	r3, #21
 800cc8c:	f023 0303 	bic.w	r3, r3, #3
 800cc90:	3304      	adds	r3, #4
 800cc92:	f104 0015 	add.w	r0, r4, #21
 800cc96:	4560      	cmp	r0, ip
 800cc98:	bf88      	it	hi
 800cc9a:	2304      	movhi	r3, #4
 800cc9c:	50ca      	str	r2, [r1, r3]
 800cc9e:	b10a      	cbz	r2, 800cca4 <__lshift+0xa4>
 800cca0:	f108 0602 	add.w	r6, r8, #2
 800cca4:	3e01      	subs	r6, #1
 800cca6:	4638      	mov	r0, r7
 800cca8:	4621      	mov	r1, r4
 800ccaa:	612e      	str	r6, [r5, #16]
 800ccac:	f7ff fde2 	bl	800c874 <_Bfree>
 800ccb0:	4628      	mov	r0, r5
 800ccb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccb6:	f842 0f04 	str.w	r0, [r2, #4]!
 800ccba:	3301      	adds	r3, #1
 800ccbc:	e7c5      	b.n	800cc4a <__lshift+0x4a>
 800ccbe:	3904      	subs	r1, #4
 800ccc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccc4:	459c      	cmp	ip, r3
 800ccc6:	f841 2f04 	str.w	r2, [r1, #4]!
 800ccca:	d8f9      	bhi.n	800ccc0 <__lshift+0xc0>
 800cccc:	e7ea      	b.n	800cca4 <__lshift+0xa4>
 800ccce:	bf00      	nop
 800ccd0:	0800e54c 	.word	0x0800e54c
 800ccd4:	0800e55d 	.word	0x0800e55d

0800ccd8 <__mcmp>:
 800ccd8:	4603      	mov	r3, r0
 800ccda:	690a      	ldr	r2, [r1, #16]
 800ccdc:	6900      	ldr	r0, [r0, #16]
 800ccde:	b530      	push	{r4, r5, lr}
 800cce0:	1a80      	subs	r0, r0, r2
 800cce2:	d10e      	bne.n	800cd02 <__mcmp+0x2a>
 800cce4:	3314      	adds	r3, #20
 800cce6:	3114      	adds	r1, #20
 800cce8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ccec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ccf0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ccf4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ccf8:	4295      	cmp	r5, r2
 800ccfa:	d003      	beq.n	800cd04 <__mcmp+0x2c>
 800ccfc:	d205      	bcs.n	800cd0a <__mcmp+0x32>
 800ccfe:	f04f 30ff 	mov.w	r0, #4294967295
 800cd02:	bd30      	pop	{r4, r5, pc}
 800cd04:	42a3      	cmp	r3, r4
 800cd06:	d3f3      	bcc.n	800ccf0 <__mcmp+0x18>
 800cd08:	e7fb      	b.n	800cd02 <__mcmp+0x2a>
 800cd0a:	2001      	movs	r0, #1
 800cd0c:	e7f9      	b.n	800cd02 <__mcmp+0x2a>
	...

0800cd10 <__mdiff>:
 800cd10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd14:	4689      	mov	r9, r1
 800cd16:	4606      	mov	r6, r0
 800cd18:	4611      	mov	r1, r2
 800cd1a:	4648      	mov	r0, r9
 800cd1c:	4614      	mov	r4, r2
 800cd1e:	f7ff ffdb 	bl	800ccd8 <__mcmp>
 800cd22:	1e05      	subs	r5, r0, #0
 800cd24:	d112      	bne.n	800cd4c <__mdiff+0x3c>
 800cd26:	4629      	mov	r1, r5
 800cd28:	4630      	mov	r0, r6
 800cd2a:	f7ff fd63 	bl	800c7f4 <_Balloc>
 800cd2e:	4602      	mov	r2, r0
 800cd30:	b928      	cbnz	r0, 800cd3e <__mdiff+0x2e>
 800cd32:	f240 2137 	movw	r1, #567	@ 0x237
 800cd36:	4b3e      	ldr	r3, [pc, #248]	@ (800ce30 <__mdiff+0x120>)
 800cd38:	483e      	ldr	r0, [pc, #248]	@ (800ce34 <__mdiff+0x124>)
 800cd3a:	f000 fe8b 	bl	800da54 <__assert_func>
 800cd3e:	2301      	movs	r3, #1
 800cd40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cd44:	4610      	mov	r0, r2
 800cd46:	b003      	add	sp, #12
 800cd48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd4c:	bfbc      	itt	lt
 800cd4e:	464b      	movlt	r3, r9
 800cd50:	46a1      	movlt	r9, r4
 800cd52:	4630      	mov	r0, r6
 800cd54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cd58:	bfba      	itte	lt
 800cd5a:	461c      	movlt	r4, r3
 800cd5c:	2501      	movlt	r5, #1
 800cd5e:	2500      	movge	r5, #0
 800cd60:	f7ff fd48 	bl	800c7f4 <_Balloc>
 800cd64:	4602      	mov	r2, r0
 800cd66:	b918      	cbnz	r0, 800cd70 <__mdiff+0x60>
 800cd68:	f240 2145 	movw	r1, #581	@ 0x245
 800cd6c:	4b30      	ldr	r3, [pc, #192]	@ (800ce30 <__mdiff+0x120>)
 800cd6e:	e7e3      	b.n	800cd38 <__mdiff+0x28>
 800cd70:	f100 0b14 	add.w	fp, r0, #20
 800cd74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cd78:	f109 0310 	add.w	r3, r9, #16
 800cd7c:	60c5      	str	r5, [r0, #12]
 800cd7e:	f04f 0c00 	mov.w	ip, #0
 800cd82:	f109 0514 	add.w	r5, r9, #20
 800cd86:	46d9      	mov	r9, fp
 800cd88:	6926      	ldr	r6, [r4, #16]
 800cd8a:	f104 0e14 	add.w	lr, r4, #20
 800cd8e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cd92:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cd96:	9301      	str	r3, [sp, #4]
 800cd98:	9b01      	ldr	r3, [sp, #4]
 800cd9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cd9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cda2:	b281      	uxth	r1, r0
 800cda4:	9301      	str	r3, [sp, #4]
 800cda6:	fa1f f38a 	uxth.w	r3, sl
 800cdaa:	1a5b      	subs	r3, r3, r1
 800cdac:	0c00      	lsrs	r0, r0, #16
 800cdae:	4463      	add	r3, ip
 800cdb0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cdb4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cdb8:	b29b      	uxth	r3, r3
 800cdba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cdbe:	4576      	cmp	r6, lr
 800cdc0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cdc4:	f849 3b04 	str.w	r3, [r9], #4
 800cdc8:	d8e6      	bhi.n	800cd98 <__mdiff+0x88>
 800cdca:	1b33      	subs	r3, r6, r4
 800cdcc:	3b15      	subs	r3, #21
 800cdce:	f023 0303 	bic.w	r3, r3, #3
 800cdd2:	3415      	adds	r4, #21
 800cdd4:	3304      	adds	r3, #4
 800cdd6:	42a6      	cmp	r6, r4
 800cdd8:	bf38      	it	cc
 800cdda:	2304      	movcc	r3, #4
 800cddc:	441d      	add	r5, r3
 800cdde:	445b      	add	r3, fp
 800cde0:	461e      	mov	r6, r3
 800cde2:	462c      	mov	r4, r5
 800cde4:	4544      	cmp	r4, r8
 800cde6:	d30e      	bcc.n	800ce06 <__mdiff+0xf6>
 800cde8:	f108 0103 	add.w	r1, r8, #3
 800cdec:	1b49      	subs	r1, r1, r5
 800cdee:	f021 0103 	bic.w	r1, r1, #3
 800cdf2:	3d03      	subs	r5, #3
 800cdf4:	45a8      	cmp	r8, r5
 800cdf6:	bf38      	it	cc
 800cdf8:	2100      	movcc	r1, #0
 800cdfa:	440b      	add	r3, r1
 800cdfc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ce00:	b199      	cbz	r1, 800ce2a <__mdiff+0x11a>
 800ce02:	6117      	str	r7, [r2, #16]
 800ce04:	e79e      	b.n	800cd44 <__mdiff+0x34>
 800ce06:	46e6      	mov	lr, ip
 800ce08:	f854 1b04 	ldr.w	r1, [r4], #4
 800ce0c:	fa1f fc81 	uxth.w	ip, r1
 800ce10:	44f4      	add	ip, lr
 800ce12:	0c08      	lsrs	r0, r1, #16
 800ce14:	4471      	add	r1, lr
 800ce16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ce1a:	b289      	uxth	r1, r1
 800ce1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ce20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ce24:	f846 1b04 	str.w	r1, [r6], #4
 800ce28:	e7dc      	b.n	800cde4 <__mdiff+0xd4>
 800ce2a:	3f01      	subs	r7, #1
 800ce2c:	e7e6      	b.n	800cdfc <__mdiff+0xec>
 800ce2e:	bf00      	nop
 800ce30:	0800e54c 	.word	0x0800e54c
 800ce34:	0800e55d 	.word	0x0800e55d

0800ce38 <__d2b>:
 800ce38:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800ce3c:	2101      	movs	r1, #1
 800ce3e:	4690      	mov	r8, r2
 800ce40:	4699      	mov	r9, r3
 800ce42:	9e08      	ldr	r6, [sp, #32]
 800ce44:	f7ff fcd6 	bl	800c7f4 <_Balloc>
 800ce48:	4604      	mov	r4, r0
 800ce4a:	b930      	cbnz	r0, 800ce5a <__d2b+0x22>
 800ce4c:	4602      	mov	r2, r0
 800ce4e:	f240 310f 	movw	r1, #783	@ 0x30f
 800ce52:	4b23      	ldr	r3, [pc, #140]	@ (800cee0 <__d2b+0xa8>)
 800ce54:	4823      	ldr	r0, [pc, #140]	@ (800cee4 <__d2b+0xac>)
 800ce56:	f000 fdfd 	bl	800da54 <__assert_func>
 800ce5a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ce5e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ce62:	b10d      	cbz	r5, 800ce68 <__d2b+0x30>
 800ce64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ce68:	9301      	str	r3, [sp, #4]
 800ce6a:	f1b8 0300 	subs.w	r3, r8, #0
 800ce6e:	d024      	beq.n	800ceba <__d2b+0x82>
 800ce70:	4668      	mov	r0, sp
 800ce72:	9300      	str	r3, [sp, #0]
 800ce74:	f7ff fd85 	bl	800c982 <__lo0bits>
 800ce78:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ce7c:	b1d8      	cbz	r0, 800ceb6 <__d2b+0x7e>
 800ce7e:	f1c0 0320 	rsb	r3, r0, #32
 800ce82:	fa02 f303 	lsl.w	r3, r2, r3
 800ce86:	430b      	orrs	r3, r1
 800ce88:	40c2      	lsrs	r2, r0
 800ce8a:	6163      	str	r3, [r4, #20]
 800ce8c:	9201      	str	r2, [sp, #4]
 800ce8e:	9b01      	ldr	r3, [sp, #4]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	bf0c      	ite	eq
 800ce94:	2201      	moveq	r2, #1
 800ce96:	2202      	movne	r2, #2
 800ce98:	61a3      	str	r3, [r4, #24]
 800ce9a:	6122      	str	r2, [r4, #16]
 800ce9c:	b1ad      	cbz	r5, 800ceca <__d2b+0x92>
 800ce9e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cea2:	4405      	add	r5, r0
 800cea4:	6035      	str	r5, [r6, #0]
 800cea6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ceaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ceac:	6018      	str	r0, [r3, #0]
 800ceae:	4620      	mov	r0, r4
 800ceb0:	b002      	add	sp, #8
 800ceb2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800ceb6:	6161      	str	r1, [r4, #20]
 800ceb8:	e7e9      	b.n	800ce8e <__d2b+0x56>
 800ceba:	a801      	add	r0, sp, #4
 800cebc:	f7ff fd61 	bl	800c982 <__lo0bits>
 800cec0:	9b01      	ldr	r3, [sp, #4]
 800cec2:	2201      	movs	r2, #1
 800cec4:	6163      	str	r3, [r4, #20]
 800cec6:	3020      	adds	r0, #32
 800cec8:	e7e7      	b.n	800ce9a <__d2b+0x62>
 800ceca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cece:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ced2:	6030      	str	r0, [r6, #0]
 800ced4:	6918      	ldr	r0, [r3, #16]
 800ced6:	f7ff fd35 	bl	800c944 <__hi0bits>
 800ceda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cede:	e7e4      	b.n	800ceaa <__d2b+0x72>
 800cee0:	0800e54c 	.word	0x0800e54c
 800cee4:	0800e55d 	.word	0x0800e55d

0800cee8 <__ssputs_r>:
 800cee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ceec:	461f      	mov	r7, r3
 800ceee:	688e      	ldr	r6, [r1, #8]
 800cef0:	4682      	mov	sl, r0
 800cef2:	42be      	cmp	r6, r7
 800cef4:	460c      	mov	r4, r1
 800cef6:	4690      	mov	r8, r2
 800cef8:	680b      	ldr	r3, [r1, #0]
 800cefa:	d82d      	bhi.n	800cf58 <__ssputs_r+0x70>
 800cefc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cf00:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cf04:	d026      	beq.n	800cf54 <__ssputs_r+0x6c>
 800cf06:	6965      	ldr	r5, [r4, #20]
 800cf08:	6909      	ldr	r1, [r1, #16]
 800cf0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf0e:	eba3 0901 	sub.w	r9, r3, r1
 800cf12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cf16:	1c7b      	adds	r3, r7, #1
 800cf18:	444b      	add	r3, r9
 800cf1a:	106d      	asrs	r5, r5, #1
 800cf1c:	429d      	cmp	r5, r3
 800cf1e:	bf38      	it	cc
 800cf20:	461d      	movcc	r5, r3
 800cf22:	0553      	lsls	r3, r2, #21
 800cf24:	d527      	bpl.n	800cf76 <__ssputs_r+0x8e>
 800cf26:	4629      	mov	r1, r5
 800cf28:	f7ff fbd8 	bl	800c6dc <_malloc_r>
 800cf2c:	4606      	mov	r6, r0
 800cf2e:	b360      	cbz	r0, 800cf8a <__ssputs_r+0xa2>
 800cf30:	464a      	mov	r2, r9
 800cf32:	6921      	ldr	r1, [r4, #16]
 800cf34:	f7fe fcf3 	bl	800b91e <memcpy>
 800cf38:	89a3      	ldrh	r3, [r4, #12]
 800cf3a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cf3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf42:	81a3      	strh	r3, [r4, #12]
 800cf44:	6126      	str	r6, [r4, #16]
 800cf46:	444e      	add	r6, r9
 800cf48:	6026      	str	r6, [r4, #0]
 800cf4a:	463e      	mov	r6, r7
 800cf4c:	6165      	str	r5, [r4, #20]
 800cf4e:	eba5 0509 	sub.w	r5, r5, r9
 800cf52:	60a5      	str	r5, [r4, #8]
 800cf54:	42be      	cmp	r6, r7
 800cf56:	d900      	bls.n	800cf5a <__ssputs_r+0x72>
 800cf58:	463e      	mov	r6, r7
 800cf5a:	4632      	mov	r2, r6
 800cf5c:	4641      	mov	r1, r8
 800cf5e:	6820      	ldr	r0, [r4, #0]
 800cf60:	f000 fd4d 	bl	800d9fe <memmove>
 800cf64:	2000      	movs	r0, #0
 800cf66:	68a3      	ldr	r3, [r4, #8]
 800cf68:	1b9b      	subs	r3, r3, r6
 800cf6a:	60a3      	str	r3, [r4, #8]
 800cf6c:	6823      	ldr	r3, [r4, #0]
 800cf6e:	4433      	add	r3, r6
 800cf70:	6023      	str	r3, [r4, #0]
 800cf72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf76:	462a      	mov	r2, r5
 800cf78:	f000 fdb0 	bl	800dadc <_realloc_r>
 800cf7c:	4606      	mov	r6, r0
 800cf7e:	2800      	cmp	r0, #0
 800cf80:	d1e0      	bne.n	800cf44 <__ssputs_r+0x5c>
 800cf82:	4650      	mov	r0, sl
 800cf84:	6921      	ldr	r1, [r4, #16]
 800cf86:	f7ff fb37 	bl	800c5f8 <_free_r>
 800cf8a:	230c      	movs	r3, #12
 800cf8c:	f8ca 3000 	str.w	r3, [sl]
 800cf90:	89a3      	ldrh	r3, [r4, #12]
 800cf92:	f04f 30ff 	mov.w	r0, #4294967295
 800cf96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf9a:	81a3      	strh	r3, [r4, #12]
 800cf9c:	e7e9      	b.n	800cf72 <__ssputs_r+0x8a>
	...

0800cfa0 <_svfiprintf_r>:
 800cfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfa4:	4698      	mov	r8, r3
 800cfa6:	898b      	ldrh	r3, [r1, #12]
 800cfa8:	4607      	mov	r7, r0
 800cfaa:	061b      	lsls	r3, r3, #24
 800cfac:	460d      	mov	r5, r1
 800cfae:	4614      	mov	r4, r2
 800cfb0:	b09d      	sub	sp, #116	@ 0x74
 800cfb2:	d510      	bpl.n	800cfd6 <_svfiprintf_r+0x36>
 800cfb4:	690b      	ldr	r3, [r1, #16]
 800cfb6:	b973      	cbnz	r3, 800cfd6 <_svfiprintf_r+0x36>
 800cfb8:	2140      	movs	r1, #64	@ 0x40
 800cfba:	f7ff fb8f 	bl	800c6dc <_malloc_r>
 800cfbe:	6028      	str	r0, [r5, #0]
 800cfc0:	6128      	str	r0, [r5, #16]
 800cfc2:	b930      	cbnz	r0, 800cfd2 <_svfiprintf_r+0x32>
 800cfc4:	230c      	movs	r3, #12
 800cfc6:	603b      	str	r3, [r7, #0]
 800cfc8:	f04f 30ff 	mov.w	r0, #4294967295
 800cfcc:	b01d      	add	sp, #116	@ 0x74
 800cfce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfd2:	2340      	movs	r3, #64	@ 0x40
 800cfd4:	616b      	str	r3, [r5, #20]
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfda:	2320      	movs	r3, #32
 800cfdc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cfe0:	2330      	movs	r3, #48	@ 0x30
 800cfe2:	f04f 0901 	mov.w	r9, #1
 800cfe6:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfea:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800d184 <_svfiprintf_r+0x1e4>
 800cfee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cff2:	4623      	mov	r3, r4
 800cff4:	469a      	mov	sl, r3
 800cff6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cffa:	b10a      	cbz	r2, 800d000 <_svfiprintf_r+0x60>
 800cffc:	2a25      	cmp	r2, #37	@ 0x25
 800cffe:	d1f9      	bne.n	800cff4 <_svfiprintf_r+0x54>
 800d000:	ebba 0b04 	subs.w	fp, sl, r4
 800d004:	d00b      	beq.n	800d01e <_svfiprintf_r+0x7e>
 800d006:	465b      	mov	r3, fp
 800d008:	4622      	mov	r2, r4
 800d00a:	4629      	mov	r1, r5
 800d00c:	4638      	mov	r0, r7
 800d00e:	f7ff ff6b 	bl	800cee8 <__ssputs_r>
 800d012:	3001      	adds	r0, #1
 800d014:	f000 80a7 	beq.w	800d166 <_svfiprintf_r+0x1c6>
 800d018:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d01a:	445a      	add	r2, fp
 800d01c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d01e:	f89a 3000 	ldrb.w	r3, [sl]
 800d022:	2b00      	cmp	r3, #0
 800d024:	f000 809f 	beq.w	800d166 <_svfiprintf_r+0x1c6>
 800d028:	2300      	movs	r3, #0
 800d02a:	f04f 32ff 	mov.w	r2, #4294967295
 800d02e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d032:	f10a 0a01 	add.w	sl, sl, #1
 800d036:	9304      	str	r3, [sp, #16]
 800d038:	9307      	str	r3, [sp, #28]
 800d03a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d03e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d040:	4654      	mov	r4, sl
 800d042:	2205      	movs	r2, #5
 800d044:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d048:	484e      	ldr	r0, [pc, #312]	@ (800d184 <_svfiprintf_r+0x1e4>)
 800d04a:	f7fe fc5a 	bl	800b902 <memchr>
 800d04e:	9a04      	ldr	r2, [sp, #16]
 800d050:	b9d8      	cbnz	r0, 800d08a <_svfiprintf_r+0xea>
 800d052:	06d0      	lsls	r0, r2, #27
 800d054:	bf44      	itt	mi
 800d056:	2320      	movmi	r3, #32
 800d058:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d05c:	0711      	lsls	r1, r2, #28
 800d05e:	bf44      	itt	mi
 800d060:	232b      	movmi	r3, #43	@ 0x2b
 800d062:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d066:	f89a 3000 	ldrb.w	r3, [sl]
 800d06a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d06c:	d015      	beq.n	800d09a <_svfiprintf_r+0xfa>
 800d06e:	4654      	mov	r4, sl
 800d070:	2000      	movs	r0, #0
 800d072:	f04f 0c0a 	mov.w	ip, #10
 800d076:	9a07      	ldr	r2, [sp, #28]
 800d078:	4621      	mov	r1, r4
 800d07a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d07e:	3b30      	subs	r3, #48	@ 0x30
 800d080:	2b09      	cmp	r3, #9
 800d082:	d94b      	bls.n	800d11c <_svfiprintf_r+0x17c>
 800d084:	b1b0      	cbz	r0, 800d0b4 <_svfiprintf_r+0x114>
 800d086:	9207      	str	r2, [sp, #28]
 800d088:	e014      	b.n	800d0b4 <_svfiprintf_r+0x114>
 800d08a:	eba0 0308 	sub.w	r3, r0, r8
 800d08e:	fa09 f303 	lsl.w	r3, r9, r3
 800d092:	4313      	orrs	r3, r2
 800d094:	46a2      	mov	sl, r4
 800d096:	9304      	str	r3, [sp, #16]
 800d098:	e7d2      	b.n	800d040 <_svfiprintf_r+0xa0>
 800d09a:	9b03      	ldr	r3, [sp, #12]
 800d09c:	1d19      	adds	r1, r3, #4
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	9103      	str	r1, [sp, #12]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	bfbb      	ittet	lt
 800d0a6:	425b      	neglt	r3, r3
 800d0a8:	f042 0202 	orrlt.w	r2, r2, #2
 800d0ac:	9307      	strge	r3, [sp, #28]
 800d0ae:	9307      	strlt	r3, [sp, #28]
 800d0b0:	bfb8      	it	lt
 800d0b2:	9204      	strlt	r2, [sp, #16]
 800d0b4:	7823      	ldrb	r3, [r4, #0]
 800d0b6:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0b8:	d10a      	bne.n	800d0d0 <_svfiprintf_r+0x130>
 800d0ba:	7863      	ldrb	r3, [r4, #1]
 800d0bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0be:	d132      	bne.n	800d126 <_svfiprintf_r+0x186>
 800d0c0:	9b03      	ldr	r3, [sp, #12]
 800d0c2:	3402      	adds	r4, #2
 800d0c4:	1d1a      	adds	r2, r3, #4
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	9203      	str	r2, [sp, #12]
 800d0ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d0ce:	9305      	str	r3, [sp, #20]
 800d0d0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800d188 <_svfiprintf_r+0x1e8>
 800d0d4:	2203      	movs	r2, #3
 800d0d6:	4650      	mov	r0, sl
 800d0d8:	7821      	ldrb	r1, [r4, #0]
 800d0da:	f7fe fc12 	bl	800b902 <memchr>
 800d0de:	b138      	cbz	r0, 800d0f0 <_svfiprintf_r+0x150>
 800d0e0:	2240      	movs	r2, #64	@ 0x40
 800d0e2:	9b04      	ldr	r3, [sp, #16]
 800d0e4:	eba0 000a 	sub.w	r0, r0, sl
 800d0e8:	4082      	lsls	r2, r0
 800d0ea:	4313      	orrs	r3, r2
 800d0ec:	3401      	adds	r4, #1
 800d0ee:	9304      	str	r3, [sp, #16]
 800d0f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0f4:	2206      	movs	r2, #6
 800d0f6:	4825      	ldr	r0, [pc, #148]	@ (800d18c <_svfiprintf_r+0x1ec>)
 800d0f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d0fc:	f7fe fc01 	bl	800b902 <memchr>
 800d100:	2800      	cmp	r0, #0
 800d102:	d036      	beq.n	800d172 <_svfiprintf_r+0x1d2>
 800d104:	4b22      	ldr	r3, [pc, #136]	@ (800d190 <_svfiprintf_r+0x1f0>)
 800d106:	bb1b      	cbnz	r3, 800d150 <_svfiprintf_r+0x1b0>
 800d108:	9b03      	ldr	r3, [sp, #12]
 800d10a:	3307      	adds	r3, #7
 800d10c:	f023 0307 	bic.w	r3, r3, #7
 800d110:	3308      	adds	r3, #8
 800d112:	9303      	str	r3, [sp, #12]
 800d114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d116:	4433      	add	r3, r6
 800d118:	9309      	str	r3, [sp, #36]	@ 0x24
 800d11a:	e76a      	b.n	800cff2 <_svfiprintf_r+0x52>
 800d11c:	460c      	mov	r4, r1
 800d11e:	2001      	movs	r0, #1
 800d120:	fb0c 3202 	mla	r2, ip, r2, r3
 800d124:	e7a8      	b.n	800d078 <_svfiprintf_r+0xd8>
 800d126:	2300      	movs	r3, #0
 800d128:	f04f 0c0a 	mov.w	ip, #10
 800d12c:	4619      	mov	r1, r3
 800d12e:	3401      	adds	r4, #1
 800d130:	9305      	str	r3, [sp, #20]
 800d132:	4620      	mov	r0, r4
 800d134:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d138:	3a30      	subs	r2, #48	@ 0x30
 800d13a:	2a09      	cmp	r2, #9
 800d13c:	d903      	bls.n	800d146 <_svfiprintf_r+0x1a6>
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d0c6      	beq.n	800d0d0 <_svfiprintf_r+0x130>
 800d142:	9105      	str	r1, [sp, #20]
 800d144:	e7c4      	b.n	800d0d0 <_svfiprintf_r+0x130>
 800d146:	4604      	mov	r4, r0
 800d148:	2301      	movs	r3, #1
 800d14a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d14e:	e7f0      	b.n	800d132 <_svfiprintf_r+0x192>
 800d150:	ab03      	add	r3, sp, #12
 800d152:	9300      	str	r3, [sp, #0]
 800d154:	462a      	mov	r2, r5
 800d156:	4638      	mov	r0, r7
 800d158:	4b0e      	ldr	r3, [pc, #56]	@ (800d194 <_svfiprintf_r+0x1f4>)
 800d15a:	a904      	add	r1, sp, #16
 800d15c:	f7fd fde2 	bl	800ad24 <_printf_float>
 800d160:	1c42      	adds	r2, r0, #1
 800d162:	4606      	mov	r6, r0
 800d164:	d1d6      	bne.n	800d114 <_svfiprintf_r+0x174>
 800d166:	89ab      	ldrh	r3, [r5, #12]
 800d168:	065b      	lsls	r3, r3, #25
 800d16a:	f53f af2d 	bmi.w	800cfc8 <_svfiprintf_r+0x28>
 800d16e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d170:	e72c      	b.n	800cfcc <_svfiprintf_r+0x2c>
 800d172:	ab03      	add	r3, sp, #12
 800d174:	9300      	str	r3, [sp, #0]
 800d176:	462a      	mov	r2, r5
 800d178:	4638      	mov	r0, r7
 800d17a:	4b06      	ldr	r3, [pc, #24]	@ (800d194 <_svfiprintf_r+0x1f4>)
 800d17c:	a904      	add	r1, sp, #16
 800d17e:	f7fe f86f 	bl	800b260 <_printf_i>
 800d182:	e7ed      	b.n	800d160 <_svfiprintf_r+0x1c0>
 800d184:	0800e5b6 	.word	0x0800e5b6
 800d188:	0800e5bc 	.word	0x0800e5bc
 800d18c:	0800e5c0 	.word	0x0800e5c0
 800d190:	0800ad25 	.word	0x0800ad25
 800d194:	0800cee9 	.word	0x0800cee9

0800d198 <_sungetc_r>:
 800d198:	b538      	push	{r3, r4, r5, lr}
 800d19a:	1c4b      	adds	r3, r1, #1
 800d19c:	4614      	mov	r4, r2
 800d19e:	d103      	bne.n	800d1a8 <_sungetc_r+0x10>
 800d1a0:	f04f 35ff 	mov.w	r5, #4294967295
 800d1a4:	4628      	mov	r0, r5
 800d1a6:	bd38      	pop	{r3, r4, r5, pc}
 800d1a8:	8993      	ldrh	r3, [r2, #12]
 800d1aa:	b2cd      	uxtb	r5, r1
 800d1ac:	f023 0320 	bic.w	r3, r3, #32
 800d1b0:	8193      	strh	r3, [r2, #12]
 800d1b2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d1b4:	6852      	ldr	r2, [r2, #4]
 800d1b6:	b18b      	cbz	r3, 800d1dc <_sungetc_r+0x44>
 800d1b8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d1ba:	4293      	cmp	r3, r2
 800d1bc:	dd08      	ble.n	800d1d0 <_sungetc_r+0x38>
 800d1be:	6823      	ldr	r3, [r4, #0]
 800d1c0:	1e5a      	subs	r2, r3, #1
 800d1c2:	6022      	str	r2, [r4, #0]
 800d1c4:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d1c8:	6863      	ldr	r3, [r4, #4]
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	6063      	str	r3, [r4, #4]
 800d1ce:	e7e9      	b.n	800d1a4 <_sungetc_r+0xc>
 800d1d0:	4621      	mov	r1, r4
 800d1d2:	f000 fbdc 	bl	800d98e <__submore>
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	d0f1      	beq.n	800d1be <_sungetc_r+0x26>
 800d1da:	e7e1      	b.n	800d1a0 <_sungetc_r+0x8>
 800d1dc:	6921      	ldr	r1, [r4, #16]
 800d1de:	6823      	ldr	r3, [r4, #0]
 800d1e0:	b151      	cbz	r1, 800d1f8 <_sungetc_r+0x60>
 800d1e2:	4299      	cmp	r1, r3
 800d1e4:	d208      	bcs.n	800d1f8 <_sungetc_r+0x60>
 800d1e6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d1ea:	42a9      	cmp	r1, r5
 800d1ec:	d104      	bne.n	800d1f8 <_sungetc_r+0x60>
 800d1ee:	3b01      	subs	r3, #1
 800d1f0:	3201      	adds	r2, #1
 800d1f2:	6023      	str	r3, [r4, #0]
 800d1f4:	6062      	str	r2, [r4, #4]
 800d1f6:	e7d5      	b.n	800d1a4 <_sungetc_r+0xc>
 800d1f8:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800d1fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d200:	6363      	str	r3, [r4, #52]	@ 0x34
 800d202:	2303      	movs	r3, #3
 800d204:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d206:	4623      	mov	r3, r4
 800d208:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d20c:	6023      	str	r3, [r4, #0]
 800d20e:	2301      	movs	r3, #1
 800d210:	e7dc      	b.n	800d1cc <_sungetc_r+0x34>

0800d212 <__ssrefill_r>:
 800d212:	b510      	push	{r4, lr}
 800d214:	460c      	mov	r4, r1
 800d216:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d218:	b169      	cbz	r1, 800d236 <__ssrefill_r+0x24>
 800d21a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d21e:	4299      	cmp	r1, r3
 800d220:	d001      	beq.n	800d226 <__ssrefill_r+0x14>
 800d222:	f7ff f9e9 	bl	800c5f8 <_free_r>
 800d226:	2000      	movs	r0, #0
 800d228:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d22a:	6360      	str	r0, [r4, #52]	@ 0x34
 800d22c:	6063      	str	r3, [r4, #4]
 800d22e:	b113      	cbz	r3, 800d236 <__ssrefill_r+0x24>
 800d230:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d232:	6023      	str	r3, [r4, #0]
 800d234:	bd10      	pop	{r4, pc}
 800d236:	6923      	ldr	r3, [r4, #16]
 800d238:	f04f 30ff 	mov.w	r0, #4294967295
 800d23c:	6023      	str	r3, [r4, #0]
 800d23e:	2300      	movs	r3, #0
 800d240:	6063      	str	r3, [r4, #4]
 800d242:	89a3      	ldrh	r3, [r4, #12]
 800d244:	f043 0320 	orr.w	r3, r3, #32
 800d248:	81a3      	strh	r3, [r4, #12]
 800d24a:	e7f3      	b.n	800d234 <__ssrefill_r+0x22>

0800d24c <__ssvfiscanf_r>:
 800d24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d250:	460c      	mov	r4, r1
 800d252:	2100      	movs	r1, #0
 800d254:	4606      	mov	r6, r0
 800d256:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800d25a:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800d25e:	49ab      	ldr	r1, [pc, #684]	@ (800d50c <__ssvfiscanf_r+0x2c0>)
 800d260:	f10d 0804 	add.w	r8, sp, #4
 800d264:	91a0      	str	r1, [sp, #640]	@ 0x280
 800d266:	49aa      	ldr	r1, [pc, #680]	@ (800d510 <__ssvfiscanf_r+0x2c4>)
 800d268:	4faa      	ldr	r7, [pc, #680]	@ (800d514 <__ssvfiscanf_r+0x2c8>)
 800d26a:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800d26e:	91a1      	str	r1, [sp, #644]	@ 0x284
 800d270:	9300      	str	r3, [sp, #0]
 800d272:	f892 9000 	ldrb.w	r9, [r2]
 800d276:	f1b9 0f00 	cmp.w	r9, #0
 800d27a:	f000 8159 	beq.w	800d530 <__ssvfiscanf_r+0x2e4>
 800d27e:	f817 3009 	ldrb.w	r3, [r7, r9]
 800d282:	1c55      	adds	r5, r2, #1
 800d284:	f013 0308 	ands.w	r3, r3, #8
 800d288:	d019      	beq.n	800d2be <__ssvfiscanf_r+0x72>
 800d28a:	6863      	ldr	r3, [r4, #4]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	dd0f      	ble.n	800d2b0 <__ssvfiscanf_r+0x64>
 800d290:	6823      	ldr	r3, [r4, #0]
 800d292:	781a      	ldrb	r2, [r3, #0]
 800d294:	5cba      	ldrb	r2, [r7, r2]
 800d296:	0712      	lsls	r2, r2, #28
 800d298:	d401      	bmi.n	800d29e <__ssvfiscanf_r+0x52>
 800d29a:	462a      	mov	r2, r5
 800d29c:	e7e9      	b.n	800d272 <__ssvfiscanf_r+0x26>
 800d29e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d2a0:	3301      	adds	r3, #1
 800d2a2:	3201      	adds	r2, #1
 800d2a4:	9245      	str	r2, [sp, #276]	@ 0x114
 800d2a6:	6862      	ldr	r2, [r4, #4]
 800d2a8:	6023      	str	r3, [r4, #0]
 800d2aa:	3a01      	subs	r2, #1
 800d2ac:	6062      	str	r2, [r4, #4]
 800d2ae:	e7ec      	b.n	800d28a <__ssvfiscanf_r+0x3e>
 800d2b0:	4621      	mov	r1, r4
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d2b6:	4798      	blx	r3
 800d2b8:	2800      	cmp	r0, #0
 800d2ba:	d0e9      	beq.n	800d290 <__ssvfiscanf_r+0x44>
 800d2bc:	e7ed      	b.n	800d29a <__ssvfiscanf_r+0x4e>
 800d2be:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800d2c2:	f040 8086 	bne.w	800d3d2 <__ssvfiscanf_r+0x186>
 800d2c6:	9341      	str	r3, [sp, #260]	@ 0x104
 800d2c8:	9343      	str	r3, [sp, #268]	@ 0x10c
 800d2ca:	7853      	ldrb	r3, [r2, #1]
 800d2cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2ce:	bf04      	itt	eq
 800d2d0:	2310      	moveq	r3, #16
 800d2d2:	1c95      	addeq	r5, r2, #2
 800d2d4:	f04f 020a 	mov.w	r2, #10
 800d2d8:	bf08      	it	eq
 800d2da:	9341      	streq	r3, [sp, #260]	@ 0x104
 800d2dc:	46aa      	mov	sl, r5
 800d2de:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d2e2:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800d2e6:	2b09      	cmp	r3, #9
 800d2e8:	d91e      	bls.n	800d328 <__ssvfiscanf_r+0xdc>
 800d2ea:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800d518 <__ssvfiscanf_r+0x2cc>
 800d2ee:	2203      	movs	r2, #3
 800d2f0:	4658      	mov	r0, fp
 800d2f2:	f7fe fb06 	bl	800b902 <memchr>
 800d2f6:	b138      	cbz	r0, 800d308 <__ssvfiscanf_r+0xbc>
 800d2f8:	2301      	movs	r3, #1
 800d2fa:	4655      	mov	r5, sl
 800d2fc:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d2fe:	eba0 000b 	sub.w	r0, r0, fp
 800d302:	4083      	lsls	r3, r0
 800d304:	4313      	orrs	r3, r2
 800d306:	9341      	str	r3, [sp, #260]	@ 0x104
 800d308:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d30c:	2b78      	cmp	r3, #120	@ 0x78
 800d30e:	d806      	bhi.n	800d31e <__ssvfiscanf_r+0xd2>
 800d310:	2b57      	cmp	r3, #87	@ 0x57
 800d312:	d810      	bhi.n	800d336 <__ssvfiscanf_r+0xea>
 800d314:	2b25      	cmp	r3, #37	@ 0x25
 800d316:	d05c      	beq.n	800d3d2 <__ssvfiscanf_r+0x186>
 800d318:	d856      	bhi.n	800d3c8 <__ssvfiscanf_r+0x17c>
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d074      	beq.n	800d408 <__ssvfiscanf_r+0x1bc>
 800d31e:	2303      	movs	r3, #3
 800d320:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d322:	230a      	movs	r3, #10
 800d324:	9342      	str	r3, [sp, #264]	@ 0x108
 800d326:	e087      	b.n	800d438 <__ssvfiscanf_r+0x1ec>
 800d328:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d32a:	4655      	mov	r5, sl
 800d32c:	fb02 1103 	mla	r1, r2, r3, r1
 800d330:	3930      	subs	r1, #48	@ 0x30
 800d332:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d334:	e7d2      	b.n	800d2dc <__ssvfiscanf_r+0x90>
 800d336:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800d33a:	2a20      	cmp	r2, #32
 800d33c:	d8ef      	bhi.n	800d31e <__ssvfiscanf_r+0xd2>
 800d33e:	a101      	add	r1, pc, #4	@ (adr r1, 800d344 <__ssvfiscanf_r+0xf8>)
 800d340:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d344:	0800d417 	.word	0x0800d417
 800d348:	0800d31f 	.word	0x0800d31f
 800d34c:	0800d31f 	.word	0x0800d31f
 800d350:	0800d471 	.word	0x0800d471
 800d354:	0800d31f 	.word	0x0800d31f
 800d358:	0800d31f 	.word	0x0800d31f
 800d35c:	0800d31f 	.word	0x0800d31f
 800d360:	0800d31f 	.word	0x0800d31f
 800d364:	0800d31f 	.word	0x0800d31f
 800d368:	0800d31f 	.word	0x0800d31f
 800d36c:	0800d31f 	.word	0x0800d31f
 800d370:	0800d487 	.word	0x0800d487
 800d374:	0800d46d 	.word	0x0800d46d
 800d378:	0800d3cf 	.word	0x0800d3cf
 800d37c:	0800d3cf 	.word	0x0800d3cf
 800d380:	0800d3cf 	.word	0x0800d3cf
 800d384:	0800d31f 	.word	0x0800d31f
 800d388:	0800d429 	.word	0x0800d429
 800d38c:	0800d31f 	.word	0x0800d31f
 800d390:	0800d31f 	.word	0x0800d31f
 800d394:	0800d31f 	.word	0x0800d31f
 800d398:	0800d31f 	.word	0x0800d31f
 800d39c:	0800d497 	.word	0x0800d497
 800d3a0:	0800d431 	.word	0x0800d431
 800d3a4:	0800d40f 	.word	0x0800d40f
 800d3a8:	0800d31f 	.word	0x0800d31f
 800d3ac:	0800d31f 	.word	0x0800d31f
 800d3b0:	0800d493 	.word	0x0800d493
 800d3b4:	0800d31f 	.word	0x0800d31f
 800d3b8:	0800d46d 	.word	0x0800d46d
 800d3bc:	0800d31f 	.word	0x0800d31f
 800d3c0:	0800d31f 	.word	0x0800d31f
 800d3c4:	0800d417 	.word	0x0800d417
 800d3c8:	3b45      	subs	r3, #69	@ 0x45
 800d3ca:	2b02      	cmp	r3, #2
 800d3cc:	d8a7      	bhi.n	800d31e <__ssvfiscanf_r+0xd2>
 800d3ce:	2305      	movs	r3, #5
 800d3d0:	e031      	b.n	800d436 <__ssvfiscanf_r+0x1ea>
 800d3d2:	6863      	ldr	r3, [r4, #4]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	dd0d      	ble.n	800d3f4 <__ssvfiscanf_r+0x1a8>
 800d3d8:	6823      	ldr	r3, [r4, #0]
 800d3da:	781a      	ldrb	r2, [r3, #0]
 800d3dc:	454a      	cmp	r2, r9
 800d3de:	f040 80a7 	bne.w	800d530 <__ssvfiscanf_r+0x2e4>
 800d3e2:	3301      	adds	r3, #1
 800d3e4:	6862      	ldr	r2, [r4, #4]
 800d3e6:	6023      	str	r3, [r4, #0]
 800d3e8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800d3ea:	3a01      	subs	r2, #1
 800d3ec:	3301      	adds	r3, #1
 800d3ee:	6062      	str	r2, [r4, #4]
 800d3f0:	9345      	str	r3, [sp, #276]	@ 0x114
 800d3f2:	e752      	b.n	800d29a <__ssvfiscanf_r+0x4e>
 800d3f4:	4621      	mov	r1, r4
 800d3f6:	4630      	mov	r0, r6
 800d3f8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d3fa:	4798      	blx	r3
 800d3fc:	2800      	cmp	r0, #0
 800d3fe:	d0eb      	beq.n	800d3d8 <__ssvfiscanf_r+0x18c>
 800d400:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d402:	2800      	cmp	r0, #0
 800d404:	f040 808c 	bne.w	800d520 <__ssvfiscanf_r+0x2d4>
 800d408:	f04f 30ff 	mov.w	r0, #4294967295
 800d40c:	e08c      	b.n	800d528 <__ssvfiscanf_r+0x2dc>
 800d40e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d410:	f042 0220 	orr.w	r2, r2, #32
 800d414:	9241      	str	r2, [sp, #260]	@ 0x104
 800d416:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d418:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d41c:	9241      	str	r2, [sp, #260]	@ 0x104
 800d41e:	2210      	movs	r2, #16
 800d420:	2b6e      	cmp	r3, #110	@ 0x6e
 800d422:	9242      	str	r2, [sp, #264]	@ 0x108
 800d424:	d902      	bls.n	800d42c <__ssvfiscanf_r+0x1e0>
 800d426:	e005      	b.n	800d434 <__ssvfiscanf_r+0x1e8>
 800d428:	2300      	movs	r3, #0
 800d42a:	9342      	str	r3, [sp, #264]	@ 0x108
 800d42c:	2303      	movs	r3, #3
 800d42e:	e002      	b.n	800d436 <__ssvfiscanf_r+0x1ea>
 800d430:	2308      	movs	r3, #8
 800d432:	9342      	str	r3, [sp, #264]	@ 0x108
 800d434:	2304      	movs	r3, #4
 800d436:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d438:	6863      	ldr	r3, [r4, #4]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	dd39      	ble.n	800d4b2 <__ssvfiscanf_r+0x266>
 800d43e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d440:	0659      	lsls	r1, r3, #25
 800d442:	d404      	bmi.n	800d44e <__ssvfiscanf_r+0x202>
 800d444:	6823      	ldr	r3, [r4, #0]
 800d446:	781a      	ldrb	r2, [r3, #0]
 800d448:	5cba      	ldrb	r2, [r7, r2]
 800d44a:	0712      	lsls	r2, r2, #28
 800d44c:	d438      	bmi.n	800d4c0 <__ssvfiscanf_r+0x274>
 800d44e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800d450:	2b02      	cmp	r3, #2
 800d452:	dc47      	bgt.n	800d4e4 <__ssvfiscanf_r+0x298>
 800d454:	466b      	mov	r3, sp
 800d456:	4622      	mov	r2, r4
 800d458:	4630      	mov	r0, r6
 800d45a:	a941      	add	r1, sp, #260	@ 0x104
 800d45c:	f000 f86a 	bl	800d534 <_scanf_chars>
 800d460:	2801      	cmp	r0, #1
 800d462:	d065      	beq.n	800d530 <__ssvfiscanf_r+0x2e4>
 800d464:	2802      	cmp	r0, #2
 800d466:	f47f af18 	bne.w	800d29a <__ssvfiscanf_r+0x4e>
 800d46a:	e7c9      	b.n	800d400 <__ssvfiscanf_r+0x1b4>
 800d46c:	220a      	movs	r2, #10
 800d46e:	e7d7      	b.n	800d420 <__ssvfiscanf_r+0x1d4>
 800d470:	4629      	mov	r1, r5
 800d472:	4640      	mov	r0, r8
 800d474:	f000 fa52 	bl	800d91c <__sccl>
 800d478:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d47a:	4605      	mov	r5, r0
 800d47c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d480:	9341      	str	r3, [sp, #260]	@ 0x104
 800d482:	2301      	movs	r3, #1
 800d484:	e7d7      	b.n	800d436 <__ssvfiscanf_r+0x1ea>
 800d486:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d48c:	9341      	str	r3, [sp, #260]	@ 0x104
 800d48e:	2300      	movs	r3, #0
 800d490:	e7d1      	b.n	800d436 <__ssvfiscanf_r+0x1ea>
 800d492:	2302      	movs	r3, #2
 800d494:	e7cf      	b.n	800d436 <__ssvfiscanf_r+0x1ea>
 800d496:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800d498:	06c3      	lsls	r3, r0, #27
 800d49a:	f53f aefe 	bmi.w	800d29a <__ssvfiscanf_r+0x4e>
 800d49e:	9b00      	ldr	r3, [sp, #0]
 800d4a0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d4a2:	1d19      	adds	r1, r3, #4
 800d4a4:	9100      	str	r1, [sp, #0]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	07c0      	lsls	r0, r0, #31
 800d4aa:	bf4c      	ite	mi
 800d4ac:	801a      	strhmi	r2, [r3, #0]
 800d4ae:	601a      	strpl	r2, [r3, #0]
 800d4b0:	e6f3      	b.n	800d29a <__ssvfiscanf_r+0x4e>
 800d4b2:	4621      	mov	r1, r4
 800d4b4:	4630      	mov	r0, r6
 800d4b6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d4b8:	4798      	blx	r3
 800d4ba:	2800      	cmp	r0, #0
 800d4bc:	d0bf      	beq.n	800d43e <__ssvfiscanf_r+0x1f2>
 800d4be:	e79f      	b.n	800d400 <__ssvfiscanf_r+0x1b4>
 800d4c0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d4c2:	3201      	adds	r2, #1
 800d4c4:	9245      	str	r2, [sp, #276]	@ 0x114
 800d4c6:	6862      	ldr	r2, [r4, #4]
 800d4c8:	3a01      	subs	r2, #1
 800d4ca:	2a00      	cmp	r2, #0
 800d4cc:	6062      	str	r2, [r4, #4]
 800d4ce:	dd02      	ble.n	800d4d6 <__ssvfiscanf_r+0x28a>
 800d4d0:	3301      	adds	r3, #1
 800d4d2:	6023      	str	r3, [r4, #0]
 800d4d4:	e7b6      	b.n	800d444 <__ssvfiscanf_r+0x1f8>
 800d4d6:	4621      	mov	r1, r4
 800d4d8:	4630      	mov	r0, r6
 800d4da:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d4dc:	4798      	blx	r3
 800d4de:	2800      	cmp	r0, #0
 800d4e0:	d0b0      	beq.n	800d444 <__ssvfiscanf_r+0x1f8>
 800d4e2:	e78d      	b.n	800d400 <__ssvfiscanf_r+0x1b4>
 800d4e4:	2b04      	cmp	r3, #4
 800d4e6:	dc06      	bgt.n	800d4f6 <__ssvfiscanf_r+0x2aa>
 800d4e8:	466b      	mov	r3, sp
 800d4ea:	4622      	mov	r2, r4
 800d4ec:	4630      	mov	r0, r6
 800d4ee:	a941      	add	r1, sp, #260	@ 0x104
 800d4f0:	f000 f87a 	bl	800d5e8 <_scanf_i>
 800d4f4:	e7b4      	b.n	800d460 <__ssvfiscanf_r+0x214>
 800d4f6:	4b09      	ldr	r3, [pc, #36]	@ (800d51c <__ssvfiscanf_r+0x2d0>)
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	f43f aece 	beq.w	800d29a <__ssvfiscanf_r+0x4e>
 800d4fe:	466b      	mov	r3, sp
 800d500:	4622      	mov	r2, r4
 800d502:	4630      	mov	r0, r6
 800d504:	a941      	add	r1, sp, #260	@ 0x104
 800d506:	f3af 8000 	nop.w
 800d50a:	e7a9      	b.n	800d460 <__ssvfiscanf_r+0x214>
 800d50c:	0800d199 	.word	0x0800d199
 800d510:	0800d213 	.word	0x0800d213
 800d514:	0800e729 	.word	0x0800e729
 800d518:	0800e5bc 	.word	0x0800e5bc
 800d51c:	00000000 	.word	0x00000000
 800d520:	89a3      	ldrh	r3, [r4, #12]
 800d522:	065b      	lsls	r3, r3, #25
 800d524:	f53f af70 	bmi.w	800d408 <__ssvfiscanf_r+0x1bc>
 800d528:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800d52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d530:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d532:	e7f9      	b.n	800d528 <__ssvfiscanf_r+0x2dc>

0800d534 <_scanf_chars>:
 800d534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d538:	4615      	mov	r5, r2
 800d53a:	688a      	ldr	r2, [r1, #8]
 800d53c:	4680      	mov	r8, r0
 800d53e:	460c      	mov	r4, r1
 800d540:	b932      	cbnz	r2, 800d550 <_scanf_chars+0x1c>
 800d542:	698a      	ldr	r2, [r1, #24]
 800d544:	2a00      	cmp	r2, #0
 800d546:	bf14      	ite	ne
 800d548:	f04f 32ff 	movne.w	r2, #4294967295
 800d54c:	2201      	moveq	r2, #1
 800d54e:	608a      	str	r2, [r1, #8]
 800d550:	2700      	movs	r7, #0
 800d552:	6822      	ldr	r2, [r4, #0]
 800d554:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800d5e4 <_scanf_chars+0xb0>
 800d558:	06d1      	lsls	r1, r2, #27
 800d55a:	bf5f      	itttt	pl
 800d55c:	681a      	ldrpl	r2, [r3, #0]
 800d55e:	1d11      	addpl	r1, r2, #4
 800d560:	6019      	strpl	r1, [r3, #0]
 800d562:	6816      	ldrpl	r6, [r2, #0]
 800d564:	69a0      	ldr	r0, [r4, #24]
 800d566:	b188      	cbz	r0, 800d58c <_scanf_chars+0x58>
 800d568:	2801      	cmp	r0, #1
 800d56a:	d107      	bne.n	800d57c <_scanf_chars+0x48>
 800d56c:	682b      	ldr	r3, [r5, #0]
 800d56e:	781a      	ldrb	r2, [r3, #0]
 800d570:	6963      	ldr	r3, [r4, #20]
 800d572:	5c9b      	ldrb	r3, [r3, r2]
 800d574:	b953      	cbnz	r3, 800d58c <_scanf_chars+0x58>
 800d576:	2f00      	cmp	r7, #0
 800d578:	d031      	beq.n	800d5de <_scanf_chars+0xaa>
 800d57a:	e022      	b.n	800d5c2 <_scanf_chars+0x8e>
 800d57c:	2802      	cmp	r0, #2
 800d57e:	d120      	bne.n	800d5c2 <_scanf_chars+0x8e>
 800d580:	682b      	ldr	r3, [r5, #0]
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d588:	071b      	lsls	r3, r3, #28
 800d58a:	d41a      	bmi.n	800d5c2 <_scanf_chars+0x8e>
 800d58c:	6823      	ldr	r3, [r4, #0]
 800d58e:	3701      	adds	r7, #1
 800d590:	06da      	lsls	r2, r3, #27
 800d592:	bf5e      	ittt	pl
 800d594:	682b      	ldrpl	r3, [r5, #0]
 800d596:	781b      	ldrbpl	r3, [r3, #0]
 800d598:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d59c:	682a      	ldr	r2, [r5, #0]
 800d59e:	686b      	ldr	r3, [r5, #4]
 800d5a0:	3201      	adds	r2, #1
 800d5a2:	602a      	str	r2, [r5, #0]
 800d5a4:	68a2      	ldr	r2, [r4, #8]
 800d5a6:	3b01      	subs	r3, #1
 800d5a8:	3a01      	subs	r2, #1
 800d5aa:	606b      	str	r3, [r5, #4]
 800d5ac:	60a2      	str	r2, [r4, #8]
 800d5ae:	b142      	cbz	r2, 800d5c2 <_scanf_chars+0x8e>
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	dcd7      	bgt.n	800d564 <_scanf_chars+0x30>
 800d5b4:	4629      	mov	r1, r5
 800d5b6:	4640      	mov	r0, r8
 800d5b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d5bc:	4798      	blx	r3
 800d5be:	2800      	cmp	r0, #0
 800d5c0:	d0d0      	beq.n	800d564 <_scanf_chars+0x30>
 800d5c2:	6823      	ldr	r3, [r4, #0]
 800d5c4:	f013 0310 	ands.w	r3, r3, #16
 800d5c8:	d105      	bne.n	800d5d6 <_scanf_chars+0xa2>
 800d5ca:	68e2      	ldr	r2, [r4, #12]
 800d5cc:	3201      	adds	r2, #1
 800d5ce:	60e2      	str	r2, [r4, #12]
 800d5d0:	69a2      	ldr	r2, [r4, #24]
 800d5d2:	b102      	cbz	r2, 800d5d6 <_scanf_chars+0xa2>
 800d5d4:	7033      	strb	r3, [r6, #0]
 800d5d6:	2000      	movs	r0, #0
 800d5d8:	6923      	ldr	r3, [r4, #16]
 800d5da:	443b      	add	r3, r7
 800d5dc:	6123      	str	r3, [r4, #16]
 800d5de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5e2:	bf00      	nop
 800d5e4:	0800e729 	.word	0x0800e729

0800d5e8 <_scanf_i>:
 800d5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5ec:	460c      	mov	r4, r1
 800d5ee:	4698      	mov	r8, r3
 800d5f0:	4b72      	ldr	r3, [pc, #456]	@ (800d7bc <_scanf_i+0x1d4>)
 800d5f2:	b087      	sub	sp, #28
 800d5f4:	4682      	mov	sl, r0
 800d5f6:	4616      	mov	r6, r2
 800d5f8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d5fc:	ab03      	add	r3, sp, #12
 800d5fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d602:	4b6f      	ldr	r3, [pc, #444]	@ (800d7c0 <_scanf_i+0x1d8>)
 800d604:	69a1      	ldr	r1, [r4, #24]
 800d606:	4a6f      	ldr	r2, [pc, #444]	@ (800d7c4 <_scanf_i+0x1dc>)
 800d608:	4627      	mov	r7, r4
 800d60a:	2903      	cmp	r1, #3
 800d60c:	bf08      	it	eq
 800d60e:	461a      	moveq	r2, r3
 800d610:	68a3      	ldr	r3, [r4, #8]
 800d612:	9201      	str	r2, [sp, #4]
 800d614:	1e5a      	subs	r2, r3, #1
 800d616:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d61a:	bf81      	itttt	hi
 800d61c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d620:	eb03 0905 	addhi.w	r9, r3, r5
 800d624:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d628:	60a3      	strhi	r3, [r4, #8]
 800d62a:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d62e:	bf98      	it	ls
 800d630:	f04f 0900 	movls.w	r9, #0
 800d634:	463d      	mov	r5, r7
 800d636:	f04f 0b00 	mov.w	fp, #0
 800d63a:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800d63e:	6023      	str	r3, [r4, #0]
 800d640:	6831      	ldr	r1, [r6, #0]
 800d642:	ab03      	add	r3, sp, #12
 800d644:	2202      	movs	r2, #2
 800d646:	7809      	ldrb	r1, [r1, #0]
 800d648:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d64c:	f7fe f959 	bl	800b902 <memchr>
 800d650:	b328      	cbz	r0, 800d69e <_scanf_i+0xb6>
 800d652:	f1bb 0f01 	cmp.w	fp, #1
 800d656:	d159      	bne.n	800d70c <_scanf_i+0x124>
 800d658:	6862      	ldr	r2, [r4, #4]
 800d65a:	b92a      	cbnz	r2, 800d668 <_scanf_i+0x80>
 800d65c:	2108      	movs	r1, #8
 800d65e:	6822      	ldr	r2, [r4, #0]
 800d660:	6061      	str	r1, [r4, #4]
 800d662:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d666:	6022      	str	r2, [r4, #0]
 800d668:	6822      	ldr	r2, [r4, #0]
 800d66a:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800d66e:	6022      	str	r2, [r4, #0]
 800d670:	68a2      	ldr	r2, [r4, #8]
 800d672:	1e51      	subs	r1, r2, #1
 800d674:	60a1      	str	r1, [r4, #8]
 800d676:	b192      	cbz	r2, 800d69e <_scanf_i+0xb6>
 800d678:	6832      	ldr	r2, [r6, #0]
 800d67a:	1c51      	adds	r1, r2, #1
 800d67c:	6031      	str	r1, [r6, #0]
 800d67e:	7812      	ldrb	r2, [r2, #0]
 800d680:	f805 2b01 	strb.w	r2, [r5], #1
 800d684:	6872      	ldr	r2, [r6, #4]
 800d686:	3a01      	subs	r2, #1
 800d688:	2a00      	cmp	r2, #0
 800d68a:	6072      	str	r2, [r6, #4]
 800d68c:	dc07      	bgt.n	800d69e <_scanf_i+0xb6>
 800d68e:	4631      	mov	r1, r6
 800d690:	4650      	mov	r0, sl
 800d692:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800d696:	4790      	blx	r2
 800d698:	2800      	cmp	r0, #0
 800d69a:	f040 8085 	bne.w	800d7a8 <_scanf_i+0x1c0>
 800d69e:	f10b 0b01 	add.w	fp, fp, #1
 800d6a2:	f1bb 0f03 	cmp.w	fp, #3
 800d6a6:	d1cb      	bne.n	800d640 <_scanf_i+0x58>
 800d6a8:	6863      	ldr	r3, [r4, #4]
 800d6aa:	b90b      	cbnz	r3, 800d6b0 <_scanf_i+0xc8>
 800d6ac:	230a      	movs	r3, #10
 800d6ae:	6063      	str	r3, [r4, #4]
 800d6b0:	6863      	ldr	r3, [r4, #4]
 800d6b2:	4945      	ldr	r1, [pc, #276]	@ (800d7c8 <_scanf_i+0x1e0>)
 800d6b4:	6960      	ldr	r0, [r4, #20]
 800d6b6:	1ac9      	subs	r1, r1, r3
 800d6b8:	f000 f930 	bl	800d91c <__sccl>
 800d6bc:	f04f 0b00 	mov.w	fp, #0
 800d6c0:	68a3      	ldr	r3, [r4, #8]
 800d6c2:	6822      	ldr	r2, [r4, #0]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d03d      	beq.n	800d744 <_scanf_i+0x15c>
 800d6c8:	6831      	ldr	r1, [r6, #0]
 800d6ca:	6960      	ldr	r0, [r4, #20]
 800d6cc:	f891 c000 	ldrb.w	ip, [r1]
 800d6d0:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d6d4:	2800      	cmp	r0, #0
 800d6d6:	d035      	beq.n	800d744 <_scanf_i+0x15c>
 800d6d8:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d6dc:	d124      	bne.n	800d728 <_scanf_i+0x140>
 800d6de:	0510      	lsls	r0, r2, #20
 800d6e0:	d522      	bpl.n	800d728 <_scanf_i+0x140>
 800d6e2:	f10b 0b01 	add.w	fp, fp, #1
 800d6e6:	f1b9 0f00 	cmp.w	r9, #0
 800d6ea:	d003      	beq.n	800d6f4 <_scanf_i+0x10c>
 800d6ec:	3301      	adds	r3, #1
 800d6ee:	f109 39ff 	add.w	r9, r9, #4294967295
 800d6f2:	60a3      	str	r3, [r4, #8]
 800d6f4:	6873      	ldr	r3, [r6, #4]
 800d6f6:	3b01      	subs	r3, #1
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	6073      	str	r3, [r6, #4]
 800d6fc:	dd1b      	ble.n	800d736 <_scanf_i+0x14e>
 800d6fe:	6833      	ldr	r3, [r6, #0]
 800d700:	3301      	adds	r3, #1
 800d702:	6033      	str	r3, [r6, #0]
 800d704:	68a3      	ldr	r3, [r4, #8]
 800d706:	3b01      	subs	r3, #1
 800d708:	60a3      	str	r3, [r4, #8]
 800d70a:	e7d9      	b.n	800d6c0 <_scanf_i+0xd8>
 800d70c:	f1bb 0f02 	cmp.w	fp, #2
 800d710:	d1ae      	bne.n	800d670 <_scanf_i+0x88>
 800d712:	6822      	ldr	r2, [r4, #0]
 800d714:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800d718:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d71c:	d1c4      	bne.n	800d6a8 <_scanf_i+0xc0>
 800d71e:	2110      	movs	r1, #16
 800d720:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d724:	6061      	str	r1, [r4, #4]
 800d726:	e7a2      	b.n	800d66e <_scanf_i+0x86>
 800d728:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800d72c:	6022      	str	r2, [r4, #0]
 800d72e:	780b      	ldrb	r3, [r1, #0]
 800d730:	f805 3b01 	strb.w	r3, [r5], #1
 800d734:	e7de      	b.n	800d6f4 <_scanf_i+0x10c>
 800d736:	4631      	mov	r1, r6
 800d738:	4650      	mov	r0, sl
 800d73a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d73e:	4798      	blx	r3
 800d740:	2800      	cmp	r0, #0
 800d742:	d0df      	beq.n	800d704 <_scanf_i+0x11c>
 800d744:	6823      	ldr	r3, [r4, #0]
 800d746:	05d9      	lsls	r1, r3, #23
 800d748:	d50d      	bpl.n	800d766 <_scanf_i+0x17e>
 800d74a:	42bd      	cmp	r5, r7
 800d74c:	d909      	bls.n	800d762 <_scanf_i+0x17a>
 800d74e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d752:	4632      	mov	r2, r6
 800d754:	4650      	mov	r0, sl
 800d756:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d75a:	f105 39ff 	add.w	r9, r5, #4294967295
 800d75e:	4798      	blx	r3
 800d760:	464d      	mov	r5, r9
 800d762:	42bd      	cmp	r5, r7
 800d764:	d028      	beq.n	800d7b8 <_scanf_i+0x1d0>
 800d766:	6822      	ldr	r2, [r4, #0]
 800d768:	f012 0210 	ands.w	r2, r2, #16
 800d76c:	d113      	bne.n	800d796 <_scanf_i+0x1ae>
 800d76e:	702a      	strb	r2, [r5, #0]
 800d770:	4639      	mov	r1, r7
 800d772:	6863      	ldr	r3, [r4, #4]
 800d774:	4650      	mov	r0, sl
 800d776:	9e01      	ldr	r6, [sp, #4]
 800d778:	47b0      	blx	r6
 800d77a:	f8d8 3000 	ldr.w	r3, [r8]
 800d77e:	6821      	ldr	r1, [r4, #0]
 800d780:	1d1a      	adds	r2, r3, #4
 800d782:	f8c8 2000 	str.w	r2, [r8]
 800d786:	f011 0f20 	tst.w	r1, #32
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	d00f      	beq.n	800d7ae <_scanf_i+0x1c6>
 800d78e:	6018      	str	r0, [r3, #0]
 800d790:	68e3      	ldr	r3, [r4, #12]
 800d792:	3301      	adds	r3, #1
 800d794:	60e3      	str	r3, [r4, #12]
 800d796:	2000      	movs	r0, #0
 800d798:	6923      	ldr	r3, [r4, #16]
 800d79a:	1bed      	subs	r5, r5, r7
 800d79c:	445d      	add	r5, fp
 800d79e:	442b      	add	r3, r5
 800d7a0:	6123      	str	r3, [r4, #16]
 800d7a2:	b007      	add	sp, #28
 800d7a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7a8:	f04f 0b00 	mov.w	fp, #0
 800d7ac:	e7ca      	b.n	800d744 <_scanf_i+0x15c>
 800d7ae:	07ca      	lsls	r2, r1, #31
 800d7b0:	bf4c      	ite	mi
 800d7b2:	8018      	strhmi	r0, [r3, #0]
 800d7b4:	6018      	strpl	r0, [r3, #0]
 800d7b6:	e7eb      	b.n	800d790 <_scanf_i+0x1a8>
 800d7b8:	2001      	movs	r0, #1
 800d7ba:	e7f2      	b.n	800d7a2 <_scanf_i+0x1ba>
 800d7bc:	0800e43c 	.word	0x0800e43c
 800d7c0:	0800dc2d 	.word	0x0800dc2d
 800d7c4:	0800dd0d 	.word	0x0800dd0d
 800d7c8:	0800e5d7 	.word	0x0800e5d7

0800d7cc <__sflush_r>:
 800d7cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7d2:	0716      	lsls	r6, r2, #28
 800d7d4:	4605      	mov	r5, r0
 800d7d6:	460c      	mov	r4, r1
 800d7d8:	d454      	bmi.n	800d884 <__sflush_r+0xb8>
 800d7da:	684b      	ldr	r3, [r1, #4]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	dc02      	bgt.n	800d7e6 <__sflush_r+0x1a>
 800d7e0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	dd48      	ble.n	800d878 <__sflush_r+0xac>
 800d7e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d7e8:	2e00      	cmp	r6, #0
 800d7ea:	d045      	beq.n	800d878 <__sflush_r+0xac>
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d7f2:	682f      	ldr	r7, [r5, #0]
 800d7f4:	6a21      	ldr	r1, [r4, #32]
 800d7f6:	602b      	str	r3, [r5, #0]
 800d7f8:	d030      	beq.n	800d85c <__sflush_r+0x90>
 800d7fa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d7fc:	89a3      	ldrh	r3, [r4, #12]
 800d7fe:	0759      	lsls	r1, r3, #29
 800d800:	d505      	bpl.n	800d80e <__sflush_r+0x42>
 800d802:	6863      	ldr	r3, [r4, #4]
 800d804:	1ad2      	subs	r2, r2, r3
 800d806:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d808:	b10b      	cbz	r3, 800d80e <__sflush_r+0x42>
 800d80a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d80c:	1ad2      	subs	r2, r2, r3
 800d80e:	2300      	movs	r3, #0
 800d810:	4628      	mov	r0, r5
 800d812:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d814:	6a21      	ldr	r1, [r4, #32]
 800d816:	47b0      	blx	r6
 800d818:	1c43      	adds	r3, r0, #1
 800d81a:	89a3      	ldrh	r3, [r4, #12]
 800d81c:	d106      	bne.n	800d82c <__sflush_r+0x60>
 800d81e:	6829      	ldr	r1, [r5, #0]
 800d820:	291d      	cmp	r1, #29
 800d822:	d82b      	bhi.n	800d87c <__sflush_r+0xb0>
 800d824:	4a28      	ldr	r2, [pc, #160]	@ (800d8c8 <__sflush_r+0xfc>)
 800d826:	40ca      	lsrs	r2, r1
 800d828:	07d6      	lsls	r6, r2, #31
 800d82a:	d527      	bpl.n	800d87c <__sflush_r+0xb0>
 800d82c:	2200      	movs	r2, #0
 800d82e:	6062      	str	r2, [r4, #4]
 800d830:	6922      	ldr	r2, [r4, #16]
 800d832:	04d9      	lsls	r1, r3, #19
 800d834:	6022      	str	r2, [r4, #0]
 800d836:	d504      	bpl.n	800d842 <__sflush_r+0x76>
 800d838:	1c42      	adds	r2, r0, #1
 800d83a:	d101      	bne.n	800d840 <__sflush_r+0x74>
 800d83c:	682b      	ldr	r3, [r5, #0]
 800d83e:	b903      	cbnz	r3, 800d842 <__sflush_r+0x76>
 800d840:	6560      	str	r0, [r4, #84]	@ 0x54
 800d842:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d844:	602f      	str	r7, [r5, #0]
 800d846:	b1b9      	cbz	r1, 800d878 <__sflush_r+0xac>
 800d848:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d84c:	4299      	cmp	r1, r3
 800d84e:	d002      	beq.n	800d856 <__sflush_r+0x8a>
 800d850:	4628      	mov	r0, r5
 800d852:	f7fe fed1 	bl	800c5f8 <_free_r>
 800d856:	2300      	movs	r3, #0
 800d858:	6363      	str	r3, [r4, #52]	@ 0x34
 800d85a:	e00d      	b.n	800d878 <__sflush_r+0xac>
 800d85c:	2301      	movs	r3, #1
 800d85e:	4628      	mov	r0, r5
 800d860:	47b0      	blx	r6
 800d862:	4602      	mov	r2, r0
 800d864:	1c50      	adds	r0, r2, #1
 800d866:	d1c9      	bne.n	800d7fc <__sflush_r+0x30>
 800d868:	682b      	ldr	r3, [r5, #0]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d0c6      	beq.n	800d7fc <__sflush_r+0x30>
 800d86e:	2b1d      	cmp	r3, #29
 800d870:	d001      	beq.n	800d876 <__sflush_r+0xaa>
 800d872:	2b16      	cmp	r3, #22
 800d874:	d11d      	bne.n	800d8b2 <__sflush_r+0xe6>
 800d876:	602f      	str	r7, [r5, #0]
 800d878:	2000      	movs	r0, #0
 800d87a:	e021      	b.n	800d8c0 <__sflush_r+0xf4>
 800d87c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d880:	b21b      	sxth	r3, r3
 800d882:	e01a      	b.n	800d8ba <__sflush_r+0xee>
 800d884:	690f      	ldr	r7, [r1, #16]
 800d886:	2f00      	cmp	r7, #0
 800d888:	d0f6      	beq.n	800d878 <__sflush_r+0xac>
 800d88a:	0793      	lsls	r3, r2, #30
 800d88c:	bf18      	it	ne
 800d88e:	2300      	movne	r3, #0
 800d890:	680e      	ldr	r6, [r1, #0]
 800d892:	bf08      	it	eq
 800d894:	694b      	ldreq	r3, [r1, #20]
 800d896:	1bf6      	subs	r6, r6, r7
 800d898:	600f      	str	r7, [r1, #0]
 800d89a:	608b      	str	r3, [r1, #8]
 800d89c:	2e00      	cmp	r6, #0
 800d89e:	ddeb      	ble.n	800d878 <__sflush_r+0xac>
 800d8a0:	4633      	mov	r3, r6
 800d8a2:	463a      	mov	r2, r7
 800d8a4:	4628      	mov	r0, r5
 800d8a6:	6a21      	ldr	r1, [r4, #32]
 800d8a8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d8ac:	47e0      	blx	ip
 800d8ae:	2800      	cmp	r0, #0
 800d8b0:	dc07      	bgt.n	800d8c2 <__sflush_r+0xf6>
 800d8b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8ba:	f04f 30ff 	mov.w	r0, #4294967295
 800d8be:	81a3      	strh	r3, [r4, #12]
 800d8c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8c2:	4407      	add	r7, r0
 800d8c4:	1a36      	subs	r6, r6, r0
 800d8c6:	e7e9      	b.n	800d89c <__sflush_r+0xd0>
 800d8c8:	20400001 	.word	0x20400001

0800d8cc <_fflush_r>:
 800d8cc:	b538      	push	{r3, r4, r5, lr}
 800d8ce:	690b      	ldr	r3, [r1, #16]
 800d8d0:	4605      	mov	r5, r0
 800d8d2:	460c      	mov	r4, r1
 800d8d4:	b913      	cbnz	r3, 800d8dc <_fflush_r+0x10>
 800d8d6:	2500      	movs	r5, #0
 800d8d8:	4628      	mov	r0, r5
 800d8da:	bd38      	pop	{r3, r4, r5, pc}
 800d8dc:	b118      	cbz	r0, 800d8e6 <_fflush_r+0x1a>
 800d8de:	6a03      	ldr	r3, [r0, #32]
 800d8e0:	b90b      	cbnz	r3, 800d8e6 <_fflush_r+0x1a>
 800d8e2:	f7fd fe67 	bl	800b5b4 <__sinit>
 800d8e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d0f3      	beq.n	800d8d6 <_fflush_r+0xa>
 800d8ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d8f0:	07d0      	lsls	r0, r2, #31
 800d8f2:	d404      	bmi.n	800d8fe <_fflush_r+0x32>
 800d8f4:	0599      	lsls	r1, r3, #22
 800d8f6:	d402      	bmi.n	800d8fe <_fflush_r+0x32>
 800d8f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d8fa:	f7fe f800 	bl	800b8fe <__retarget_lock_acquire_recursive>
 800d8fe:	4628      	mov	r0, r5
 800d900:	4621      	mov	r1, r4
 800d902:	f7ff ff63 	bl	800d7cc <__sflush_r>
 800d906:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d908:	4605      	mov	r5, r0
 800d90a:	07da      	lsls	r2, r3, #31
 800d90c:	d4e4      	bmi.n	800d8d8 <_fflush_r+0xc>
 800d90e:	89a3      	ldrh	r3, [r4, #12]
 800d910:	059b      	lsls	r3, r3, #22
 800d912:	d4e1      	bmi.n	800d8d8 <_fflush_r+0xc>
 800d914:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d916:	f7fd fff3 	bl	800b900 <__retarget_lock_release_recursive>
 800d91a:	e7dd      	b.n	800d8d8 <_fflush_r+0xc>

0800d91c <__sccl>:
 800d91c:	b570      	push	{r4, r5, r6, lr}
 800d91e:	780b      	ldrb	r3, [r1, #0]
 800d920:	4604      	mov	r4, r0
 800d922:	2b5e      	cmp	r3, #94	@ 0x5e
 800d924:	bf0b      	itete	eq
 800d926:	784b      	ldrbeq	r3, [r1, #1]
 800d928:	1c4a      	addne	r2, r1, #1
 800d92a:	1c8a      	addeq	r2, r1, #2
 800d92c:	2100      	movne	r1, #0
 800d92e:	bf08      	it	eq
 800d930:	2101      	moveq	r1, #1
 800d932:	3801      	subs	r0, #1
 800d934:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800d938:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d93c:	42a8      	cmp	r0, r5
 800d93e:	d1fb      	bne.n	800d938 <__sccl+0x1c>
 800d940:	b90b      	cbnz	r3, 800d946 <__sccl+0x2a>
 800d942:	1e50      	subs	r0, r2, #1
 800d944:	bd70      	pop	{r4, r5, r6, pc}
 800d946:	f081 0101 	eor.w	r1, r1, #1
 800d94a:	4610      	mov	r0, r2
 800d94c:	54e1      	strb	r1, [r4, r3]
 800d94e:	4602      	mov	r2, r0
 800d950:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d954:	2d2d      	cmp	r5, #45	@ 0x2d
 800d956:	d005      	beq.n	800d964 <__sccl+0x48>
 800d958:	2d5d      	cmp	r5, #93	@ 0x5d
 800d95a:	d016      	beq.n	800d98a <__sccl+0x6e>
 800d95c:	2d00      	cmp	r5, #0
 800d95e:	d0f1      	beq.n	800d944 <__sccl+0x28>
 800d960:	462b      	mov	r3, r5
 800d962:	e7f2      	b.n	800d94a <__sccl+0x2e>
 800d964:	7846      	ldrb	r6, [r0, #1]
 800d966:	2e5d      	cmp	r6, #93	@ 0x5d
 800d968:	d0fa      	beq.n	800d960 <__sccl+0x44>
 800d96a:	42b3      	cmp	r3, r6
 800d96c:	dcf8      	bgt.n	800d960 <__sccl+0x44>
 800d96e:	461a      	mov	r2, r3
 800d970:	3002      	adds	r0, #2
 800d972:	3201      	adds	r2, #1
 800d974:	4296      	cmp	r6, r2
 800d976:	54a1      	strb	r1, [r4, r2]
 800d978:	dcfb      	bgt.n	800d972 <__sccl+0x56>
 800d97a:	1af2      	subs	r2, r6, r3
 800d97c:	3a01      	subs	r2, #1
 800d97e:	42b3      	cmp	r3, r6
 800d980:	bfa8      	it	ge
 800d982:	2200      	movge	r2, #0
 800d984:	1c5d      	adds	r5, r3, #1
 800d986:	18ab      	adds	r3, r5, r2
 800d988:	e7e1      	b.n	800d94e <__sccl+0x32>
 800d98a:	4610      	mov	r0, r2
 800d98c:	e7da      	b.n	800d944 <__sccl+0x28>

0800d98e <__submore>:
 800d98e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d992:	460c      	mov	r4, r1
 800d994:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d996:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d99a:	4299      	cmp	r1, r3
 800d99c:	d11b      	bne.n	800d9d6 <__submore+0x48>
 800d99e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d9a2:	f7fe fe9b 	bl	800c6dc <_malloc_r>
 800d9a6:	b918      	cbnz	r0, 800d9b0 <__submore+0x22>
 800d9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d9b4:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d9b6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800d9ba:	6360      	str	r0, [r4, #52]	@ 0x34
 800d9bc:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800d9c0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800d9c4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800d9c8:	7043      	strb	r3, [r0, #1]
 800d9ca:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800d9ce:	7003      	strb	r3, [r0, #0]
 800d9d0:	6020      	str	r0, [r4, #0]
 800d9d2:	2000      	movs	r0, #0
 800d9d4:	e7ea      	b.n	800d9ac <__submore+0x1e>
 800d9d6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800d9d8:	0077      	lsls	r7, r6, #1
 800d9da:	463a      	mov	r2, r7
 800d9dc:	f000 f87e 	bl	800dadc <_realloc_r>
 800d9e0:	4605      	mov	r5, r0
 800d9e2:	2800      	cmp	r0, #0
 800d9e4:	d0e0      	beq.n	800d9a8 <__submore+0x1a>
 800d9e6:	eb00 0806 	add.w	r8, r0, r6
 800d9ea:	4601      	mov	r1, r0
 800d9ec:	4632      	mov	r2, r6
 800d9ee:	4640      	mov	r0, r8
 800d9f0:	f7fd ff95 	bl	800b91e <memcpy>
 800d9f4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800d9f8:	f8c4 8000 	str.w	r8, [r4]
 800d9fc:	e7e9      	b.n	800d9d2 <__submore+0x44>

0800d9fe <memmove>:
 800d9fe:	4288      	cmp	r0, r1
 800da00:	b510      	push	{r4, lr}
 800da02:	eb01 0402 	add.w	r4, r1, r2
 800da06:	d902      	bls.n	800da0e <memmove+0x10>
 800da08:	4284      	cmp	r4, r0
 800da0a:	4623      	mov	r3, r4
 800da0c:	d807      	bhi.n	800da1e <memmove+0x20>
 800da0e:	1e43      	subs	r3, r0, #1
 800da10:	42a1      	cmp	r1, r4
 800da12:	d008      	beq.n	800da26 <memmove+0x28>
 800da14:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da18:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da1c:	e7f8      	b.n	800da10 <memmove+0x12>
 800da1e:	4601      	mov	r1, r0
 800da20:	4402      	add	r2, r0
 800da22:	428a      	cmp	r2, r1
 800da24:	d100      	bne.n	800da28 <memmove+0x2a>
 800da26:	bd10      	pop	{r4, pc}
 800da28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da2c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da30:	e7f7      	b.n	800da22 <memmove+0x24>
	...

0800da34 <_sbrk_r>:
 800da34:	b538      	push	{r3, r4, r5, lr}
 800da36:	2300      	movs	r3, #0
 800da38:	4d05      	ldr	r5, [pc, #20]	@ (800da50 <_sbrk_r+0x1c>)
 800da3a:	4604      	mov	r4, r0
 800da3c:	4608      	mov	r0, r1
 800da3e:	602b      	str	r3, [r5, #0]
 800da40:	f7f4 fdb0 	bl	80025a4 <_sbrk>
 800da44:	1c43      	adds	r3, r0, #1
 800da46:	d102      	bne.n	800da4e <_sbrk_r+0x1a>
 800da48:	682b      	ldr	r3, [r5, #0]
 800da4a:	b103      	cbz	r3, 800da4e <_sbrk_r+0x1a>
 800da4c:	6023      	str	r3, [r4, #0]
 800da4e:	bd38      	pop	{r3, r4, r5, pc}
 800da50:	20003b10 	.word	0x20003b10

0800da54 <__assert_func>:
 800da54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da56:	4614      	mov	r4, r2
 800da58:	461a      	mov	r2, r3
 800da5a:	4b09      	ldr	r3, [pc, #36]	@ (800da80 <__assert_func+0x2c>)
 800da5c:	4605      	mov	r5, r0
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	68d8      	ldr	r0, [r3, #12]
 800da62:	b14c      	cbz	r4, 800da78 <__assert_func+0x24>
 800da64:	4b07      	ldr	r3, [pc, #28]	@ (800da84 <__assert_func+0x30>)
 800da66:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800da6a:	9100      	str	r1, [sp, #0]
 800da6c:	462b      	mov	r3, r5
 800da6e:	4906      	ldr	r1, [pc, #24]	@ (800da88 <__assert_func+0x34>)
 800da70:	f000 f95c 	bl	800dd2c <fiprintf>
 800da74:	f000 f96c 	bl	800dd50 <abort>
 800da78:	4b04      	ldr	r3, [pc, #16]	@ (800da8c <__assert_func+0x38>)
 800da7a:	461c      	mov	r4, r3
 800da7c:	e7f3      	b.n	800da66 <__assert_func+0x12>
 800da7e:	bf00      	nop
 800da80:	20000038 	.word	0x20000038
 800da84:	0800e5ec 	.word	0x0800e5ec
 800da88:	0800e5f9 	.word	0x0800e5f9
 800da8c:	0800e627 	.word	0x0800e627

0800da90 <_calloc_r>:
 800da90:	b570      	push	{r4, r5, r6, lr}
 800da92:	fba1 5402 	umull	r5, r4, r1, r2
 800da96:	b934      	cbnz	r4, 800daa6 <_calloc_r+0x16>
 800da98:	4629      	mov	r1, r5
 800da9a:	f7fe fe1f 	bl	800c6dc <_malloc_r>
 800da9e:	4606      	mov	r6, r0
 800daa0:	b928      	cbnz	r0, 800daae <_calloc_r+0x1e>
 800daa2:	4630      	mov	r0, r6
 800daa4:	bd70      	pop	{r4, r5, r6, pc}
 800daa6:	220c      	movs	r2, #12
 800daa8:	2600      	movs	r6, #0
 800daaa:	6002      	str	r2, [r0, #0]
 800daac:	e7f9      	b.n	800daa2 <_calloc_r+0x12>
 800daae:	462a      	mov	r2, r5
 800dab0:	4621      	mov	r1, r4
 800dab2:	f7fd fe48 	bl	800b746 <memset>
 800dab6:	e7f4      	b.n	800daa2 <_calloc_r+0x12>

0800dab8 <__ascii_mbtowc>:
 800dab8:	b082      	sub	sp, #8
 800daba:	b901      	cbnz	r1, 800dabe <__ascii_mbtowc+0x6>
 800dabc:	a901      	add	r1, sp, #4
 800dabe:	b142      	cbz	r2, 800dad2 <__ascii_mbtowc+0x1a>
 800dac0:	b14b      	cbz	r3, 800dad6 <__ascii_mbtowc+0x1e>
 800dac2:	7813      	ldrb	r3, [r2, #0]
 800dac4:	600b      	str	r3, [r1, #0]
 800dac6:	7812      	ldrb	r2, [r2, #0]
 800dac8:	1e10      	subs	r0, r2, #0
 800daca:	bf18      	it	ne
 800dacc:	2001      	movne	r0, #1
 800dace:	b002      	add	sp, #8
 800dad0:	4770      	bx	lr
 800dad2:	4610      	mov	r0, r2
 800dad4:	e7fb      	b.n	800dace <__ascii_mbtowc+0x16>
 800dad6:	f06f 0001 	mvn.w	r0, #1
 800dada:	e7f8      	b.n	800dace <__ascii_mbtowc+0x16>

0800dadc <_realloc_r>:
 800dadc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dae0:	4607      	mov	r7, r0
 800dae2:	4614      	mov	r4, r2
 800dae4:	460d      	mov	r5, r1
 800dae6:	b921      	cbnz	r1, 800daf2 <_realloc_r+0x16>
 800dae8:	4611      	mov	r1, r2
 800daea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800daee:	f7fe bdf5 	b.w	800c6dc <_malloc_r>
 800daf2:	b92a      	cbnz	r2, 800db00 <_realloc_r+0x24>
 800daf4:	f7fe fd80 	bl	800c5f8 <_free_r>
 800daf8:	4625      	mov	r5, r4
 800dafa:	4628      	mov	r0, r5
 800dafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db00:	f000 f92d 	bl	800dd5e <_malloc_usable_size_r>
 800db04:	4284      	cmp	r4, r0
 800db06:	4606      	mov	r6, r0
 800db08:	d802      	bhi.n	800db10 <_realloc_r+0x34>
 800db0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db0e:	d8f4      	bhi.n	800dafa <_realloc_r+0x1e>
 800db10:	4621      	mov	r1, r4
 800db12:	4638      	mov	r0, r7
 800db14:	f7fe fde2 	bl	800c6dc <_malloc_r>
 800db18:	4680      	mov	r8, r0
 800db1a:	b908      	cbnz	r0, 800db20 <_realloc_r+0x44>
 800db1c:	4645      	mov	r5, r8
 800db1e:	e7ec      	b.n	800dafa <_realloc_r+0x1e>
 800db20:	42b4      	cmp	r4, r6
 800db22:	4622      	mov	r2, r4
 800db24:	4629      	mov	r1, r5
 800db26:	bf28      	it	cs
 800db28:	4632      	movcs	r2, r6
 800db2a:	f7fd fef8 	bl	800b91e <memcpy>
 800db2e:	4629      	mov	r1, r5
 800db30:	4638      	mov	r0, r7
 800db32:	f7fe fd61 	bl	800c5f8 <_free_r>
 800db36:	e7f1      	b.n	800db1c <_realloc_r+0x40>

0800db38 <_strtol_l.isra.0>:
 800db38:	2b24      	cmp	r3, #36	@ 0x24
 800db3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db3e:	4686      	mov	lr, r0
 800db40:	4690      	mov	r8, r2
 800db42:	d801      	bhi.n	800db48 <_strtol_l.isra.0+0x10>
 800db44:	2b01      	cmp	r3, #1
 800db46:	d106      	bne.n	800db56 <_strtol_l.isra.0+0x1e>
 800db48:	f7fd feae 	bl	800b8a8 <__errno>
 800db4c:	2316      	movs	r3, #22
 800db4e:	6003      	str	r3, [r0, #0]
 800db50:	2000      	movs	r0, #0
 800db52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db56:	460d      	mov	r5, r1
 800db58:	4833      	ldr	r0, [pc, #204]	@ (800dc28 <_strtol_l.isra.0+0xf0>)
 800db5a:	462a      	mov	r2, r5
 800db5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800db60:	5d06      	ldrb	r6, [r0, r4]
 800db62:	f016 0608 	ands.w	r6, r6, #8
 800db66:	d1f8      	bne.n	800db5a <_strtol_l.isra.0+0x22>
 800db68:	2c2d      	cmp	r4, #45	@ 0x2d
 800db6a:	d110      	bne.n	800db8e <_strtol_l.isra.0+0x56>
 800db6c:	2601      	movs	r6, #1
 800db6e:	782c      	ldrb	r4, [r5, #0]
 800db70:	1c95      	adds	r5, r2, #2
 800db72:	f033 0210 	bics.w	r2, r3, #16
 800db76:	d115      	bne.n	800dba4 <_strtol_l.isra.0+0x6c>
 800db78:	2c30      	cmp	r4, #48	@ 0x30
 800db7a:	d10d      	bne.n	800db98 <_strtol_l.isra.0+0x60>
 800db7c:	782a      	ldrb	r2, [r5, #0]
 800db7e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800db82:	2a58      	cmp	r2, #88	@ 0x58
 800db84:	d108      	bne.n	800db98 <_strtol_l.isra.0+0x60>
 800db86:	786c      	ldrb	r4, [r5, #1]
 800db88:	3502      	adds	r5, #2
 800db8a:	2310      	movs	r3, #16
 800db8c:	e00a      	b.n	800dba4 <_strtol_l.isra.0+0x6c>
 800db8e:	2c2b      	cmp	r4, #43	@ 0x2b
 800db90:	bf04      	itt	eq
 800db92:	782c      	ldrbeq	r4, [r5, #0]
 800db94:	1c95      	addeq	r5, r2, #2
 800db96:	e7ec      	b.n	800db72 <_strtol_l.isra.0+0x3a>
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d1f6      	bne.n	800db8a <_strtol_l.isra.0+0x52>
 800db9c:	2c30      	cmp	r4, #48	@ 0x30
 800db9e:	bf14      	ite	ne
 800dba0:	230a      	movne	r3, #10
 800dba2:	2308      	moveq	r3, #8
 800dba4:	2200      	movs	r2, #0
 800dba6:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800dbaa:	f10c 3cff 	add.w	ip, ip, #4294967295
 800dbae:	fbbc f9f3 	udiv	r9, ip, r3
 800dbb2:	4610      	mov	r0, r2
 800dbb4:	fb03 ca19 	mls	sl, r3, r9, ip
 800dbb8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800dbbc:	2f09      	cmp	r7, #9
 800dbbe:	d80f      	bhi.n	800dbe0 <_strtol_l.isra.0+0xa8>
 800dbc0:	463c      	mov	r4, r7
 800dbc2:	42a3      	cmp	r3, r4
 800dbc4:	dd1b      	ble.n	800dbfe <_strtol_l.isra.0+0xc6>
 800dbc6:	1c57      	adds	r7, r2, #1
 800dbc8:	d007      	beq.n	800dbda <_strtol_l.isra.0+0xa2>
 800dbca:	4581      	cmp	r9, r0
 800dbcc:	d314      	bcc.n	800dbf8 <_strtol_l.isra.0+0xc0>
 800dbce:	d101      	bne.n	800dbd4 <_strtol_l.isra.0+0x9c>
 800dbd0:	45a2      	cmp	sl, r4
 800dbd2:	db11      	blt.n	800dbf8 <_strtol_l.isra.0+0xc0>
 800dbd4:	2201      	movs	r2, #1
 800dbd6:	fb00 4003 	mla	r0, r0, r3, r4
 800dbda:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dbde:	e7eb      	b.n	800dbb8 <_strtol_l.isra.0+0x80>
 800dbe0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800dbe4:	2f19      	cmp	r7, #25
 800dbe6:	d801      	bhi.n	800dbec <_strtol_l.isra.0+0xb4>
 800dbe8:	3c37      	subs	r4, #55	@ 0x37
 800dbea:	e7ea      	b.n	800dbc2 <_strtol_l.isra.0+0x8a>
 800dbec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800dbf0:	2f19      	cmp	r7, #25
 800dbf2:	d804      	bhi.n	800dbfe <_strtol_l.isra.0+0xc6>
 800dbf4:	3c57      	subs	r4, #87	@ 0x57
 800dbf6:	e7e4      	b.n	800dbc2 <_strtol_l.isra.0+0x8a>
 800dbf8:	f04f 32ff 	mov.w	r2, #4294967295
 800dbfc:	e7ed      	b.n	800dbda <_strtol_l.isra.0+0xa2>
 800dbfe:	1c53      	adds	r3, r2, #1
 800dc00:	d108      	bne.n	800dc14 <_strtol_l.isra.0+0xdc>
 800dc02:	2322      	movs	r3, #34	@ 0x22
 800dc04:	4660      	mov	r0, ip
 800dc06:	f8ce 3000 	str.w	r3, [lr]
 800dc0a:	f1b8 0f00 	cmp.w	r8, #0
 800dc0e:	d0a0      	beq.n	800db52 <_strtol_l.isra.0+0x1a>
 800dc10:	1e69      	subs	r1, r5, #1
 800dc12:	e006      	b.n	800dc22 <_strtol_l.isra.0+0xea>
 800dc14:	b106      	cbz	r6, 800dc18 <_strtol_l.isra.0+0xe0>
 800dc16:	4240      	negs	r0, r0
 800dc18:	f1b8 0f00 	cmp.w	r8, #0
 800dc1c:	d099      	beq.n	800db52 <_strtol_l.isra.0+0x1a>
 800dc1e:	2a00      	cmp	r2, #0
 800dc20:	d1f6      	bne.n	800dc10 <_strtol_l.isra.0+0xd8>
 800dc22:	f8c8 1000 	str.w	r1, [r8]
 800dc26:	e794      	b.n	800db52 <_strtol_l.isra.0+0x1a>
 800dc28:	0800e729 	.word	0x0800e729

0800dc2c <_strtol_r>:
 800dc2c:	f7ff bf84 	b.w	800db38 <_strtol_l.isra.0>

0800dc30 <_strtoul_l.isra.0>:
 800dc30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc34:	4686      	mov	lr, r0
 800dc36:	460d      	mov	r5, r1
 800dc38:	4e33      	ldr	r6, [pc, #204]	@ (800dd08 <_strtoul_l.isra.0+0xd8>)
 800dc3a:	4628      	mov	r0, r5
 800dc3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dc40:	5d37      	ldrb	r7, [r6, r4]
 800dc42:	f017 0708 	ands.w	r7, r7, #8
 800dc46:	d1f8      	bne.n	800dc3a <_strtoul_l.isra.0+0xa>
 800dc48:	2c2d      	cmp	r4, #45	@ 0x2d
 800dc4a:	d110      	bne.n	800dc6e <_strtoul_l.isra.0+0x3e>
 800dc4c:	2701      	movs	r7, #1
 800dc4e:	782c      	ldrb	r4, [r5, #0]
 800dc50:	1c85      	adds	r5, r0, #2
 800dc52:	f033 0010 	bics.w	r0, r3, #16
 800dc56:	d115      	bne.n	800dc84 <_strtoul_l.isra.0+0x54>
 800dc58:	2c30      	cmp	r4, #48	@ 0x30
 800dc5a:	d10d      	bne.n	800dc78 <_strtoul_l.isra.0+0x48>
 800dc5c:	7828      	ldrb	r0, [r5, #0]
 800dc5e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800dc62:	2858      	cmp	r0, #88	@ 0x58
 800dc64:	d108      	bne.n	800dc78 <_strtoul_l.isra.0+0x48>
 800dc66:	786c      	ldrb	r4, [r5, #1]
 800dc68:	3502      	adds	r5, #2
 800dc6a:	2310      	movs	r3, #16
 800dc6c:	e00a      	b.n	800dc84 <_strtoul_l.isra.0+0x54>
 800dc6e:	2c2b      	cmp	r4, #43	@ 0x2b
 800dc70:	bf04      	itt	eq
 800dc72:	782c      	ldrbeq	r4, [r5, #0]
 800dc74:	1c85      	addeq	r5, r0, #2
 800dc76:	e7ec      	b.n	800dc52 <_strtoul_l.isra.0+0x22>
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d1f6      	bne.n	800dc6a <_strtoul_l.isra.0+0x3a>
 800dc7c:	2c30      	cmp	r4, #48	@ 0x30
 800dc7e:	bf14      	ite	ne
 800dc80:	230a      	movne	r3, #10
 800dc82:	2308      	moveq	r3, #8
 800dc84:	f04f 38ff 	mov.w	r8, #4294967295
 800dc88:	fbb8 f8f3 	udiv	r8, r8, r3
 800dc8c:	2600      	movs	r6, #0
 800dc8e:	fb03 f908 	mul.w	r9, r3, r8
 800dc92:	4630      	mov	r0, r6
 800dc94:	ea6f 0909 	mvn.w	r9, r9
 800dc98:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800dc9c:	f1bc 0f09 	cmp.w	ip, #9
 800dca0:	d810      	bhi.n	800dcc4 <_strtoul_l.isra.0+0x94>
 800dca2:	4664      	mov	r4, ip
 800dca4:	42a3      	cmp	r3, r4
 800dca6:	dd1e      	ble.n	800dce6 <_strtoul_l.isra.0+0xb6>
 800dca8:	f1b6 3fff 	cmp.w	r6, #4294967295
 800dcac:	d007      	beq.n	800dcbe <_strtoul_l.isra.0+0x8e>
 800dcae:	4580      	cmp	r8, r0
 800dcb0:	d316      	bcc.n	800dce0 <_strtoul_l.isra.0+0xb0>
 800dcb2:	d101      	bne.n	800dcb8 <_strtoul_l.isra.0+0x88>
 800dcb4:	45a1      	cmp	r9, r4
 800dcb6:	db13      	blt.n	800dce0 <_strtoul_l.isra.0+0xb0>
 800dcb8:	2601      	movs	r6, #1
 800dcba:	fb00 4003 	mla	r0, r0, r3, r4
 800dcbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dcc2:	e7e9      	b.n	800dc98 <_strtoul_l.isra.0+0x68>
 800dcc4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800dcc8:	f1bc 0f19 	cmp.w	ip, #25
 800dccc:	d801      	bhi.n	800dcd2 <_strtoul_l.isra.0+0xa2>
 800dcce:	3c37      	subs	r4, #55	@ 0x37
 800dcd0:	e7e8      	b.n	800dca4 <_strtoul_l.isra.0+0x74>
 800dcd2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800dcd6:	f1bc 0f19 	cmp.w	ip, #25
 800dcda:	d804      	bhi.n	800dce6 <_strtoul_l.isra.0+0xb6>
 800dcdc:	3c57      	subs	r4, #87	@ 0x57
 800dcde:	e7e1      	b.n	800dca4 <_strtoul_l.isra.0+0x74>
 800dce0:	f04f 36ff 	mov.w	r6, #4294967295
 800dce4:	e7eb      	b.n	800dcbe <_strtoul_l.isra.0+0x8e>
 800dce6:	1c73      	adds	r3, r6, #1
 800dce8:	d106      	bne.n	800dcf8 <_strtoul_l.isra.0+0xc8>
 800dcea:	2322      	movs	r3, #34	@ 0x22
 800dcec:	4630      	mov	r0, r6
 800dcee:	f8ce 3000 	str.w	r3, [lr]
 800dcf2:	b932      	cbnz	r2, 800dd02 <_strtoul_l.isra.0+0xd2>
 800dcf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcf8:	b107      	cbz	r7, 800dcfc <_strtoul_l.isra.0+0xcc>
 800dcfa:	4240      	negs	r0, r0
 800dcfc:	2a00      	cmp	r2, #0
 800dcfe:	d0f9      	beq.n	800dcf4 <_strtoul_l.isra.0+0xc4>
 800dd00:	b106      	cbz	r6, 800dd04 <_strtoul_l.isra.0+0xd4>
 800dd02:	1e69      	subs	r1, r5, #1
 800dd04:	6011      	str	r1, [r2, #0]
 800dd06:	e7f5      	b.n	800dcf4 <_strtoul_l.isra.0+0xc4>
 800dd08:	0800e729 	.word	0x0800e729

0800dd0c <_strtoul_r>:
 800dd0c:	f7ff bf90 	b.w	800dc30 <_strtoul_l.isra.0>

0800dd10 <__ascii_wctomb>:
 800dd10:	4603      	mov	r3, r0
 800dd12:	4608      	mov	r0, r1
 800dd14:	b141      	cbz	r1, 800dd28 <__ascii_wctomb+0x18>
 800dd16:	2aff      	cmp	r2, #255	@ 0xff
 800dd18:	d904      	bls.n	800dd24 <__ascii_wctomb+0x14>
 800dd1a:	228a      	movs	r2, #138	@ 0x8a
 800dd1c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd20:	601a      	str	r2, [r3, #0]
 800dd22:	4770      	bx	lr
 800dd24:	2001      	movs	r0, #1
 800dd26:	700a      	strb	r2, [r1, #0]
 800dd28:	4770      	bx	lr
	...

0800dd2c <fiprintf>:
 800dd2c:	b40e      	push	{r1, r2, r3}
 800dd2e:	b503      	push	{r0, r1, lr}
 800dd30:	4601      	mov	r1, r0
 800dd32:	ab03      	add	r3, sp, #12
 800dd34:	4805      	ldr	r0, [pc, #20]	@ (800dd4c <fiprintf+0x20>)
 800dd36:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd3a:	6800      	ldr	r0, [r0, #0]
 800dd3c:	9301      	str	r3, [sp, #4]
 800dd3e:	f000 f83d 	bl	800ddbc <_vfiprintf_r>
 800dd42:	b002      	add	sp, #8
 800dd44:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd48:	b003      	add	sp, #12
 800dd4a:	4770      	bx	lr
 800dd4c:	20000038 	.word	0x20000038

0800dd50 <abort>:
 800dd50:	2006      	movs	r0, #6
 800dd52:	b508      	push	{r3, lr}
 800dd54:	f000 fa06 	bl	800e164 <raise>
 800dd58:	2001      	movs	r0, #1
 800dd5a:	f7f4 fbae 	bl	80024ba <_exit>

0800dd5e <_malloc_usable_size_r>:
 800dd5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd62:	1f18      	subs	r0, r3, #4
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	bfbc      	itt	lt
 800dd68:	580b      	ldrlt	r3, [r1, r0]
 800dd6a:	18c0      	addlt	r0, r0, r3
 800dd6c:	4770      	bx	lr

0800dd6e <__sfputc_r>:
 800dd6e:	6893      	ldr	r3, [r2, #8]
 800dd70:	b410      	push	{r4}
 800dd72:	3b01      	subs	r3, #1
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	6093      	str	r3, [r2, #8]
 800dd78:	da07      	bge.n	800dd8a <__sfputc_r+0x1c>
 800dd7a:	6994      	ldr	r4, [r2, #24]
 800dd7c:	42a3      	cmp	r3, r4
 800dd7e:	db01      	blt.n	800dd84 <__sfputc_r+0x16>
 800dd80:	290a      	cmp	r1, #10
 800dd82:	d102      	bne.n	800dd8a <__sfputc_r+0x1c>
 800dd84:	bc10      	pop	{r4}
 800dd86:	f000 b931 	b.w	800dfec <__swbuf_r>
 800dd8a:	6813      	ldr	r3, [r2, #0]
 800dd8c:	1c58      	adds	r0, r3, #1
 800dd8e:	6010      	str	r0, [r2, #0]
 800dd90:	7019      	strb	r1, [r3, #0]
 800dd92:	4608      	mov	r0, r1
 800dd94:	bc10      	pop	{r4}
 800dd96:	4770      	bx	lr

0800dd98 <__sfputs_r>:
 800dd98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd9a:	4606      	mov	r6, r0
 800dd9c:	460f      	mov	r7, r1
 800dd9e:	4614      	mov	r4, r2
 800dda0:	18d5      	adds	r5, r2, r3
 800dda2:	42ac      	cmp	r4, r5
 800dda4:	d101      	bne.n	800ddaa <__sfputs_r+0x12>
 800dda6:	2000      	movs	r0, #0
 800dda8:	e007      	b.n	800ddba <__sfputs_r+0x22>
 800ddaa:	463a      	mov	r2, r7
 800ddac:	4630      	mov	r0, r6
 800ddae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddb2:	f7ff ffdc 	bl	800dd6e <__sfputc_r>
 800ddb6:	1c43      	adds	r3, r0, #1
 800ddb8:	d1f3      	bne.n	800dda2 <__sfputs_r+0xa>
 800ddba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ddbc <_vfiprintf_r>:
 800ddbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddc0:	460d      	mov	r5, r1
 800ddc2:	4614      	mov	r4, r2
 800ddc4:	4698      	mov	r8, r3
 800ddc6:	4606      	mov	r6, r0
 800ddc8:	b09d      	sub	sp, #116	@ 0x74
 800ddca:	b118      	cbz	r0, 800ddd4 <_vfiprintf_r+0x18>
 800ddcc:	6a03      	ldr	r3, [r0, #32]
 800ddce:	b90b      	cbnz	r3, 800ddd4 <_vfiprintf_r+0x18>
 800ddd0:	f7fd fbf0 	bl	800b5b4 <__sinit>
 800ddd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddd6:	07d9      	lsls	r1, r3, #31
 800ddd8:	d405      	bmi.n	800dde6 <_vfiprintf_r+0x2a>
 800ddda:	89ab      	ldrh	r3, [r5, #12]
 800dddc:	059a      	lsls	r2, r3, #22
 800ddde:	d402      	bmi.n	800dde6 <_vfiprintf_r+0x2a>
 800dde0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dde2:	f7fd fd8c 	bl	800b8fe <__retarget_lock_acquire_recursive>
 800dde6:	89ab      	ldrh	r3, [r5, #12]
 800dde8:	071b      	lsls	r3, r3, #28
 800ddea:	d501      	bpl.n	800ddf0 <_vfiprintf_r+0x34>
 800ddec:	692b      	ldr	r3, [r5, #16]
 800ddee:	b99b      	cbnz	r3, 800de18 <_vfiprintf_r+0x5c>
 800ddf0:	4629      	mov	r1, r5
 800ddf2:	4630      	mov	r0, r6
 800ddf4:	f000 f938 	bl	800e068 <__swsetup_r>
 800ddf8:	b170      	cbz	r0, 800de18 <_vfiprintf_r+0x5c>
 800ddfa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddfc:	07dc      	lsls	r4, r3, #31
 800ddfe:	d504      	bpl.n	800de0a <_vfiprintf_r+0x4e>
 800de00:	f04f 30ff 	mov.w	r0, #4294967295
 800de04:	b01d      	add	sp, #116	@ 0x74
 800de06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de0a:	89ab      	ldrh	r3, [r5, #12]
 800de0c:	0598      	lsls	r0, r3, #22
 800de0e:	d4f7      	bmi.n	800de00 <_vfiprintf_r+0x44>
 800de10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800de12:	f7fd fd75 	bl	800b900 <__retarget_lock_release_recursive>
 800de16:	e7f3      	b.n	800de00 <_vfiprintf_r+0x44>
 800de18:	2300      	movs	r3, #0
 800de1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800de1c:	2320      	movs	r3, #32
 800de1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800de22:	2330      	movs	r3, #48	@ 0x30
 800de24:	f04f 0901 	mov.w	r9, #1
 800de28:	f8cd 800c 	str.w	r8, [sp, #12]
 800de2c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800dfd8 <_vfiprintf_r+0x21c>
 800de30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800de34:	4623      	mov	r3, r4
 800de36:	469a      	mov	sl, r3
 800de38:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de3c:	b10a      	cbz	r2, 800de42 <_vfiprintf_r+0x86>
 800de3e:	2a25      	cmp	r2, #37	@ 0x25
 800de40:	d1f9      	bne.n	800de36 <_vfiprintf_r+0x7a>
 800de42:	ebba 0b04 	subs.w	fp, sl, r4
 800de46:	d00b      	beq.n	800de60 <_vfiprintf_r+0xa4>
 800de48:	465b      	mov	r3, fp
 800de4a:	4622      	mov	r2, r4
 800de4c:	4629      	mov	r1, r5
 800de4e:	4630      	mov	r0, r6
 800de50:	f7ff ffa2 	bl	800dd98 <__sfputs_r>
 800de54:	3001      	adds	r0, #1
 800de56:	f000 80a7 	beq.w	800dfa8 <_vfiprintf_r+0x1ec>
 800de5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de5c:	445a      	add	r2, fp
 800de5e:	9209      	str	r2, [sp, #36]	@ 0x24
 800de60:	f89a 3000 	ldrb.w	r3, [sl]
 800de64:	2b00      	cmp	r3, #0
 800de66:	f000 809f 	beq.w	800dfa8 <_vfiprintf_r+0x1ec>
 800de6a:	2300      	movs	r3, #0
 800de6c:	f04f 32ff 	mov.w	r2, #4294967295
 800de70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de74:	f10a 0a01 	add.w	sl, sl, #1
 800de78:	9304      	str	r3, [sp, #16]
 800de7a:	9307      	str	r3, [sp, #28]
 800de7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800de80:	931a      	str	r3, [sp, #104]	@ 0x68
 800de82:	4654      	mov	r4, sl
 800de84:	2205      	movs	r2, #5
 800de86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de8a:	4853      	ldr	r0, [pc, #332]	@ (800dfd8 <_vfiprintf_r+0x21c>)
 800de8c:	f7fd fd39 	bl	800b902 <memchr>
 800de90:	9a04      	ldr	r2, [sp, #16]
 800de92:	b9d8      	cbnz	r0, 800decc <_vfiprintf_r+0x110>
 800de94:	06d1      	lsls	r1, r2, #27
 800de96:	bf44      	itt	mi
 800de98:	2320      	movmi	r3, #32
 800de9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de9e:	0713      	lsls	r3, r2, #28
 800dea0:	bf44      	itt	mi
 800dea2:	232b      	movmi	r3, #43	@ 0x2b
 800dea4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dea8:	f89a 3000 	ldrb.w	r3, [sl]
 800deac:	2b2a      	cmp	r3, #42	@ 0x2a
 800deae:	d015      	beq.n	800dedc <_vfiprintf_r+0x120>
 800deb0:	4654      	mov	r4, sl
 800deb2:	2000      	movs	r0, #0
 800deb4:	f04f 0c0a 	mov.w	ip, #10
 800deb8:	9a07      	ldr	r2, [sp, #28]
 800deba:	4621      	mov	r1, r4
 800debc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dec0:	3b30      	subs	r3, #48	@ 0x30
 800dec2:	2b09      	cmp	r3, #9
 800dec4:	d94b      	bls.n	800df5e <_vfiprintf_r+0x1a2>
 800dec6:	b1b0      	cbz	r0, 800def6 <_vfiprintf_r+0x13a>
 800dec8:	9207      	str	r2, [sp, #28]
 800deca:	e014      	b.n	800def6 <_vfiprintf_r+0x13a>
 800decc:	eba0 0308 	sub.w	r3, r0, r8
 800ded0:	fa09 f303 	lsl.w	r3, r9, r3
 800ded4:	4313      	orrs	r3, r2
 800ded6:	46a2      	mov	sl, r4
 800ded8:	9304      	str	r3, [sp, #16]
 800deda:	e7d2      	b.n	800de82 <_vfiprintf_r+0xc6>
 800dedc:	9b03      	ldr	r3, [sp, #12]
 800dede:	1d19      	adds	r1, r3, #4
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	9103      	str	r1, [sp, #12]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	bfbb      	ittet	lt
 800dee8:	425b      	neglt	r3, r3
 800deea:	f042 0202 	orrlt.w	r2, r2, #2
 800deee:	9307      	strge	r3, [sp, #28]
 800def0:	9307      	strlt	r3, [sp, #28]
 800def2:	bfb8      	it	lt
 800def4:	9204      	strlt	r2, [sp, #16]
 800def6:	7823      	ldrb	r3, [r4, #0]
 800def8:	2b2e      	cmp	r3, #46	@ 0x2e
 800defa:	d10a      	bne.n	800df12 <_vfiprintf_r+0x156>
 800defc:	7863      	ldrb	r3, [r4, #1]
 800defe:	2b2a      	cmp	r3, #42	@ 0x2a
 800df00:	d132      	bne.n	800df68 <_vfiprintf_r+0x1ac>
 800df02:	9b03      	ldr	r3, [sp, #12]
 800df04:	3402      	adds	r4, #2
 800df06:	1d1a      	adds	r2, r3, #4
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	9203      	str	r2, [sp, #12]
 800df0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800df10:	9305      	str	r3, [sp, #20]
 800df12:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800dfdc <_vfiprintf_r+0x220>
 800df16:	2203      	movs	r2, #3
 800df18:	4650      	mov	r0, sl
 800df1a:	7821      	ldrb	r1, [r4, #0]
 800df1c:	f7fd fcf1 	bl	800b902 <memchr>
 800df20:	b138      	cbz	r0, 800df32 <_vfiprintf_r+0x176>
 800df22:	2240      	movs	r2, #64	@ 0x40
 800df24:	9b04      	ldr	r3, [sp, #16]
 800df26:	eba0 000a 	sub.w	r0, r0, sl
 800df2a:	4082      	lsls	r2, r0
 800df2c:	4313      	orrs	r3, r2
 800df2e:	3401      	adds	r4, #1
 800df30:	9304      	str	r3, [sp, #16]
 800df32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df36:	2206      	movs	r2, #6
 800df38:	4829      	ldr	r0, [pc, #164]	@ (800dfe0 <_vfiprintf_r+0x224>)
 800df3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800df3e:	f7fd fce0 	bl	800b902 <memchr>
 800df42:	2800      	cmp	r0, #0
 800df44:	d03f      	beq.n	800dfc6 <_vfiprintf_r+0x20a>
 800df46:	4b27      	ldr	r3, [pc, #156]	@ (800dfe4 <_vfiprintf_r+0x228>)
 800df48:	bb1b      	cbnz	r3, 800df92 <_vfiprintf_r+0x1d6>
 800df4a:	9b03      	ldr	r3, [sp, #12]
 800df4c:	3307      	adds	r3, #7
 800df4e:	f023 0307 	bic.w	r3, r3, #7
 800df52:	3308      	adds	r3, #8
 800df54:	9303      	str	r3, [sp, #12]
 800df56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df58:	443b      	add	r3, r7
 800df5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800df5c:	e76a      	b.n	800de34 <_vfiprintf_r+0x78>
 800df5e:	460c      	mov	r4, r1
 800df60:	2001      	movs	r0, #1
 800df62:	fb0c 3202 	mla	r2, ip, r2, r3
 800df66:	e7a8      	b.n	800deba <_vfiprintf_r+0xfe>
 800df68:	2300      	movs	r3, #0
 800df6a:	f04f 0c0a 	mov.w	ip, #10
 800df6e:	4619      	mov	r1, r3
 800df70:	3401      	adds	r4, #1
 800df72:	9305      	str	r3, [sp, #20]
 800df74:	4620      	mov	r0, r4
 800df76:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df7a:	3a30      	subs	r2, #48	@ 0x30
 800df7c:	2a09      	cmp	r2, #9
 800df7e:	d903      	bls.n	800df88 <_vfiprintf_r+0x1cc>
 800df80:	2b00      	cmp	r3, #0
 800df82:	d0c6      	beq.n	800df12 <_vfiprintf_r+0x156>
 800df84:	9105      	str	r1, [sp, #20]
 800df86:	e7c4      	b.n	800df12 <_vfiprintf_r+0x156>
 800df88:	4604      	mov	r4, r0
 800df8a:	2301      	movs	r3, #1
 800df8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800df90:	e7f0      	b.n	800df74 <_vfiprintf_r+0x1b8>
 800df92:	ab03      	add	r3, sp, #12
 800df94:	9300      	str	r3, [sp, #0]
 800df96:	462a      	mov	r2, r5
 800df98:	4630      	mov	r0, r6
 800df9a:	4b13      	ldr	r3, [pc, #76]	@ (800dfe8 <_vfiprintf_r+0x22c>)
 800df9c:	a904      	add	r1, sp, #16
 800df9e:	f7fc fec1 	bl	800ad24 <_printf_float>
 800dfa2:	4607      	mov	r7, r0
 800dfa4:	1c78      	adds	r0, r7, #1
 800dfa6:	d1d6      	bne.n	800df56 <_vfiprintf_r+0x19a>
 800dfa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dfaa:	07d9      	lsls	r1, r3, #31
 800dfac:	d405      	bmi.n	800dfba <_vfiprintf_r+0x1fe>
 800dfae:	89ab      	ldrh	r3, [r5, #12]
 800dfb0:	059a      	lsls	r2, r3, #22
 800dfb2:	d402      	bmi.n	800dfba <_vfiprintf_r+0x1fe>
 800dfb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dfb6:	f7fd fca3 	bl	800b900 <__retarget_lock_release_recursive>
 800dfba:	89ab      	ldrh	r3, [r5, #12]
 800dfbc:	065b      	lsls	r3, r3, #25
 800dfbe:	f53f af1f 	bmi.w	800de00 <_vfiprintf_r+0x44>
 800dfc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dfc4:	e71e      	b.n	800de04 <_vfiprintf_r+0x48>
 800dfc6:	ab03      	add	r3, sp, #12
 800dfc8:	9300      	str	r3, [sp, #0]
 800dfca:	462a      	mov	r2, r5
 800dfcc:	4630      	mov	r0, r6
 800dfce:	4b06      	ldr	r3, [pc, #24]	@ (800dfe8 <_vfiprintf_r+0x22c>)
 800dfd0:	a904      	add	r1, sp, #16
 800dfd2:	f7fd f945 	bl	800b260 <_printf_i>
 800dfd6:	e7e4      	b.n	800dfa2 <_vfiprintf_r+0x1e6>
 800dfd8:	0800e5b6 	.word	0x0800e5b6
 800dfdc:	0800e5bc 	.word	0x0800e5bc
 800dfe0:	0800e5c0 	.word	0x0800e5c0
 800dfe4:	0800ad25 	.word	0x0800ad25
 800dfe8:	0800dd99 	.word	0x0800dd99

0800dfec <__swbuf_r>:
 800dfec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfee:	460e      	mov	r6, r1
 800dff0:	4614      	mov	r4, r2
 800dff2:	4605      	mov	r5, r0
 800dff4:	b118      	cbz	r0, 800dffe <__swbuf_r+0x12>
 800dff6:	6a03      	ldr	r3, [r0, #32]
 800dff8:	b90b      	cbnz	r3, 800dffe <__swbuf_r+0x12>
 800dffa:	f7fd fadb 	bl	800b5b4 <__sinit>
 800dffe:	69a3      	ldr	r3, [r4, #24]
 800e000:	60a3      	str	r3, [r4, #8]
 800e002:	89a3      	ldrh	r3, [r4, #12]
 800e004:	071a      	lsls	r2, r3, #28
 800e006:	d501      	bpl.n	800e00c <__swbuf_r+0x20>
 800e008:	6923      	ldr	r3, [r4, #16]
 800e00a:	b943      	cbnz	r3, 800e01e <__swbuf_r+0x32>
 800e00c:	4621      	mov	r1, r4
 800e00e:	4628      	mov	r0, r5
 800e010:	f000 f82a 	bl	800e068 <__swsetup_r>
 800e014:	b118      	cbz	r0, 800e01e <__swbuf_r+0x32>
 800e016:	f04f 37ff 	mov.w	r7, #4294967295
 800e01a:	4638      	mov	r0, r7
 800e01c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e01e:	6823      	ldr	r3, [r4, #0]
 800e020:	6922      	ldr	r2, [r4, #16]
 800e022:	b2f6      	uxtb	r6, r6
 800e024:	1a98      	subs	r0, r3, r2
 800e026:	6963      	ldr	r3, [r4, #20]
 800e028:	4637      	mov	r7, r6
 800e02a:	4283      	cmp	r3, r0
 800e02c:	dc05      	bgt.n	800e03a <__swbuf_r+0x4e>
 800e02e:	4621      	mov	r1, r4
 800e030:	4628      	mov	r0, r5
 800e032:	f7ff fc4b 	bl	800d8cc <_fflush_r>
 800e036:	2800      	cmp	r0, #0
 800e038:	d1ed      	bne.n	800e016 <__swbuf_r+0x2a>
 800e03a:	68a3      	ldr	r3, [r4, #8]
 800e03c:	3b01      	subs	r3, #1
 800e03e:	60a3      	str	r3, [r4, #8]
 800e040:	6823      	ldr	r3, [r4, #0]
 800e042:	1c5a      	adds	r2, r3, #1
 800e044:	6022      	str	r2, [r4, #0]
 800e046:	701e      	strb	r6, [r3, #0]
 800e048:	6962      	ldr	r2, [r4, #20]
 800e04a:	1c43      	adds	r3, r0, #1
 800e04c:	429a      	cmp	r2, r3
 800e04e:	d004      	beq.n	800e05a <__swbuf_r+0x6e>
 800e050:	89a3      	ldrh	r3, [r4, #12]
 800e052:	07db      	lsls	r3, r3, #31
 800e054:	d5e1      	bpl.n	800e01a <__swbuf_r+0x2e>
 800e056:	2e0a      	cmp	r6, #10
 800e058:	d1df      	bne.n	800e01a <__swbuf_r+0x2e>
 800e05a:	4621      	mov	r1, r4
 800e05c:	4628      	mov	r0, r5
 800e05e:	f7ff fc35 	bl	800d8cc <_fflush_r>
 800e062:	2800      	cmp	r0, #0
 800e064:	d0d9      	beq.n	800e01a <__swbuf_r+0x2e>
 800e066:	e7d6      	b.n	800e016 <__swbuf_r+0x2a>

0800e068 <__swsetup_r>:
 800e068:	b538      	push	{r3, r4, r5, lr}
 800e06a:	4b29      	ldr	r3, [pc, #164]	@ (800e110 <__swsetup_r+0xa8>)
 800e06c:	4605      	mov	r5, r0
 800e06e:	6818      	ldr	r0, [r3, #0]
 800e070:	460c      	mov	r4, r1
 800e072:	b118      	cbz	r0, 800e07c <__swsetup_r+0x14>
 800e074:	6a03      	ldr	r3, [r0, #32]
 800e076:	b90b      	cbnz	r3, 800e07c <__swsetup_r+0x14>
 800e078:	f7fd fa9c 	bl	800b5b4 <__sinit>
 800e07c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e080:	0719      	lsls	r1, r3, #28
 800e082:	d422      	bmi.n	800e0ca <__swsetup_r+0x62>
 800e084:	06da      	lsls	r2, r3, #27
 800e086:	d407      	bmi.n	800e098 <__swsetup_r+0x30>
 800e088:	2209      	movs	r2, #9
 800e08a:	602a      	str	r2, [r5, #0]
 800e08c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e090:	f04f 30ff 	mov.w	r0, #4294967295
 800e094:	81a3      	strh	r3, [r4, #12]
 800e096:	e033      	b.n	800e100 <__swsetup_r+0x98>
 800e098:	0758      	lsls	r0, r3, #29
 800e09a:	d512      	bpl.n	800e0c2 <__swsetup_r+0x5a>
 800e09c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e09e:	b141      	cbz	r1, 800e0b2 <__swsetup_r+0x4a>
 800e0a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e0a4:	4299      	cmp	r1, r3
 800e0a6:	d002      	beq.n	800e0ae <__swsetup_r+0x46>
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	f7fe faa5 	bl	800c5f8 <_free_r>
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e0b2:	89a3      	ldrh	r3, [r4, #12]
 800e0b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e0b8:	81a3      	strh	r3, [r4, #12]
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	6063      	str	r3, [r4, #4]
 800e0be:	6923      	ldr	r3, [r4, #16]
 800e0c0:	6023      	str	r3, [r4, #0]
 800e0c2:	89a3      	ldrh	r3, [r4, #12]
 800e0c4:	f043 0308 	orr.w	r3, r3, #8
 800e0c8:	81a3      	strh	r3, [r4, #12]
 800e0ca:	6923      	ldr	r3, [r4, #16]
 800e0cc:	b94b      	cbnz	r3, 800e0e2 <__swsetup_r+0x7a>
 800e0ce:	89a3      	ldrh	r3, [r4, #12]
 800e0d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e0d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e0d8:	d003      	beq.n	800e0e2 <__swsetup_r+0x7a>
 800e0da:	4621      	mov	r1, r4
 800e0dc:	4628      	mov	r0, r5
 800e0de:	f000 f882 	bl	800e1e6 <__smakebuf_r>
 800e0e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0e6:	f013 0201 	ands.w	r2, r3, #1
 800e0ea:	d00a      	beq.n	800e102 <__swsetup_r+0x9a>
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	60a2      	str	r2, [r4, #8]
 800e0f0:	6962      	ldr	r2, [r4, #20]
 800e0f2:	4252      	negs	r2, r2
 800e0f4:	61a2      	str	r2, [r4, #24]
 800e0f6:	6922      	ldr	r2, [r4, #16]
 800e0f8:	b942      	cbnz	r2, 800e10c <__swsetup_r+0xa4>
 800e0fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e0fe:	d1c5      	bne.n	800e08c <__swsetup_r+0x24>
 800e100:	bd38      	pop	{r3, r4, r5, pc}
 800e102:	0799      	lsls	r1, r3, #30
 800e104:	bf58      	it	pl
 800e106:	6962      	ldrpl	r2, [r4, #20]
 800e108:	60a2      	str	r2, [r4, #8]
 800e10a:	e7f4      	b.n	800e0f6 <__swsetup_r+0x8e>
 800e10c:	2000      	movs	r0, #0
 800e10e:	e7f7      	b.n	800e100 <__swsetup_r+0x98>
 800e110:	20000038 	.word	0x20000038

0800e114 <_raise_r>:
 800e114:	291f      	cmp	r1, #31
 800e116:	b538      	push	{r3, r4, r5, lr}
 800e118:	4605      	mov	r5, r0
 800e11a:	460c      	mov	r4, r1
 800e11c:	d904      	bls.n	800e128 <_raise_r+0x14>
 800e11e:	2316      	movs	r3, #22
 800e120:	6003      	str	r3, [r0, #0]
 800e122:	f04f 30ff 	mov.w	r0, #4294967295
 800e126:	bd38      	pop	{r3, r4, r5, pc}
 800e128:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e12a:	b112      	cbz	r2, 800e132 <_raise_r+0x1e>
 800e12c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e130:	b94b      	cbnz	r3, 800e146 <_raise_r+0x32>
 800e132:	4628      	mov	r0, r5
 800e134:	f000 f830 	bl	800e198 <_getpid_r>
 800e138:	4622      	mov	r2, r4
 800e13a:	4601      	mov	r1, r0
 800e13c:	4628      	mov	r0, r5
 800e13e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e142:	f000 b817 	b.w	800e174 <_kill_r>
 800e146:	2b01      	cmp	r3, #1
 800e148:	d00a      	beq.n	800e160 <_raise_r+0x4c>
 800e14a:	1c59      	adds	r1, r3, #1
 800e14c:	d103      	bne.n	800e156 <_raise_r+0x42>
 800e14e:	2316      	movs	r3, #22
 800e150:	6003      	str	r3, [r0, #0]
 800e152:	2001      	movs	r0, #1
 800e154:	e7e7      	b.n	800e126 <_raise_r+0x12>
 800e156:	2100      	movs	r1, #0
 800e158:	4620      	mov	r0, r4
 800e15a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e15e:	4798      	blx	r3
 800e160:	2000      	movs	r0, #0
 800e162:	e7e0      	b.n	800e126 <_raise_r+0x12>

0800e164 <raise>:
 800e164:	4b02      	ldr	r3, [pc, #8]	@ (800e170 <raise+0xc>)
 800e166:	4601      	mov	r1, r0
 800e168:	6818      	ldr	r0, [r3, #0]
 800e16a:	f7ff bfd3 	b.w	800e114 <_raise_r>
 800e16e:	bf00      	nop
 800e170:	20000038 	.word	0x20000038

0800e174 <_kill_r>:
 800e174:	b538      	push	{r3, r4, r5, lr}
 800e176:	2300      	movs	r3, #0
 800e178:	4d06      	ldr	r5, [pc, #24]	@ (800e194 <_kill_r+0x20>)
 800e17a:	4604      	mov	r4, r0
 800e17c:	4608      	mov	r0, r1
 800e17e:	4611      	mov	r1, r2
 800e180:	602b      	str	r3, [r5, #0]
 800e182:	f7f4 f98a 	bl	800249a <_kill>
 800e186:	1c43      	adds	r3, r0, #1
 800e188:	d102      	bne.n	800e190 <_kill_r+0x1c>
 800e18a:	682b      	ldr	r3, [r5, #0]
 800e18c:	b103      	cbz	r3, 800e190 <_kill_r+0x1c>
 800e18e:	6023      	str	r3, [r4, #0]
 800e190:	bd38      	pop	{r3, r4, r5, pc}
 800e192:	bf00      	nop
 800e194:	20003b10 	.word	0x20003b10

0800e198 <_getpid_r>:
 800e198:	f7f4 b978 	b.w	800248c <_getpid>

0800e19c <__swhatbuf_r>:
 800e19c:	b570      	push	{r4, r5, r6, lr}
 800e19e:	460c      	mov	r4, r1
 800e1a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1a4:	4615      	mov	r5, r2
 800e1a6:	2900      	cmp	r1, #0
 800e1a8:	461e      	mov	r6, r3
 800e1aa:	b096      	sub	sp, #88	@ 0x58
 800e1ac:	da0c      	bge.n	800e1c8 <__swhatbuf_r+0x2c>
 800e1ae:	89a3      	ldrh	r3, [r4, #12]
 800e1b0:	2100      	movs	r1, #0
 800e1b2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e1b6:	bf14      	ite	ne
 800e1b8:	2340      	movne	r3, #64	@ 0x40
 800e1ba:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e1be:	2000      	movs	r0, #0
 800e1c0:	6031      	str	r1, [r6, #0]
 800e1c2:	602b      	str	r3, [r5, #0]
 800e1c4:	b016      	add	sp, #88	@ 0x58
 800e1c6:	bd70      	pop	{r4, r5, r6, pc}
 800e1c8:	466a      	mov	r2, sp
 800e1ca:	f000 f849 	bl	800e260 <_fstat_r>
 800e1ce:	2800      	cmp	r0, #0
 800e1d0:	dbed      	blt.n	800e1ae <__swhatbuf_r+0x12>
 800e1d2:	9901      	ldr	r1, [sp, #4]
 800e1d4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e1d8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e1dc:	4259      	negs	r1, r3
 800e1de:	4159      	adcs	r1, r3
 800e1e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e1e4:	e7eb      	b.n	800e1be <__swhatbuf_r+0x22>

0800e1e6 <__smakebuf_r>:
 800e1e6:	898b      	ldrh	r3, [r1, #12]
 800e1e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e1ea:	079d      	lsls	r5, r3, #30
 800e1ec:	4606      	mov	r6, r0
 800e1ee:	460c      	mov	r4, r1
 800e1f0:	d507      	bpl.n	800e202 <__smakebuf_r+0x1c>
 800e1f2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e1f6:	6023      	str	r3, [r4, #0]
 800e1f8:	6123      	str	r3, [r4, #16]
 800e1fa:	2301      	movs	r3, #1
 800e1fc:	6163      	str	r3, [r4, #20]
 800e1fe:	b003      	add	sp, #12
 800e200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e202:	466a      	mov	r2, sp
 800e204:	ab01      	add	r3, sp, #4
 800e206:	f7ff ffc9 	bl	800e19c <__swhatbuf_r>
 800e20a:	9f00      	ldr	r7, [sp, #0]
 800e20c:	4605      	mov	r5, r0
 800e20e:	4639      	mov	r1, r7
 800e210:	4630      	mov	r0, r6
 800e212:	f7fe fa63 	bl	800c6dc <_malloc_r>
 800e216:	b948      	cbnz	r0, 800e22c <__smakebuf_r+0x46>
 800e218:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e21c:	059a      	lsls	r2, r3, #22
 800e21e:	d4ee      	bmi.n	800e1fe <__smakebuf_r+0x18>
 800e220:	f023 0303 	bic.w	r3, r3, #3
 800e224:	f043 0302 	orr.w	r3, r3, #2
 800e228:	81a3      	strh	r3, [r4, #12]
 800e22a:	e7e2      	b.n	800e1f2 <__smakebuf_r+0xc>
 800e22c:	89a3      	ldrh	r3, [r4, #12]
 800e22e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e236:	81a3      	strh	r3, [r4, #12]
 800e238:	9b01      	ldr	r3, [sp, #4]
 800e23a:	6020      	str	r0, [r4, #0]
 800e23c:	b15b      	cbz	r3, 800e256 <__smakebuf_r+0x70>
 800e23e:	4630      	mov	r0, r6
 800e240:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e244:	f000 f81e 	bl	800e284 <_isatty_r>
 800e248:	b128      	cbz	r0, 800e256 <__smakebuf_r+0x70>
 800e24a:	89a3      	ldrh	r3, [r4, #12]
 800e24c:	f023 0303 	bic.w	r3, r3, #3
 800e250:	f043 0301 	orr.w	r3, r3, #1
 800e254:	81a3      	strh	r3, [r4, #12]
 800e256:	89a3      	ldrh	r3, [r4, #12]
 800e258:	431d      	orrs	r5, r3
 800e25a:	81a5      	strh	r5, [r4, #12]
 800e25c:	e7cf      	b.n	800e1fe <__smakebuf_r+0x18>
	...

0800e260 <_fstat_r>:
 800e260:	b538      	push	{r3, r4, r5, lr}
 800e262:	2300      	movs	r3, #0
 800e264:	4d06      	ldr	r5, [pc, #24]	@ (800e280 <_fstat_r+0x20>)
 800e266:	4604      	mov	r4, r0
 800e268:	4608      	mov	r0, r1
 800e26a:	4611      	mov	r1, r2
 800e26c:	602b      	str	r3, [r5, #0]
 800e26e:	f7f4 f973 	bl	8002558 <_fstat>
 800e272:	1c43      	adds	r3, r0, #1
 800e274:	d102      	bne.n	800e27c <_fstat_r+0x1c>
 800e276:	682b      	ldr	r3, [r5, #0]
 800e278:	b103      	cbz	r3, 800e27c <_fstat_r+0x1c>
 800e27a:	6023      	str	r3, [r4, #0]
 800e27c:	bd38      	pop	{r3, r4, r5, pc}
 800e27e:	bf00      	nop
 800e280:	20003b10 	.word	0x20003b10

0800e284 <_isatty_r>:
 800e284:	b538      	push	{r3, r4, r5, lr}
 800e286:	2300      	movs	r3, #0
 800e288:	4d05      	ldr	r5, [pc, #20]	@ (800e2a0 <_isatty_r+0x1c>)
 800e28a:	4604      	mov	r4, r0
 800e28c:	4608      	mov	r0, r1
 800e28e:	602b      	str	r3, [r5, #0]
 800e290:	f7f4 f971 	bl	8002576 <_isatty>
 800e294:	1c43      	adds	r3, r0, #1
 800e296:	d102      	bne.n	800e29e <_isatty_r+0x1a>
 800e298:	682b      	ldr	r3, [r5, #0]
 800e29a:	b103      	cbz	r3, 800e29e <_isatty_r+0x1a>
 800e29c:	6023      	str	r3, [r4, #0]
 800e29e:	bd38      	pop	{r3, r4, r5, pc}
 800e2a0:	20003b10 	.word	0x20003b10

0800e2a4 <_init>:
 800e2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2a6:	bf00      	nop
 800e2a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2aa:	bc08      	pop	{r3}
 800e2ac:	469e      	mov	lr, r3
 800e2ae:	4770      	bx	lr

0800e2b0 <_fini>:
 800e2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2b2:	bf00      	nop
 800e2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2b6:	bc08      	pop	{r3}
 800e2b8:	469e      	mov	lr, r3
 800e2ba:	4770      	bx	lr
