

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12'
================================================================
* Date:           Fri May 16 00:07:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.808 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                    |
    |   min   |         max         |    min    |     max     | min |         max         |                      Type                      |
    +---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
    |        3|  1152921502459363328|  24.000 ns|  9.2e+09 sec|    1|  1152921502459363328|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |                                     |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        |              Loop Name              |   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +-------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- VITIS_LOOP_98_11_VITIS_LOOP_99_12  |        1|  1152921502459363328|         5|          1|          1|  0 ~ 1152921502459363329|       yes|
        +-------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    444|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     99|    -|
|Register         |        -|    -|     289|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     289|    543|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_411_p2                    |         +|   0|  0|  17|          14|          14|
    |add_ln98_1_fu_313_p2                   |         +|   0|  0|  67|          60|           1|
    |add_ln98_fu_377_p2                     |         +|   0|  0|  38|          31|           1|
    |add_ln99_fu_364_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |last_fu_431_p2                         |       and|   0|  0|   2|           1|           1|
    |cmp200_fu_406_p2                       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln101_fu_359_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln98_fu_308_p2                    |      icmp|   0|  0|  67|          60|          60|
    |icmp_ln99_fu_326_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state6_pp0_stage0_iter5_grp1  |        or|   0|  0|   2|           1|           1|
    |select_ln98_1_fu_383_p3                |    select|   0|  0|  31|           1|          31|
    |select_ln98_2_fu_343_p3                |    select|   0|  0|  30|           1|          30|
    |select_ln98_fu_335_p3                  |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 444|         299|         270|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten48_load  |   9|          2|   60|        120|
    |ap_sig_allocacmp_x_1                    |   9|          2|   31|         62|
    |avg_out_TDATA_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten48_fu_126                 |   9|          2|   60|        120|
    |max_out_TDATA_blk_n                     |   9|          2|    1|          2|
    |min_out_TDATA_blk_n                     |   9|          2|    1|          2|
    |x_fu_118                                |   9|          2|   31|         62|
    |y_fu_122                                |   9|          2|   31|         62|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|  219|        438|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln104_reg_510                 |  14|   0|   14|          0|
    |add_ln98_1_reg_480                |  60|   0|   60|          0|
    |add_ln99_reg_500                  |  31|   0|   31|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |cmp200_reg_505                    |   1|   0|    1|          0|
    |icmp_ln101_reg_495                |   1|   0|    1|          0|
    |icmp_ln101_reg_495_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln98_reg_476                 |   1|   0|    1|          0|
    |icmp_ln99_reg_485                 |   1|   0|    1|          0|
    |indvar_flatten48_fu_126           |  60|   0|   60|          0|
    |last_reg_530                      |   1|   0|    1|          0|
    |out_w_cast_reg_471                |  32|   0|   32|          0|
    |trunc_ln104_reg_490               |  14|   0|   14|          0|
    |x_fu_118                          |  31|   0|   31|          0|
    |y_fu_122                          |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 289|   0|  289|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12|  return value|
|max_out_TREADY       |   in|    1|        axis|                                           max_out_V_data_V|       pointer|
|max_out_TDATA        |  out|    8|        axis|                                           max_out_V_data_V|       pointer|
|min_out_TREADY       |   in|    1|        axis|                                           min_out_V_data_V|       pointer|
|min_out_TDATA        |  out|    8|        axis|                                           min_out_V_data_V|       pointer|
|avg_out_TREADY       |   in|    1|        axis|                                           avg_out_V_data_V|       pointer|
|avg_out_TDATA        |  out|    8|        axis|                                           avg_out_V_data_V|       pointer|
|out_w                |   in|   31|     ap_none|                                                      out_w|        scalar|
|mul_ln82             |   in|   60|     ap_none|                                                   mul_ln82|        scalar|
|sub199               |   in|   32|     ap_none|                                                     sub199|        scalar|
|max_result_address0  |  out|   14|   ap_memory|                                                 max_result|         array|
|max_result_ce0       |  out|    1|   ap_memory|                                                 max_result|         array|
|max_result_q0        |   in|    8|   ap_memory|                                                 max_result|         array|
|min_result_address0  |  out|   14|   ap_memory|                                                 min_result|         array|
|min_result_ce0       |  out|    1|   ap_memory|                                                 min_result|         array|
|min_result_q0        |   in|    8|   ap_memory|                                                 min_result|         array|
|avg_result_address0  |  out|   14|   ap_memory|                                                 avg_result|         array|
|avg_result_ce0       |  out|    1|   ap_memory|                                                 avg_result|         array|
|avg_result_q0        |   in|    8|   ap_memory|                                                 avg_result|         array|
|sub202               |   in|   32|     ap_none|                                                     sub202|        scalar|
|max_out_TVALID       |  out|    1|        axis|                                           max_out_V_dest_V|       pointer|
|max_out_TDEST        |  out|    1|        axis|                                           max_out_V_dest_V|       pointer|
|max_out_TKEEP        |  out|    1|        axis|                                           max_out_V_keep_V|       pointer|
|max_out_TSTRB        |  out|    1|        axis|                                           max_out_V_strb_V|       pointer|
|max_out_TUSER        |  out|    1|        axis|                                           max_out_V_user_V|       pointer|
|max_out_TLAST        |  out|    1|        axis|                                           max_out_V_last_V|       pointer|
|max_out_TID          |  out|    1|        axis|                                             max_out_V_id_V|       pointer|
|min_out_TVALID       |  out|    1|        axis|                                           min_out_V_dest_V|       pointer|
|min_out_TDEST        |  out|    1|        axis|                                           min_out_V_dest_V|       pointer|
|min_out_TKEEP        |  out|    1|        axis|                                           min_out_V_keep_V|       pointer|
|min_out_TSTRB        |  out|    1|        axis|                                           min_out_V_strb_V|       pointer|
|min_out_TUSER        |  out|    1|        axis|                                           min_out_V_user_V|       pointer|
|min_out_TLAST        |  out|    1|        axis|                                           min_out_V_last_V|       pointer|
|min_out_TID          |  out|    1|        axis|                                             min_out_V_id_V|       pointer|
|avg_out_TVALID       |  out|    1|        axis|                                           avg_out_V_dest_V|       pointer|
|avg_out_TDEST        |  out|    1|        axis|                                           avg_out_V_dest_V|       pointer|
|avg_out_TKEEP        |  out|    1|        axis|                                           avg_out_V_keep_V|       pointer|
|avg_out_TSTRB        |  out|    1|        axis|                                           avg_out_V_strb_V|       pointer|
|avg_out_TUSER        |  out|    1|        axis|                                           avg_out_V_user_V|       pointer|
|avg_out_TLAST        |  out|    1|        axis|                                           avg_out_V_last_V|       pointer|
|avg_out_TID          |  out|    1|        axis|                                             avg_out_V_id_V|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

