Time resolution is 1 ps
$finish called at time : 585 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_data_invert/bram_dp_data_invert.srcs/sim_1/new/bram_dp_data_invert_tb.v" Line 69
