# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile E:/Projects/VHDL/Pipelined-Processor/Memory.vhd
