Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e0f2dabea3214afca16c2e74a3f9a1c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'uncompressed_data_stream' [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/L1DCache.v:38]
WARNING: [VRFC 10-3283] element index 2047 into 'address' is out of bounds [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/L1DCache.v:50]
WARNING: [VRFC 10-3283] element index 2047 into 'address' is out of bounds [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/L1DCache.v:51]
WARNING: [VRFC 10-3283] element index 2047 into 'address' is out of bounds [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/L1DCache.v:54]
WARNING: [VRFC 10-3283] element index 2047 into 'address' is out of bounds [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/L1DCache.v:90]
WARNING: [VRFC 10-3283] element index 2047 into 'address' is out of bounds [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/L1DCache.v:91]
WARNING: [VRFC 10-3283] element index 2047 into 'address' is out of bounds [C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.srcs/sources_1/new/L1DCache.v:92]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/moham/OneDrive/Desktop/CA/Project/NEWMYPRO/ca_PROJECT_NEW2/ca_PROJECT_NEW2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AxDeduplicationCompressor
Compiling module xil_defaultlib.L1DCache
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
