<div id="pf9b" class="pf w0 h0" data-page-no="9b"><div class="pc pc9b w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg9b.png"/><div class="t m0 x9 he y17c ff1 fs1 fc0 sc0 ls0 ws0">9.3.2<span class="_ _b"> </span>MDM-AP Status Register</div><div class="t m0 x8c h9 yc4b ff1 fs2 fc0 sc0 ls0 ws0">Table 9-4.<span class="_ _1a"> </span>MDM-AP Status register assignments</div><div class="t m0 x50 h10 y310 ff1 fs4 fc0 sc0 ls0 ws22b">Bit Name<span class="_ _15a"> </span>Description</div><div class="t m0 x4f h7 y232 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _11e"> </span>Flash Mass Erase Acknowledge<span class="_ _4d"> </span>The Flash Mass Erase Acknowledge bit is cleared after any system reset.</div><div class="t m0 xfa h7 y233 ff2 fs4 fc0 sc0 ls0 ws0">The bit is also cleared at launch of a mass erase command due to write of</div><div class="t m0 xfa h7 y234 ff2 fs4 fc0 sc0 ls0 ws0">Flash Mass Erase in Progress bit in MDM AP Control Register. The Flash</div><div class="t m0 xfa h7 y235 ff2 fs4 fc0 sc0 ls0 ws0">Mass Erase Acknowledge is set after Flash control logic has started the</div><div class="t m0 xfa h7 yc4c ff2 fs4 fc0 sc0 ls0 ws0">mass erase operation.</div><div class="t m0 xfa h7 yc4d ff2 fs4 fc0 sc0 ls0 ws0">When mass erase is disabled (via MEEN and SEC settings), an erase</div><div class="t m0 xfa h7 yc4e ff2 fs4 fc0 sc0 ls0 ws0">request due to seting of Flash Mass Erase in Progress bit is not</div><div class="t m0 xfa h7 yc4f ff2 fs4 fc0 sc0 ls0">acknowledged.</div><div class="t m0 x4f h7 yc50 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _11e"> </span>Flash Ready<span class="_ _89"> </span>Indicate Flash has been initialized and debugger can be configured even if</div><div class="t m0 xfa h7 yc51 ff2 fs4 fc0 sc0 ls0 ws0">system is continuing to be held in reset via the debugger.</div><div class="t m0 x4f h7 ybc5 ff2 fs4 fc0 sc0 ls0 ws0">2<span class="_ _11e"> </span>System Security<span class="_ _15b"> </span>Indicates the security state. When secure, the debugger does not have</div><div class="t m0 xfa h7 ybc6 ff2 fs4 fc0 sc0 ls0 ws0">access to the system bus or any memory mapped peripherals. This bit</div><div class="t m0 xfa h7 ybc7 ff2 fs4 fc0 sc0 ls0 ws0">indicates when the part is locked and no system bus access is possible.</div><div class="t m0 x4f h7 yc52 ff2 fs4 fc0 sc0 ls0 ws0">3<span class="_ _11e"> </span>System Reset<span class="_ _7c"> </span>Indicates the system reset state.</div><div class="t m0 xfa h7 yc53 ff2 fs4 fc0 sc0 ls0 ws0">0 System is in reset</div><div class="t m0 xfa h7 yc54 ff2 fs4 fc0 sc0 ls0 ws0">1 System is not in reset</div><div class="t m0 x4f h7 yc55 ff2 fs4 fc0 sc0 ls0 ws1f7">4 Reserved</div><div class="t m0 x4f h7 yc56 ff2 fs4 fc0 sc0 ls0 ws0">5<span class="_ _11e"> </span>Mass Erase Enable<span class="_ _22"> </span>Indicates if the MCU can be mass erased or not</div><div class="t m0 xfa h7 yc57 ff2 fs4 fc0 sc0 ls0 ws0">0 Mass erase is disabled</div><div class="t m0 xfa h7 yc58 ff2 fs4 fc0 sc0 ls0 ws0">1 Mass erase is enabled</div><div class="t m0 x4f h7 y273 ff2 fs4 fc0 sc0 ls0 ws0">6<span class="_ _11e"> </span>Backdoor Access Key Enable<span class="_ _12f"> </span>Indicates if the MCU has the backdoor access key enabled.</div><div class="t m0 xfa h7 yc59 ff2 fs4 fc0 sc0 ls0 ws0">0 Disabled</div><div class="t m0 xfa h7 yc5a ff2 fs4 fc0 sc0 ls0 ws0">1 Enabled</div><div class="t m0 x4f h7 yc5b ff2 fs4 fc0 sc0 ls0 ws0">7<span class="_ _11e"> </span>LP Enabled<span class="_ _15c"> </span>Decode of SMC_PMCTRL[STOPM] field to indicate that VLPS, LLS, or</div><div class="t m0 xfa h7 yc5c ff2 fs4 fc0 sc0 ls0 ws0">VLLSx are the selected power mode the next time the ARM Core enters</div><div class="t m0 xfa h7 yc5d ff2 fs4 fc0 sc0 ls0 ws0">Deep Sleep.</div><div class="t m0 xfa h7 yc5e ff2 fs4 fc0 sc0 ls0 ws0">0 Low Power Stop Mode is not enabled</div><div class="t m0 xfa h7 yc5f ff2 fs4 fc0 sc0 ls0 ws0">1 Low Power Stop Mode is enabled</div><div class="t m0 xfa h7 yc60 ff2 fs4 fc0 sc0 ls0 ws0">Usage intended for debug operation in which Run to VLPS is attempted.</div><div class="t m0 xfa h7 yc61 ff2 fs4 fc0 sc0 ls0 ws0">Per debug definition, the system actually enters the Stop state. A</div><div class="t m0 xfa h7 yc62 ff2 fs4 fc0 sc0 ls0 ws0">debugger should interpret deep sleep indication (with SLEEPDEEP and</div><div class="t m0 xfa h7 yc63 ff2 fs4 fc0 sc0 ls0 ws0">SLEEPING asserted), in conjuntion with this bit asserted as the debugger-</div><div class="t m0 xfa h7 yc64 ff2 fs4 fc0 sc0 ls0 ws0">VLPS status indication.</div><div class="t m0 x4f h7 yc65 ff2 fs4 fc0 sc0 ls0 ws0">8<span class="_ _11e"> </span>Very Low Power Mode<span class="_ _ab"> </span>Indicates current power mode is VLPx. This bit is not ‘sticky’ and should</div><div class="t m0 xfa h7 yc66 ff2 fs4 fc0 sc0 ls0 ws0">always represent whether VLPx is enabled or not.</div><div class="t m0 xfa h7 yc67 ff2 fs4 fc0 sc0 ls0 ws0">This bit is used to throttle SWD_CLK frequency up/down.</div><div class="t m0 x1b h7 yc68 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x113 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 9 Debug</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>155</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
