
====================================================================
Clock Cycle #: 1
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0000 set R0 #50       	| IF   (P2): 0004 set R1 #50       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
|
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 0 | REG[ 1] = 0 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 2
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0000 set P0 #50       	| ID   (P2): 0004 set P1 #50       
| IF   (P1): 0008 set R2 #1000     	| IF   (P2): 0012 set R3 #4000     
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0000 set P0 #50	|0004 set P1 #50	

------------ Reorder Buffer----------
|0000 set P0 #50	|0004 set P1 #50	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 0 | REG[ 1] = 0 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 3
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0000 set P0 #50 => EXa|	0004 set P1 #50 => EXa|	
| ID   (P1): 0008 set P2 #1000     	| ID   (P2): 0012 set P3 #4000     
| IF   (P1): 0016 set R4 #7000     	| IF   (P2): 0020 set R5, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0008 set P2 #1000	|0012 set P3 #4000	

------------ Reorder Buffer----------
|0000 set P0 #50	|0004 set P1 #50	|0008 set P2 #1000	|0012 set P3 #4000	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 0 | REG[ 1] = 0 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 4
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0000 set P0 #50       	| EXa  (P2): 0004 set P1 #50       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0008 set P2 #1000 => EXa|	0012 set P3 #4000 => EXa|	
| ID   (P1): 0016 set P4 #7000     	| ID   (P2): 0020 set P5 #0        
| IF   (P1): 0024 set R6, #0       	| IF   (P2): 0028 sub R7, R0, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0016 set P4 #7000	|0020 set P5 #0	

------------ Reorder Buffer----------
|0008 set P2 #1000	|0012 set P3 #4000	|0016 set P4 #7000	|0020 set P5 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 0 | REG[ 1] = 0 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 5
| WB   (P1): 0000 set P0 #50       	| WB   (P2): 0004 set P1 #50       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0008 set P2 #1000     	| EXa  (P2): 0012 set P3 #4000     	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0016 set P4 #7000 => EXa|	0020 set P5 #0 => EXa|	
| ID   (P1): 0024 set P6 #0        	| ID   (P2): 0028 sub P7, P0, P5   
| IF   (P1): 0032 blez R7, #0104   	| IF   (P2): 0036 sub R7, R6, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0024 set P6 #0	|0028 sub P7, P0, P5	

------------ Reorder Buffer----------
|0016 set P4 #7000	|0020 set P5 #0	|0024 set P6 #0	|0028 sub P7, P0, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 0 | REG[ 3] = 0 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 6
| WB   (P1): 0008 set P2 #1000     	| WB   (P2): 0012 set P3 #4000     
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 set P4 #7000     	| EXa  (P2): 0020 set P5 #0        	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0024 set P6 #0 => EXa|	0028 sub P7, P0, P5 => EXa|	
| ID   (P1): 0032 blez P7 #104     	| ID   (P2): 0036 sub P8, P6, P1   
| IF   (P1): 0040 bgez R7, #0028   	| IF   (P2): 0044 mul R7, R6, #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0032 blez P7 #104	|0036 sub P8, P6, P1	

------------ Reorder Buffer----------
|0024 set P6 #0	|0028 sub P7, P0, P5	|0032 blez P7 #104	|0036 sub P8, P6, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 0 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 7
| WB   (P1): 0016 set P4 #7000     	| WB   (P2): 0020 set P5 #0        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0024 set P6 #0        	| EXa  (P2): 0028 sub P7, P0, P5   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0032 blez P7 #104 => Cond|	0036 sub P8, P6, P1 => EXa|	
| ID   (P1): 0040 bgez P8 #28      	| ID   (P2): 0044 mul P9, P6 #4    
| IF   (P1): 0048 mul R8, R5, R1   	| IF   (P2): 0052 mul R9, R8, #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P9, P6 #4	

------------ Reorder Buffer----------
|0032 blez P7 #104	|0036 sub P8, P6, P1	|0040 bgez P8 #28	|0044 mul P9, P6 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 8
| WB   (P1): 0024 set P6 #0        	| WB   (P2): 0028 sub P7, P0, P5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0032 blez P7 #104     	| EXa  (P1): 0036 sub P8, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P9, P6 #4 => EXb 1|	
| ID   (P1): 0048 mul P10, P5, P1  	| ID   (P2): 0052 mul P11, P10 #4  
| IF   (P1): 0056 add R10, R7, R9  	| IF   (P2): 0060 add R7, R2, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R7 | P10 = R8 | P11 = R9 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0048 mul P10, P5, P1	|0052 mul P11, P10 #4	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P9, P6 #4	|0048 mul P10, P5, P1	|0052 mul P11, P10 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 50 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 9
| WB   (P1): 0032 blez P7 #104     	| WB   (P2): 0036 sub P8, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P9, P6 #4    	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P10, P5, P1 => EXb 1|	
| ID   (P1): 0056 add P7, P9, P11  	| ID   (P2): 0060 add P12, P2, P7  
| IF   (P1): 0064 ld R12, R7       	| IF   (P2): 0068 add R7, R3, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R7 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0052 mul P11, P10 #4	|0056 add P7, P9, P11	|0060 add P12, P2, P7	

------------ Reorder Buffer----------
|0044 mul P9, P6 #4	|0048 mul P10, P5, P1	|0052 mul P11, P10 #4	|0056 add P7, P9, P11	|0060 add P12, P2, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = -50 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 10
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P9, P6 #4    	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P10, P5, P1  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0064 ld P13, P12      	| ID   (P2): 0068 add P14, P3, P7  
| IF   (P1): 0072 ld R13, R7       	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R7 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0052 mul P11, P10 #4	|0056 add P7, P9, P11	|0060 add P12, P2, P7	|0064 ld P13, P12	|0068 add P14, P3, P7	

------------ Reorder Buffer----------
|0048 mul P10, P5, P1	|0052 mul P11, P10 #4	|0056 add P7, P9, P11	|0060 add P12, P2, P7	|0064 ld P13, P12	|0068 add P14, P3, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = -50 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 11
| WB   (P1): 0044 mul P9, P6 #4    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P10, P5, P1  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P11, P10 #4 => EXb 1|	
| ID   (P1): 0072 ld P8, P14       	| ID   (P2): 0076 add P15, P13, P8 
| IF   (P1): 0080 add R7, R4, R10  	| IF   (P2): 0084 st R14, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
|
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0056 add P7, P9, P11	|0060 add P12, P2, P7	|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	

------------ Reorder Buffer----------
|0052 mul P11, P10 #4	|0056 add P7, P9, P11	|0060 add P12, P2, P7	|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 12
| WB   (P1): 0048 mul P10, P5, P1  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P11, P10 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0080 add P16, P4, P7  	| ID   (P2): 0084 st P15, P16      
| IF   (P1): 0088 add R6, R6, #1   	| IF   (P2): 0092 add R5, R5, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 |
------------ Fetch Queue Buffer----------
|0088 add R6, R6, #1	|0092 add R5, R5, #1	

------------ Reserve Station ----------
|0056 add P7, P9, P11	|0060 add P12, P2, P7	|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	

------------ Reorder Buffer----------
|0052 mul P11, P10 #4	|0056 add P7, P9, P11	|0060 add P12, P2, P7	|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 13
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P11, P10 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P7, P9, P11 => EXa|	
| ID   (P1): 0080 add P16, P4, P7  	| ID   (P2): 0084 st P15, P16      
| IF   (P1): 0096 set R7, #0       	| IF   (P2): 0100 bez R7, #0036    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 |
------------ Fetch Queue Buffer----------
|0088 add R6, R6, #1	|0092 add R5, R5, #1	|0096 set R7, #0	|0100 bez R7, #0036	

------------ Reserve Station ----------
|0060 add P12, P2, P7	|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	|0080 add P16, P4, P7	

------------ Reorder Buffer----------
|0056 add P7, P9, P11	|0060 add P12, P2, P7	|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	|0080 add P16, P4, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 14
| WB   (P1): 0052 mul P11, P10 #4  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P7, P9, P11  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P12, P2, P7 => EXa|	0068 add P14, P3, P7 => EXa|	
| ID   (P1):                       	| ID   (P2): 0084 st P15, P16      
| IF   (P1): 0104 ret              	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 |
------------ Fetch Queue Buffer----------
|0096 set R7, #0	|0100 bez R7, #0036	

------------ Reserve Station ----------
|0064 ld P13, P12	|0072 ld P8, P14	|0076 add P15, P13, P8	|0080 add P16, P4, P7	|0084 st P15, P16	

------------ Reorder Buffer----------
|0060 add P12, P2, P7	|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	|0080 add P16, P4, P7	|0084 st P15, P16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 15
| WB   (P1): 0056 add P7, P9, P11  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P12, P2, P7  	| EXa  (P2): 0068 add P14, P3, P7  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P13, P12 => MEM 1|	0080 add P16, P4, P7 => EXa|	
| ID   (P1): 0088 add P17, P6 #1   	| ID   (P2): 0092 add P18, P5 #1   
| IF   (P1): 0104 ret              	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 |
------------ Fetch Queue Buffer----------
|0104 ret	

------------ Reserve Station ----------
|0072 ld P8, P14	|0076 add P15, P13, P8	|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	

------------ Reorder Buffer----------
|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	|0080 add P16, P4, P7	|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 16
| WB   (P1): 0060 add P12, P2, P7  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P16, P4, P7  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P13, P12      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P8, P14 => MEM 1|	0088 add P17, P6 #1 => EXa|	0092 add P18, P5 #1 => EXa|	
| ID   (P1): 0096 set P9 #0        	| ID   (P2): 0100 bez P9 #36       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P13, P8	|0084 st P15, P16	|0096 set P9 #0	|0100 bez P9 #36	

------------ Reorder Buffer----------
|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	|0080 add P16, P4, P7	|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 1000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 17
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P17, P6 #1   	| EXa  (P2): 0092 add P18, P5 #1   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P13, P12      |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P8, P14       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0096 set P9 #0 => EXa|	
| ID   (P1): 0104 ret              	| ID   (P2):                       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P13, P8	|0084 st P15, P16	|0100 bez P9 #36	

------------ Reorder Buffer----------
|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	|0080 add P16, P4, P7	|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 1000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 18
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0096 set P9 #0        	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P13, P12      |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P8, P14       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P9 #36 => Cond|	
| ID   (P1): 0104 ret              	| ID   (P2):                       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P13, P8	|0084 st P15, P16	

------------ Reorder Buffer----------
|0064 ld P13, P12	|0068 add P14, P3, P7	|0072 ld P8, P14	|0076 add P15, P13, P8	|0080 add P16, P4, P7	|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 1000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 19
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P9 #36       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P13, P12      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P8, P14       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P13, P8	|0084 st P15, P16	

------------ Reorder Buffer----------
|0072 ld P8, P14	|0076 add P15, P13, P8	|0080 add P16, P4, P7	|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 1000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 0 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 20
| WB   (P1): 0064 ld P13, P12      	| WB   (P2): 0068 add P14, P3, P7  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P8, P14       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P15, P13, P8 => EXa|	
| ID   (P1): 0036 sub P12, P17, P1 	| ID   (P2): 0040 bgez P12 #28     
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P15, P16	|0036 sub P12, P17, P1	|0040 bgez P12 #28	

------------ Reorder Buffer----------
|0076 add P15, P13, P8	|0080 add P16, P4, P7	|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	|0036 sub P12, P17, P1	|0040 bgez P12 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 4000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 0 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 21
| WB   (P1): 0072 ld P8, P14       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P15, P13, P8 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P15, P16 => MEM 1|	0036 sub P12, P17, P1 => EXa|	
| ID   (P1): 0044 mul P19, P17 #4  	| ID   (P2): 0048 mul P20, P18, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R7 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P12 #28	|0044 mul P19, P17 #4	|0048 mul P20, P18, P1	

------------ Reorder Buffer----------
|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	|0036 sub P12, P17, P1	|0040 bgez P12 #28	|0044 mul P19, P17 #4	|0048 mul P20, P18, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 4000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 0 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 22
| WB   (P1): 0076 add P15, P13, P8 	| WB   (P2): 0080 add P16, P4, P7  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P12, P17, P1 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P15, P16      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P12 #28 => Cond|	0044 mul P19, P17 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P20 #4  	| ID   (P2): 0056 add P21, P19, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R9 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 | P21 = R10 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P20, P18, P1	|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	|0036 sub P12, P17, P1	|0040 bgez P12 #28	|0044 mul P19, P17 #4	|0048 mul P20, P18, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 7000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 23
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P12 #28     	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P19, P17 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P15, P16      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P20, P18, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P21, P19, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R9 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 | P21 = R10 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	|0036 sub P12, P17, P1	|0040 bgez P12 #28	|0044 mul P19, P17 #4	|0048 mul P20, P18, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 7000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 24
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P19, P17 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P20, P18, P1 	| MEM3 (P1): 0084 st P15, P16      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P21, P19, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R9 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 | P21 = R10 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P16	|0088 add P17, P6 #1	|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	|0036 sub P12, P17, P1	|0040 bgez P12 #28	|0044 mul P19, P17 #4	|0048 mul P20, P18, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 7000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 25
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P20, P18, P1 	| MEM4 (P1): 0084 st P15, P16      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P20 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P21, P19, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R9 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 | P21 = R10 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P21, P19, P14	

------------ Reorder Buffer----------
|0092 add P18, P5 #1	|0096 set P9 #0	|0100 bez P9 #36	|0036 sub P12, P17, P1	|0040 bgez P12 #28	|0044 mul P19, P17 #4	|0048 mul P20, P18, P1	|0052 mul P14, P20 #4	|0056 add P21, P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 0 | REG[ 7] = 7000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 26
| WB   (P1): 0084 st P15, P16      	| WB   (P2): 0088 add P17, P6 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P20 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P21  	| ID   (P2): 0064 ld P22, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R9 | P15 = R14 |
| P16 = R7 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 | P21 = R10 | P22 = R12 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P21, P19, P14	|0060 add P6, P2, P21	|0064 ld P22, P6	

------------ Reorder Buffer----------
|0100 bez P9 #36	|0036 sub P12, P17, P1	|0040 bgez P12 #28	|0044 mul P19, P17 #4	|0048 mul P20, P18, P1	|0052 mul P14, P20 #4	|0056 add P21, P19, P14	|0060 add P6, P2, P21	|0064 ld P22, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 0 | REG[ 6] = 1 | REG[ 7] = 7000 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 27
| WB   (P1): 0092 add P18, P5 #1   	| WB   (P2): 0096 set P9 #0        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P20 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P21, P19, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P21  	| ID   (P2): 0072 ld P16, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R10 | P8 = R13 | P9 = R7 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R9 | P15 = R14 |
| P16 = R13 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 | P21 = R10 | P22 = R12 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P21	|0064 ld P22, P6	|0068 add P5, P3, P21	|0072 ld P16, P5	

------------ Reorder Buffer----------
|0040 bgez P12 #28	|0044 mul P19, P17 #4	|0048 mul P20, P18, P1	|0052 mul P14, P20 #4	|0056 add P21, P19, P14	|0060 add P6, P2, P21	|0064 ld P22, P6	|0068 add P5, P3, P21	|0072 ld P16, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 0 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 28
| WB   (P1): 0100 bez P9 #36       	| WB   (P2): 0036 sub P12, P17, P1 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P21, P19, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P21 => EXa|	0068 add P5, P3, P21 => EXa|	
| ID   (P1): 0076 add P9, P22, P16 	| ID   (P2): 0080 add P23, P4, P21 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R10 | P8 = R13 | P9 = R14 | P10 = R8 | P11 = R9 | P12 = R7 | P13 = R12 | P14 = R9 | P15 = R14 |
| P16 = R13 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P22, P6	|0072 ld P16, P5	|0076 add P9, P22, P16	|0080 add P23, P4, P21	

------------ Reorder Buffer----------
|0048 mul P20, P18, P1	|0052 mul P14, P20 #4	|0056 add P21, P19, P14	|0060 add P6, P2, P21	|0064 ld P22, P6	|0068 add P5, P3, P21	|0072 ld P16, P5	|0076 add P9, P22, P16	|0080 add P23, P4, P21	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = -49 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 29
| WB   (P1): 0040 bgez P12 #28     	| WB   (P2): 0044 mul P19, P17 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P21  	| EXa  (P2): 0068 add P5, P3, P21  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P22, P6 => MEM 1|	0080 add P23, P4, P21 => EXa|	
| ID   (P1): 0084 st P9, P23       	| ID   (P2): 0088 add P12, P17 #1  
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R10 | P8 = R13 | P9 = R14 | P10 = R8 | P11 = R9 | P12 = R6 | P13 = R12 | P14 = R9 | P15 = R14 |
| P16 = R13 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P16, P5	|0076 add P9, P22, P16	|0084 st P9, P23	|0088 add P12, P17 #1	

------------ Reorder Buffer----------
|0056 add P21, P19, P14	|0060 add P6, P2, P21	|0064 ld P22, P6	|0068 add P5, P3, P21	|0072 ld P16, P5	|0076 add P9, P22, P16	|0080 add P23, P4, P21	|0084 st P9, P23	|0088 add P12, P17 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 4 |
| REG[ 8] = 0 | REG[ 9] = 0 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 30
| WB   (P1): 0048 mul P20, P18, P1 	| WB   (P2): 0052 mul P14, P20 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P21 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P22, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P16, P5 => MEM 1|	0088 add P12, P17 #1 => EXa|	
| ID   (P1): 0092 add P10, P18 #1  	| ID   (P2): 0096 set P11 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R10 | P8 = R13 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R12 | P14 = R9 | P15 = R14 |
| P16 = R13 | P17 = R6 | P18 = R5 | P19 = R7 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P9, P22, P16	|0084 st P9, P23	|0092 add P10, P18 #1	|0096 set P11 #0	

------------ Reorder Buffer----------
|0064 ld P22, P6	|0068 add P5, P3, P21	|0072 ld P16, P5	|0076 add P9, P22, P16	|0080 add P23, P4, P21	|0084 st P9, P23	|0088 add P12, P17 #1	|0092 add P10, P18 #1	|0096 set P11 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 4 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 0 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 31
| WB   (P1): 0056 add P21, P19, P14	| WB   (P2): 0060 add P6, P2, P21  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P12, P17 #1  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P22, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P16, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P18 #1 => EXa|	0096 set P11 #0 => EXa|	
| ID   (P1): 0100 bez P11 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P8 = R13 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R12 | P14 = R9 | P15 = R14 | P16 = R13 |
| P17 = R6 | P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P9, P22, P16	|0084 st P9, P23	|0100 bez P11 #36	

------------ Reorder Buffer----------
|0064 ld P22, P6	|0068 add P5, P3, P21	|0072 ld P16, P5	|0076 add P9, P22, P16	|0080 add P23, P4, P21	|0084 st P9, P23	|0088 add P12, P17 #1	|0092 add P10, P18 #1	|0096 set P11 #0	|0100 bez P11 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 1204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 32
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P18 #1  	| EXa  (P2): 0096 set P11 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P22, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P16, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P11 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P8 = R13 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R12 | P14 = R9 | P15 = R14 | P16 = R13 |
| P17 = R6 | P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P9, P22, P16	|0084 st P9, P23	

------------ Reorder Buffer----------
|0064 ld P22, P6	|0068 add P5, P3, P21	|0072 ld P16, P5	|0076 add P9, P22, P16	|0080 add P23, P4, P21	|0084 st P9, P23	|0088 add P12, P17 #1	|0092 add P10, P18 #1	|0096 set P11 #0	|0100 bez P11 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 1204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 33
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P11 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P22, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P16, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P8 = R13 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R12 | P14 = R9 | P15 = R14 | P16 = R13 |
| P17 = R6 | P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P9, P22, P16	|0084 st P9, P23	

------------ Reorder Buffer----------
|0072 ld P16, P5	|0076 add P9, P22, P16	|0080 add P23, P4, P21	|0084 st P9, P23	|0088 add P12, P17 #1	|0092 add P10, P18 #1	|0096 set P11 #0	|0100 bez P11 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 1204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 109 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 34
| WB   (P1): 0064 ld P22, P6       	| WB   (P2): 0068 add P5, P3, P21  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P16, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P9, P22, P16 => EXa|	
| ID   (P1): 0036 sub P6, P12, P1  	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P8 = R13 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P14 = R9 | P15 = R14 | P16 = R13 | P17 = R6 |
| P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P9, P23	|0036 sub P6, P12, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P9, P22, P16	|0080 add P23, P4, P21	|0084 st P9, P23	|0088 add P12, P17 #1	|0092 add P10, P18 #1	|0096 set P11 #0	|0100 bez P11 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 4204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 41 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 35
| WB   (P1): 0072 ld P16, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P9, P22, P16 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P9, P23 => MEM 1|	0036 sub P6, P12, P1 => EXa|	
| ID   (P1): 0044 mul P7, P12 #4   	| ID   (P2): 0048 mul P8, P10, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P14 = R9 | P15 = R14 | P16 = R13 |
| P17 = R6 | P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P7, P12 #4	|0048 mul P8, P10, P1	

------------ Reorder Buffer----------
|0084 st P9, P23	|0088 add P12, P17 #1	|0092 add P10, P18 #1	|0096 set P11 #0	|0100 bez P11 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P7, P12 #4	|0048 mul P8, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 4204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 150 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 36
| WB   (P1): 0076 add P9, P22, P16 	| WB   (P2): 0080 add P23, P4, P21 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P12, P1  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P9, P23       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P7, P12 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P8 #4    	| ID   (P2): 0056 add P13, P7, P5  
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R10 | P14 = R9 | P16 = R13 |
| P17 = R6 | P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P8, P10, P1	|0052 mul P5, P8 #4	

------------ Reorder Buffer----------
|0084 st P9, P23	|0088 add P12, P17 #1	|0092 add P10, P18 #1	|0096 set P11 #0	|0100 bez P11 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P7, P12 #4	|0048 mul P8, P10, P1	|0052 mul P5, P8 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 7204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 37
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P7, P12 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P9, P23       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P8, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P7, P5  
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R10 | P14 = R9 | P16 = R13 |
| P17 = R6 | P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P8 #4	

------------ Reorder Buffer----------
|0084 st P9, P23	|0088 add P12, P17 #1	|0092 add P10, P18 #1	|0096 set P11 #0	|0100 bez P11 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P7, P12 #4	|0048 mul P8, P10, P1	|0052 mul P5, P8 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 7204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 38
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P7, P12 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P8, P10, P1  	| MEM3 (P1): 0084 st P9, P23       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P13, P7, P5  
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R10 | P14 = R9 | P16 = R13 |
| P17 = R6 | P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P8 #4	

------------ Reorder Buffer----------
|0084 st P9, P23	|0088 add P12, P17 #1	|0092 add P10, P18 #1	|0096 set P11 #0	|0100 bez P11 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P7, P12 #4	|0048 mul P8, P10, P1	|0052 mul P5, P8 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 7204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 39
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P8, P10, P1  	| MEM4 (P1): 0084 st P9, P23       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P8 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P7, P5  
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R10 | P14 = R9 | P16 = R13 |
| P17 = R6 | P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P13, P7, P5	

------------ Reorder Buffer----------
|0092 add P10, P18 #1	|0096 set P11 #0	|0100 bez P11 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P7, P12 #4	|0048 mul P8, P10, P1	|0052 mul P5, P8 #4	|0056 add P13, P7, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 1 | REG[ 7] = 7204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 40
| WB   (P1): 0084 st P9, P23       	| WB   (P2): 0088 add P12, P17 #1  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P8 #4    	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P15, P2, P13 	| ID   (P2): 0064 ld P17, P15      
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R10 | P14 = R9 | P15 = R7 |
| P16 = R13 | P17 = R12 | P18 = R5 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P13, P7, P5	|0060 add P15, P2, P13	|0064 ld P17, P15	

------------ Reorder Buffer----------
|0100 bez P11 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P7, P12 #4	|0048 mul P8, P10, P1	|0052 mul P5, P8 #4	|0056 add P13, P7, P5	|0060 add P15, P2, P13	|0064 ld P17, P15	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 1 | REG[ 6] = 2 | REG[ 7] = 7204 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 41
| WB   (P1): 0092 add P10, P18 #1  	| WB   (P2): 0096 set P11 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P8 #4    	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P13, P7, P5 => EXa|	
| ID   (P1): 0068 add P18, P3, P13 	| ID   (P2): 0072 ld P19, P18      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R10 | P14 = R9 | P15 = R7 |
| P16 = R13 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R10 | P22 = R12 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P15, P2, P13	|0064 ld P17, P15	|0068 add P18, P3, P13	|0072 ld P19, P18	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P7, P12 #4	|0048 mul P8, P10, P1	|0052 mul P5, P8 #4	|0056 add P13, P7, P5	|0060 add P15, P2, P13	|0064 ld P17, P15	|0068 add P18, P3, P13	|0072 ld P19, P18	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 0 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 42
| WB   (P1): 0100 bez P11 #36      	| WB   (P2): 0036 sub P6, P12, P1  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P13, P7, P5  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P15, P2, P13 => EXa|	0068 add P18, P3, P13 => EXa|	
| ID   (P1): 0076 add P11, P17, P19	| ID   (P2): 0080 add P23, P4, P13 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R9 | P15 = R7 |
| P16 = R13 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P15	|0072 ld P19, P18	|0076 add P11, P17, P19	|0080 add P23, P4, P13	

------------ Reorder Buffer----------
|0048 mul P8, P10, P1	|0052 mul P5, P8 #4	|0056 add P13, P7, P5	|0060 add P15, P2, P13	|0064 ld P17, P15	|0068 add P18, P3, P13	|0072 ld P19, P18	|0076 add P11, P17, P19	|0080 add P23, P4, P13	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = -48 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 43
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P7, P12 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P15, P2, P13 	| EXa  (P2): 0068 add P18, P3, P13 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P15 => MEM 1|	0080 add P23, P4, P13 => EXa|	
| ID   (P1): 0084 st P11, P23      	| ID   (P2): 0088 add P6, P12 #1   
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R9 | P15 = R7 |
| P16 = R13 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P18	|0076 add P11, P17, P19	|0084 st P11, P23	|0088 add P6, P12 #1	

------------ Reorder Buffer----------
|0056 add P13, P7, P5	|0060 add P15, P2, P13	|0064 ld P17, P15	|0068 add P18, P3, P13	|0072 ld P19, P18	|0076 add P11, P17, P19	|0080 add P23, P4, P13	|0084 st P11, P23	|0088 add P6, P12 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 8 |
| REG[ 8] = 50 | REG[ 9] = 200 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 44
| WB   (P1): 0048 mul P8, P10, P1  	| WB   (P2): 0052 mul P5, P8 #4    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P13 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P15      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P18 => MEM 1|	0088 add P6, P12 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P20 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R13 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R7 | P21 = R10 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P11, P17, P19	|0084 st P11, P23	|0092 add P14, P10 #1	|0096 set P20 #0	

------------ Reorder Buffer----------
|0064 ld P17, P15	|0068 add P18, P3, P13	|0072 ld P19, P18	|0076 add P11, P17, P19	|0080 add P23, P4, P13	|0084 st P11, P23	|0088 add P6, P12 #1	|0092 add P14, P10 #1	|0096 set P20 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 8 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 204 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 45
| WB   (P1): 0056 add P13, P7, P5  	| WB   (P2): 0060 add P15, P2, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P12 #1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P15      |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P18      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P20 #0 => EXa|	
| ID   (P1): 0100 bez P20 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P15 = R7 | P16 = R13 |
| P17 = R12 | P18 = R7 | P19 = R13 | P20 = R7 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P11, P17, P19	|0084 st P11, P23	|0100 bez P20 #36	

------------ Reorder Buffer----------
|0064 ld P17, P15	|0068 add P18, P3, P13	|0072 ld P19, P18	|0076 add P11, P17, P19	|0080 add P23, P4, P13	|0084 st P11, P23	|0088 add P6, P12 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 1408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 46
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P20 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P15      |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P18      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P20 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P15 = R7 | P16 = R13 |
| P17 = R12 | P18 = R7 | P19 = R13 | P20 = R7 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P11, P17, P19	|0084 st P11, P23	

------------ Reorder Buffer----------
|0064 ld P17, P15	|0068 add P18, P3, P13	|0072 ld P19, P18	|0076 add P11, P17, P19	|0080 add P23, P4, P13	|0084 st P11, P23	|0088 add P6, P12 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 1408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 47
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P20 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P15      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P18      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P15 = R7 | P16 = R13 |
| P17 = R12 | P18 = R7 | P19 = R13 | P20 = R7 | P22 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P11, P17, P19	|0084 st P11, P23	

------------ Reorder Buffer----------
|0072 ld P19, P18	|0076 add P11, P17, P19	|0080 add P23, P4, P13	|0084 st P11, P23	|0088 add P6, P12 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 1408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 127 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 48
| WB   (P1): 0064 ld P17, P15      	| WB   (P2): 0068 add P18, P3, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P18      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P11, P17, P19 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P16 = R13 |
| P17 = R12 | P18 = R7 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P11, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P11, P17, P19	|0080 add P23, P4, P13	|0084 st P11, P23	|0088 add P6, P12 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 4408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 122 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 49
| WB   (P1): 0072 ld P19, P18      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P11, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P11, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P15, P6 #4   	| ID   (P2): 0048 mul P16, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R14 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P15, P6 #4	|0048 mul P16, P14, P1	

------------ Reorder Buffer----------
|0084 st P11, P23	|0088 add P6, P12 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P15, P6 #4	|0048 mul P16, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 4408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 249 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 50
| WB   (P1): 0076 add P11, P17, P19	| WB   (P2): 0080 add P23, P4, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P11, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P15, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P16 #4   	| ID   (P2): 0056 add P18, P15, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R9 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P11, P23	|0088 add P6, P12 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P15, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 7408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 51
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P15, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P11, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P16, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P15, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R9 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P11, P23	|0088 add P6, P12 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P15, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 7408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 52
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P15, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P16, P14, P1 	| MEM3 (P1): 0084 st P11, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P18, P15, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R9 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P11, P23	|0088 add P6, P12 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P15, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 7408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 53
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P16, P14, P1 	| MEM4 (P1): 0084 st P11, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P16 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P15, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R9 | P10 = R5 | P11 = R14 | P12 = R6 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P18, P15, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P15, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P15, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 2 | REG[ 7] = 7408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 54
| WB   (P1): 0084 st P11, P23      	| WB   (P2): 0088 add P6, P12 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P16 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P12, P2, P18 	| ID   (P2): 0064 ld P21, P12      
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R9 | P10 = R5 | P11 = R14 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P18, P15, P9	|0060 add P12, P2, P18	|0064 ld P21, P12	

------------ Reorder Buffer----------
|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P15, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P15, P9	|0060 add P12, P2, P18	|0064 ld P21, P12	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 2 | REG[ 6] = 3 | REG[ 7] = 7408 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 55
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P20 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P16 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P18, P15, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P18 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R9 | P10 = R7 | P11 = R14 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P12, P2, P18	|0064 ld P21, P12	|0068 add P10, P3, P18	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P15, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P15, P9	|0060 add P12, P2, P18	|0064 ld P21, P12	|0068 add P10, P3, P18	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 0 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 56
| WB   (P1): 0100 bez P20 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P18, P15, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P12, P2, P18 => EXa|	0068 add P10, P3, P18 => EXa|	
| ID   (P1): 0076 add P20, P21, P22	| ID   (P2): 0080 add P23, P4, P18 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R8 | P9 = R9 | P10 = R7 | P11 = R14 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P12	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	

------------ Reorder Buffer----------
|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P15, P9	|0060 add P12, P2, P18	|0064 ld P21, P12	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = -47 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 57
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P15, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P12, P2, P18 	| EXa  (P2): 0068 add P10, P3, P18 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P12 => MEM 1|	0080 add P23, P4, P18 => EXa|	
| ID   (P1): 0084 st P20, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R8 | P9 = R9 | P10 = R7 | P11 = R14 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P20, P21, P22	|0084 st P20, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P18, P15, P9	|0060 add P12, P2, P18	|0064 ld P21, P12	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 12 |
| REG[ 8] = 100 | REG[ 9] = 400 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 58
| WB   (P1): 0048 mul P16, P14, P1 	| WB   (P2): 0052 mul P9, P16 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P18 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P12      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P8 #0        
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R14 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0092 add P5, P14 #1	|0096 set P8 #0	

------------ Reorder Buffer----------
|0064 ld P21, P12	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P8 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 12 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 408 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 59
| WB   (P1): 0056 add P18, P15, P9 	| WB   (P2): 0060 add P12, P2, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P12      |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P8 #0 => EXa|	
| ID   (P1): 0100 bez P8 #36       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R14 | P12 = R7 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0100 bez P8 #36	

------------ Reorder Buffer----------
|0064 ld P21, P12	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P8 #0	|0100 bez P8 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 1612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 60
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P8 #0        	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P12      |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P8 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R14 | P12 = R7 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0064 ld P21, P12	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P8 #0	|0100 bez P8 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 1612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 61
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P8 #36       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P12      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R14 | P12 = R7 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P8 #0	|0100 bez P8 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 1612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 16 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 62
| WB   (P1): 0064 ld P21, P12      	| WB   (P2): 0068 add P10, P3, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P20, P21, P22 => EXa|	
| ID   (P1): 0036 sub P12, P7, P1  	| ID   (P2): 0040 bgez P12 #28     
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R14 | P12 = R7 | P14 = R5 | P16 = R8 | P18 = R10 |
| P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P20, P23	|0036 sub P12, P7, P1	|0040 bgez P12 #28	

------------ Reorder Buffer----------
|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P8 #0	|0100 bez P8 #36	|0036 sub P12, P7, P1	|0040 bgez P12 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 4612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 63
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P20, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P20, P23 => MEM 1|	0036 sub P12, P7, P1 => EXa|	
| ID   (P1): 0044 mul P13, P7 #4   	| ID   (P2): 0048 mul P15, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R14 | P12 = R7 | P13 = R7 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P12 #28	|0044 mul P13, P7 #4	|0048 mul P15, P5, P1	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P8 #0	|0100 bez P8 #36	|0036 sub P12, P7, P1	|0040 bgez P12 #28	|0044 mul P13, P7 #4	|0048 mul P15, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 4612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 64
| WB   (P1): 0076 add P20, P21, P22	| WB   (P2): 0080 add P23, P4, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P12, P7, P1  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P20, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P12 #28 => Cond|	0044 mul P13, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P15 #4  	| ID   (P2): 0056 add P11, P13, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R10 | P12 = R7 | P13 = R7 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P8 #0	|0100 bez P8 #36	|0036 sub P12, P7, P1	|0040 bgez P12 #28	|0044 mul P13, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 7612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 65
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P12 #28     	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P13, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P15, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P11, P13, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R10 | P12 = R7 | P13 = R7 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P8 #0	|0100 bez P8 #36	|0036 sub P12, P7, P1	|0040 bgez P12 #28	|0044 mul P13, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 7612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 66
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P13, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P15, P5, P1  	| MEM3 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P11, P13, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R10 | P12 = R7 | P13 = R7 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P8 #0	|0100 bez P8 #36	|0036 sub P12, P7, P1	|0040 bgez P12 #28	|0044 mul P13, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 7612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 67
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P15, P5, P1  	| MEM4 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P15 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P11, P13, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R10 | P12 = R7 | P13 = R7 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P11, P13, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P8 #0	|0100 bez P8 #36	|0036 sub P12, P7, P1	|0040 bgez P12 #28	|0044 mul P13, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P11, P13, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 3 | REG[ 7] = 7612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 68
| WB   (P1): 0084 st P20, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P15 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P11  	| ID   (P2): 0064 ld P17, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R10 | P12 = R7 | P13 = R7 | P14 = R5 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P11, P13, P10	|0060 add P6, P2, P11	|0064 ld P17, P6	

------------ Reorder Buffer----------
|0100 bez P8 #36	|0036 sub P12, P7, P1	|0040 bgez P12 #28	|0044 mul P13, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P11, P13, P10	|0060 add P6, P2, P11	|0064 ld P17, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 3 | REG[ 6] = 4 | REG[ 7] = 7612 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 69
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P8 #0        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P15 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P11, P13, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P11 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R10 | P12 = R7 | P13 = R7 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P11	|0064 ld P17, P6	|0068 add P14, P3, P11	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P12 #28	|0044 mul P13, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P11, P13, P10	|0060 add P6, P2, P11	|0064 ld P17, P6	|0068 add P14, P3, P11	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 0 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 70
| WB   (P1): 0100 bez P8 #36       	| WB   (P2): 0036 sub P12, P7, P1  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P11, P13, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P11 => EXa|	0068 add P14, P3, P11 => EXa|	
| ID   (P1): 0076 add P8, P17, P19 	| ID   (P2): 0080 add P23, P4, P11 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R9 | P10 = R9 | P11 = R10 | P12 = R7 | P13 = R7 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P6	|0072 ld P19, P14	|0076 add P8, P17, P19	|0080 add P23, P4, P11	

------------ Reorder Buffer----------
|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P11, P13, P10	|0060 add P6, P2, P11	|0064 ld P17, P6	|0068 add P14, P3, P11	|0072 ld P19, P14	|0076 add P8, P17, P19	|0080 add P23, P4, P11	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = -46 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 71
| WB   (P1): 0040 bgez P12 #28     	| WB   (P2): 0044 mul P13, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P11  	| EXa  (P2): 0068 add P14, P3, P11 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P6 => MEM 1|	0080 add P23, P4, P11 => EXa|	
| ID   (P1): 0084 st P8, P23       	| ID   (P2): 0088 add P12, P7 #1   
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R9 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P8, P17, P19	|0084 st P8, P23	|0088 add P12, P7 #1	

------------ Reorder Buffer----------
|0056 add P11, P13, P10	|0060 add P6, P2, P11	|0064 ld P17, P6	|0068 add P14, P3, P11	|0072 ld P19, P14	|0076 add P8, P17, P19	|0080 add P23, P4, P11	|0084 st P8, P23	|0088 add P12, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 16 |
| REG[ 8] = 150 | REG[ 9] = 600 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 72
| WB   (P1): 0048 mul P15, P5, P1  	| WB   (P2): 0052 mul P10, P15 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P11 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P12, P7 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P16 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R7 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P8, P17, P19	|0084 st P8, P23	|0092 add P9, P5 #1	|0096 set P16 #0	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P11	|0072 ld P19, P14	|0076 add P8, P17, P19	|0080 add P23, P4, P11	|0084 st P8, P23	|0088 add P12, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 16 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 612 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 73
| WB   (P1): 0056 add P11, P13, P10	| WB   (P2): 0060 add P6, P2, P11  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P12, P7 #1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P16 #0 => EXa|	
| ID   (P1): 0100 bez P16 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P8, P17, P19	|0084 st P8, P23	|0100 bez P16 #36	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P11	|0072 ld P19, P14	|0076 add P8, P17, P19	|0080 add P23, P4, P11	|0084 st P8, P23	|0088 add P12, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 1816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 74
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P16 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P16 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P8, P17, P19	|0084 st P8, P23	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P11	|0072 ld P19, P14	|0076 add P8, P17, P19	|0080 add P23, P4, P11	|0084 st P8, P23	|0088 add P12, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 1816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 75
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P16 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P8, P17, P19	|0084 st P8, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P8, P17, P19	|0080 add P23, P4, P11	|0084 st P8, P23	|0088 add P12, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 1816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 27 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 76
| WB   (P1): 0064 ld P17, P6       	| WB   (P2): 0068 add P14, P3, P11 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P8, P17, P19 => EXa|	
| ID   (P1): 0036 sub P6, P12, P1  	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P8, P23	|0036 sub P6, P12, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P8, P17, P19	|0080 add P23, P4, P11	|0084 st P8, P23	|0088 add P12, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 4816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 93 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 77
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P8, P17, P19 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P8, P23 => MEM 1|	0036 sub P6, P12, P1 => EXa|	
| ID   (P1): 0044 mul P13, P12 #4  	| ID   (P2): 0048 mul P18, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R7 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R14 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P13, P12 #4	|0048 mul P18, P9, P1	

------------ Reorder Buffer----------
|0084 st P8, P23	|0088 add P12, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P13, P12 #4	|0048 mul P18, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 4816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 120 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 78
| WB   (P1): 0076 add P8, P17, P19 	| WB   (P2): 0080 add P23, P4, P11 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P12, P1  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P8, P23       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P13, P12 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P18 #4  	| ID   (P2): 0056 add P20, P13, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P8, P23	|0088 add P12, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P13, P12 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 7816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 79
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P13, P12 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P8, P23       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P18, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P13, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P8, P23	|0088 add P12, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P13, P12 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 7816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 80
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P13, P12 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P18, P9, P1  	| MEM3 (P1): 0084 st P8, P23       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P20, P13, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P8, P23	|0088 add P12, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P13, P12 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 7816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 81
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P18, P9, P1  	| MEM4 (P1): 0084 st P8, P23       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P18 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P13, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P20, P13, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P13, P12 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P13, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 4 | REG[ 7] = 7816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 82
| WB   (P1): 0084 st P8, P23       	| WB   (P2): 0088 add P12, P7 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P18 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P20  	| ID   (P2): 0064 ld P21, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P20, P13, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	

------------ Reorder Buffer----------
|0100 bez P16 #36	|0036 sub P6, P12, P1	|0040 bgez P6 #28	|0044 mul P13, P12 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P13, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 4 | REG[ 6] = 5 | REG[ 7] = 7816 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 83
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P16 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P18 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P20, P13, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P20  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P13, P12 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P13, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 0 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 84
| WB   (P1): 0100 bez P16 #36      	| WB   (P2): 0036 sub P6, P12, P1  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P20, P13, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P20 => EXa|	0068 add P5, P3, P20 => EXa|	
| ID   (P1): 0076 add P16, P21, P22	| ID   (P2): 0080 add P23, P4, P20 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R9 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P7	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	

------------ Reorder Buffer----------
|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P13, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = -45 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 85
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P13, P12 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P20  	| EXa  (P2): 0068 add P5, P3, P20  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P7 => MEM 1|	0080 add P23, P4, P20 => EXa|	
| ID   (P1): 0084 st P16, P23      	| ID   (P2): 0088 add P6, P12 #1   
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R9 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R9 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P16, P21, P22	|0084 st P16, P23	|0088 add P6, P12 #1	

------------ Reorder Buffer----------
|0056 add P20, P13, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P12 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 20 |
| REG[ 8] = 200 | REG[ 9] = 800 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 86
| WB   (P1): 0048 mul P18, P9, P1  	| WB   (P2): 0052 mul P14, P18 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P20 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P6, P12 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P15 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R5 | P11 = R10 | P12 = R6 | P13 = R7 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0092 add P10, P9 #1	|0096 set P15 #0	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P12 #1	|0092 add P10, P9 #1	|0096 set P15 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 20 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 816 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 87
| WB   (P1): 0056 add P20, P13, P14	| WB   (P2): 0060 add P7, P2, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P12 #1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P15 #0 => EXa|	
| ID   (P1): 0100 bez P15 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R5 | P12 = R6 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0100 bez P15 #36	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P12 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 2020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 88
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P15 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P15 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R5 | P12 = R6 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P12 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 2020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 89
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P15 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R5 | P12 = R6 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P12 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 2020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 41 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 90
| WB   (P1): 0064 ld P21, P7       	| WB   (P2): 0068 add P5, P3, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P16, P21, P22 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R5 | P12 = R6 | P14 = R9 | P15 = R7 | P16 = R14 | P18 = R8 |
| P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P16, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P12 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 5020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 63 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 91
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P16, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P16, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P13, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R14 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P12 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 5020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 104 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 92
| WB   (P1): 0076 add P16, P21, P22	| WB   (P2): 0080 add P23, P4, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P16, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P13 #4   	| ID   (P2): 0056 add P8, P11, P5  
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R10 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P12 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 8020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 93
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P13, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P8, P11, P5  
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R10 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P12 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 8020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 94
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P13, P10, P1 	| MEM3 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P8, P11, P5  
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R10 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P12 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 8020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 95
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P13, P10, P1 	| MEM4 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P13 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P8, P11, P5  
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R10 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R6 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P8, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P8, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 5 | REG[ 7] = 8020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 96
| WB   (P1): 0084 st P16, P23      	| WB   (P2): 0088 add P6, P12 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P13 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P12, P2, P8  	| ID   (P2): 0064 ld P17, P12      
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R10 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P8, P11, P5	|0060 add P12, P2, P8	|0064 ld P17, P12	

------------ Reorder Buffer----------
|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P8, P11, P5	|0060 add P12, P2, P8	|0064 ld P17, P12	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 5 | REG[ 6] = 6 | REG[ 7] = 8020 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 97
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P15 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P13 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P8, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P8   	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R10 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P12, P2, P8	|0064 ld P17, P12	|0068 add P9, P3, P8	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P8, P11, P5	|0060 add P12, P2, P8	|0064 ld P17, P12	|0068 add P9, P3, P8	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 0 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 98
| WB   (P1): 0100 bez P15 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P8, P11, P5  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P12, P2, P8 => EXa|	0068 add P9, P3, P8 => EXa|	
| ID   (P1): 0076 add P15, P17, P19	| ID   (P2): 0080 add P23, P4, P8  
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R10 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P8	

------------ Reorder Buffer----------
|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P8, P11, P5	|0060 add P12, P2, P8	|0064 ld P17, P12	|0068 add P9, P3, P8	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = -44 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 99
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P12, P2, P8  	| EXa  (P2): 0068 add P9, P3, P8   	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P12 => MEM 1|	0080 add P23, P4, P8 => EXa|	
| ID   (P1): 0084 st P15, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P15, P17, P19	|0084 st P15, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P8, P11, P5	|0060 add P12, P2, P8	|0064 ld P17, P12	|0068 add P9, P3, P8	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P8	|0084 st P15, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 24 |
| REG[ 8] = 250 | REG[ 9] = 1000 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 100
| WB   (P1): 0048 mul P13, P10, P1 	| WB   (P2): 0052 mul P5, P13 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P8  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P12      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P18 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0092 add P14, P10 #1	|0096 set P18 #0	

------------ Reorder Buffer----------
|0064 ld P17, P12	|0068 add P9, P3, P8	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P8	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 24 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1020 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 101
| WB   (P1): 0056 add P8, P11, P5  	| WB   (P2): 0060 add P12, P2, P8  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P12      |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P18 #0 => EXa|	
| ID   (P1): 0100 bez P18 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R7 | P10 = R5 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0100 bez P18 #36	

------------ Reorder Buffer----------
|0064 ld P17, P12	|0068 add P9, P3, P8	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P8	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 2224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 102
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P18 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P12      |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P18 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R7 | P10 = R5 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0064 ld P17, P12	|0068 add P9, P3, P8	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P8	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 2224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 103
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P18 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P12      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R7 | P10 = R5 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P8	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 2224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 19 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 104
| WB   (P1): 0064 ld P17, P12      	| WB   (P2): 0068 add P9, P3, P8   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P15, P17, P19 => EXa|	
| ID   (P1): 0036 sub P11, P7, P1  	| ID   (P2): 0040 bgez P11 #28     
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R7 | P10 = R5 | P11 = R7 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P15, P23	|0036 sub P11, P7, P1	|0040 bgez P11 #28	

------------ Reorder Buffer----------
|0076 add P15, P17, P19	|0080 add P23, P4, P8	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P11, P7, P1	|0040 bgez P11 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 5224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 45 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 105
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P15, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P15, P23 => MEM 1|	0036 sub P11, P7, P1 => EXa|	
| ID   (P1): 0044 mul P12, P7 #4   	| ID   (P2): 0048 mul P20, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P11 #28	|0044 mul P12, P7 #4	|0048 mul P20, P14, P1	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P11, P7, P1	|0040 bgez P11 #28	|0044 mul P12, P7 #4	|0048 mul P20, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 5224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 64 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 106
| WB   (P1): 0076 add P15, P17, P19	| WB   (P2): 0080 add P23, P4, P8  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P11, P7, P1  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P15, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P11 #28 => Cond|	0044 mul P12, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P20 #4   	| ID   (P2): 0056 add P16, P12, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P11, P7, P1	|0040 bgez P11 #28	|0044 mul P12, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 8224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 107
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P11 #28     	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P12, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P20, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P12, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P11, P7, P1	|0040 bgez P11 #28	|0044 mul P12, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 8224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 108
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P12, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P20, P14, P1 	| MEM3 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P16, P12, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P11, P7, P1	|0040 bgez P11 #28	|0044 mul P12, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 8224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 109
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P20, P14, P1 	| MEM4 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P20 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P12, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R10 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P16, P12, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P11, P7, P1	|0040 bgez P11 #28	|0044 mul P12, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P12, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 6 | REG[ 7] = 8224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 110
| WB   (P1): 0084 st P15, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P20 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P16  	| ID   (P2): 0064 ld P21, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R10 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P16, P12, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	

------------ Reorder Buffer----------
|0100 bez P18 #36	|0036 sub P11, P7, P1	|0040 bgez P11 #28	|0044 mul P12, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P12, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 6 | REG[ 6] = 7 | REG[ 7] = 8224 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 111
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P18 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P20 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P16, P12, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P16 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R10 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P11 #28	|0044 mul P12, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P12, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 0 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 112
| WB   (P1): 0100 bez P18 #36      	| WB   (P2): 0036 sub P11, P7, P1  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P16, P12, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P16 => EXa|	0068 add P10, P3, P16 => EXa|	
| ID   (P1): 0076 add P18, P21, P22	| ID   (P2): 0080 add P23, P4, P16 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R10 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P6	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	

------------ Reorder Buffer----------
|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P12, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = -43 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 113
| WB   (P1): 0040 bgez P11 #28     	| WB   (P2): 0044 mul P12, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P16  	| EXa  (P2): 0068 add P10, P3, P16 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P6 => MEM 1|	0080 add P23, P4, P16 => EXa|	
| ID   (P1): 0084 st P18, P23      	| ID   (P2): 0088 add P11, P7 #1   
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R10 | P9 = R9 | P10 = R7 | P11 = R6 | P12 = R7 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P18, P21, P22	|0084 st P18, P23	|0088 add P11, P7 #1	

------------ Reorder Buffer----------
|0056 add P16, P12, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P11, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 28 |
| REG[ 8] = 300 | REG[ 9] = 1200 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 114
| WB   (P1): 0048 mul P20, P14, P1 	| WB   (P2): 0052 mul P9, P20 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P16 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P11, P7 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P13 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R10 | P9 = R9 | P10 = R7 | P11 = R6 | P12 = R7 | P13 = R7 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0092 add P5, P14 #1	|0096 set P13 #0	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P11, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 28 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1224 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 115
| WB   (P1): 0056 add P16, P12, P9 	| WB   (P2): 0060 add P6, P2, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P11, P7 #1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P13 #0 => EXa|	
| ID   (P1): 0100 bez P13 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P9 = R9 | P10 = R7 | P11 = R6 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0100 bez P13 #36	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P11, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 2428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 116
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P13 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P13 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P9 = R9 | P10 = R7 | P11 = R6 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P11, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 2428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 117
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P13 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P9 = R9 | P10 = R7 | P11 = R6 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P11, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 2428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 23 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 118
| WB   (P1): 0064 ld P21, P6       	| WB   (P2): 0068 add P10, P3, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P18, P21, P22 => EXa|	
| ID   (P1): 0036 sub P6, P11, P1  	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P9 = R9 | P10 = R7 | P11 = R6 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P18 = R14 |
| P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P18, P23	|0036 sub P6, P11, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P11, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P11, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 5428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 0 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 119
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P18, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P18, P23 => MEM 1|	0036 sub P6, P11, P1 => EXa|	
| ID   (P1): 0044 mul P8, P11 #4   	| ID   (P2): 0048 mul P12, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R6 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R14 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P8, P11 #4	|0048 mul P12, P5, P1	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P11, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P11, P1	|0040 bgez P6 #28	|0044 mul P8, P11 #4	|0048 mul P12, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 5428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 23 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 120
| WB   (P1): 0076 add P18, P21, P22	| WB   (P2): 0080 add P23, P4, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P11, P1  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P18, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P8, P11 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P12 #4  	| ID   (P2): 0056 add P15, P8, P10 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P11, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P11, P1	|0040 bgez P6 #28	|0044 mul P8, P11 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 8428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 121
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P8, P11 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P12, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P8, P10 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P11, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P11, P1	|0040 bgez P6 #28	|0044 mul P8, P11 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 8428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 122
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P8, P11 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P12, P5, P1  	| MEM3 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P15, P8, P10 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P11, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P11, P1	|0040 bgez P6 #28	|0044 mul P8, P11 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 8428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 123
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P12, P5, P1  	| MEM4 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P12 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P8, P10 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P15, P8, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P11, P1	|0040 bgez P6 #28	|0044 mul P8, P11 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P8, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 7 | REG[ 7] = 8428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 124
| WB   (P1): 0084 st P18, P23      	| WB   (P2): 0088 add P11, P7 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P12 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P15  	| ID   (P2): 0064 ld P17, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P15, P8, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	

------------ Reorder Buffer----------
|0100 bez P13 #36	|0036 sub P6, P11, P1	|0040 bgez P6 #28	|0044 mul P8, P11 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P8, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 7 | REG[ 6] = 8 | REG[ 7] = 8428 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 125
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P13 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P12 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P15, P8, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P15 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R7 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P8, P11 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P8, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 0 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 126
| WB   (P1): 0100 bez P13 #36      	| WB   (P2): 0036 sub P6, P11, P1  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P15, P8, P10 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P15 => EXa|	0068 add P14, P3, P15 => EXa|	
| ID   (P1): 0076 add P13, P17, P19	| ID   (P2): 0080 add P23, P4, P15 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P7	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	

------------ Reorder Buffer----------
|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P8, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = -42 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 127
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P8, P11 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P15  	| EXa  (P2): 0068 add P14, P3, P15 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P7 => MEM 1|	0080 add P23, P4, P15 => EXa|	
| ID   (P1): 0084 st P13, P23      	| ID   (P2): 0088 add P6, P11 #1   
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P13, P17, P19	|0084 st P13, P23	|0088 add P6, P11 #1	

------------ Reorder Buffer----------
|0056 add P15, P8, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P11 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 32 |
| REG[ 8] = 350 | REG[ 9] = 1400 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 128
| WB   (P1): 0048 mul P12, P5, P1  	| WB   (P2): 0052 mul P10, P12 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P15 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P6, P11 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P20 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0092 add P9, P5 #1	|0096 set P20 #0	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P11 #1	|0092 add P9, P5 #1	|0096 set P20 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 32 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1428 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 129
| WB   (P1): 0056 add P15, P8, P10 	| WB   (P2): 0060 add P7, P2, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P11 #1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P20 #0 => EXa|	
| ID   (P1): 0100 bez P20 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0100 bez P20 #36	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P11 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 2632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 130
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P20 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P20 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P11 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 2632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 131
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P20 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P11 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 2632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 123 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 132
| WB   (P1): 0064 ld P17, P7       	| WB   (P2): 0068 add P14, P3, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P13, P17, P19 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P13, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P11 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 5632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 6 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 133
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P13, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P13, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P8, P6 #4    	| ID   (P2): 0048 mul P16, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P8, P6 #4	|0048 mul P16, P9, P1	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P11 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P8, P6 #4	|0048 mul P16, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 5632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 129 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 134
| WB   (P1): 0076 add P13, P17, P19	| WB   (P2): 0080 add P23, P4, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P13, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P8, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P16 #4  	| ID   (P2): 0056 add P18, P8, P14 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P11 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P8, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 8632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 135
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P8, P6 #4    	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P16, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P8, P14 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P11 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P8, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 8632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 136
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P8, P6 #4    	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P16, P9, P1  	| MEM3 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P18, P8, P14 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P11 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P8, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 8632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 137
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P16, P9, P1  	| MEM4 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P16 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P8, P14 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R6 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P18, P8, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P8, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P8, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 8 | REG[ 7] = 8632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 138
| WB   (P1): 0084 st P13, P23      	| WB   (P2): 0088 add P6, P11 #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P16 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P11, P2, P18 	| ID   (P2): 0064 ld P21, P11      
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P18, P8, P14	|0060 add P11, P2, P18	|0064 ld P21, P11	

------------ Reorder Buffer----------
|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P8, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P8, P14	|0060 add P11, P2, P18	|0064 ld P21, P11	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 8 | REG[ 6] = 9 | REG[ 7] = 8632 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 139
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P20 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P16 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P18, P8, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P18  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P11, P2, P18	|0064 ld P21, P11	|0068 add P5, P3, P18	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P8, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P8, P14	|0060 add P11, P2, P18	|0064 ld P21, P11	|0068 add P5, P3, P18	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 0 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 140
| WB   (P1): 0100 bez P20 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P18, P8, P14 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P11, P2, P18 => EXa|	0068 add P5, P3, P18 => EXa|	
| ID   (P1): 0076 add P20, P21, P22	| ID   (P2): 0080 add P23, P4, P18 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P11	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	

------------ Reorder Buffer----------
|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P8, P14	|0060 add P11, P2, P18	|0064 ld P21, P11	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = -41 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 141
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P8, P6 #4    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P11, P2, P18 	| EXa  (P2): 0068 add P5, P3, P18  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P11 => MEM 1|	0080 add P23, P4, P18 => EXa|	
| ID   (P1): 0084 st P20, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P20, P21, P22	|0084 st P20, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P18, P8, P14	|0060 add P11, P2, P18	|0064 ld P21, P11	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 36 |
| REG[ 8] = 400 | REG[ 9] = 1600 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 142
| WB   (P1): 0048 mul P16, P9, P1  	| WB   (P2): 0052 mul P14, P16 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P18 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P11      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P12 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0092 add P10, P9 #1	|0096 set P12 #0	

------------ Reorder Buffer----------
|0064 ld P21, P11	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 36 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1632 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 143
| WB   (P1): 0056 add P18, P8, P14 	| WB   (P2): 0060 add P11, P2, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P11      |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P12 #0 => EXa|	
| ID   (P1): 0100 bez P12 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0100 bez P12 #36	

------------ Reorder Buffer----------
|0064 ld P21, P11	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 2836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 144
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P12 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P11      |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P12 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0064 ld P21, P11	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 2836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 145
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P12 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P11      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 2836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 68 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 146
| WB   (P1): 0064 ld P21, P11      	| WB   (P2): 0068 add P5, P3, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P20, P21, P22 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P18 = R10 |
| P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P20, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 5836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 121 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 147
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P20, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P20, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P15, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 5836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 189 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 148
| WB   (P1): 0076 add P20, P21, P22	| WB   (P2): 0080 add P23, P4, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P20, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P15 #4   	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 8836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 149
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P15, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 8836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 150
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P15, P10, P1 	| MEM3 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 8836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 151
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P15, P10, P1 	| MEM4 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P15 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P13, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 9 | REG[ 7] = 8836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 152
| WB   (P1): 0084 st P20, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P15 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P13  	| ID   (P2): 0064 ld P17, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	

------------ Reorder Buffer----------
|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 9 | REG[ 6] = 10 | REG[ 7] = 8836 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 153
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P12 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P15 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P13, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P13  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 0 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 154
| WB   (P1): 0100 bez P12 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P13, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P13 => EXa|	0068 add P9, P3, P13 => EXa|	
| ID   (P1): 0076 add P12, P17, P19	| ID   (P2): 0080 add P23, P4, P13 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P6	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	

------------ Reorder Buffer----------
|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = -40 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 155
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P13  	| EXa  (P2): 0068 add P9, P3, P13  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P6 => MEM 1|	0080 add P23, P4, P13 => EXa|	
| ID   (P1): 0084 st P12, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P12, P17, P19	|0084 st P12, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 40 |
| REG[ 8] = 450 | REG[ 9] = 1800 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 156
| WB   (P1): 0048 mul P15, P10, P1 	| WB   (P2): 0052 mul P5, P15 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P13 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P16 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0092 add P14, P10 #1	|0096 set P16 #0	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 40 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 1836 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 157
| WB   (P1): 0056 add P13, P11, P5 	| WB   (P2): 0060 add P6, P2, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P16 #0 => EXa|	
| ID   (P1): 0100 bez P16 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0100 bez P16 #36	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 3040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 158
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P16 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P16 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 3040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 159
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P16 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 3040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 63 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 160
| WB   (P1): 0064 ld P17, P6       	| WB   (P2): 0068 add P9, P3, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P12, P17, P19 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P12, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 6040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 99 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 161
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P12, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P12, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P18, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R14 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 6040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 162 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 162
| WB   (P1): 0076 add P12, P17, P19	| WB   (P2): 0080 add P23, P4, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P12, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P18 #4   	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 9040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 163
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P18, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 9040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 164
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P18, P14, P1 	| MEM3 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 9040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 165
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P18, P14, P1 	| MEM4 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P18 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P20, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 10 | REG[ 7] = 9040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 166
| WB   (P1): 0084 st P12, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P18 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P20  	| ID   (P2): 0064 ld P21, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	

------------ Reorder Buffer----------
|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 10 | REG[ 6] = 11 | REG[ 7] = 9040 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 167
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P16 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P18 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P20, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P20 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 0 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 168
| WB   (P1): 0100 bez P16 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P20, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P20 => EXa|	0068 add P10, P3, P20 => EXa|	
| ID   (P1): 0076 add P16, P21, P22	| ID   (P2): 0080 add P23, P4, P20 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P7	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	

------------ Reorder Buffer----------
|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = -39 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 169
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P20  	| EXa  (P2): 0068 add P10, P3, P20 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P7 => MEM 1|	0080 add P23, P4, P20 => EXa|	
| ID   (P1): 0084 st P16, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P16, P21, P22	|0084 st P16, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 44 |
| REG[ 8] = 500 | REG[ 9] = 2000 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 170
| WB   (P1): 0048 mul P18, P14, P1 	| WB   (P2): 0052 mul P9, P18 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P20 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P15 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0092 add P5, P14 #1	|0096 set P15 #0	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 44 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2040 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 171
| WB   (P1): 0056 add P20, P11, P9 	| WB   (P2): 0060 add P7, P2, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P15 #0 => EXa|	
| ID   (P1): 0100 bez P15 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0100 bez P15 #36	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 3244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 172
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P15 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P15 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 3244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 173
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P15 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 3244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 120 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 174
| WB   (P1): 0064 ld P21, P7       	| WB   (P2): 0068 add P10, P3, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P16, P21, P22 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P18 = R8 |
| P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P16, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 6244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 67 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 175
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P16, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P16, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P13, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 6244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 187 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 176
| WB   (P1): 0076 add P16, P21, P22	| WB   (P2): 0080 add P23, P4, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P16, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P13 #4  	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 9244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 177
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P13, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 9244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 178
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P13, P5, P1  	| MEM3 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 9244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 179
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P13, P5, P1  	| MEM4 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P13 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P12, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 11 | REG[ 7] = 9244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 180
| WB   (P1): 0084 st P16, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P13 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P12  	| ID   (P2): 0064 ld P17, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	

------------ Reorder Buffer----------
|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 11 | REG[ 6] = 12 | REG[ 7] = 9244 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 181
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P15 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P13 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P12, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P12 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 0 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 182
| WB   (P1): 0100 bez P15 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P12, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P12 => EXa|	0068 add P14, P3, P12 => EXa|	
| ID   (P1): 0076 add P15, P17, P19	| ID   (P2): 0080 add P23, P4, P12 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P8	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	

------------ Reorder Buffer----------
|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = -38 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 183
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P12  	| EXa  (P2): 0068 add P14, P3, P12 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P8 => MEM 1|	0080 add P23, P4, P12 => EXa|	
| ID   (P1): 0084 st P15, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P15, P17, P19	|0084 st P15, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 48 |
| REG[ 8] = 550 | REG[ 9] = 2200 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 184
| WB   (P1): 0048 mul P13, P5, P1  	| WB   (P2): 0052 mul P10, P13 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P12 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P18 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0092 add P9, P5 #1	|0096 set P18 #0	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 48 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2244 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 185
| WB   (P1): 0056 add P12, P11, P10	| WB   (P2): 0060 add P8, P2, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P18 #0 => EXa|	
| ID   (P1): 0100 bez P18 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0100 bez P18 #36	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 3448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 186
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P18 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P18 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 3448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 187
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P18 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 3448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 58 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 188
| WB   (P1): 0064 ld P17, P8       	| WB   (P2): 0068 add P14, P3, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P15, P17, P19 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P15, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 6448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 88 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 189
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P15, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P15, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P20, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 6448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 190
| WB   (P1): 0076 add P15, P17, P19	| WB   (P2): 0080 add P23, P4, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P15, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P20 #4  	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 9448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 191
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P20, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 9448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 192
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P20, P9, P1  	| MEM3 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 9448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 193
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P20, P9, P1  	| MEM4 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P20 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P16, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 12 | REG[ 7] = 9448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 194
| WB   (P1): 0084 st P15, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P20 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P16  	| ID   (P2): 0064 ld P21, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	

------------ Reorder Buffer----------
|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 12 | REG[ 6] = 13 | REG[ 7] = 9448 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 195
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P18 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P20 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P16, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P16  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 0 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 196
| WB   (P1): 0100 bez P18 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P16, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P16 => EXa|	0068 add P5, P3, P16 => EXa|	
| ID   (P1): 0076 add P18, P21, P22	| ID   (P2): 0080 add P23, P4, P16 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P6	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	

------------ Reorder Buffer----------
|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = -37 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 197
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P16  	| EXa  (P2): 0068 add P5, P3, P16  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P6 => MEM 1|	0080 add P23, P4, P16 => EXa|	
| ID   (P1): 0084 st P18, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P18, P21, P22	|0084 st P18, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 52 |
| REG[ 8] = 600 | REG[ 9] = 2400 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 198
| WB   (P1): 0048 mul P20, P9, P1  	| WB   (P2): 0052 mul P14, P20 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P16 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P13 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R7 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0092 add P10, P9 #1	|0096 set P13 #0	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 52 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2448 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 199
| WB   (P1): 0056 add P16, P11, P14	| WB   (P2): 0060 add P6, P2, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P13 #0 => EXa|	
| ID   (P1): 0100 bez P13 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0100 bez P13 #36	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 3652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 200
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P13 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P13 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 3652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 201
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P13 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 3652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 61 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 202
| WB   (P1): 0064 ld P21, P6       	| WB   (P2): 0068 add P5, P3, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P18, P21, P22 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P18 = R14 |
| P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P18, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 6652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 102 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 203
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P18, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P18, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P12, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R14 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 6652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 204
| WB   (P1): 0076 add P18, P21, P22	| WB   (P2): 0080 add P23, P4, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P18, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P12 #4   	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 9652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 205
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P12, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 9652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 206
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P12, P10, P1 	| MEM3 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 9652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 207
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P12, P10, P1 	| MEM4 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P12 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P15, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 13 | REG[ 7] = 9652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 208
| WB   (P1): 0084 st P18, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P12 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P15  	| ID   (P2): 0064 ld P17, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	

------------ Reorder Buffer----------
|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 13 | REG[ 6] = 14 | REG[ 7] = 9652 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 209
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P13 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P12 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P15, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P15  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 0 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 210
| WB   (P1): 0100 bez P13 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P15, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P15 => EXa|	0068 add P9, P3, P15 => EXa|	
| ID   (P1): 0076 add P13, P17, P19	| ID   (P2): 0080 add P23, P4, P15 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P7	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	

------------ Reorder Buffer----------
|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = -36 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 211
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P15  	| EXa  (P2): 0068 add P9, P3, P15  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P7 => MEM 1|	0080 add P23, P4, P15 => EXa|	
| ID   (P1): 0084 st P13, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P13, P17, P19	|0084 st P13, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 56 |
| REG[ 8] = 650 | REG[ 9] = 2600 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 212
| WB   (P1): 0048 mul P12, P10, P1 	| WB   (P2): 0052 mul P5, P12 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P15 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P20 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0092 add P14, P10 #1	|0096 set P20 #0	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 56 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2652 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 213
| WB   (P1): 0056 add P15, P11, P5 	| WB   (P2): 0060 add P7, P2, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P20 #0 => EXa|	
| ID   (P1): 0100 bez P20 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0100 bez P20 #36	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 3856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 214
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P20 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P20 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 3856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 215
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P20 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 3856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 68 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 216
| WB   (P1): 0064 ld P17, P7       	| WB   (P2): 0068 add P9, P3, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P13, P17, P19 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P13, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 6856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 25 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 217
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P13, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P13, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P16, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 6856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 218
| WB   (P1): 0076 add P13, P17, P19	| WB   (P2): 0080 add P23, P4, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P13, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P16 #4   	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 9856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 219
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P16, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 9856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 220
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P16, P14, P1 	| MEM3 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 9856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 221
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P16, P14, P1 	| MEM4 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P16 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P18, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 14 | REG[ 7] = 9856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 222
| WB   (P1): 0084 st P13, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P16 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P18  	| ID   (P2): 0064 ld P21, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	

------------ Reorder Buffer----------
|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 14 | REG[ 6] = 15 | REG[ 7] = 9856 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 223
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P20 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P16 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P18, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P18 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 0 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 224
| WB   (P1): 0100 bez P20 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P18, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P18 => EXa|	0068 add P10, P3, P18 => EXa|	
| ID   (P1): 0076 add P20, P21, P22	| ID   (P2): 0080 add P23, P4, P18 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P8	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	

------------ Reorder Buffer----------
|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = -35 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 225
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P18  	| EXa  (P2): 0068 add P10, P3, P18 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P8 => MEM 1|	0080 add P23, P4, P18 => EXa|	
| ID   (P1): 0084 st P20, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P20, P21, P22	|0084 st P20, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 60 |
| REG[ 8] = 700 | REG[ 9] = 2800 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 226
| WB   (P1): 0048 mul P16, P14, P1 	| WB   (P2): 0052 mul P9, P16 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P18 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P12 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0092 add P5, P14 #1	|0096 set P12 #0	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 60 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 2856 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 227
| WB   (P1): 0056 add P18, P11, P9 	| WB   (P2): 0060 add P8, P2, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P12 #0 => EXa|	
| ID   (P1): 0100 bez P12 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0100 bez P12 #36	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 4060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 228
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P12 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P12 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 4060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 229
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P12 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 4060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 41 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 230
| WB   (P1): 0064 ld P21, P8       	| WB   (P2): 0068 add P10, P3, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P20, P21, P22 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P18 = R10 |
| P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P20, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 7060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 29 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 231
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P20, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P20, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P15, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 7060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 70 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 232
| WB   (P1): 0076 add P20, P21, P22	| WB   (P2): 0080 add P23, P4, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P20, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P15 #4  	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 10060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 233
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P15, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 10060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 234
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P15, P5, P1  	| MEM3 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 10060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 235
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P15, P5, P1  	| MEM4 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P15 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P13, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 15 | REG[ 7] = 10060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 236
| WB   (P1): 0084 st P20, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P15 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P13  	| ID   (P2): 0064 ld P17, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	

------------ Reorder Buffer----------
|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 15 | REG[ 6] = 16 | REG[ 7] = 10060 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 237
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P12 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P15 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P13, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P13 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 0 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 238
| WB   (P1): 0100 bez P12 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P13, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P13 => EXa|	0068 add P14, P3, P13 => EXa|	
| ID   (P1): 0076 add P12, P17, P19	| ID   (P2): 0080 add P23, P4, P13 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P6	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	

------------ Reorder Buffer----------
|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = -34 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 239
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P13  	| EXa  (P2): 0068 add P14, P3, P13 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P6 => MEM 1|	0080 add P23, P4, P13 => EXa|	
| ID   (P1): 0084 st P12, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P12, P17, P19	|0084 st P12, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 64 |
| REG[ 8] = 750 | REG[ 9] = 3000 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 240
| WB   (P1): 0048 mul P15, P5, P1  	| WB   (P2): 0052 mul P10, P15 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P13 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P16 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0092 add P9, P5 #1	|0096 set P16 #0	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 64 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3060 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 241
| WB   (P1): 0056 add P13, P11, P10	| WB   (P2): 0060 add P6, P2, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P16 #0 => EXa|	
| ID   (P1): 0100 bez P16 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0100 bez P16 #36	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 4264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 242
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P16 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P16 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 4264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 243
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P16 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 4264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 105 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 244
| WB   (P1): 0064 ld P17, P6       	| WB   (P2): 0068 add P14, P3, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P12, P17, P19 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P12, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 7264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 66 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 245
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P12, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P12, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P18, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R14 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 7264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 246
| WB   (P1): 0076 add P12, P17, P19	| WB   (P2): 0080 add P23, P4, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P12, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P18 #4  	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 10264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 247
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P18, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 10264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 248
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P18, P9, P1  	| MEM3 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 10264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 249
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P18, P9, P1  	| MEM4 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P18 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P20, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 16 | REG[ 7] = 10264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 250
| WB   (P1): 0084 st P12, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P18 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P20  	| ID   (P2): 0064 ld P21, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	

------------ Reorder Buffer----------
|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 16 | REG[ 6] = 17 | REG[ 7] = 10264 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 251
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P16 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P18 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P20, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P20  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 0 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 252
| WB   (P1): 0100 bez P16 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P20, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P20 => EXa|	0068 add P5, P3, P20 => EXa|	
| ID   (P1): 0076 add P16, P21, P22	| ID   (P2): 0080 add P23, P4, P20 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P7	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	

------------ Reorder Buffer----------
|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = -33 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 253
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P20  	| EXa  (P2): 0068 add P5, P3, P20  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P7 => MEM 1|	0080 add P23, P4, P20 => EXa|	
| ID   (P1): 0084 st P16, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P16, P21, P22	|0084 st P16, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 68 |
| REG[ 8] = 800 | REG[ 9] = 3200 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 254
| WB   (P1): 0048 mul P18, P9, P1  	| WB   (P2): 0052 mul P14, P18 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P20 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P15 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0092 add P10, P9 #1	|0096 set P15 #0	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 68 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3264 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 255
| WB   (P1): 0056 add P20, P11, P14	| WB   (P2): 0060 add P7, P2, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P15 #0 => EXa|	
| ID   (P1): 0100 bez P15 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0100 bez P15 #36	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 4468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 256
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P15 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P15 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 4468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 257
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P15 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 4468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 46 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 258
| WB   (P1): 0064 ld P21, P7       	| WB   (P2): 0068 add P5, P3, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P16, P21, P22 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P18 = R8 |
| P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P16, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 7468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 29 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 259
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P16, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P16, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P13, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 7468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 75 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 260
| WB   (P1): 0076 add P16, P21, P22	| WB   (P2): 0080 add P23, P4, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P16, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P13 #4   	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 10468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 261
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P13, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 10468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 262
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P13, P10, P1 	| MEM3 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 10468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 263
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P13, P10, P1 	| MEM4 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P13 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P12, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 17 | REG[ 7] = 10468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 264
| WB   (P1): 0084 st P16, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P13 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P12  	| ID   (P2): 0064 ld P17, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	

------------ Reorder Buffer----------
|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 17 | REG[ 6] = 18 | REG[ 7] = 10468 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 265
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P15 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P13 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P12, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P12  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 0 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 266
| WB   (P1): 0100 bez P15 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P12, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P12 => EXa|	0068 add P9, P3, P12 => EXa|	
| ID   (P1): 0076 add P15, P17, P19	| ID   (P2): 0080 add P23, P4, P12 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P8	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	

------------ Reorder Buffer----------
|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = -32 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 267
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P12  	| EXa  (P2): 0068 add P9, P3, P12  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P8 => MEM 1|	0080 add P23, P4, P12 => EXa|	
| ID   (P1): 0084 st P15, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P15, P17, P19	|0084 st P15, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 72 |
| REG[ 8] = 850 | REG[ 9] = 3400 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 268
| WB   (P1): 0048 mul P13, P10, P1 	| WB   (P2): 0052 mul P5, P13 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P12 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P18 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0092 add P14, P10 #1	|0096 set P18 #0	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 72 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3468 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 269
| WB   (P1): 0056 add P12, P11, P5 	| WB   (P2): 0060 add P8, P2, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P18 #0 => EXa|	
| ID   (P1): 0100 bez P18 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0100 bez P18 #36	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 4672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 270
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P18 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P18 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 4672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 271
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P18 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 4672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 76 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 272
| WB   (P1): 0064 ld P17, P8       	| WB   (P2): 0068 add P9, P3, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P15, P17, P19 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P15, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 7672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 33 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 273
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P15, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P15, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P20, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 7672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 109 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 274
| WB   (P1): 0076 add P15, P17, P19	| WB   (P2): 0080 add P23, P4, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P15, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P20 #4   	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 10672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 275
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P20, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 10672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 276
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P20, P14, P1 	| MEM3 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 10672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 277
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P20, P14, P1 	| MEM4 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P20 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P16, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 18 | REG[ 7] = 10672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 278
| WB   (P1): 0084 st P15, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P20 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P16  	| ID   (P2): 0064 ld P21, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	

------------ Reorder Buffer----------
|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 18 | REG[ 6] = 19 | REG[ 7] = 10672 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 279
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P18 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P20 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P16, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P16 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 0 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 280
| WB   (P1): 0100 bez P18 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P16, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P16 => EXa|	0068 add P10, P3, P16 => EXa|	
| ID   (P1): 0076 add P18, P21, P22	| ID   (P2): 0080 add P23, P4, P16 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P6	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	

------------ Reorder Buffer----------
|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = -31 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 281
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P16  	| EXa  (P2): 0068 add P10, P3, P16 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P6 => MEM 1|	0080 add P23, P4, P16 => EXa|	
| ID   (P1): 0084 st P18, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P18, P21, P22	|0084 st P18, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 76 |
| REG[ 8] = 900 | REG[ 9] = 3600 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 282
| WB   (P1): 0048 mul P20, P14, P1 	| WB   (P2): 0052 mul P9, P20 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P16 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P13 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R7 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0092 add P5, P14 #1	|0096 set P13 #0	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 76 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3672 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 283
| WB   (P1): 0056 add P16, P11, P9 	| WB   (P2): 0060 add P6, P2, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P13 #0 => EXa|	
| ID   (P1): 0100 bez P13 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0100 bez P13 #36	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 4876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 284
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P13 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P13 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 4876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 285
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P13 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 4876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 63 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 286
| WB   (P1): 0064 ld P21, P6       	| WB   (P2): 0068 add P10, P3, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P18, P21, P22 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P18 = R14 |
| P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P18, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 7876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 100 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 287
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P18, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P18, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P12, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R14 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 7876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 163 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 288
| WB   (P1): 0076 add P18, P21, P22	| WB   (P2): 0080 add P23, P4, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P18, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P12 #4  	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 10876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 289
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P12, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 10876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 290
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P12, P5, P1  	| MEM3 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 10876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 291
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P12, P5, P1  	| MEM4 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P12 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P15, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 19 | REG[ 7] = 10876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 292
| WB   (P1): 0084 st P18, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P12 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P15  	| ID   (P2): 0064 ld P17, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	

------------ Reorder Buffer----------
|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 19 | REG[ 6] = 20 | REG[ 7] = 10876 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 293
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P13 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P12 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P15, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P15 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 0 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 294
| WB   (P1): 0100 bez P13 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P15, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P15 => EXa|	0068 add P14, P3, P15 => EXa|	
| ID   (P1): 0076 add P13, P17, P19	| ID   (P2): 0080 add P23, P4, P15 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P7	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	

------------ Reorder Buffer----------
|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = -30 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 295
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P15  	| EXa  (P2): 0068 add P14, P3, P15 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P7 => MEM 1|	0080 add P23, P4, P15 => EXa|	
| ID   (P1): 0084 st P13, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P13, P17, P19	|0084 st P13, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 80 |
| REG[ 8] = 950 | REG[ 9] = 3800 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 296
| WB   (P1): 0048 mul P12, P5, P1  	| WB   (P2): 0052 mul P10, P12 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P15 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P20 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0092 add P9, P5 #1	|0096 set P20 #0	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 80 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 3876 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 297
| WB   (P1): 0056 add P15, P11, P10	| WB   (P2): 0060 add P7, P2, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P20 #0 => EXa|	
| ID   (P1): 0100 bez P20 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0100 bez P20 #36	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 5080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 298
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P20 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P20 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 5080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 299
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P20 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 5080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 96 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 300
| WB   (P1): 0064 ld P17, P7       	| WB   (P2): 0068 add P14, P3, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P13, P17, P19 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P13, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 8080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 114 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 301
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P13, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P13, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P16, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 8080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 210 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 302
| WB   (P1): 0076 add P13, P17, P19	| WB   (P2): 0080 add P23, P4, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P13, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P16 #4  	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 11080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 303
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P16, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 11080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 304
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P16, P9, P1  	| MEM3 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 11080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 305
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P16, P9, P1  	| MEM4 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P16 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P18, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 20 | REG[ 7] = 11080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 306
| WB   (P1): 0084 st P13, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P16 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P18  	| ID   (P2): 0064 ld P21, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	

------------ Reorder Buffer----------
|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 20 | REG[ 6] = 21 | REG[ 7] = 11080 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 307
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P20 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P16 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P18, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P18  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 0 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 308
| WB   (P1): 0100 bez P20 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P18, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P18 => EXa|	0068 add P5, P3, P18 => EXa|	
| ID   (P1): 0076 add P20, P21, P22	| ID   (P2): 0080 add P23, P4, P18 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P8	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	

------------ Reorder Buffer----------
|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = -29 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 309
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P18  	| EXa  (P2): 0068 add P5, P3, P18  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P8 => MEM 1|	0080 add P23, P4, P18 => EXa|	
| ID   (P1): 0084 st P20, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P20, P21, P22	|0084 st P20, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 84 |
| REG[ 8] = 1000 | REG[ 9] = 4000 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 310
| WB   (P1): 0048 mul P16, P9, P1  	| WB   (P2): 0052 mul P14, P16 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P18 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P12 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0092 add P10, P9 #1	|0096 set P12 #0	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 84 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4080 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 311
| WB   (P1): 0056 add P18, P11, P14	| WB   (P2): 0060 add P8, P2, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P12 #0 => EXa|	
| ID   (P1): 0100 bez P12 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0100 bez P12 #36	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 5284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 312
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P12 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P12 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 5284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 313
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P12 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 5284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 104 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 314
| WB   (P1): 0064 ld P21, P8       	| WB   (P2): 0068 add P5, P3, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P20, P21, P22 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P18 = R10 |
| P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P20, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 8284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 121 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 315
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P20, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P20, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P15, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 8284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 225 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 316
| WB   (P1): 0076 add P20, P21, P22	| WB   (P2): 0080 add P23, P4, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P20, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P15 #4   	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 11284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 317
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P15, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 11284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 318
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P15, P10, P1 	| MEM3 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 11284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 319
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P15, P10, P1 	| MEM4 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P15 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P13, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 21 | REG[ 7] = 11284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 320
| WB   (P1): 0084 st P20, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P15 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P13  	| ID   (P2): 0064 ld P17, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	

------------ Reorder Buffer----------
|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 21 | REG[ 6] = 22 | REG[ 7] = 11284 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 321
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P12 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P15 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P13, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P13  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 0 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 322
| WB   (P1): 0100 bez P12 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P13, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P13 => EXa|	0068 add P9, P3, P13 => EXa|	
| ID   (P1): 0076 add P12, P17, P19	| ID   (P2): 0080 add P23, P4, P13 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P6	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	

------------ Reorder Buffer----------
|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = -28 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 323
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P13  	| EXa  (P2): 0068 add P9, P3, P13  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P6 => MEM 1|	0080 add P23, P4, P13 => EXa|	
| ID   (P1): 0084 st P12, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P12, P17, P19	|0084 st P12, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 88 |
| REG[ 8] = 1050 | REG[ 9] = 4200 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 324
| WB   (P1): 0048 mul P15, P10, P1 	| WB   (P2): 0052 mul P5, P15 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P13 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P16 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0092 add P14, P10 #1	|0096 set P16 #0	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 88 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4284 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 325
| WB   (P1): 0056 add P13, P11, P5 	| WB   (P2): 0060 add P6, P2, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P16 #0 => EXa|	
| ID   (P1): 0100 bez P16 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0100 bez P16 #36	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 5488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 326
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P16 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P16 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 5488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 327
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P16 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 5488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 121 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 328
| WB   (P1): 0064 ld P17, P6       	| WB   (P2): 0068 add P9, P3, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P12, P17, P19 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P12, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 8488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 73 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 329
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P12, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P12, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P18, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R14 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 8488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 194 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 330
| WB   (P1): 0076 add P12, P17, P19	| WB   (P2): 0080 add P23, P4, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P12, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P18 #4   	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 11488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 331
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P18, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 11488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 332
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P18, P14, P1 	| MEM3 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 11488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 333
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P18, P14, P1 	| MEM4 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P18 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P20, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 22 | REG[ 7] = 11488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 334
| WB   (P1): 0084 st P12, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P18 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P20  	| ID   (P2): 0064 ld P21, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	

------------ Reorder Buffer----------
|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 22 | REG[ 6] = 23 | REG[ 7] = 11488 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 335
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P16 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P18 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P20, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P20 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 0 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 336
| WB   (P1): 0100 bez P16 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P20, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P20 => EXa|	0068 add P10, P3, P20 => EXa|	
| ID   (P1): 0076 add P16, P21, P22	| ID   (P2): 0080 add P23, P4, P20 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P7	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	

------------ Reorder Buffer----------
|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = -27 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 337
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P20  	| EXa  (P2): 0068 add P10, P3, P20 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P7 => MEM 1|	0080 add P23, P4, P20 => EXa|	
| ID   (P1): 0084 st P16, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P16, P21, P22	|0084 st P16, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 92 |
| REG[ 8] = 1100 | REG[ 9] = 4400 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 338
| WB   (P1): 0048 mul P18, P14, P1 	| WB   (P2): 0052 mul P9, P18 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P20 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P15 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0092 add P5, P14 #1	|0096 set P15 #0	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 92 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4488 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 339
| WB   (P1): 0056 add P20, P11, P9 	| WB   (P2): 0060 add P7, P2, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P15 #0 => EXa|	
| ID   (P1): 0100 bez P15 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0100 bez P15 #36	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 5692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 340
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P15 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P15 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 5692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 341
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P15 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 5692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 44 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 342
| WB   (P1): 0064 ld P21, P7       	| WB   (P2): 0068 add P10, P3, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P16, P21, P22 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P18 = R8 |
| P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P16, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 8692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 40 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 343
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P16, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P16, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P13, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 8692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 84 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 344
| WB   (P1): 0076 add P16, P21, P22	| WB   (P2): 0080 add P23, P4, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P16, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P13 #4  	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 11692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 345
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P13, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 11692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 346
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P13, P5, P1  	| MEM3 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 11692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 347
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P13, P5, P1  	| MEM4 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P13 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P12, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 23 | REG[ 7] = 11692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 348
| WB   (P1): 0084 st P16, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P13 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P12  	| ID   (P2): 0064 ld P17, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	

------------ Reorder Buffer----------
|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 23 | REG[ 6] = 24 | REG[ 7] = 11692 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 349
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P15 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P13 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P12, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P12 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 0 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 350
| WB   (P1): 0100 bez P15 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P12, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P12 => EXa|	0068 add P14, P3, P12 => EXa|	
| ID   (P1): 0076 add P15, P17, P19	| ID   (P2): 0080 add P23, P4, P12 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P8	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	

------------ Reorder Buffer----------
|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = -26 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 351
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P12  	| EXa  (P2): 0068 add P14, P3, P12 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P8 => MEM 1|	0080 add P23, P4, P12 => EXa|	
| ID   (P1): 0084 st P15, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P15, P17, P19	|0084 st P15, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 96 |
| REG[ 8] = 1150 | REG[ 9] = 4600 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 352
| WB   (P1): 0048 mul P13, P5, P1  	| WB   (P2): 0052 mul P10, P13 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P12 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P18 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0092 add P9, P5 #1	|0096 set P18 #0	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 96 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4692 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 353
| WB   (P1): 0056 add P12, P11, P10	| WB   (P2): 0060 add P8, P2, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P18 #0 => EXa|	
| ID   (P1): 0100 bez P18 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0100 bez P18 #36	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 5896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 354
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P18 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P18 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 5896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 355
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P18 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 5896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 109 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 356
| WB   (P1): 0064 ld P17, P8       	| WB   (P2): 0068 add P14, P3, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P15, P17, P19 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P15, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 8896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 32 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 357
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P15, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P15, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P20, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 8896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 141 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 358
| WB   (P1): 0076 add P15, P17, P19	| WB   (P2): 0080 add P23, P4, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P15, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P20 #4  	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 11896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 359
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P20, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 11896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 360
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P20, P9, P1  	| MEM3 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 11896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 361
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P20, P9, P1  	| MEM4 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P20 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P16, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 24 | REG[ 7] = 11896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 362
| WB   (P1): 0084 st P15, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P20 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P16  	| ID   (P2): 0064 ld P21, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	

------------ Reorder Buffer----------
|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 24 | REG[ 6] = 25 | REG[ 7] = 11896 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 363
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P18 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P20 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P16, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P16  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 0 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 364
| WB   (P1): 0100 bez P18 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P16, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P16 => EXa|	0068 add P5, P3, P16 => EXa|	
| ID   (P1): 0076 add P18, P21, P22	| ID   (P2): 0080 add P23, P4, P16 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P6	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	

------------ Reorder Buffer----------
|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = -25 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 365
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P16  	| EXa  (P2): 0068 add P5, P3, P16  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P6 => MEM 1|	0080 add P23, P4, P16 => EXa|	
| ID   (P1): 0084 st P18, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P18, P21, P22	|0084 st P18, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 100 |
| REG[ 8] = 1200 | REG[ 9] = 4800 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 366
| WB   (P1): 0048 mul P20, P9, P1  	| WB   (P2): 0052 mul P14, P20 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P16 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P13 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R7 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0092 add P10, P9 #1	|0096 set P13 #0	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 4896 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 367
| WB   (P1): 0056 add P16, P11, P14	| WB   (P2): 0060 add P6, P2, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P13 #0 => EXa|	
| ID   (P1): 0100 bez P13 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0100 bez P13 #36	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 6100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 368
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P13 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P13 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 6100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 369
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P13 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 6100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 76 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 370
| WB   (P1): 0064 ld P21, P6       	| WB   (P2): 0068 add P5, P3, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P18, P21, P22 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P18 = R14 |
| P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P18, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 9100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 22 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 371
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P18, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P18, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P12, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R14 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 9100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 98 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 372
| WB   (P1): 0076 add P18, P21, P22	| WB   (P2): 0080 add P23, P4, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P18, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P12 #4   	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 12100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 373
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P12, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 12100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 374
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P12, P10, P1 	| MEM3 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 12100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 375
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P12, P10, P1 	| MEM4 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P12 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P15, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 25 | REG[ 7] = 12100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 376
| WB   (P1): 0084 st P18, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P12 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P15  	| ID   (P2): 0064 ld P17, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	

------------ Reorder Buffer----------
|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 25 | REG[ 6] = 26 | REG[ 7] = 12100 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 377
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P13 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P12 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P15, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P15  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 0 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 378
| WB   (P1): 0100 bez P13 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P15, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P15 => EXa|	0068 add P9, P3, P15 => EXa|	
| ID   (P1): 0076 add P13, P17, P19	| ID   (P2): 0080 add P23, P4, P15 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P7	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	

------------ Reorder Buffer----------
|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = -24 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 379
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P15  	| EXa  (P2): 0068 add P9, P3, P15  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P7 => MEM 1|	0080 add P23, P4, P15 => EXa|	
| ID   (P1): 0084 st P13, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P13, P17, P19	|0084 st P13, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 104 |
| REG[ 8] = 1250 | REG[ 9] = 5000 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 380
| WB   (P1): 0048 mul P12, P10, P1 	| WB   (P2): 0052 mul P5, P12 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P15 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P20 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0092 add P14, P10 #1	|0096 set P20 #0	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 104 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5100 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 381
| WB   (P1): 0056 add P15, P11, P5 	| WB   (P2): 0060 add P7, P2, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P20 #0 => EXa|	
| ID   (P1): 0100 bez P20 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0100 bez P20 #36	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 6304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 382
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P20 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P20 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 6304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 383
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P20 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 6304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 49 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 384
| WB   (P1): 0064 ld P17, P7       	| WB   (P2): 0068 add P9, P3, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P13, P17, P19 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P13, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 9304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 70 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 385
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P13, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P13, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P16, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 9304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 386
| WB   (P1): 0076 add P13, P17, P19	| WB   (P2): 0080 add P23, P4, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P13, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P16 #4   	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 12304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 387
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P16, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 12304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 388
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P16, P14, P1 	| MEM3 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 12304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 389
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P16, P14, P1 	| MEM4 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P16 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P18, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 26 | REG[ 7] = 12304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 390
| WB   (P1): 0084 st P13, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P16 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P18  	| ID   (P2): 0064 ld P21, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	

------------ Reorder Buffer----------
|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 26 | REG[ 6] = 27 | REG[ 7] = 12304 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 391
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P20 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P16 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P18, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P18 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 0 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 392
| WB   (P1): 0100 bez P20 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P18, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P18 => EXa|	0068 add P10, P3, P18 => EXa|	
| ID   (P1): 0076 add P20, P21, P22	| ID   (P2): 0080 add P23, P4, P18 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P8	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	

------------ Reorder Buffer----------
|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = -23 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 393
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P18  	| EXa  (P2): 0068 add P10, P3, P18 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P8 => MEM 1|	0080 add P23, P4, P18 => EXa|	
| ID   (P1): 0084 st P20, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P20, P21, P22	|0084 st P20, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 108 |
| REG[ 8] = 1300 | REG[ 9] = 5200 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 394
| WB   (P1): 0048 mul P16, P14, P1 	| WB   (P2): 0052 mul P9, P16 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P18 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P12 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0092 add P5, P14 #1	|0096 set P12 #0	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 108 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5304 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 395
| WB   (P1): 0056 add P18, P11, P9 	| WB   (P2): 0060 add P8, P2, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P12 #0 => EXa|	
| ID   (P1): 0100 bez P12 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0100 bez P12 #36	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 6508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 396
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P12 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P12 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 6508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 397
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P12 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 6508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 58 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 398
| WB   (P1): 0064 ld P21, P8       	| WB   (P2): 0068 add P10, P3, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P20, P21, P22 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P18 = R10 |
| P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P20, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 9508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 78 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 399
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P20, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P20, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P15, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 9508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 136 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 400
| WB   (P1): 0076 add P20, P21, P22	| WB   (P2): 0080 add P23, P4, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P20, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P15 #4  	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 12508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 401
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P15, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 12508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 402
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P15, P5, P1  	| MEM3 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 12508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 403
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P15, P5, P1  	| MEM4 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P15 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P13, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 27 | REG[ 7] = 12508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 404
| WB   (P1): 0084 st P20, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P15 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P13  	| ID   (P2): 0064 ld P17, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	

------------ Reorder Buffer----------
|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 27 | REG[ 6] = 28 | REG[ 7] = 12508 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 405
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P12 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P15 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P13, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P13 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 0 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 406
| WB   (P1): 0100 bez P12 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P13, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P13 => EXa|	0068 add P14, P3, P13 => EXa|	
| ID   (P1): 0076 add P12, P17, P19	| ID   (P2): 0080 add P23, P4, P13 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P6	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	

------------ Reorder Buffer----------
|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = -22 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 407
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P13  	| EXa  (P2): 0068 add P14, P3, P13 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P6 => MEM 1|	0080 add P23, P4, P13 => EXa|	
| ID   (P1): 0084 st P12, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P12, P17, P19	|0084 st P12, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 112 |
| REG[ 8] = 1350 | REG[ 9] = 5400 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 408
| WB   (P1): 0048 mul P15, P5, P1  	| WB   (P2): 0052 mul P10, P15 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P13 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P16 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0092 add P9, P5 #1	|0096 set P16 #0	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 112 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5508 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 409
| WB   (P1): 0056 add P13, P11, P10	| WB   (P2): 0060 add P6, P2, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P16 #0 => EXa|	
| ID   (P1): 0100 bez P16 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0100 bez P16 #36	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 6712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 410
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P16 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P16 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 6712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 411
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P16 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 6712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 64 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 412
| WB   (P1): 0064 ld P17, P6       	| WB   (P2): 0068 add P14, P3, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P12, P17, P19 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P12, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 9712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 29 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 413
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P12, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P12, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P18, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R14 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 9712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 93 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 414
| WB   (P1): 0076 add P12, P17, P19	| WB   (P2): 0080 add P23, P4, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P12, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P18 #4  	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 12712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 415
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P18, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 12712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 416
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P18, P9, P1  	| MEM3 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 12712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 417
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P18, P9, P1  	| MEM4 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P18 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P20, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 28 | REG[ 7] = 12712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 418
| WB   (P1): 0084 st P12, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P18 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P20  	| ID   (P2): 0064 ld P21, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	

------------ Reorder Buffer----------
|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 28 | REG[ 6] = 29 | REG[ 7] = 12712 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 419
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P16 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P18 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P20, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P20  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 0 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 420
| WB   (P1): 0100 bez P16 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P20, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P20 => EXa|	0068 add P5, P3, P20 => EXa|	
| ID   (P1): 0076 add P16, P21, P22	| ID   (P2): 0080 add P23, P4, P20 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P7	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	

------------ Reorder Buffer----------
|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = -21 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 421
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P20  	| EXa  (P2): 0068 add P5, P3, P20  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P7 => MEM 1|	0080 add P23, P4, P20 => EXa|	
| ID   (P1): 0084 st P16, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P16, P21, P22	|0084 st P16, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 116 |
| REG[ 8] = 1400 | REG[ 9] = 5600 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 422
| WB   (P1): 0048 mul P18, P9, P1  	| WB   (P2): 0052 mul P14, P18 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P20 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P15 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0092 add P10, P9 #1	|0096 set P15 #0	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 116 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5712 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 423
| WB   (P1): 0056 add P20, P11, P14	| WB   (P2): 0060 add P7, P2, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P15 #0 => EXa|	
| ID   (P1): 0100 bez P15 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0100 bez P15 #36	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 6916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 424
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P15 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P15 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 6916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 425
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P15 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 6916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 107 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 426
| WB   (P1): 0064 ld P21, P7       	| WB   (P2): 0068 add P5, P3, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P16, P21, P22 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P18 = R8 |
| P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P16, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 9916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 12 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 427
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P16, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P16, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P13, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 9916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 428
| WB   (P1): 0076 add P16, P21, P22	| WB   (P2): 0080 add P23, P4, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P16, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P13 #4   	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 12916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 429
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P13, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 12916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 430
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P13, P10, P1 	| MEM3 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 12916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 431
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P13, P10, P1 	| MEM4 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P13 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P12, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 29 | REG[ 7] = 12916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 432
| WB   (P1): 0084 st P16, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P13 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P12  	| ID   (P2): 0064 ld P17, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	

------------ Reorder Buffer----------
|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 29 | REG[ 6] = 30 | REG[ 7] = 12916 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 433
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P15 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P13 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P12, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P12  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 0 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 434
| WB   (P1): 0100 bez P15 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P12, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P12 => EXa|	0068 add P9, P3, P12 => EXa|	
| ID   (P1): 0076 add P15, P17, P19	| ID   (P2): 0080 add P23, P4, P12 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P8	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	

------------ Reorder Buffer----------
|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = -20 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 435
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P12  	| EXa  (P2): 0068 add P9, P3, P12  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P8 => MEM 1|	0080 add P23, P4, P12 => EXa|	
| ID   (P1): 0084 st P15, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P15, P17, P19	|0084 st P15, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 120 |
| REG[ 8] = 1450 | REG[ 9] = 5800 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 436
| WB   (P1): 0048 mul P13, P10, P1 	| WB   (P2): 0052 mul P5, P13 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P12 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P18 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0092 add P14, P10 #1	|0096 set P18 #0	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 5916 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 437
| WB   (P1): 0056 add P12, P11, P5 	| WB   (P2): 0060 add P8, P2, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P18 #0 => EXa|	
| ID   (P1): 0100 bez P18 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0100 bez P18 #36	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 7120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 438
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P18 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P18 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 7120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 439
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P18 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 7120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 40 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 440
| WB   (P1): 0064 ld P17, P8       	| WB   (P2): 0068 add P9, P3, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P15, P17, P19 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P15, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 10120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 103 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 441
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P15, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P15, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P20, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 10120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 143 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 442
| WB   (P1): 0076 add P15, P17, P19	| WB   (P2): 0080 add P23, P4, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P15, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P20 #4   	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 13120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 443
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P20, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 13120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 444
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P20, P14, P1 	| MEM3 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 13120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 445
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P20, P14, P1 	| MEM4 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P20 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P16, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 30 | REG[ 7] = 13120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 446
| WB   (P1): 0084 st P15, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P20 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P16  	| ID   (P2): 0064 ld P21, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	

------------ Reorder Buffer----------
|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 30 | REG[ 6] = 31 | REG[ 7] = 13120 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 447
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P18 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P20 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P16, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P16 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 0 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 448
| WB   (P1): 0100 bez P18 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P16, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P16 => EXa|	0068 add P10, P3, P16 => EXa|	
| ID   (P1): 0076 add P18, P21, P22	| ID   (P2): 0080 add P23, P4, P16 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P6	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	

------------ Reorder Buffer----------
|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = -19 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 449
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P16  	| EXa  (P2): 0068 add P10, P3, P16 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P6 => MEM 1|	0080 add P23, P4, P16 => EXa|	
| ID   (P1): 0084 st P18, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P18, P21, P22	|0084 st P18, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 124 |
| REG[ 8] = 1500 | REG[ 9] = 6000 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 450
| WB   (P1): 0048 mul P20, P14, P1 	| WB   (P2): 0052 mul P9, P20 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P16 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P13 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R7 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0092 add P5, P14 #1	|0096 set P13 #0	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 124 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6120 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 451
| WB   (P1): 0056 add P16, P11, P9 	| WB   (P2): 0060 add P6, P2, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P13 #0 => EXa|	
| ID   (P1): 0100 bez P13 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0100 bez P13 #36	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 7324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 452
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P13 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P13 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 7324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 453
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P13 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 7324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 72 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 454
| WB   (P1): 0064 ld P21, P6       	| WB   (P2): 0068 add P10, P3, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P18, P21, P22 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P18 = R14 |
| P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P18, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 10324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 112 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 455
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P18, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P18, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P12, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R14 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 10324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 184 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 456
| WB   (P1): 0076 add P18, P21, P22	| WB   (P2): 0080 add P23, P4, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P18, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P12 #4  	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 13324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 457
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P12, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 13324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 458
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P12, P5, P1  	| MEM3 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 13324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 459
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P12, P5, P1  	| MEM4 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P12 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P15, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 31 | REG[ 7] = 13324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 460
| WB   (P1): 0084 st P18, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P12 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P15  	| ID   (P2): 0064 ld P17, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	

------------ Reorder Buffer----------
|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 31 | REG[ 6] = 32 | REG[ 7] = 13324 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 461
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P13 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P12 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P15, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P15 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 0 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 462
| WB   (P1): 0100 bez P13 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P15, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P15 => EXa|	0068 add P14, P3, P15 => EXa|	
| ID   (P1): 0076 add P13, P17, P19	| ID   (P2): 0080 add P23, P4, P15 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P7	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	

------------ Reorder Buffer----------
|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = -18 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 463
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P15  	| EXa  (P2): 0068 add P14, P3, P15 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P7 => MEM 1|	0080 add P23, P4, P15 => EXa|	
| ID   (P1): 0084 st P13, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P13, P17, P19	|0084 st P13, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 128 |
| REG[ 8] = 1550 | REG[ 9] = 6200 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 464
| WB   (P1): 0048 mul P12, P5, P1  	| WB   (P2): 0052 mul P10, P12 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P15 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P20 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0092 add P9, P5 #1	|0096 set P20 #0	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 128 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6324 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 465
| WB   (P1): 0056 add P15, P11, P10	| WB   (P2): 0060 add P7, P2, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P20 #0 => EXa|	
| ID   (P1): 0100 bez P20 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0100 bez P20 #36	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 7528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 466
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P20 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P20 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 7528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 467
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P20 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 7528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 21 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 468
| WB   (P1): 0064 ld P17, P7       	| WB   (P2): 0068 add P14, P3, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P13, P17, P19 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P13, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 10528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 27 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 469
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P13, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P13, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P16, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 10528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 48 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 470
| WB   (P1): 0076 add P13, P17, P19	| WB   (P2): 0080 add P23, P4, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P13, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P16 #4  	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 13528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 471
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P16, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 13528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 472
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P16, P9, P1  	| MEM3 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 13528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 473
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P16, P9, P1  	| MEM4 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P16 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P18, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 32 | REG[ 7] = 13528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 474
| WB   (P1): 0084 st P13, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P16 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P18  	| ID   (P2): 0064 ld P21, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	

------------ Reorder Buffer----------
|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 32 | REG[ 6] = 33 | REG[ 7] = 13528 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 475
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P20 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P16 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P18, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P18  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 0 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 476
| WB   (P1): 0100 bez P20 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P18, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P18 => EXa|	0068 add P5, P3, P18 => EXa|	
| ID   (P1): 0076 add P20, P21, P22	| ID   (P2): 0080 add P23, P4, P18 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P8	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	

------------ Reorder Buffer----------
|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = -17 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 477
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P18  	| EXa  (P2): 0068 add P5, P3, P18  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P8 => MEM 1|	0080 add P23, P4, P18 => EXa|	
| ID   (P1): 0084 st P20, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P20, P21, P22	|0084 st P20, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 132 |
| REG[ 8] = 1600 | REG[ 9] = 6400 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 478
| WB   (P1): 0048 mul P16, P9, P1  	| WB   (P2): 0052 mul P14, P16 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P18 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P12 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0092 add P10, P9 #1	|0096 set P12 #0	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 132 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6528 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 479
| WB   (P1): 0056 add P18, P11, P14	| WB   (P2): 0060 add P8, P2, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P12 #0 => EXa|	
| ID   (P1): 0100 bez P12 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0100 bez P12 #36	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 7732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 480
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P12 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P12 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 7732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 481
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P12 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 7732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 97 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 482
| WB   (P1): 0064 ld P21, P8       	| WB   (P2): 0068 add P5, P3, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P20, P21, P22 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P18 = R10 |
| P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P20, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 10732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 107 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 483
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P20, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P20, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P15, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 10732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 204 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 484
| WB   (P1): 0076 add P20, P21, P22	| WB   (P2): 0080 add P23, P4, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P20, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P15 #4   	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 13732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 485
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P15, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 13732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 486
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P15, P10, P1 	| MEM3 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 13732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 487
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P15, P10, P1 	| MEM4 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P15 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P13, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 33 | REG[ 7] = 13732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 488
| WB   (P1): 0084 st P20, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P15 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P13  	| ID   (P2): 0064 ld P17, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	

------------ Reorder Buffer----------
|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 33 | REG[ 6] = 34 | REG[ 7] = 13732 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 489
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P12 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P15 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P13, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P13  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 0 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 490
| WB   (P1): 0100 bez P12 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P13, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P13 => EXa|	0068 add P9, P3, P13 => EXa|	
| ID   (P1): 0076 add P12, P17, P19	| ID   (P2): 0080 add P23, P4, P13 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P6	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	

------------ Reorder Buffer----------
|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = -16 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 491
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P13  	| EXa  (P2): 0068 add P9, P3, P13  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P6 => MEM 1|	0080 add P23, P4, P13 => EXa|	
| ID   (P1): 0084 st P12, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P12, P17, P19	|0084 st P12, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 136 |
| REG[ 8] = 1650 | REG[ 9] = 6600 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 492
| WB   (P1): 0048 mul P15, P10, P1 	| WB   (P2): 0052 mul P5, P15 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P13 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P16 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0092 add P14, P10 #1	|0096 set P16 #0	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 136 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6732 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 493
| WB   (P1): 0056 add P13, P11, P5 	| WB   (P2): 0060 add P6, P2, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P16 #0 => EXa|	
| ID   (P1): 0100 bez P16 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0100 bez P16 #36	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 7936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 494
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P16 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P16 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 7936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 495
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P16 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 7936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 46 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 496
| WB   (P1): 0064 ld P17, P6       	| WB   (P2): 0068 add P9, P3, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P12, P17, P19 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P12, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 10936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 118 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 497
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P12, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P12, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P18, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R14 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 10936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 164 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 498
| WB   (P1): 0076 add P12, P17, P19	| WB   (P2): 0080 add P23, P4, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P12, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P18 #4   	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 13936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 499
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P18, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 13936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 500
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P18, P14, P1 	| MEM3 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 13936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 501
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P18, P14, P1 	| MEM4 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P18 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P20, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 34 | REG[ 7] = 13936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 502
| WB   (P1): 0084 st P12, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P18 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P20  	| ID   (P2): 0064 ld P21, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	

------------ Reorder Buffer----------
|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 34 | REG[ 6] = 35 | REG[ 7] = 13936 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 503
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P16 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P18 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P20, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P20 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 0 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 504
| WB   (P1): 0100 bez P16 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P20, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P20 => EXa|	0068 add P10, P3, P20 => EXa|	
| ID   (P1): 0076 add P16, P21, P22	| ID   (P2): 0080 add P23, P4, P20 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P7	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	

------------ Reorder Buffer----------
|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = -15 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 505
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P20  	| EXa  (P2): 0068 add P10, P3, P20 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P7 => MEM 1|	0080 add P23, P4, P20 => EXa|	
| ID   (P1): 0084 st P16, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P16, P21, P22	|0084 st P16, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 140 |
| REG[ 8] = 1700 | REG[ 9] = 6800 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 506
| WB   (P1): 0048 mul P18, P14, P1 	| WB   (P2): 0052 mul P9, P18 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P20 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P15 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0092 add P5, P14 #1	|0096 set P15 #0	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 6936 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 507
| WB   (P1): 0056 add P20, P11, P9 	| WB   (P2): 0060 add P7, P2, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P15 #0 => EXa|	
| ID   (P1): 0100 bez P15 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0100 bez P15 #36	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 8140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 508
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P15 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P15 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 8140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 509
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P15 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 8140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 66 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 510
| WB   (P1): 0064 ld P21, P7       	| WB   (P2): 0068 add P10, P3, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P16, P21, P22 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P18 = R8 |
| P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P16, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 11140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 116 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 511
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P16, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P16, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P13, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 11140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 182 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 512
| WB   (P1): 0076 add P16, P21, P22	| WB   (P2): 0080 add P23, P4, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P16, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P13 #4  	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 14140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 513
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P13, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 14140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 514
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P13, P5, P1  	| MEM3 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 14140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 515
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P13, P5, P1  	| MEM4 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P13 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P12, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 35 | REG[ 7] = 14140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 516
| WB   (P1): 0084 st P16, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P13 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P12  	| ID   (P2): 0064 ld P17, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	

------------ Reorder Buffer----------
|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 35 | REG[ 6] = 36 | REG[ 7] = 14140 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 517
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P15 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P13 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P12, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P12 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 0 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 518
| WB   (P1): 0100 bez P15 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P12, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P12 => EXa|	0068 add P14, P3, P12 => EXa|	
| ID   (P1): 0076 add P15, P17, P19	| ID   (P2): 0080 add P23, P4, P12 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P8	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	

------------ Reorder Buffer----------
|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = -14 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 519
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P12  	| EXa  (P2): 0068 add P14, P3, P12 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P8 => MEM 1|	0080 add P23, P4, P12 => EXa|	
| ID   (P1): 0084 st P15, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P15, P17, P19	|0084 st P15, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 144 |
| REG[ 8] = 1750 | REG[ 9] = 7000 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 520
| WB   (P1): 0048 mul P13, P5, P1  	| WB   (P2): 0052 mul P10, P13 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P12 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P18 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0092 add P9, P5 #1	|0096 set P18 #0	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 144 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7140 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 521
| WB   (P1): 0056 add P12, P11, P10	| WB   (P2): 0060 add P8, P2, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P18 #0 => EXa|	
| ID   (P1): 0100 bez P18 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0100 bez P18 #36	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 8344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 522
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P18 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P18 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 8344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 523
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P18 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 8344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 34 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 524
| WB   (P1): 0064 ld P17, P8       	| WB   (P2): 0068 add P14, P3, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P15, P17, P19 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P15, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 11344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 62 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 525
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P15, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P15, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P20, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 11344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 96 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 526
| WB   (P1): 0076 add P15, P17, P19	| WB   (P2): 0080 add P23, P4, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P15, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P20 #4  	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 14344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 527
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P20, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 14344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 528
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P20, P9, P1  	| MEM3 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 14344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 529
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P20, P9, P1  	| MEM4 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P20 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P16, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 36 | REG[ 7] = 14344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 530
| WB   (P1): 0084 st P15, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P20 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P16  	| ID   (P2): 0064 ld P21, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	

------------ Reorder Buffer----------
|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 36 | REG[ 6] = 37 | REG[ 7] = 14344 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 531
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P18 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P20 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P16, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P16  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 0 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 532
| WB   (P1): 0100 bez P18 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P16, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P16 => EXa|	0068 add P5, P3, P16 => EXa|	
| ID   (P1): 0076 add P18, P21, P22	| ID   (P2): 0080 add P23, P4, P16 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P6	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	

------------ Reorder Buffer----------
|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = -13 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 533
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P16  	| EXa  (P2): 0068 add P5, P3, P16  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P6 => MEM 1|	0080 add P23, P4, P16 => EXa|	
| ID   (P1): 0084 st P18, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P18, P21, P22	|0084 st P18, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 148 |
| REG[ 8] = 1800 | REG[ 9] = 7200 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 534
| WB   (P1): 0048 mul P20, P9, P1  	| WB   (P2): 0052 mul P14, P20 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P16 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P13 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R7 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0092 add P10, P9 #1	|0096 set P13 #0	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 148 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7344 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 535
| WB   (P1): 0056 add P16, P11, P14	| WB   (P2): 0060 add P6, P2, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P13 #0 => EXa|	
| ID   (P1): 0100 bez P13 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0100 bez P13 #36	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 8548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 536
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P13 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P13 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 8548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 537
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P13 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 8548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 110 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 538
| WB   (P1): 0064 ld P21, P6       	| WB   (P2): 0068 add P5, P3, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P18, P21, P22 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P18 = R14 |
| P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P18, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 11548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 118 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 539
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P18, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P18, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P12, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R14 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 11548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 228 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 540
| WB   (P1): 0076 add P18, P21, P22	| WB   (P2): 0080 add P23, P4, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P18, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P12 #4   	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 14548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 541
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P12, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 14548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 542
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P12, P10, P1 	| MEM3 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 14548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 543
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P12, P10, P1 	| MEM4 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P12 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P15, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 37 | REG[ 7] = 14548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 544
| WB   (P1): 0084 st P18, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P12 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P15  	| ID   (P2): 0064 ld P17, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	

------------ Reorder Buffer----------
|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 37 | REG[ 6] = 38 | REG[ 7] = 14548 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 545
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P13 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P12 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P15, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P15  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 0 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 546
| WB   (P1): 0100 bez P13 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P15, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P15 => EXa|	0068 add P9, P3, P15 => EXa|	
| ID   (P1): 0076 add P13, P17, P19	| ID   (P2): 0080 add P23, P4, P15 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P7	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	

------------ Reorder Buffer----------
|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = -12 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 547
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P15  	| EXa  (P2): 0068 add P9, P3, P15  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P7 => MEM 1|	0080 add P23, P4, P15 => EXa|	
| ID   (P1): 0084 st P13, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P13, P17, P19	|0084 st P13, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P15, P11, P5	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 152 |
| REG[ 8] = 1850 | REG[ 9] = 7400 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 548
| WB   (P1): 0048 mul P12, P10, P1 	| WB   (P2): 0052 mul P5, P12 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P15 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P20 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0092 add P14, P10 #1	|0096 set P20 #0	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 152 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7548 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 549
| WB   (P1): 0056 add P15, P11, P5 	| WB   (P2): 0060 add P7, P2, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P20 #0 => EXa|	
| ID   (P1): 0100 bez P20 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0100 bez P20 #36	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 8752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 550
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P20 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P20 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P9, P3, P15	|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 8752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 551
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P20 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 8752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 58 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 552
| WB   (P1): 0064 ld P17, P7       	| WB   (P2): 0068 add P9, P3, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P13, P17, P19 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P13, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 11752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 113 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 553
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P13, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P13, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P16, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 11752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 171 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 554
| WB   (P1): 0076 add P13, P17, P19	| WB   (P2): 0080 add P23, P4, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P13, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P16 #4   	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 14752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 555
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P16, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 14752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 556
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P16, P14, P1 	| MEM3 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 14752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 557
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P16, P14, P1 	| MEM4 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P16 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P18, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 38 | REG[ 7] = 14752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 558
| WB   (P1): 0084 st P13, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P16 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P18  	| ID   (P2): 0064 ld P21, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	

------------ Reorder Buffer----------
|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 38 | REG[ 6] = 39 | REG[ 7] = 14752 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 559
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P20 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P16 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P18, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P18 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 0 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 560
| WB   (P1): 0100 bez P20 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P18, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P18 => EXa|	0068 add P10, P3, P18 => EXa|	
| ID   (P1): 0076 add P20, P21, P22	| ID   (P2): 0080 add P23, P4, P18 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P8	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	

------------ Reorder Buffer----------
|0048 mul P16, P14, P1	|0052 mul P9, P16 #4	|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = -11 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 561
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P18  	| EXa  (P2): 0068 add P10, P3, P18 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P8 => MEM 1|	0080 add P23, P4, P18 => EXa|	
| ID   (P1): 0084 st P20, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P20, P21, P22	|0084 st P20, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P18, P11, P9	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 156 |
| REG[ 8] = 1900 | REG[ 9] = 7600 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 562
| WB   (P1): 0048 mul P16, P14, P1 	| WB   (P2): 0052 mul P9, P16 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P18 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P12 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0092 add P5, P14 #1	|0096 set P12 #0	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 156 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7752 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 563
| WB   (P1): 0056 add P18, P11, P9 	| WB   (P2): 0060 add P8, P2, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P12 #0 => EXa|	
| ID   (P1): 0100 bez P12 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0100 bez P12 #36	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 8956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 564
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P12 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P12 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P10, P3, P18	|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 8956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 565
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P12 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 8956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 101 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 566
| WB   (P1): 0064 ld P21, P8       	| WB   (P2): 0068 add P10, P3, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P20, P21, P22 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P16 = R8 | P18 = R10 |
| P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P20, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 11956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 107 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 567
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P20, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P20, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P15, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 11956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 208 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 568
| WB   (P1): 0076 add P20, P21, P22	| WB   (P2): 0080 add P23, P4, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P20, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P15 #4  	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 14956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 569
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P15, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 14956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 570
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P15, P5, P1  	| MEM3 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 14956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 571
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P15, P5, P1  	| MEM4 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P15 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P13, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 39 | REG[ 7] = 14956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 572
| WB   (P1): 0084 st P20, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P15 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P13  	| ID   (P2): 0064 ld P17, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	

------------ Reorder Buffer----------
|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 39 | REG[ 6] = 40 | REG[ 7] = 14956 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 573
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P12 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P15 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P13, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P13 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 0 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 574
| WB   (P1): 0100 bez P12 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P13, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P13 => EXa|	0068 add P14, P3, P13 => EXa|	
| ID   (P1): 0076 add P12, P17, P19	| ID   (P2): 0080 add P23, P4, P13 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P6	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	

------------ Reorder Buffer----------
|0048 mul P15, P5, P1	|0052 mul P10, P15 #4	|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = -10 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 575
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P13  	| EXa  (P2): 0068 add P14, P3, P13 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P6 => MEM 1|	0080 add P23, P4, P13 => EXa|	
| ID   (P1): 0084 st P12, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P12, P17, P19	|0084 st P12, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P13, P11, P10	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 160 |
| REG[ 8] = 1950 | REG[ 9] = 7800 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 576
| WB   (P1): 0048 mul P15, P5, P1  	| WB   (P2): 0052 mul P10, P15 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P13 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P16 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0092 add P9, P5 #1	|0096 set P16 #0	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 7956 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 577
| WB   (P1): 0056 add P13, P11, P10	| WB   (P2): 0060 add P6, P2, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P16 #0 => EXa|	
| ID   (P1): 0100 bez P16 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0100 bez P16 #36	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 9160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 578
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P16 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P16 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P14, P3, P13	|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 9160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 579
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P16 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 9160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 67 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 580
| WB   (P1): 0064 ld P17, P6       	| WB   (P2): 0068 add P14, P3, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P12, P17, P19 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P12, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 12160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 98 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 581
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P12, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P12, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P18, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R7 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R14 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 12160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 165 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 582
| WB   (P1): 0076 add P12, P17, P19	| WB   (P2): 0080 add P23, P4, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P12, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P18 #4  	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 15160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 583
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P18, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 15160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 584
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P18, P9, P1  	| MEM3 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 15160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 585
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P18, P9, P1  	| MEM4 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P18 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P20, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 40 | REG[ 7] = 15160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 586
| WB   (P1): 0084 st P12, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P18 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P20  	| ID   (P2): 0064 ld P21, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	

------------ Reorder Buffer----------
|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 40 | REG[ 6] = 41 | REG[ 7] = 15160 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 587
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P16 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P18 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P20, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P20  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 0 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 588
| WB   (P1): 0100 bez P16 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P20, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P20 => EXa|	0068 add P5, P3, P20 => EXa|	
| ID   (P1): 0076 add P16, P21, P22	| ID   (P2): 0080 add P23, P4, P20 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P7	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	

------------ Reorder Buffer----------
|0048 mul P18, P9, P1	|0052 mul P14, P18 #4	|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = -9 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 589
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P20  	| EXa  (P2): 0068 add P5, P3, P20  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P7 => MEM 1|	0080 add P23, P4, P20 => EXa|	
| ID   (P1): 0084 st P16, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P16, P21, P22	|0084 st P16, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P20, P11, P14	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 164 |
| REG[ 8] = 2000 | REG[ 9] = 8000 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 590
| WB   (P1): 0048 mul P18, P9, P1  	| WB   (P2): 0052 mul P14, P18 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P20 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P15 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0092 add P10, P9 #1	|0096 set P15 #0	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 164 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8160 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 591
| WB   (P1): 0056 add P20, P11, P14	| WB   (P2): 0060 add P7, P2, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P15 #0 => EXa|	
| ID   (P1): 0100 bez P15 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0100 bez P15 #36	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 9364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 592
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P15 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P15 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P5, P3, P20	|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 9364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 593
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P15 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 9364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 85 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 594
| WB   (P1): 0064 ld P21, P7       	| WB   (P2): 0068 add P5, P3, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P16, P21, P22 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P12 = R14 | P14 = R9 | P15 = R7 | P16 = R14 | P18 = R8 |
| P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P16, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 12364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 34 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 595
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P16, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P16, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P13, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 12364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 119 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 596
| WB   (P1): 0076 add P16, P21, P22	| WB   (P2): 0080 add P23, P4, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P16, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P13 #4   	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 15364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 597
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P13, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 15364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 598
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P13, P10, P1 	| MEM3 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 15364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 599
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P13, P10, P1 	| MEM4 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P13 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P12, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 41 | REG[ 7] = 15364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 600
| WB   (P1): 0084 st P16, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P13 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P12  	| ID   (P2): 0064 ld P17, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	

------------ Reorder Buffer----------
|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 41 | REG[ 6] = 42 | REG[ 7] = 15364 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 601
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P15 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P13 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P12, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P12  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 0 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 602
| WB   (P1): 0100 bez P15 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P12, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P12 => EXa|	0068 add P9, P3, P12 => EXa|	
| ID   (P1): 0076 add P15, P17, P19	| ID   (P2): 0080 add P23, P4, P12 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P8	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	

------------ Reorder Buffer----------
|0048 mul P13, P10, P1	|0052 mul P5, P13 #4	|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = -8 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 603
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P12  	| EXa  (P2): 0068 add P9, P3, P12  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P8 => MEM 1|	0080 add P23, P4, P12 => EXa|	
| ID   (P1): 0084 st P15, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P15, P17, P19	|0084 st P15, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P12, P11, P5	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 168 |
| REG[ 8] = 2050 | REG[ 9] = 8200 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 604
| WB   (P1): 0048 mul P13, P10, P1 	| WB   (P2): 0052 mul P5, P13 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P12 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P18 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0092 add P14, P10 #1	|0096 set P18 #0	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 168 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8364 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 605
| WB   (P1): 0056 add P12, P11, P5 	| WB   (P2): 0060 add P8, P2, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P18 #0 => EXa|	
| ID   (P1): 0100 bez P18 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0100 bez P18 #36	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 9568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 606
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P18 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P18 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P9, P3, P12	|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 9568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 607
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P18 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 9568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 55 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 608
| WB   (P1): 0064 ld P17, P8       	| WB   (P2): 0068 add P9, P3, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P15, P17, P19 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P15, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 12568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 106 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 609
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P15, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P15, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P20, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 12568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 161 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 610
| WB   (P1): 0076 add P15, P17, P19	| WB   (P2): 0080 add P23, P4, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P15, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P20 #4   	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 15568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 611
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P20, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 15568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 612
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P20, P14, P1 	| MEM3 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 15568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 613
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P20, P14, P1 	| MEM4 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P20 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P16, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 42 | REG[ 7] = 15568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 614
| WB   (P1): 0084 st P15, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P20 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P16  	| ID   (P2): 0064 ld P21, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	

------------ Reorder Buffer----------
|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 42 | REG[ 6] = 43 | REG[ 7] = 15568 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 615
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P18 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P20 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P16, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P16 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 0 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 616
| WB   (P1): 0100 bez P18 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P16, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P16 => EXa|	0068 add P10, P3, P16 => EXa|	
| ID   (P1): 0076 add P18, P21, P22	| ID   (P2): 0080 add P23, P4, P16 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P6	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	

------------ Reorder Buffer----------
|0048 mul P20, P14, P1	|0052 mul P9, P20 #4	|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = -7 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 617
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P16  	| EXa  (P2): 0068 add P10, P3, P16 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P6 => MEM 1|	0080 add P23, P4, P16 => EXa|	
| ID   (P1): 0084 st P18, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P18, P21, P22	|0084 st P18, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P16, P11, P9	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 172 |
| REG[ 8] = 2100 | REG[ 9] = 8400 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 618
| WB   (P1): 0048 mul P20, P14, P1 	| WB   (P2): 0052 mul P9, P20 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P16 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P13 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R10 | P13 = R7 | P14 = R5 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0092 add P5, P14 #1	|0096 set P13 #0	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 172 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8568 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 619
| WB   (P1): 0056 add P16, P11, P9 	| WB   (P2): 0060 add P6, P2, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P13 #0 => EXa|	
| ID   (P1): 0100 bez P13 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0100 bez P13 #36	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 9772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 620
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P13 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P13 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P10, P3, P16	|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 9772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 621
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P13 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 9772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 52 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 622
| WB   (P1): 0064 ld P21, P6       	| WB   (P2): 0068 add P10, P3, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P18, P21, P22 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P13 = R7 | P14 = R5 | P15 = R14 | P16 = R10 | P18 = R14 |
| P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P18, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 12772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 43 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 623
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P18, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P18, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P12, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R14 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 12772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 95 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 624
| WB   (P1): 0076 add P18, P21, P22	| WB   (P2): 0080 add P23, P4, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P18, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P12 #4  	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 15772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 625
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P12, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 15772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 626
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P12, P5, P1  	| MEM3 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 15772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 627
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P12, P5, P1  	| MEM4 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P12 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P15, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P15, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 43 | REG[ 7] = 15772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 628
| WB   (P1): 0084 st P18, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P12 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P15  	| ID   (P2): 0064 ld P17, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R5 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	

------------ Reorder Buffer----------
|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 43 | REG[ 6] = 44 | REG[ 7] = 15772 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 629
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P13 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P12 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P15, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P15 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 0 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 630
| WB   (P1): 0100 bez P13 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P15, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P15 => EXa|	0068 add P14, P3, P15 => EXa|	
| ID   (P1): 0076 add P13, P17, P19	| ID   (P2): 0080 add P23, P4, P15 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P7	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	

------------ Reorder Buffer----------
|0048 mul P12, P5, P1	|0052 mul P10, P12 #4	|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = -6 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 631
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P15  	| EXa  (P2): 0068 add P14, P3, P15 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P7 => MEM 1|	0080 add P23, P4, P15 => EXa|	
| ID   (P1): 0084 st P13, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P13, P17, P19	|0084 st P13, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P15, P11, P10	|0060 add P7, P2, P15	|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 176 |
| REG[ 8] = 2150 | REG[ 9] = 8600 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 632
| WB   (P1): 0048 mul P12, P5, P1  	| WB   (P2): 0052 mul P10, P12 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P15 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P20 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0092 add P9, P5 #1	|0096 set P20 #0	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 176 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8772 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 633
| WB   (P1): 0056 add P15, P11, P10	| WB   (P2): 0060 add P7, P2, P15  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P20 #0 => EXa|	
| ID   (P1): 0100 bez P20 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	|0100 bez P20 #36	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 9976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 634
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P20 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P20 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0064 ld P17, P7	|0068 add P14, P3, P15	|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 9976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 635
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P20 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P13, P17, P19	|0084 st P13, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 9976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 100 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 636
| WB   (P1): 0064 ld P17, P7       	| WB   (P2): 0068 add P14, P3, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P13, P17, P19 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R7 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P13, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P13, P17, P19	|0080 add P23, P4, P15	|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 12976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 46 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 637
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P13, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P13, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P16, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R7 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 12976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 146 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 638
| WB   (P1): 0076 add P13, P17, P19	| WB   (P2): 0080 add P23, P4, P15 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P13, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P16 #4  	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 15976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 639
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P16, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 15976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 640
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P16, P9, P1  	| MEM3 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P16 #4	

------------ Reorder Buffer----------
|0084 st P13, P23	|0088 add P6, P8 #1	|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 15976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 641
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P16, P9, P1  	| MEM4 (P1): 0084 st P13, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P16 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P18, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P18, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P20 #0	|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 44 | REG[ 7] = 15976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 642
| WB   (P1): 0084 st P13, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P16 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P18  	| ID   (P2): 0064 ld P21, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	

------------ Reorder Buffer----------
|0100 bez P20 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 44 | REG[ 6] = 45 | REG[ 7] = 15976 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 643
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P20 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P16 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P18, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P18  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R7 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 0 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 644
| WB   (P1): 0100 bez P20 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P18, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P18 => EXa|	0068 add P5, P3, P18 => EXa|	
| ID   (P1): 0076 add P20, P21, P22	| ID   (P2): 0080 add P23, P4, P18 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P8	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	

------------ Reorder Buffer----------
|0048 mul P16, P9, P1	|0052 mul P14, P16 #4	|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = -5 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 645
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P18  	| EXa  (P2): 0068 add P5, P3, P18  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P8 => MEM 1|	0080 add P23, P4, P18 => EXa|	
| ID   (P1): 0084 st P20, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R8 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P20, P21, P22	|0084 st P20, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P18, P11, P14	|0060 add P8, P2, P18	|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 180 |
| REG[ 8] = 2200 | REG[ 9] = 8800 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 646
| WB   (P1): 0048 mul P16, P9, P1  	| WB   (P2): 0052 mul P14, P16 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P18 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P12 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P15 = R10 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0092 add P10, P9 #1	|0096 set P12 #0	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 8976 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 647
| WB   (P1): 0056 add P18, P11, P14	| WB   (P2): 0060 add P8, P2, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P12 #0 => EXa|	
| ID   (P1): 0100 bez P12 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	|0100 bez P12 #36	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 10180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 648
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P12 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P12 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0064 ld P21, P8	|0068 add P5, P3, P18	|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 10180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 649
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P12 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P17 = R12 |
| P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P20, P21, P22	|0084 st P20, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 10180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 121 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 650
| WB   (P1): 0064 ld P21, P8       	| WB   (P2): 0068 add P5, P3, P18  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P20, P21, P22 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P12 = R7 | P13 = R14 | P14 = R9 | P16 = R8 | P18 = R10 |
| P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P20, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P20, P21, P22	|0080 add P23, P4, P18	|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 13180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 80 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 651
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P20, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P20, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P15, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R14 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 13180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 201 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 652
| WB   (P1): 0076 add P20, P21, P22	| WB   (P2): 0080 add P23, P4, P18 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P20, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P15 #4   	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 16180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 653
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P15, P10, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 16180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 654
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P15, P10, P1 	| MEM3 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P5, P15 #4	

------------ Reorder Buffer----------
|0084 st P20, P23	|0088 add P7, P6 #1	|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 16180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 655
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P15, P10, P1 	| MEM4 (P1): 0084 st P20, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P5, P15 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P13, P11, P5 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P13, P11, P5	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P12 #0	|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 45 | REG[ 7] = 16180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 656
| WB   (P1): 0084 st P20, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P5, P15 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P13  	| ID   (P2): 0064 ld P17, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	

------------ Reorder Buffer----------
|0100 bez P12 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 45 | REG[ 6] = 46 | REG[ 7] = 16180 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 657
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P12 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P5, P15 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P13, P11, P5 => EXa|	
| ID   (P1): 0068 add P9, P3, P13  	| ID   (P2): 0072 ld P19, P9       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R7 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 0 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 658
| WB   (P1): 0100 bez P12 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P13, P11, P5 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P13 => EXa|	0068 add P9, P3, P13 => EXa|	
| ID   (P1): 0076 add P12, P17, P19	| ID   (P2): 0080 add P23, P4, P13 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P6	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	

------------ Reorder Buffer----------
|0048 mul P15, P10, P1	|0052 mul P5, P15 #4	|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = -4 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 659
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P13  	| EXa  (P2): 0068 add P9, P3, P13  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P6 => MEM 1|	0080 add P23, P4, P13 => EXa|	
| ID   (P1): 0084 st P12, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R9 | P15 = R8 |
| P16 = R8 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P9	|0076 add P12, P17, P19	|0084 st P12, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P13, P11, P5	|0060 add P6, P2, P13	|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 184 |
| REG[ 8] = 2250 | REG[ 9] = 9000 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 660
| WB   (P1): 0048 mul P15, P10, P1 	| WB   (P2): 0052 mul P5, P15 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P13 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P9 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P14, P10 #1  	| ID   (P2): 0096 set P16 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R10 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0092 add P14, P10 #1	|0096 set P16 #0	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 184 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9180 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 661
| WB   (P1): 0056 add P13, P11, P5 	| WB   (P2): 0060 add P6, P2, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P9       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P14, P10 #1 => EXa|	0096 set P16 #0 => EXa|	
| ID   (P1): 0100 bez P16 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	|0100 bez P16 #36	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 10384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 662
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P14, P10 #1  	| EXa  (P2): 0096 set P16 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P16 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0064 ld P17, P6	|0068 add P9, P3, P13	|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 10384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 663
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P16 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P12, P17, P19	|0084 st P12, P23	

------------ Reorder Buffer----------
|0072 ld P19, P9	|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 10384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 13 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 664
| WB   (P1): 0064 ld P17, P6       	| WB   (P2): 0068 add P9, P3, P13  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P9       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P12, P17, P19 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 | P16 = R7 |
| P17 = R12 | P19 = R13 | P20 = R14 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P12, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P12, P17, P19	|0080 add P23, P4, P13	|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 13384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 58 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 665
| WB   (P1): 0072 ld P19, P9       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P12, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P12, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P18, P14, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R7 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R14 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 13384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 71 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 666
| WB   (P1): 0076 add P12, P17, P19	| WB   (P2): 0080 add P23, P4, P13 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P12, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P9, P18 #4   	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 16384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 667
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P8 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P18, P14, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 16384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 668
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P8 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P18, P14, P1 	| MEM3 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P9, P18 #4	

------------ Reorder Buffer----------
|0084 st P12, P23	|0088 add P8, P7 #1	|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 16384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 669
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P18, P14, P1 	| MEM4 (P1): 0084 st P12, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P9, P18 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P20, P11, P9 
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P20, P11, P9	

------------ Reorder Buffer----------
|0092 add P14, P10 #1	|0096 set P16 #0	|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 46 | REG[ 7] = 16384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 670
| WB   (P1): 0084 st P12, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P9, P18 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P7, P2, P20  	| ID   (P2): 0064 ld P21, P7       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R5 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	

------------ Reorder Buffer----------
|0100 bez P16 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 46 | REG[ 6] = 47 | REG[ 7] = 16384 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 671
| WB   (P1): 0092 add P14, P10 #1  	| WB   (P2): 0096 set P16 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P9, P18 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P20, P11, P9 => EXa|	
| ID   (P1): 0068 add P10, P3, P20 	| ID   (P2): 0072 ld P22, P10      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R7 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	

------------ Reorder Buffer----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 0 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 672
| WB   (P1): 0100 bez P16 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P20, P11, P9 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P7, P2, P20 => EXa|	0068 add P10, P3, P20 => EXa|	
| ID   (P1): 0076 add P16, P21, P22	| ID   (P2): 0080 add P23, P4, P20 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P7	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	

------------ Reorder Buffer----------
|0048 mul P18, P14, P1	|0052 mul P9, P18 #4	|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = -3 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 673
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0044 mul P11, P8 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P7, P2, P20  	| EXa  (P2): 0068 add P10, P3, P20 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P7 => MEM 1|	0080 add P23, P4, P20 => EXa|	
| ID   (P1): 0084 st P16, P23      	| ID   (P2): 0088 add P6, P8 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R8 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P10	|0076 add P16, P21, P22	|0084 st P16, P23	|0088 add P6, P8 #1	

------------ Reorder Buffer----------
|0056 add P20, P11, P9	|0060 add P7, P2, P20	|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 188 |
| REG[ 8] = 2300 | REG[ 9] = 9200 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 674
| WB   (P1): 0048 mul P18, P14, P1 	| WB   (P2): 0052 mul P9, P18 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P20 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P10 => MEM 1|	0088 add P6, P8 #1 => EXa|	
| ID   (P1): 0092 add P5, P14 #1   	| ID   (P2): 0096 set P15 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R10 | P14 = R5 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0092 add P5, P14 #1	|0096 set P15 #0	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 188 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9384 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 675
| WB   (P1): 0056 add P20, P11, P9 	| WB   (P2): 0060 add P7, P2, P20  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P6, P8 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P10      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P5, P14 #1 => EXa|	0096 set P15 #0 => EXa|	
| ID   (P1): 0100 bez P15 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	|0100 bez P15 #36	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 10588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 676
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P5, P14 #1   	| EXa  (P2): 0096 set P15 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P15 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0064 ld P21, P7	|0068 add P10, P3, P20	|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 10588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 677
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P15 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P7       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P17 = R12 |
| P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P16, P21, P22	|0084 st P16, P23	

------------ Reorder Buffer----------
|0072 ld P22, P10	|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 10588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 53 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 678
| WB   (P1): 0064 ld P21, P7       	| WB   (P2): 0068 add P10, P3, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P10      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P16, P21, P22 => EXa|	
| ID   (P1): 0036 sub P7, P6, P1   	| ID   (P2): 0040 bgez P7 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P12 = R14 | P14 = R5 | P15 = R7 | P16 = R14 | P18 = R8 |
| P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P16, P23	|0036 sub P7, P6, P1	|0040 bgez P7 #28	

------------ Reorder Buffer----------
|0076 add P16, P21, P22	|0080 add P23, P4, P20	|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 13588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 47 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 679
| WB   (P1): 0072 ld P22, P10      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P16, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P16, P23 => MEM 1|	0036 sub P7, P6, P1 => EXa|	
| ID   (P1): 0044 mul P11, P6 #4   	| ID   (P2): 0048 mul P13, P5, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R7 | P11 = R7 | P12 = R14 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 13588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 100 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 680
| WB   (P1): 0076 add P16, P21, P22	| WB   (P2): 0080 add P23, P4, P20 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P7, P6, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P16, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P7 #28 => Cond|	0044 mul P11, P6 #4 => EXb 1|	
| ID   (P1): 0052 mul P10, P13 #4  	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 16588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 681
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P7 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P6 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P13, P5, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 16588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 682
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P6 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P13, P5, P1  	| MEM3 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P10, P13 #4	

------------ Reorder Buffer----------
|0084 st P16, P23	|0088 add P6, P8 #1	|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 16588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 683
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P13, P5, P1  	| MEM4 (P1): 0084 st P16, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P10, P13 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P12, P11, P10
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R6 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P12, P11, P10	

------------ Reorder Buffer----------
|0092 add P5, P14 #1	|0096 set P15 #0	|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 47 | REG[ 7] = 16588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 684
| WB   (P1): 0084 st P16, P23      	| WB   (P2): 0088 add P6, P8 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P10, P13 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P8, P2, P12  	| ID   (P2): 0064 ld P17, P8       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R5 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	

------------ Reorder Buffer----------
|0100 bez P15 #36	|0036 sub P7, P6, P1	|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 47 | REG[ 6] = 48 | REG[ 7] = 16588 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 685
| WB   (P1): 0092 add P5, P14 #1   	| WB   (P2): 0096 set P15 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P10, P13 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P12, P11, P10 => EXa|	
| ID   (P1): 0068 add P14, P3, P12 	| ID   (P2): 0072 ld P19, P14      
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R7 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	

------------ Reorder Buffer----------
|0040 bgez P7 #28	|0044 mul P11, P6 #4	|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 0 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 686
| WB   (P1): 0100 bez P15 #36      	| WB   (P2): 0036 sub P7, P6, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P12, P11, P10	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P8, P2, P12 => EXa|	0068 add P14, P3, P12 => EXa|	
| ID   (P1): 0076 add P15, P17, P19	| ID   (P2): 0080 add P23, P4, P12 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R7 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P17, P8	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	

------------ Reorder Buffer----------
|0048 mul P13, P5, P1	|0052 mul P10, P13 #4	|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = -2 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 687
| WB   (P1): 0040 bgez P7 #28      	| WB   (P2): 0044 mul P11, P6 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P8, P2, P12  	| EXa  (P2): 0068 add P14, P3, P12 	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P17, P8 => MEM 1|	0080 add P23, P4, P12 => EXa|	
| ID   (P1): 0084 st P15, P23      	| ID   (P2): 0088 add P7, P6 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R9 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R8 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P19, P14	|0076 add P15, P17, P19	|0084 st P15, P23	|0088 add P7, P6 #1	

------------ Reorder Buffer----------
|0056 add P12, P11, P10	|0060 add P8, P2, P12	|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 192 |
| REG[ 8] = 2350 | REG[ 9] = 9400 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 688
| WB   (P1): 0048 mul P13, P5, P1  	| WB   (P2): 0052 mul P10, P13 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P12 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P17, P8       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P19, P14 => MEM 1|	0088 add P7, P6 #1 => EXa|	
| ID   (P1): 0092 add P9, P5 #1    	| ID   (P2): 0096 set P18 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R10 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0092 add P9, P5 #1	|0096 set P18 #0	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 192 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9588 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 689
| WB   (P1): 0056 add P12, P11, P10	| WB   (P2): 0060 add P8, P2, P12  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P7, P6 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P19, P14      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P9, P5 #1 => EXa|	0096 set P18 #0 => EXa|	
| ID   (P1): 0100 bez P18 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	|0100 bez P18 #36	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 10792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 690
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P9, P5 #1    	| EXa  (P2): 0096 set P18 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P18 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0064 ld P17, P8	|0068 add P14, P3, P12	|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 10792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 691
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P18 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P17, P8       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P15, P17, P19	|0084 st P15, P23	

------------ Reorder Buffer----------
|0072 ld P19, P14	|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 10792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 46 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 692
| WB   (P1): 0064 ld P17, P8       	| WB   (P2): 0068 add P14, P3, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P19, P14      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P15, P17, P19 => EXa|	
| ID   (P1): 0036 sub P8, P7, P1   	| ID   (P2): 0040 bgez P8 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 | P16 = R14 |
| P17 = R12 | P18 = R7 | P19 = R13 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P15, P23	|0036 sub P8, P7, P1	|0040 bgez P8 #28	

------------ Reorder Buffer----------
|0076 add P15, P17, P19	|0080 add P23, P4, P12	|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 13792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 89 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 693
| WB   (P1): 0072 ld P19, P14      	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P15, P17, P19	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P15, P23 => MEM 1|	0036 sub P8, P7, P1 => EXa|	
| ID   (P1): 0044 mul P11, P7 #4   	| ID   (P2): 0048 mul P20, P9, P1  
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R7 | P15 = R14 |
| P16 = R14 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 13792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 135 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 694
| WB   (P1): 0076 add P15, P17, P19	| WB   (P2): 0080 add P23, P4, P12 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P8, P7, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P15, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P8 #28 => Cond|	0044 mul P11, P7 #4 => EXb 1|	
| ID   (P1): 0052 mul P14, P20 #4  	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 16792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 695
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P8 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0044 mul P11, P7 #4   	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0048 mul P20, P9, P1 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0068 add R7, R3, R10  	| IF   (P2): 0072 ld R13, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 16792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 696
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0044 mul P11, P7 #4   	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0048 mul P20, P9, P1  	| MEM3 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0052 mul P14, P20 #4	

------------ Reorder Buffer----------
|0084 st P15, P23	|0088 add P7, P6 #1	|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 16792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 697
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0048 mul P20, P9, P1  	| MEM4 (P1): 0084 st P15, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0052 mul P14, P20 #4 => EXb 1|	
| ID   (P1):                       	| ID   (P2): 0056 add P16, P11, P14
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0076 add R14, R12, R13
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R6 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0068 add R7, R3, R10	|0072 ld R13, R7	

------------ Reserve Station ----------
|0056 add P16, P11, P14	

------------ Reorder Buffer----------
|0092 add P9, P5 #1	|0096 set P18 #0	|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 48 | REG[ 7] = 16792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 698
| WB   (P1): 0084 st P15, P23      	| WB   (P2): 0088 add P7, P6 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1): 0052 mul P14, P20 #4  	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0060 add P6, P2, P16  	| ID   (P2): 0064 ld P21, P6       
| IF   (P1): 0076 add R14, R12, R13	| IF   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R5 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0076 add R14, R12, R13	|0080 add R7, R4, R10	

------------ Reserve Station ----------
|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	

------------ Reorder Buffer----------
|0100 bez P18 #36	|0036 sub P8, P7, P1	|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 48 | REG[ 6] = 49 | REG[ 7] = 16792 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 699
| WB   (P1): 0092 add P9, P5 #1    	| WB   (P2): 0096 set P18 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1): 0052 mul P14, P20 #4  	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0056 add P16, P11, P14 => EXa|	
| ID   (P1): 0068 add P5, P3, P16  	| ID   (P2): 0072 ld P22, P5       
| IF   (P1): 0084 st R14, R7       	| IF   (P2): 0088 add R6, R6, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R7 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------
|0084 st R14, R7	|0088 add R6, R6, #1	

------------ Reserve Station ----------
|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	

------------ Reorder Buffer----------
|0040 bgez P8 #28	|0044 mul P11, P7 #4	|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 0 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 700
| WB   (P1): 0100 bez P18 #36      	| WB   (P2): 0036 sub P8, P7, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add P16, P11, P14	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0060 add P6, P2, P16 => EXa|	0068 add P5, P3, P16 => EXa|	
| ID   (P1): 0076 add P18, P21, P22	| ID   (P2): 0080 add P23, P4, P16 
| IF   (P1): 0092 add R5, R5, #1   	| IF   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R7 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0092 add R5, R5, #1	|0096 set R7, #0	

------------ Reserve Station ----------
|0064 ld P21, P6	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	

------------ Reorder Buffer----------
|0048 mul P20, P9, P1	|0052 mul P14, P20 #4	|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = -1 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 701
| WB   (P1): 0040 bgez P8 #28      	| WB   (P2): 0044 mul P11, P7 #4   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add P6, P2, P16  	| EXa  (P2): 0068 add P5, P3, P16  	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0064 ld P21, P6 => MEM 1|	0080 add P23, P4, P16 => EXa|	
| ID   (P1): 0084 st P18, P23      	| ID   (P2): 0088 add P8, P7 #1    
| IF   (P1): 0100 bez R7, #0036    	| IF   (P2): 0104 ret              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R9 | P11 = R7 | P12 = R10 | P13 = R8 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0100 bez R7, #0036	|0104 ret	

------------ Reserve Station ----------
|0072 ld P22, P5	|0076 add P18, P21, P22	|0084 st P18, P23	|0088 add P8, P7 #1	

------------ Reorder Buffer----------
|0056 add P16, P11, P14	|0060 add P6, P2, P16	|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 196 |
| REG[ 8] = 2400 | REG[ 9] = 9600 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 702
| WB   (P1): 0048 mul P20, P9, P1  	| WB   (P2): 0052 mul P14, P20 #4  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add P23, P4, P16 	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0064 ld P21, P6       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0072 ld P22, P5 => MEM 1|	0088 add P8, P7 #1 => EXa|	
| ID   (P1): 0092 add P10, P9 #1   	| ID   (P2): 0096 set P13 #0       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R10 | P13 = R7 | P14 = R9 | P15 = R14 |
| P16 = R10 | P17 = R12 | P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0092 add P10, P9 #1	|0096 set P13 #0	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 196 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9792 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 703
| WB   (P1): 0056 add P16, P11, P14	| WB   (P2): 0060 add P6, P2, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add P8, P7 #1    	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0072 ld P22, P5       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0092 add P10, P9 #1 => EXa|	0096 set P13 #0 => EXa|	
| ID   (P1): 0100 bez P13 #36      	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	|0100 bez P13 #36	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 10996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 704
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add P10, P9 #1   	| EXa  (P2): 0096 set P13 #0       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0100 bez P13 #36 => Cond|	
| ID   (P1):                       	| ID   (P2): 0104 ret              
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0064 ld P21, P6	|0068 add P5, P3, P16	|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 10996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 705
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez P13 #36      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0064 ld P21, P6       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P17 = R12 |
| P18 = R14 | P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0076 add P18, P21, P22	|0084 st P18, P23	

------------ Reorder Buffer----------
|0072 ld P22, P5	|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 10996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 52 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 706
| WB   (P1): 0064 ld P21, P6       	| WB   (P2): 0068 add P5, P3, P16  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0072 ld P22, P5       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0076 add P18, P21, P22 => EXa|	
| ID   (P1): 0036 sub P6, P8, P1   	| ID   (P2): 0040 bgez P6 #28      
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P15 = R14 | P16 = R10 | P18 = R14 |
| P19 = R13 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0084 st P18, P23	|0036 sub P6, P8, P1	|0040 bgez P6 #28	

------------ Reorder Buffer----------
|0076 add P18, P21, P22	|0080 add P23, P4, P16	|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 13996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 74 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 707
| WB   (P1): 0072 ld P22, P5       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add P18, P21, P22	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0084 st P18, P23 => MEM 1|	0036 sub P6, P8, P1 => EXa|	
| ID   (P1): 0044 mul P11, P8 #4   	| ID   (P2): 0048 mul P12, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R14 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 13996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 126 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 708
| WB   (P1): 0076 add P18, P21, P22	| WB   (P2): 0080 add P23, P4, P16 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub P6, P8, P1   	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1): 0084 st P18, P23      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0040 bgez P6 #28 => Cond|	0044 mul P11, P8 #4 => EXb 1|	
| ID   (P1): 0052 mul P5, P12 #4   	| ID   (P2): 0056 add P15, P11, P5 
| IF   (P1): 0060 add R7, R2, R10  	| IF   (P2): 0064 ld R12, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R9 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P15 = R10 |
| P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------
|0060 add R7, R2, R10	|0064 ld R12, R7	

------------ Reserve Station ----------
|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0044 mul P11, P8 #4	|0048 mul P12, P10, P1	|0052 mul P5, P12 #4	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 16996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 709
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez P6 #28      	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0028 sub R7, R0, R5   	| IF   (P2): 0032 blez R7, #0104   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 |
| P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 16996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 710
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0028 sub P5, P0, P10  	| ID   (P2): 0032 blez P5 #104     
| IF   (P1): 0036 sub R7, R6, R1   	| IF   (P2): 0040 bgez R7, #0028   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P13 = R7 | P14 = R9 | P16 = R10 | P18 = R14 | P20 = R8 |
| P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0028 sub P5, P0, P10	|0032 blez P5 #104	

------------ Reorder Buffer----------
|0084 st P18, P23	|0088 add P8, P7 #1	|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0028 sub P5, P0, P10	|0032 blez P5 #104	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 16996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 711
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1): 0084 st P18, P23      |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0028 sub P5, P0, P10 => EXa|	
| ID   (P1): 0036 sub P11, P8, P1  	| ID   (P2): 0040 bgez P11 #28     
| IF   (P1): 0044 mul R7, R6, #4   	| IF   (P2): 0048 mul R8, R5, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R6 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P13 = R7 | P14 = R9 | P16 = R10 | P18 = R14 |
| P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0032 blez P5 #104	|0036 sub P11, P8, P1	|0040 bgez P11 #28	

------------ Reorder Buffer----------
|0092 add P10, P9 #1	|0096 set P13 #0	|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0028 sub P5, P0, P10	|0032 blez P5 #104	|0036 sub P11, P8, P1	|0040 bgez P11 #28	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 49 | REG[ 7] = 16996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 712
| WB   (P1): 0084 st P18, P23      	| WB   (P2): 0088 add P8, P7 #1    
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 sub P5, P0, P10  	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0032 blez P5 #104 => Cond|	0036 sub P11, P8, P1 => EXa|	
| ID   (P1): 0044 mul P7, P8 #4    	| ID   (P2): 0048 mul P12, P10, P1 
| IF   (P1): 0052 mul R9, R8, #4   	| IF   (P2): 0056 add R10, R7, R9  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P7 = R7 | P8 = R6 | P9 = R5 | P10 = R5 | P11 = R7 | P12 = R8 | P13 = R7 | P14 = R9 | P16 = R10 |
| P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 | P23 = R7 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0040 bgez P11 #28	|0044 mul P7, P8 #4	|0048 mul P12, P10, P1	

------------ Reorder Buffer----------
|0100 bez P13 #36	|0036 sub P6, P8, P1	|0040 bgez P6 #28	|0028 sub P5, P0, P10	|0032 blez P5 #104	|0036 sub P11, P8, P1	|0040 bgez P11 #28	|0044 mul P7, P8 #4	|0048 mul P12, P10, P1	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 49 | REG[ 6] = 50 | REG[ 7] = 16996 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 713
| WB   (P1): 0092 add P10, P9 #1   	| WB   (P2): 0096 set P13 #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0032 blez P5 #104     	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1): 0104 ret              	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P8 = R6 | P10 = R5 | P11 = R7 | P13 = R7 | P14 = R9 | P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 |
| P22 = R13 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0040 bgez P6 #28	|0028 sub P5, P0, P10	|0032 blez P5 #104	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 50 | REG[ 6] = 50 | REG[ 7] = 0 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 714
| WB   (P1): 0100 bez P13 #36      	| WB   (P2): 0036 sub P6, P8, P1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1): 0104 ret              	| ID   (P2):                       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P6 = R7 | P8 = R6 | P10 = R5 | P11 = R7 | P14 = R9 | P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 |
|
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------
|0104 ret	

------------ Reorder Buffer----------
|0032 blez P5 #104	|0104 ret	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 50 | REG[ 6] = 50 | REG[ 7] = 0 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 715
| WB   (P1): 0040 bgez P6 #28      	| WB   (P2): 0028 sub P5, P0, P10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  0104 ret => Cond|	
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P8 = R6 | P10 = R5 | P11 = R7 | P14 = R9 | P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------
|0104 ret	
------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 50 | REG[ 6] = 50 | REG[ 7] = 0 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 716
| WB   (P1): 0032 blez P5 #104     	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0104 ret              	| EXa  (P1):                       	| EXa  (P2):                       	| EXb2 (P1):                       	| MEM4 (P1):                       |
|                                   |                                   |                                   | EXb1 (P1):                       	| MEM3 (P1):                       |
|                                   |                                   |                                   |                                   | MEM2 (P1):                       |
|                                   |                                   |                                   |                                   | MEM1 (P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Issued:  
| ID   (P1):                       	| ID   (P2):                       
| IF   (P1):                       	| IF   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P8 = R6 | P10 = R5 | P11 = R7 | P14 = R9 | P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 50 | REG[ 6] = 50 | REG[ 7] = 0 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------

====================================================================
Clock Cycle #: 717
| WB   (P1): 0104 ret              	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Rename Map ----------
| P0 = R0 | P1 = R1 | P2 = R2 | P3 = R3 | P4 = R4 | P5 = R7 | P8 = R6 | P10 = R5 | P11 = R7 | P14 = R9 | P16 = R10 | P18 = R14 | P20 = R8 | P21 = R12 | P22 = R13 |
------------ Fetch Queue Buffer----------


------------ Reserve Station ----------


------------ Reorder Buffer----------

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
| REG[ 0] = 50 | REG[ 1] = 50 | REG[ 2] = 1000 | REG[ 3] = 4000 | REG[ 4] = 7000 | REG[ 5] = 50 | REG[ 6] = 50 | REG[ 7] = 0 |
| REG[ 8] = 2450 | REG[ 9] = 9800 | REG[10] = 9996 | REG[11] = 0 | REG[12] = 113 | REG[13] = 108 | REG[14] = 221 | REG[15] = 0 |
--------------------------------------------------------------------------------
(CPU) >> Simulation Complete
Number of pipeline stalls due to the full fetch queue: 198 
Number of ID stage stalls due to the full reservation station: 3 
Number of ID stage stalls due to the full reorder buffer: 248 
