|--------------------------------------------------------------|
|- ispLEVER Classic 2.0.00.17.20.15 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  untitled
Project Path         :  C:\Users\Richie\Desktop\4 semestre\DSD\ha
Project Fitted on    :  Fri Jun 16 17:54:36 2017

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_VHDL


// Project 'untitled' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.02 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                3
Total Logic Functions           36
  Total Output Pins             10
  Total Bidir I/O Pins          22
  Total Buried Nodes            4
Total Flip-Flops                11
  Total D Flip-Flops            4
  Total T Flip-Flops            7
  Total Latches                 0
Total Product Terms             55

Total Reserved Pins             0
Total Locked Pins               11
Total Locked Nodes              0

Total Unique Output Enables     1
Total Unique Clocks             1
Total Unique Clock Enables      1
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               2


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       33     61    -->    35
Logic Functions                   256       36    220    -->    14
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576       34    542    -->     5
Logical Product Terms            1280       44   1236    -->     3
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256       36    220    -->    14

Control Product Terms:
  GLB Clock/Clock Enables          16        4     12    -->    25
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        0    256    -->     0
  Macrocell Clock Enables         256        8    248    -->     3
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        0    256    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               356       14    342    -->     3
  GRP from IFB                     ..        3     ..    -->    ..
    (from input signals)           ..        3     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       11     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      0     0     0      1/6      0    2      0             14        0        2
  GLB    B      0     0     0      3/6      0    3      0             13        0        3
  GLB    C      0     0     0      3/6      0    2      0             14        0        2
  GLB    D      0     0     0      2/6      0    2      0             14        0        2
-------------------------------------------------------------------------------------------
  GLB    E      0     0     0      2/6      0    2      0             14        0        2
  GLB    F      0     0     0      1/6      0    1      0             15        0        1
  GLB    G      0     0     0      1/6      0    1      0             15        0        1
  GLB    H      0     0     0      1/6      0    1      0             15        0        1
-------------------------------------------------------------------------------------------
  GLB    I      0     0     0      1/6      0    1      0             15        0        1
  GLB    J      0     0     0      1/6      0    1      0             15        0        1
  GLB    K      5     3     8      3/6      0    3      0             13        5        3
  GLB    L      1    13    14      6/6      0    6      0             10       24        6
-------------------------------------------------------------------------------------------
  GLB    M      0     0     0      4/6      0    2      0             14        0        2
  GLB    N      1     5     6      1/6      0    3      0             13        5        3
  GLB    O      0     0     0      2/6      0    2      0             14        0        2
  GLB    P      0     6     6      1/6      0    4      0             12       10        4
-------------------------------------------------------------------------------------------
TOTALS:         7    27    34     33/96     0   36      0            220       44       36

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   0      0         0      0      0      0      0
  GLB    J   0      0         0      0      0      0      0
  GLB    K   1      0         0      2      0      0      0
  GLB    L   1      0         0      6      0      0      0
------------------------------------------------------------------------------
  GLB    M   0      0         0      0      0      0      0
  GLB    N   1      0         0      0      0      0      0
  GLB    O   0      0         0      0      0      0      0
  GLB    P   1      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
--------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |    *   |LVCMOS18         | Input |clk         |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |LVCMOS18         |Tri-Out|displayd_3_ |
9     |  I_O  |   0  |C2  |        |LVCMOS18         |Tri-Out|displayu_2_ |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |LVCMOS18         |Tri-Out|displayu_0_ |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |LVCMOS18         |Tri-Out|displayd_1_ |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |LVCMOS18         |Tri-Out|decenas_1_  |
22    |  I_O  |   0  |E4  |        |LVCMOS18         |Tri-Out|unidades_0_ |
23    |  I_O  |   0  |E6  |        |                 |       |            |
24    |  I_O  |   0  |E8  |        |                 |       |            |
25    |  I_O  |   0  |E10 |        |                 |       |            |
26    |  I_O  |   0  |E12 |        |                 |       |            |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |        |LVCMOS18         |Tri-Out|decenas_0_  |
29    |  I_O  |   0  |F4  |        |                 |       |            |
30    |  I_O  |   0  |F6  |        |                 |       |            |
31    |  I_O  |   0  |F8  |        |                 |       |            |
32    |  I_O  |   0  |F10 |        |                 |       |            |
33    |  I_O  |   0  |F12 |        |                 |       |            |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |        |                 |       |            |
40    |  I_O  |   0  |G10 |        |                 |       |            |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |        |LVCMOS18         |Tri-Out|displayd_4_ |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |        |                 |       |            |
49    |  I_O  |   0  |H10 |        |                 |       |            |
50    |  I_O  |   0  |H8  |        |                 |       |            |
51    |  I_O  |   0  |H6  |        |                 |       |            |
52    |  I_O  |   0  |H4  |        |                 |       |            |
53    |  I_O  |   0  |H2  |        |LVCMOS18         |Tri-Out|displayd_6_ |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |        |LVCMOS18         |Tri-Out|displayu_5_ |
59    |  I_O  |   1  |I4  |        |                 |       |            |
60    |  I_O  |   1  |I6  |        |                 |       |            |
61    |  I_O  |   1  |I8  |        |                 |       |            |
62    |  I_O  |   1  |I10 |        |                 |       |            |
63    |  I_O  |   1  |I12 |        |                 |       |            |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |LVCMOS18         |Tri-Out|displayu_1_ |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |        |                 |       |            |
77    |  I_O  |   1  |K10 |        |                 |       |            |
78    |  I_O  |   1  |K8  |        |                 |       |            |
79    |  I_O  |   1  |K6  |        |LVCMOS18         |Tri-Out|displayd_2_ |
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|salida_0_   |
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|salida_1_   |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|salida_2_   |
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|salida_3_   |
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|salida_4_   |
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|salida_5_   |
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|salida_6_   |
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|salida_7_   |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |        |LVCMOS18         |Tri-Out|displayu_3_ |
94    |  I_O  |   1  |M4  |        |LVCMOS18         |Tri-Out|unidades_2_ |
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Input |X_0_        |
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Input |X_1_        |
97    |  I_O  |   1  |M10 |        |                 |       |            |
98    |  I_O  |   1  |M12 |        |                 |       |            |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |        |LVCMOS18         |Tri-Out|unidades_3_ |
101   |  I_O  |   1  |N4  |        |                 |       |            |
102   |  I_O  |   1  |N6  |        |                 |       |            |
103   |  I_O  |   1  |N8  |        |                 |       |            |
104   |  I_O  |   1  |N10 |        |                 |       |            |
105   |  I_O  |   1  |N12 |        |                 |       |            |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |        |                 |       |            |
112   |  I_O  |   1  |O10 |        |                 |       |            |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |LVCMOS18         |Tri-Out|displayd_5_ |
116   |  I_O  |   1  |O2  |        |LVCMOS18         |Tri-Out|displayu_4_ |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |        |                 |       |            |
121   |  I_O  |   1  |P10 |        |                 |       |            |
122   |  I_O  |   1  |P8  |        |                 |       |            |
123   |  I_O  |   1  |P6  |        |                 |       |            |
124   |  I_O  |   1  |P4  |        |LVCMOS18         | Output|ctrl_0_     |
125   | I_O/OE|   1  |P2  |        |LVCMOS18         | Output|ctrl_1_     |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |        |LVCMOS18         |Tri-Out|decenas_3_  |
131   |  I_O  |   0  |A4  |        |LVCMOS18         |Tri-Out|displayd_0_ |
132   |  I_O  |   0  |A6  |        |                 |       |            |
133   |  I_O  |   0  |A8  |        |                 |       |            |
134   |  I_O  |   0  |A10 |        |                 |       |            |
135   |  I_O  |   0  |A12 |        |                 |       |            |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |        |LVCMOS18         |Tri-Out|decenas_2_  |
139   |  I_O  |   0  |B4  |        |LVCMOS18         |Tri-Out|displayu_6_ |
140   |  I_O  |   0  |B6  |        |LVCMOS18         |Tri-Out|unidades_1_ |
141   |  I_O  |   0  |B8  |        |                 |       |            |
142   |  I_O  |   0  |B10 |        |                 |       |            |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
--------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-------------------------------------------------
  95   M  I/O   4  ----------KL-N-P    Down X_0_
  96   M  I/O   4  ----------KL-N-P    Down X_1_
   4   C  I/O   4  ----------KL-N-P    Down clk
-------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
------------------------------------------------------------------------------------
 124   P  5  1   1  1 COM                   ----------------  Fast   Down ctrl_0_
 125   P  5  1   1  1 COM                   ----------------  Fast   Down ctrl_1_
  28   F  0  -   0  1 COM          *        ----------------  Fast   Down decenas_0_
  21   E  0  -   0  1 COM          *        ----------------  Fast   Down decenas_1_
 138   B  0  -   0  1 COM          *        ----------------  Fast   Down decenas_2_
 130   A  0  -   0  1 COM          *        ----------------  Fast   Down decenas_3_
 131   A  0  -   0  1 COM          *        ----------------  Fast   Down displayd_0_
  16   D  0  -   0  1 COM          *        ----------------  Fast   Down displayd_1_
  79   K  0  -   0  1 COM          *        ----------------  Fast   Down displayd_2_
   8   C  0  -   0  1 COM          *        ----------------  Fast   Down displayd_3_
  44   G  0  -   0  1 COM          *        ----------------  Fast   Down displayd_4_
 115   O  0  -   0  1 COM          *        ----------------  Fast   Down displayd_5_
  53   H  0  -   0  1 COM          *        ----------------  Fast   Down displayd_6_
  12   D  0  -   0  1 COM          *        ----------------  Fast   Down displayu_0_
  66   J  0  -   0  1 COM          *        ----------------  Fast   Down displayu_1_
   9   C  0  -   0  1 COM          *        ----------------  Fast   Down displayu_2_
  93   M  0  -   0  1 COM          *        ----------------  Fast   Down displayu_3_
 116   O  0  -   0  1 COM          *        ----------------  Fast   Down displayu_4_
  58   I  0  -   0  1 COM          *        ----------------  Fast   Down displayu_5_
 139   B  0  -   0  1 COM          *        ----------------  Fast   Down displayu_6_
  80   K  3  1   2  1 DFF      R *       2  ----------KL----  Fast   Down salida_0_
  81   K  8  1   3  1 TFF      R *       1  -----------L----  Fast   Down salida_1_
  83   L  9  1   4  1 TFF      R *       1  -----------L----  Fast   Down salida_2_
  84   L 10  1   4  1 TFF      R *       1  -----------L----  Fast   Down salida_3_
  85   L 11  1   4  1 TFF      R *       1  -----------L----  Fast   Down salida_4_
  86   L 12  1   4  1 TFF      R *       1  -----------L----  Fast   Down salida_5_
  87   L 13  1   4  1 TFF      R *       1  -----------L----  Fast   Down salida_6_
  88   L 14  1   4  1 TFF      R *          ----------------  Fast   Down salida_7_
  22   E  0  -   0  1 COM          *        ----------------  Fast   Down unidades_0_
 140   B  0  -   0  1 COM          *        ----------------  Fast   Down unidades_1_
  94   M  0  -   0  1 COM          *        ----------------  Fast   Down unidades_2_
 100   N  0  -   0  1 COM          *        ----------------  Fast   Down unidades_3_
------------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
------------------------------------------------------------------------
 1   P  6  1   4  1 DFF      R       4  ----------KL-N-P  edo_presente_i0
 3   P  6  1   4  1 DFF      R       4  ----------KL-N-P  edo_presente_i1
 5   N  6  1   3  1 DFF      R       4  ----------KL-N-P  edo_presente_i2
10   N  5  -   2  1 COM              2  ----------KL----  salida_6__0
------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
ctrl_0_ = X_1_ & X_0_ & edo_presente_i2.Q & !edo_presente_i1.Q
       & !edo_presente_i0.Q ; (1 pterm, 5 signals)

ctrl_1_ = X_1_ & X_0_ & !edo_presente_i2.Q & edo_presente_i1.Q
       & !edo_presente_i0.Q ; (1 pterm, 5 signals)

decenas_0_ = 0 ; (0 pterm, 0 signal)
decenas_0_.OE = 0 ; (0 pterm, 0 signal)

decenas_1_ = 0 ; (0 pterm, 0 signal)
decenas_1_.OE = 0 ; (0 pterm, 0 signal)

decenas_2_ = 0 ; (0 pterm, 0 signal)
decenas_2_.OE = 0 ; (0 pterm, 0 signal)

decenas_3_ = 0 ; (0 pterm, 0 signal)
decenas_3_.OE = 0 ; (0 pterm, 0 signal)

displayd_0_ = 0 ; (0 pterm, 0 signal)
displayd_0_.OE = 0 ; (0 pterm, 0 signal)

displayd_1_ = 0 ; (0 pterm, 0 signal)
displayd_1_.OE = 0 ; (0 pterm, 0 signal)

displayd_2_ = 0 ; (0 pterm, 0 signal)
displayd_2_.OE = 0 ; (0 pterm, 0 signal)

displayd_3_ = 0 ; (0 pterm, 0 signal)
displayd_3_.OE = 0 ; (0 pterm, 0 signal)

displayd_4_ = 0 ; (0 pterm, 0 signal)
displayd_4_.OE = 0 ; (0 pterm, 0 signal)

displayd_5_ = 0 ; (0 pterm, 0 signal)
displayd_5_.OE = 0 ; (0 pterm, 0 signal)

displayd_6_ = 0 ; (0 pterm, 0 signal)
displayd_6_.OE = 0 ; (0 pterm, 0 signal)

displayu_0_ = 0 ; (0 pterm, 0 signal)
displayu_0_.OE = 0 ; (0 pterm, 0 signal)

displayu_1_ = 0 ; (0 pterm, 0 signal)
displayu_1_.OE = 0 ; (0 pterm, 0 signal)

displayu_2_ = 0 ; (0 pterm, 0 signal)
displayu_2_.OE = 0 ; (0 pterm, 0 signal)

displayu_3_ = 0 ; (0 pterm, 0 signal)
displayu_3_.OE = 0 ; (0 pterm, 0 signal)

displayu_4_ = 0 ; (0 pterm, 0 signal)
displayu_4_.OE = 0 ; (0 pterm, 0 signal)

displayu_5_ = 0 ; (0 pterm, 0 signal)
displayu_5_.OE = 0 ; (0 pterm, 0 signal)

displayu_6_ = 0 ; (0 pterm, 0 signal)
displayu_6_.OE = 0 ; (0 pterm, 0 signal)

edo_presente_i0.D.X1 = !X_1_ & !X_0_ & !edo_presente_i2.Q & edo_presente_i0.Q
    # X_1_ & !edo_presente_i2.Q & edo_presente_i1.Q & edo_presente_i0.Q
    # X_1_ & !edo_presente_i2.Q & !edo_presente_i1.Q & !edo_presente_i0.Q ; (3 pterms, 5 signals)
edo_presente_i0.D.X2 = X_0_ & !edo_presente_i2.Q & !edo_presente_i1.Q ; (1 pterm, 3 signals)
edo_presente_i0.C = clk ; (1 pterm, 1 signal)

edo_presente_i1.D = !X_1_ & !edo_presente_i2.Q & edo_presente_i1.Q
       & !edo_presente_i0.Q
    # X_1_ & !X_0_ & !edo_presente_i2.Q
    # X_1_ & !edo_presente_i2.Q & edo_presente_i1.Q & edo_presente_i0.Q
    # !X_0_ & !edo_presente_i2.Q & edo_presente_i1.Q ; (4 pterms, 5 signals)
edo_presente_i1.C = clk ; (1 pterm, 1 signal)

edo_presente_i2.D = !X_1_ & X_0_ & !edo_presente_i2.Q & edo_presente_i1.Q
       & edo_presente_i0.Q
    # !X_0_ & edo_presente_i2.Q & !edo_presente_i1.Q & !edo_presente_i0.Q
    # !X_1_ & edo_presente_i2.Q & !edo_presente_i1.Q & !edo_presente_i0.Q ; (3 pterms, 5 signals)
edo_presente_i2.C = clk ; (1 pterm, 1 signal)

salida_0_.D = !salida_0_.Q ; (1 pterm, 1 signal)
salida_0_.C = clk ; (1 pterm, 1 signal)
salida_0_.CE = salida_6__0 ; (1 pterm, 1 signal)

salida_1_.T.X1 = salida_0_.Q ; (1 pterm, 1 signal)
salida_1_.T.X2 = X_1_ & X_0_ & edo_presente_i2.Q & !edo_presente_i1.Q
       & !edo_presente_i0.Q ; (1 pterm, 5 signals)
salida_1_.C = clk ; (1 pterm, 1 signal)
salida_1_.CE = salida_6__0 ; (1 pterm, 1 signal)

salida_2_.T.X1 = salida_1_.Q & salida_0_.Q
    # X_1_ & X_0_ & !salida_0_.Q & edo_presente_i2.Q & !edo_presente_i1.Q
       & !edo_presente_i0.Q ; (2 pterms, 7 signals)
salida_2_.T.X2 = X_1_ & X_0_ & salida_1_.Q & edo_presente_i2.Q
       & !edo_presente_i1.Q & !edo_presente_i0.Q ; (1 pterm, 6 signals)
salida_2_.C = clk ; (1 pterm, 1 signal)
salida_2_.CE = salida_6__0 ; (1 pterm, 1 signal)

salida_3_.T.X1 = X_1_ & X_0_ & salida_2_.Q & salida_1_.Q & salida_0_.Q
       & edo_presente_i2.Q & !edo_presente_i1.Q & !edo_presente_i0.Q
    # X_1_ & X_0_ & !salida_2_.Q & !salida_1_.Q & !salida_0_.Q
       & edo_presente_i2.Q & !edo_presente_i1.Q & !edo_presente_i0.Q ; (2 pterms, 8 signals)
salida_3_.T.X2 = salida_2_.Q & salida_1_.Q & salida_0_.Q ; (1 pterm, 3 signals)
salida_3_.C = clk ; (1 pterm, 1 signal)
salida_3_.CE = salida_6__0 ; (1 pterm, 1 signal)

salida_4_.T.X1 = X_1_ & X_0_ & salida_3_.Q & salida_2_.Q & salida_1_.Q
       & salida_0_.Q & edo_presente_i2.Q & !edo_presente_i1.Q
       & !edo_presente_i0.Q
    # X_1_ & X_0_ & !salida_3_.Q & !salida_2_.Q & !salida_1_.Q & !salida_0_.Q
       & edo_presente_i2.Q & !edo_presente_i1.Q & !edo_presente_i0.Q ; (2 pterms, 9 signals)
salida_4_.T.X2 = salida_3_.Q & salida_2_.Q & salida_1_.Q & salida_0_.Q ; (1 pterm, 4 signals)
salida_4_.C = clk ; (1 pterm, 1 signal)
salida_4_.CE = salida_6__0 ; (1 pterm, 1 signal)

salida_5_.T.X1 = X_1_ & X_0_ & salida_4_.Q & salida_3_.Q & salida_2_.Q
       & salida_1_.Q & salida_0_.Q & edo_presente_i2.Q & !edo_presente_i1.Q
       & !edo_presente_i0.Q
    # X_1_ & X_0_ & !salida_4_.Q & !salida_3_.Q & !salida_2_.Q & !salida_1_.Q
       & !salida_0_.Q & edo_presente_i2.Q & !edo_presente_i1.Q
       & !edo_presente_i0.Q ; (2 pterms, 10 signals)
salida_5_.T.X2 = salida_4_.Q & salida_3_.Q & salida_2_.Q & salida_1_.Q
       & salida_0_.Q ; (1 pterm, 5 signals)
salida_5_.C = clk ; (1 pterm, 1 signal)
salida_5_.CE = salida_6__0 ; (1 pterm, 1 signal)

salida_6_.T.X1 = X_1_ & X_0_ & salida_5_.Q & salida_4_.Q & salida_3_.Q
       & salida_2_.Q & salida_1_.Q & salida_0_.Q & edo_presente_i2.Q
       & !edo_presente_i1.Q & !edo_presente_i0.Q
    # X_1_ & X_0_ & !salida_5_.Q & !salida_4_.Q & !salida_3_.Q & !salida_2_.Q
       & !salida_1_.Q & !salida_0_.Q & edo_presente_i2.Q & !edo_presente_i1.Q
       & !edo_presente_i0.Q ; (2 pterms, 11 signals)
salida_6_.T.X2 = salida_5_.Q & salida_4_.Q & salida_3_.Q & salida_2_.Q
       & salida_1_.Q & salida_0_.Q ; (1 pterm, 6 signals)
salida_6_.C = clk ; (1 pterm, 1 signal)
salida_6_.CE = salida_6__0 ; (1 pterm, 1 signal)

salida_6__0 = X_1_ & X_0_ & !edo_presente_i2.Q & edo_presente_i1.Q
       & !edo_presente_i0.Q
    # X_1_ & X_0_ & edo_presente_i2.Q & !edo_presente_i1.Q
       & !edo_presente_i0.Q ; (2 pterms, 5 signals)

salida_7_.T.X1 = X_1_ & X_0_ & salida_6_.Q & salida_5_.Q & salida_4_.Q
       & salida_3_.Q & salida_2_.Q & salida_1_.Q & salida_0_.Q
       & edo_presente_i2.Q & !edo_presente_i1.Q & !edo_presente_i0.Q
    # X_1_ & X_0_ & !salida_6_.Q & !salida_5_.Q & !salida_4_.Q & !salida_3_.Q
       & !salida_2_.Q & !salida_1_.Q & !salida_0_.Q & edo_presente_i2.Q
       & !edo_presente_i1.Q & !edo_presente_i0.Q ; (2 pterms, 12 signals)
salida_7_.T.X2 = salida_6_.Q & salida_5_.Q & salida_4_.Q & salida_3_.Q
       & salida_2_.Q & salida_1_.Q & salida_0_.Q ; (1 pterm, 7 signals)
salida_7_.C = clk ; (1 pterm, 1 signal)
salida_7_.CE = salida_6__0 ; (1 pterm, 1 signal)

unidades_0_ = 0 ; (0 pterm, 0 signal)
unidades_0_.OE = 0 ; (0 pterm, 0 signal)

unidades_1_ = 0 ; (0 pterm, 0 signal)
unidades_1_.OE = 0 ; (0 pterm, 0 signal)

unidades_2_ = 0 ; (0 pterm, 0 signal)
unidades_2_.OE = 0 ; (0 pterm, 0 signal)

unidades_3_ = 0 ; (0 pterm, 0 signal)
unidades_3_.OE = 0 ; (0 pterm, 0 signal)




