
<EDKPROJECT ARCH="virtex2p" EDKVERSION="7.1.1" PART="xc2vp30ff896-7" PROJECTSRC="F:/fpga/proj/huffman_decode/system.xmp" TIMESTAMP="Sun Apr 24 16:29:32 2005
">

  <MHSINFO>
    <GLOBALPORTS>
      <GPORT DIR="I" PRTNAME="fpga_0_RS232_Uart_1_RX_pin" PRTNUMBER="1" SIGIS="" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
      <GPORT DIR="O" PRTNAME="fpga_0_RS232_Uart_1_TX_pin" PRTNUMBER="6" SIGIS="" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="3" PRTNAME="fpga_0_LEDs_4Bit_GPIO_IO_pin" PRTNUMBER="4" SIGIS="" SIGNAME="fpga_0_LEDs_4Bit_GPIO_IO"/>
      <GPORT DIR="IO" ENDIAN="BIG" LSB="0" MSB="3" PRTNAME="fpga_0_DIPSWs_4Bit_GPIO_IO_pin" PRTNUMBER="5" SIGIS="" SIGNAME="fpga_0_DIPSWs_4Bit_GPIO_IO"/>
      <GPORT DIR="I" PRTNAME="sys_clk_pin" PRTNUMBER="2" SIGIS="" SIGNAME="dcm_clk_s"/>
      <GPORT DIR="I" PRTNAME="sys_rst_pin" PRTNUMBER="3" SIGIS="" SIGNAME="sys_rst_s"/>
    </GLOBALPORTS>
    <MODULES>
      <MODULE HW_VER="2.00.c" INSTANCE="ppc405_0" MODCLASS="PROCESSOR" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" MODTYPE="ppc405" PROCTYPE="POWERPC">
        <MPARM PNAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
        <MPARM PNAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
        <MPARM PNAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
        <MPARM PNAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
        <MPARM PNAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
        <MPARM PNAME="C_DETERMINISTIC_MULT" VALUE="0"/>
        <MPARM PNAME="C_MMU_ENABLE" VALUE="1"/>
        <MPARM PNAME="C_DCR_RESYNC" VALUE="0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC" BIFRANK="TRANSPARENT" BUSNAME="jtagppc_0_0"/>
        <BUSINTERFACE BIFNAME="IPLB" BIFRANK="MASTER" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb"/>
        <BUSINTERFACE BIFNAME="DPLB" BIFRANK="MASTER" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLBCLK" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="C405RSTCHIPRESETREQ" PRTNUMBER="6" SIGNAME="C405RSTCHIPRESETREQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="C405RSTCORERESETREQ" PRTNUMBER="7" SIGNAME="C405RSTCORERESETREQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="C405RSTSYSRESETREQ" PRTNUMBER="8" SIGNAME="C405RSTSYSRESETREQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETCHIP" PRTNUMBER="2" SIGNAME="RSTC405RESETCHIP"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETCORE" PRTNUMBER="3" SIGNAME="RSTC405RESETCORE"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RSTC405RESETSYS" PRTNUMBER="4" SIGNAME="RSTC405RESETSYS"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CPMC405CLOCK" PRTNUMBER="5" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MEMORYMAP>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x40600000" BNAME="C_BASEADDR" BVALUE="1080033280" HIGH="0x4060FFFF" HNAME="C_HIGHADDR" HVALUE="1080098815" INSTANCE="RS232_Uart_1" MEMSIZE="65536"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x40000000" BNAME="C_BASEADDR" BVALUE="1073741824" HIGH="0x4000FFFF" HNAME="C_HIGHADDR" HVALUE="1073807359" INSTANCE="LEDs_4Bit" MEMSIZE="65536"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x40020000" BNAME="C_BASEADDR" BVALUE="1073872896" HIGH="0x4002FFFF" HNAME="C_HIGHADDR" HVALUE="1073938431" INSTANCE="DIPSWs_4Bit" MEMSIZE="65536"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0x7E200000" BNAME="C_BASEADDR" BVALUE="2116026368" HIGH="0x7E20FFFF" HNAME="C_HIGHADDR" HVALUE="2116091903" INSTANCE="huffman_decoder_0" MEMSIZE="65536"/>
          <RANGE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE" BASE="0xFFFE0000" BNAME="c_baseaddr" BVALUE="4294836224" HIGH="0xFFFFFFFF" HNAME="c_highaddr" HVALUE="4294967295" INSTANCE="plb_bram_if_cntlr_1" MEMSIZE="131072"/>
        </MEMORYMAP>
        <MDRESOURCES>
          <RESOURCE PERCENT="153" TOTAL="556" TYPE="bonded IOBs" USED="855"/>
          <RESOURCE PERCENT="50" TOTAL="2" TYPE="PPC405s" USED="1"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="2.00.c" INSTANCE="ppc405_1" MODCLASS="PROCESSOR" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" MODTYPE="ppc405" PROCTYPE="POWERPC">
        <MPARM PNAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
        <MPARM PNAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
        <MPARM PNAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
        <MPARM PNAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
        <MPARM PNAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
        <MPARM PNAME="C_DETERMINISTIC_MULT" VALUE="0"/>
        <MPARM PNAME="C_MMU_ENABLE" VALUE="1"/>
        <MPARM PNAME="C_DCR_RESYNC" VALUE="0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC" BIFRANK="TRANSPARENT" BUSNAME="jtagppc_0_1"/>
        <MEMORYMAP/>
        <MDRESOURCES>
          <RESOURCE PERCENT="153" TOTAL="556" TYPE="bonded IOBs" USED="855"/>
          <RESOURCE PERCENT="50" TOTAL="2" TYPE="PPC405s" USED="1"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="2.00.a" INSTANCE="jtagppc_0" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/doc/jtagppc_cntlr.pdf" MODTYPE="jtagppc_cntlr">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_DEVICE" VALUE="2vp30"/>
        <BUSINTERFACE BIFNAME="JTAGPPC0" BIFRANK="TRANSPARENT" BUSNAME="jtagppc_0_0"/>
        <BUSINTERFACE BIFNAME="JTAGPPC1" BIFRANK="TRANSPARENT" BUSNAME="jtagppc_0_1"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="1"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="1"/>
          <RESOURCE PERCENT="3" TOTAL="556" TYPE="bonded IOBs" USED="17"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="reset_block" IOCONNECT="TRUE" MODCLASS="IP" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v1_00_a/doc/proc_sys_reset.pdf" MODTYPE="proc_sys_reset">
        <MPARM PNAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <MPARM PNAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <MPARM PNAME="C_AUX_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_NUM_BUS_RST" VALUE="1"/>
        <MPARM PNAME="C_NUM_PERP_RST" VALUE="1"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Ext_Reset_In" PRTNUMBER="1" SIGNAME="sys_rst_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Slowest_sync_clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Chip_Reset_Req" PRTNUMBER="3" SIGNAME="C405RSTCHIPRESETREQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Core_Reset_Req" PRTNUMBER="4" SIGNAME="C405RSTCORERESETREQ"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="System_Reset_Req" PRTNUMBER="5" SIGNAME="C405RSTSYSRESETREQ"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Rstc405resetchip" PRTNUMBER="7" SIGNAME="RSTC405RESETCHIP"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Rstc405resetcore" PRTNUMBER="8" SIGNAME="RSTC405RESETCORE"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Rstc405resetsys" PRTNUMBER="9" SIGNAME="RSTC405RESETSYS"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="Bus_Struct_Reset" PRTNUMBER="10" SIGNAME="sys_bus_reset"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="Dcm_locked" PRTNUMBER="6" SIGNAME="dcm_0_lock"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="35"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="58"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="34"/>
          <RESOURCE PERCENT="2" TOTAL="556" TYPE="bonded IOBs" USED="12"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="278.746">
          <MTIMECLK SIGNAME="Slowest_sync_clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSINDEX="0" BUSTYPE="PLB" HW_VER="1.02.a" INSTANCE="plb" MODCLASS="BUS" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/doc/plb_v34.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/doc/html/api/index.html" MODTYPE="plb_v34">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="2"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_SLAVES" VALUE="2"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_MID_WIDTH" VALUE="1"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_INTFCE" VALUE="0"/>
        <MPARM PNAME="C_BASEADDR" VALUE="0b1111111111"/>
        <MPARM PNAME="C_HIGHADDR" VALUE="0b0000000000"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <MPARM PNAME="C_NUM_OPBCLK_PLB2OPB_REARB" VALUE="5"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="sys_bus_reset"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="1" TOTAL="13696" TYPE="Slices" USED="248"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="68"/>
          <RESOURCE PERCENT="1" TOTAL="27392" TYPE="4 input LUTs" USED="416"/>
          <RESOURCE PERCENT="156" TOTAL="556" TYPE="bonded IOBs" USED="871"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="248.905">
          <MTIMECLK SIGNAME="PLB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSINDEX="1" BUSTYPE="OPB" HW_VER="1.10.c" INSTANCE="opb" MODCLASS="BUS" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/doc/opb_v20.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/doc/html/api/index.html" MODTYPE="opb_v20">
        <MPARM PNAME="C_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_NUM_MASTERS" VALUE="1"/>
        <MPARM PNAME="C_NUM_SLAVES" VALUE="4"/>
        <MPARM PNAME="C_USE_LUT_OR" VALUE="1"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM PNAME="C_DYNAM_PRIORITY" VALUE="0"/>
        <MPARM PNAME="C_PARK" VALUE="0"/>
        <MPARM PNAME="C_PROC_INTRFCE" VALUE="0"/>
        <MPARM PNAME="C_REG_GRANTS" VALUE="1"/>
        <MPARM PNAME="C_DEV_BLK_ID" VALUE="0"/>
        <MPARM PNAME="C_DEV_MIR_ENABLE" VALUE="0"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="SYS_Rst" PRTNUMBER="1" SIGNAME="sys_bus_reset"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="48"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="6"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="82"/>
          <RESOURCE PERCENT="72" TOTAL="556" TYPE="bonded IOBs" USED="404"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="306.796">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE HW_VER="1.01.a" INSTANCE="plb2opb" MODCLASS="BUS_BRIDGE" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/doc/plb2opb_bridge.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/plb2opb_v1_00_a/doc/html/api/index.html" MODTYPE="plb2opb_bridge">
        <MPARM PNAME="C_NO_PLB_BURST" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_DCR_INTFCE" VALUE="0"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPARM PNAME="C_NUM_ADDR_RNG" VALUE="1"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG0_BASEADDR" VALUE="0x00000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_RNG0_HIGHADDR" VALUE="0x7fffffff"/>
        <MPARM PNAME="C_RNG1_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_RNG1_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_RNG2_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_RNG2_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_RNG3_BASEADDR" VALUE="0xFFFFFFFF"/>
        <MPARM PNAME="C_RNG3_HIGHADDR" VALUE="0x00000000"/>
        <MPARM PNAME="C_PLB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_PLB_DWIDTH" VALUE="64"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_NUM_MASTERS" VALUE="2"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PLB_MID_WIDTH" VALUE="1"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_DCR_BASEADDR" VALUE="0b1111111111"/>
        <MPARM PNAME="C_DCR_HIGHADDR" VALUE="0b0000000000"/>
        <MPARM PNAME="C_DCR_AWIDTH" VALUE="10"/>
        <MPARM PNAME="C_DCR_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_IRQ_ACTIVE" VALUE="1"/>
        <MPARM PNAME="C_BGI_TRANSABORT_CNT" VALUE="31"/>
        <MPARM PNAME="C_CLK_ASYNC" VALUE="1"/>
        <MPARM PNAME="C_HIGH_SPEED" VALUE="1"/>
        <MPARM PNAME="C_INCLUDE_BGI_TRANSABORT" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb" BUSTYPE="PLB" ISFROM="TRUE"/>
        <BUSINTERFACE BIFNAME="MOPB" BIFRANK="MASTER" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb" BUSTYPE="OPB" ISTO="TRUE"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x00000000" BNAME="C_RNG0_BASEADDR" HIGH="0x7FFFFFFF" HNAME="C_RNG0_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="2" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="4" TOTAL="13696" TYPE="Slices" USED="651"/>
          <RESOURCE PERCENT="2" TOTAL="27392" TYPE="Slice Flip Flops" USED="556"/>
          <RESOURCE PERCENT="1" TOTAL="27392" TYPE="4 input LUTs" USED="519"/>
          <RESOURCE PERCENT="72" TOTAL="556" TYPE="bonded IOBs" USED="404"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="229.717">
          <MTIMECLK SIGNAME="PLB_Clk"/>
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" HW_VER="1.00.b" INSTANCE="RS232_Uart_1" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_uartlite_v1_00_b/doc/opb_uartlite.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_00_b/doc/html/api/index.html" MODTYPE="opb_uartlite">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40600000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4060ffff"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_DATA_BITS" VALUE="8"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK_FREQ" VALUE="100000000"/>
        <MPARM PNAME="C_BAUDRATE" VALUE="9600"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_USE_PARITY" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ODD_PARITY" VALUE="0"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x40600000" BNAME="C_BASEADDR" HIGH="0x4060FFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RX" PRTNUMBER="2" SIGNAME="fpga_0_RS232_Uart_1_RX"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="TX" PRTNUMBER="3" SIGNAME="fpga_0_RS232_Uart_1_TX"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="54"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="64"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="88"/>
          <RESOURCE PERCENT="20" TOTAL="556" TYPE="bonded IOBs" USED="112"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="234.659">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" HW_VER="3.01.b" INSTANCE="LEDs_4Bit" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_00_a/doc/html/api/index.html" MODTYPE="opb_gpio">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40000000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4000ffff"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GPIO_WIDTH" VALUE="4"/>
        <MPARM PNAME="C_ALL_INPUTS" VALUE="0"/>
        <MPARM PNAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_IS_BIDIR" VALUE="0"/>
        <MPARM PNAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
        <MPARM PNAME="C_IS_DUAL" VALUE="0"/>
        <MPARM PNAME="C_ALL_INPUTS_2" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR_2" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x40000000" BNAME="C_BASEADDR" HIGH="0x4000FFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="3" PRTNAME="GPIO_IO" PRTNUMBER="2" SIGNAME="fpga_0_LEDs_4Bit_GPIO_IO"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="52"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="77"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="32"/>
          <RESOURCE PERCENT="28" TOTAL="556" TYPE="bonded IOBs" USED="158"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="251.918">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" HW_VER="3.01.b" INSTANCE="DIPSWs_4Bit" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_00_a/doc/html/api/index.html" MODTYPE="opb_gpio">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x40020000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x4002ffff"/>
        <MPARM PNAME="C_USER_ID_CODE" VALUE="3"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_GPIO_WIDTH" VALUE="4"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_ALL_INPUTS" VALUE="1"/>
        <MPARM PNAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
        <MPARM PNAME="C_IS_DUAL" VALUE="0"/>
        <MPARM PNAME="C_ALL_INPUTS_2" VALUE="0"/>
        <MPARM PNAME="C_IS_BIDIR_2" VALUE="1"/>
        <MPARM PNAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <MPARM PNAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x40020000" BNAME="C_BASEADDR" HIGH="0x4002FFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MPORT DIR="IO" ENDIAN="BIG" IOB_STATE="INFER" LSB="0" MSB="3" PRTNAME="GPIO_IO" PRTNUMBER="2" SIGNAME="fpga_0_DIPSWs_4Bit_GPIO_IO"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="0" TOTAL="13696" TYPE="Slices" USED="42"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="Slice Flip Flops" USED="60"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="26"/>
          <RESOURCE PERCENT="28" TOTAL="556" TYPE="bonded IOBs" USED="158"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="251.918">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.b" INSTANCE="plb_bram_if_cntlr_1" MODCLASS="MEMORY_CONTROLLER" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/doc/plb_bram_if_cntlr.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/bram_v1_00_a/doc/html/api/index.html" MODTYPE="plb_bram_if_cntlr">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="c_num_masters" VALUE="2"/>
        <MPARM CHANGE_USER="TRUE" PNAME="c_baseaddr" VALUE="0xfffe0000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="c_highaddr" VALUE="0xffffffff"/>
        <MPARM PNAME="c_include_burst_cacheln_support" VALUE="0"/>
        <MPARM PNAME="c_plb_dwidth" VALUE="64"/>
        <MPARM PNAME="c_plb_awidth" VALUE="32"/>
        <MPARM CHANGE_USER="TRUE" PNAME="c_plb_clk_period_ps" VALUE="10000"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="c_plb_mid_width" VALUE="1"/>
        <BUSINTERFACE BIFNAME="SPLB" BIFRANK="SLAVE" BUSDOMAIN="PLB" BUSINDEX="1" BUSNAME="plb"/>
        <BUSINTERFACE BIFNAME="PORTA" BIFRANK="TRANSPARENT" BUSNAME="plb_bram_if_cntlr_1_port"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0xFFFE0000" BNAME="c_baseaddr" HIGH="0xFFFFFFFF" HNAME="c_highaddr"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="PLB_Clk" PRTNUMBER="1" SIGIS="CLK" SIGNAME="sys_clk_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="1" TOTAL="13696" TYPE="Slices" USED="182"/>
          <RESOURCE PERCENT="1" TOTAL="27392" TYPE="Slice Flip Flops" USED="289"/>
          <RESOURCE PERCENT="0" TOTAL="27392" TYPE="4 input LUTs" USED="186"/>
          <RESOURCE PERCENT="69" TOTAL="556" TYPE="bonded IOBs" USED="388"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="188.463">
          <MTIMECLK SIGNAME="plb_clk"/>
        </MTIMING>
      </MODULE>
      <MODULE BUSDOMAIN_IS_PLB="TRUE" HW_VER="1.00.a" INSTANCE="plb_bram_if_cntlr_1_bram" MODCLASS="MEMORY" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" MODTYPE="bram_block">
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_MEMSIZE" VALUE="131072"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_PORT_DWIDTH" VALUE="64"/>
        <MPARM PNAME="C_PORT_AWIDTH" VALUE="32"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_NUM_WE" VALUE="8"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <BUSINTERFACE BIFNAME="PORTA" BIFRANK="TRANSPARENT" BUSNAME="plb_bram_if_cntlr_1_port"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="61" TOTAL="556" TYPE="bonded IOBs" USED="342"/>
          <RESOURCE PERCENT="47" TOTAL="136" TYPE="BRAMs" USED="64"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE HW_VER="1.00.a" INSTANCE="dcm_0" IOCONNECT="TRUE" MODCLASS="PERIPHERAL" MODDOC="C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/doc/dcm_module.pdf" MODDRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" MODTYPE="dcm_module">
        <MPARM PNAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
        <MPARM PNAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
        <MPARM PNAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK_FEEDBACK" VALUE="1X"/>
        <MPARM PNAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE"/>
        <MPARM PNAME="C_DSS_MODE" VALUE="NONE"/>
        <MPARM PNAME="C_STARTUP_WAIT" VALUE="FALSE"/>
        <MPARM PNAME="C_PHASE_SHIFT" VALUE="0"/>
        <MPARM PNAME="C_CLKFX_MULTIPLY" VALUE="4"/>
        <MPARM PNAME="C_CLKFX_DIVIDE" VALUE="1"/>
        <MPARM PNAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
        <MPARM PNAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
        <MPARM PNAME="C_CLKIN_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFB_BUF" VALUE="FALSE"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_CLK0_BUF" VALUE="TRUE"/>
        <MPARM PNAME="C_CLK90_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK270_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKDV_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLK2X180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_CLKFX180_BUF" VALUE="FALSE"/>
        <MPARM PNAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <MPARM CHANGE_SYSTEM="TRUE" PNAME="C_FAMILY" VALUE="virtex2p"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKIN" PRTNUMBER="1" SIGNAME="dcm_clk_s"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="CLK0" PRTNUMBER="4" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="CLKFB" PRTNUMBER="2" SIGNAME="sys_clk_s"/>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="RST" PRTNUMBER="3" SIGNAME="net_gnd"/>
        <MPORT DIR="O" IOB_STATE="INFER" PRTNAME="LOCKED" PRTNUMBER="5" SIGNAME="dcm_0_lock"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="4" TOTAL="556" TYPE="bonded IOBs" USED="26"/>
          <RESOURCE PERCENT="6" TOTAL="16" TYPE="GCLKs" USED="1"/>
          <RESOURCE PERCENT="12" TOTAL="8" TYPE="DCM_ADVs" USED="1"/>
        </MDRESOURCES>
      </MODULE>
      <MODULE BUSDOMAIN_IS_OPB="TRUE" HW_VER="1.00.a" INSTANCE="huffman_decoder_0" MODCLASS="PERIPHERAL" MODDRIVER="F:/fpga/proj/huffman_decode/drivers/huffman_decoder_v1_00_a/doc/html/api/index.html" MODTYPE="huffman_decoder">
        <MPARM CHANGE_USER="TRUE" PNAME="C_BASEADDR" VALUE="0x7e200000"/>
        <MPARM CHANGE_USER="TRUE" PNAME="C_HIGHADDR" VALUE="0x7e20ffff"/>
        <MPARM PNAME="C_OPB_AWIDTH" VALUE="32"/>
        <MPARM PNAME="C_OPB_DWIDTH" VALUE="32"/>
        <MPARM PNAME="C_FAMILY" VALUE="virtex2p"/>
        <BUSINTERFACE BIFNAME="SOPB" BIFRANK="SLAVE" BUSDOMAIN="OPB" BUSINDEX="1" BUSNAME="opb"/>
        <ADDRSPACE ADDR_ISDATA="TRUE" ADDR_ISINST="TRUE">
          <RANGE BASE="0x7E200000" BNAME="C_BASEADDR" HIGH="0x7E20FFFF" HNAME="C_HIGHADDR"/>
        </ADDRSPACE>
        <MPORT DIR="I" IOB_STATE="INFER" PRTNAME="OPB_Clk" PRTNUMBER="1" SIGIS="Clk" SIGNAME="sys_clk_s"/>
        <MDRESOURCES>
          <RESOURCE PERCENT="4" TOTAL="13696" TYPE="Slices" USED="642"/>
          <RESOURCE PERCENT="1" TOTAL="27392" TYPE="Slice Flip Flops" USED="487"/>
          <RESOURCE PERCENT="4" TOTAL="27392" TYPE="4 input LUTs" USED="1156"/>
          <RESOURCE PERCENT="19" TOTAL="556" TYPE="bonded IOBs" USED="109"/>
          <RESOURCE PERCENT="1" TOTAL="136" TYPE="BRAMs" USED="2"/>
        </MDRESOURCES>
        <MTIMING FREQUNITS="MHz" MAXFREQ="117.365">
          <MTIMECLK SIGNAME="OPB_Clk"/>
        </MTIMING>
      </MODULE>
    </MODULES>
  </MHSINFO>

</EDKPROJECT>