#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  9 11:18:16 2024
# Process ID: 20820
# Current directory: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.runs/synth_1
# Command line: vivado.exe -log nanoControleur.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nanoControleur.tcl
# Log file: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.runs/synth_1/nanoControleur.vds
# Journal file: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nanoControleur.tcl -notrace
Command: synth_design -top nanoControleur -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5352
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1008.074 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nanoControleur' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoControleur.vhd:42]
INFO: [Synth 8-3491] module 'nanoProcesseur' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:27' bound to instance 'nPr_inst' of component 'nanoProcesseur' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoControleur.vhd:118]
INFO: [Synth 8-638] synthesizing module 'nanoProcesseur' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:44]
INFO: [Synth 8-3491] module 'Sequenceur' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Sequenceur.vhd:27' bound to instance 'Seq_inst' of component 'Sequenceur' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Sequenceur' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Sequenceur.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Sequenceur.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Sequenceur' (1#1) [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Sequenceur.vhd:48]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Program_Counter.vhd:27' bound to instance 'PC_inst' of component 'Program_Counter' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:170]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Program_Counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (2#1) [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Program_Counter.vhd:42]
INFO: [Synth 8-3491] module 'Instruction_Register' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Instruction_Register.vhd:27' bound to instance 'IR_inst' of component 'Instruction_Register' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Instruction_Register' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Instruction_Register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Register' (3#1) [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Instruction_Register.vhd:42]
INFO: [Synth 8-3491] module 'Operandes_Multiplexer' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Operandes_Multiplexer.vhd:27' bound to instance 'OM_inst' of component 'Operandes_Multiplexer' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:188]
INFO: [Synth 8-638] synthesizing module 'Operandes_Multiplexer' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Operandes_Multiplexer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Operandes_Multiplexer' (4#1) [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Operandes_Multiplexer.vhd:42]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/ALU.vhd:27' bound to instance 'ALU_inst' of component 'ALU' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:197]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/ALU.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/ALU.vhd:42]
INFO: [Synth 8-3491] module 'Status_Register' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Status_Register.vhd:27' bound to instance 'SR_inst' of component 'Status_Register' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Status_Register' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Status_Register.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Status_Register' (6#1) [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Status_Register.vhd:41]
INFO: [Synth 8-3491] module 'W_Register' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/W_Register.vhd:27' bound to instance 'WR_inst' of component 'W_Register' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:214]
INFO: [Synth 8-638] synthesizing module 'W_Register' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/W_Register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'W_Register' (7#1) [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/W_Register.vhd:42]
INFO: [Synth 8-3491] module 'Operandes_Register' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Operandes_Register.vhd:27' bound to instance 'OR_inst' of component 'Operandes_Register' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Operandes_Register' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Operandes_Register.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Operandes_Register' (8#1) [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Operandes_Register.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'nanoProcesseur' (9#1) [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd:44]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/ROM.vhd:27' bound to instance 'ROM_inst' of component 'ROM' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoControleur.vhd:129]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/ROM.vhd:38]
ERROR: [Synth 8-690] width mismatch in assignment; target has 14 bits, source has 38 bits [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/ROM.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'ROM' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/ROM.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'nanoControleur' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_2/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoControleur.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.074 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 11:18:39 2024...
