# FIFO-impelemntation-using-Verilog
Implementation of FIFO using Verilog with flags if empty, almost empty, full, or almost full.  
