// Seed: 2023832972
module module_0 (
    input tri1 id_0
);
  wire id_2, id_3;
  id_4(
      -1
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output wire id_4,
    input wor id_5,
    input supply1 id_6,
    input tri id_7,
    input tri1 id_8,
    input logic id_9
);
  always wait (-1) id_0 <= 1'b0;
  assign id_0 = id_9;
  id_11(
      id_3, id_1
  );
  module_0 modCall_1 (id_2);
endmodule
