{
  "module_name": "dcn30_dpp.h",
  "hash_id": "0d209ae2283f5863a4206685a6bdc9a6f431630a3a95f3e41dab2b9afd49a301",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_dpp.h",
  "human_readable_source": " \n\n#ifndef __DCN30_DPP_H__\n#define __DCN30_DPP_H__\n\n#include \"dcn20/dcn20_dpp.h\"\n\n#define TO_DCN30_DPP(dpp)\\\n\tcontainer_of(dpp, struct dcn3_dpp, base)\n\n#define DPP_REG_LIST_DCN30_COMMON(id)\\\n\tSRI(CM_DEALPHA, CM, id),\\\n\tSRI(CM_MEM_PWR_STATUS, CM, id),\\\n\tSRI(CM_BIAS_CR_R, CM, id),\\\n\tSRI(CM_BIAS_Y_G_CB_B, CM, id),\\\n\tSRI(PRE_DEGAM, CNVC_CFG, id),\\\n\tSRI(CM_GAMCOR_CONTROL, CM, id),\\\n\tSRI(CM_GAMCOR_LUT_CONTROL, CM, id),\\\n\tSRI(CM_GAMCOR_LUT_INDEX, CM, id),\\\n\tSRI(CM_GAMCOR_LUT_INDEX, CM, id),\\\n\tSRI(CM_GAMCOR_LUT_DATA, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_START_CNTL_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_START_CNTL_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_START_CNTL_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_START_SLOPE_CNTL_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_START_SLOPE_CNTL_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_START_SLOPE_CNTL_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_END_CNTL1_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_END_CNTL2_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_END_CNTL1_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_END_CNTL2_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_END_CNTL1_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_END_CNTL2_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_REGION_0_1, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_REGION_32_33, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_OFFSET_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_OFFSET_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_OFFSET_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_START_BASE_CNTL_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_START_BASE_CNTL_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMB_START_BASE_CNTL_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_START_CNTL_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_START_CNTL_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_START_CNTL_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_START_SLOPE_CNTL_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_START_SLOPE_CNTL_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_START_SLOPE_CNTL_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_END_CNTL1_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_END_CNTL2_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_END_CNTL1_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_END_CNTL2_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_END_CNTL1_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_END_CNTL2_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_REGION_0_1, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_REGION_32_33, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_OFFSET_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_OFFSET_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_OFFSET_R, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_START_BASE_CNTL_B, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_START_BASE_CNTL_G, CM, id),\\\n\tSRI(CM_GAMCOR_RAMA_START_BASE_CNTL_R, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_CONTROL, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C11_C12, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C13_C14, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C21_C22, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C23_C24, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C31_C32, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_C33_C34, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C11_C12, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C13_C14, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C21_C22, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C23_C24, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C31_C32, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C33_C34, CM, id),\\\n\tSRI(DSCL_EXT_OVERSCAN_LEFT_RIGHT, DSCL, id), \\\n\tSRI(DSCL_EXT_OVERSCAN_TOP_BOTTOM, DSCL, id), \\\n\tSRI(OTG_H_BLANK, DSCL, id), \\\n\tSRI(OTG_V_BLANK, DSCL, id), \\\n\tSRI(SCL_MODE, DSCL, id), \\\n\tSRI(LB_DATA_FORMAT, DSCL, id), \\\n\tSRI(LB_MEMORY_CTRL, DSCL, id), \\\n\tSRI(DSCL_AUTOCAL, DSCL, id), \\\n\tSRI(DSCL_CONTROL, DSCL, id), \\\n\tSRI(SCL_TAP_CONTROL, DSCL, id), \\\n\tSRI(SCL_COEF_RAM_TAP_SELECT, DSCL, id), \\\n\tSRI(SCL_COEF_RAM_TAP_DATA, DSCL, id), \\\n\tSRI(DSCL_2TAP_CONTROL, DSCL, id), \\\n\tSRI(MPC_SIZE, DSCL, id), \\\n\tSRI(SCL_HORZ_FILTER_SCALE_RATIO, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_SCALE_RATIO, DSCL, id), \\\n\tSRI(SCL_HORZ_FILTER_SCALE_RATIO_C, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_SCALE_RATIO_C, DSCL, id), \\\n\tSRI(SCL_HORZ_FILTER_INIT, DSCL, id), \\\n\tSRI(SCL_HORZ_FILTER_INIT_C, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_INIT, DSCL, id), \\\n\tSRI(SCL_VERT_FILTER_INIT_C, DSCL, id), \\\n\tSRI(RECOUT_START, DSCL, id), \\\n\tSRI(RECOUT_SIZE, DSCL, id), \\\n\tSRI(PRE_DEALPHA, CNVC_CFG, id), \\\n\tSRI(PRE_REALPHA, CNVC_CFG, id), \\\n\tSRI(PRE_CSC_MODE, CNVC_CFG, id), \\\n\tSRI(PRE_CSC_C11_C12, CNVC_CFG, id), \\\n\tSRI(PRE_CSC_C33_C34, CNVC_CFG, id), \\\n\tSRI(PRE_CSC_B_C11_C12, CNVC_CFG, id), \\\n\tSRI(PRE_CSC_B_C33_C34, CNVC_CFG, id), \\\n\tSRI(CM_POST_CSC_CONTROL, CM, id), \\\n\tSRI(CM_POST_CSC_C11_C12, CM, id), \\\n\tSRI(CM_POST_CSC_C33_C34, CM, id), \\\n\tSRI(CM_POST_CSC_B_C11_C12, CM, id), \\\n\tSRI(CM_POST_CSC_B_C33_C34, CM, id), \\\n\tSRI(CM_MEM_PWR_CTRL, CM, id), \\\n\tSRI(CM_CONTROL, CM, id), \\\n\tSRI(FORMAT_CONTROL, CNVC_CFG, id), \\\n\tSRI(CNVC_SURFACE_PIXEL_FORMAT, CNVC_CFG, id), \\\n\tSRI(CURSOR0_CONTROL, CNVC_CUR, id), \\\n\tSRI(CURSOR0_COLOR0, CNVC_CUR, id), \\\n\tSRI(CURSOR0_COLOR1, CNVC_CUR, id), \\\n\tSRI(CURSOR0_FP_SCALE_BIAS, CNVC_CUR, id), \\\n\tSRI(DPP_CONTROL, DPP_TOP, id), \\\n\tSRI(CM_HDR_MULT_COEF, CM, id), \\\n\tSRI(CURSOR_CONTROL, CURSOR0_, id), \\\n\tSRI(ALPHA_2BIT_LUT, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_BIAS_R, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_BIAS_G, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_BIAS_B, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_SCALE_R, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_SCALE_G, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_SCALE_B, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_CONTROL, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_ALPHA, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_RED, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_GREEN, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_BLUE, CNVC_CFG, id), \\\n\tSRI(CURSOR_CONTROL, CURSOR0_, id),\\\n\tSRI(OBUF_MEM_PWR_CTRL, DSCL, id),\\\n\tSRI(DSCL_MEM_PWR_STATUS, DSCL, id), \\\n\tSRI(DSCL_MEM_PWR_CTRL, DSCL, id)\n\n#define DPP_REG_LIST_DCN30(id)\\\n\tDPP_REG_LIST_DCN30_COMMON(id), \\\n\tTF_REG_LIST_DCN20_COMMON(id), \\\n\tSRI(CM_BLNDGAM_CONTROL, CM, id), \\\n\tSRI(CM_SHAPER_LUT_DATA, CM, id),\\\n\tSRI(CM_MEM_PWR_CTRL2, CM, id), \\\n\tSRI(CM_MEM_PWR_STATUS2, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B, CM, id),\\\n\tSRI(CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G, CM, id),\\\n\tSRI(CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R, CM, id),\\\n\tSRI(CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B, CM, id),\\\n\tSRI(CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G, CM, id),\\\n\tSRI(CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R, CM, id),\\\n\tSRI(CM_BLNDGAM_LUT_CONTROL, CM, id)\n\n\n\n#define DPP_REG_LIST_SH_MASK_DCN30_COMMON(mask_sh)\\\n\tTF_SF(CM0_CM_MEM_PWR_STATUS, GAMCOR_MEM_PWR_STATE, mask_sh),\\\n\tTF_SF(CM0_CM_DEALPHA, CM_DEALPHA_EN, mask_sh),\\\n\tTF_SF(CM0_CM_DEALPHA, CM_DEALPHA_ABLND, mask_sh),\\\n\tTF_SF(CM0_CM_BIAS_CR_R, CM_BIAS_CR_R, mask_sh),\\\n\tTF_SF(CM0_CM_BIAS_Y_G_CB_B, CM_BIAS_Y_G, mask_sh),\\\n\tTF_SF(CM0_CM_BIAS_Y_G_CB_B, CM_BIAS_CB_B, mask_sh),\\\n\tTF_SF(CM0_CM_MEM_PWR_CTRL, GAMCOR_MEM_PWR_DIS, mask_sh),\\\n\tTF_SF(CM0_CM_MEM_PWR_CTRL, GAMCOR_MEM_PWR_FORCE, mask_sh),\\\n\tTF_SF(CNVC_CFG0_PRE_DEGAM, PRE_DEGAM_MODE, mask_sh),\\\n\tTF_SF(CNVC_CFG0_PRE_DEGAM, PRE_DEGAM_SELECT, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_CONTROL, CM_GAMCOR_MODE, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_CONTROL, CM_GAMCOR_SELECT, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_CONTROL, CM_GAMCOR_PWL_DISABLE, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_CONTROL, CM_GAMCOR_MODE_CURRENT, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_CONTROL, CM_GAMCOR_SELECT_CURRENT, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_LUT_INDEX, CM_GAMCOR_LUT_INDEX, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_LUT_DATA, CM_GAMCOR_LUT_DATA, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_LUT_CONTROL, CM_GAMCOR_LUT_WRITE_COLOR_MASK, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_LUT_CONTROL, CM_GAMCOR_LUT_READ_COLOR_SEL, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_LUT_CONTROL, CM_GAMCOR_LUT_READ_DBG, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_LUT_CONTROL, CM_GAMCOR_LUT_HOST_SEL, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_LUT_CONTROL, CM_GAMCOR_LUT_CONFIG_MODE, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_START_CNTL_B, CM_GAMCOR_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_START_CNTL_B, CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B, CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_B, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_START_BASE_CNTL_B, CM_GAMCOR_RAMA_EXP_REGION_START_BASE_B, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_END_CNTL1_B, CM_GAMCOR_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_END_CNTL2_B, CM_GAMCOR_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_END_CNTL2_B, CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_OFFSET_B, CM_GAMCOR_RAMA_OFFSET_B, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_REGION_0_1, CM_GAMCOR_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_REGION_0_1, CM_GAMCOR_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_REGION_0_1, CM_GAMCOR_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tTF_SF(CM0_CM_GAMCOR_RAMA_REGION_0_1, CM_GAMCOR_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_CONTROL, CM_GAMUT_REMAP_MODE, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_CONTROL, CM_GAMUT_REMAP_MODE_CURRENT, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C11_C12, CM_GAMUT_REMAP_C11, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C11_C12, CM_GAMUT_REMAP_C12, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C13_C14, CM_GAMUT_REMAP_C13, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C13_C14, CM_GAMUT_REMAP_C14, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C21_C22, CM_GAMUT_REMAP_C21, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C21_C22, CM_GAMUT_REMAP_C22, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C23_C24, CM_GAMUT_REMAP_C23, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C23_C24, CM_GAMUT_REMAP_C24, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C31_C32, CM_GAMUT_REMAP_C31, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C31_C32, CM_GAMUT_REMAP_C32, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C33_C34, CM_GAMUT_REMAP_C33, mask_sh),\\\n\tTF_SF(CM0_CM_GAMUT_REMAP_C33_C34, CM_GAMUT_REMAP_C34, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_LEFT, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_RIGHT, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_BOTTOM, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_TOP, mask_sh),\\\n\tTF_SF(DSCL0_OTG_H_BLANK, OTG_H_BLANK_START, mask_sh),\\\n\tTF_SF(DSCL0_OTG_H_BLANK, OTG_H_BLANK_END, mask_sh),\\\n\tTF_SF(DSCL0_OTG_V_BLANK, OTG_V_BLANK_START, mask_sh),\\\n\tTF_SF(DSCL0_OTG_V_BLANK, OTG_V_BLANK_END, mask_sh),\\\n\tTF_SF(DSCL0_LB_DATA_FORMAT, INTERLEAVE_EN, mask_sh),\\\n\tTF2_SF(DSCL0, LB_DATA_FORMAT__ALPHA_EN, mask_sh),\\\n\tTF_SF(DSCL0_LB_MEMORY_CTRL, MEMORY_CONFIG, mask_sh),\\\n\tTF_SF(DSCL0_LB_MEMORY_CTRL, LB_MAX_PARTITIONS, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_AUTOCAL, AUTOCAL_MODE, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_AUTOCAL, AUTOCAL_NUM_PIPE, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_CONTROL, SCL_BOUNDARY_MODE, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_AUTOCAL, AUTOCAL_PIPE_ID, mask_sh),\\\n\tTF_SF(DSCL0_SCL_TAP_CONTROL, SCL_V_NUM_TAPS, mask_sh),\\\n\tTF_SF(DSCL0_SCL_TAP_CONTROL, SCL_H_NUM_TAPS, mask_sh),\\\n\tTF_SF(DSCL0_SCL_TAP_CONTROL, SCL_V_NUM_TAPS_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_TAP_CONTROL, SCL_H_NUM_TAPS_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_SELECT, SCL_COEF_RAM_TAP_PAIR_IDX, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_SELECT, SCL_COEF_RAM_PHASE, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_SELECT, SCL_COEF_RAM_FILTER_TYPE, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_EVEN_TAP_COEF, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_EVEN_TAP_COEF_EN, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_ODD_TAP_COEF, mask_sh),\\\n\tTF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_ODD_TAP_COEF_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_H_2TAP_HARDCODE_COEF_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_H_2TAP_SHARP_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_H_2TAP_SHARP_FACTOR, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_V_2TAP_HARDCODE_COEF_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_V_2TAP_SHARP_EN, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_V_2TAP_SHARP_FACTOR, mask_sh),\\\n\tTF_SF(DSCL0_SCL_MODE, SCL_COEF_RAM_SELECT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_MODE, DSCL_MODE, mask_sh),\\\n\tTF_SF(DSCL0_RECOUT_START, RECOUT_START_X, mask_sh),\\\n\tTF_SF(DSCL0_RECOUT_START, RECOUT_START_Y, mask_sh),\\\n\tTF_SF(DSCL0_RECOUT_SIZE, RECOUT_WIDTH, mask_sh),\\\n\tTF_SF(DSCL0_RECOUT_SIZE, RECOUT_HEIGHT, mask_sh),\\\n\tTF_SF(DSCL0_MPC_SIZE, MPC_WIDTH, mask_sh),\\\n\tTF_SF(DSCL0_MPC_SIZE, MPC_HEIGHT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_SCALE_RATIO, SCL_H_SCALE_RATIO, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_SCALE_RATIO, SCL_V_SCALE_RATIO, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C, SCL_H_SCALE_RATIO_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_SCALE_RATIO_C, SCL_V_SCALE_RATIO_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_INIT, SCL_H_INIT_FRAC, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_INIT, SCL_H_INIT_INT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_INIT_C, SCL_H_INIT_FRAC_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_HORZ_FILTER_INIT_C, SCL_H_INIT_INT_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT, SCL_V_INIT_FRAC, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT, SCL_V_INIT_INT, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT_C, SCL_V_INIT_FRAC_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_VERT_FILTER_INIT_C, SCL_V_INIT_INT_C, mask_sh),\\\n\tTF_SF(DSCL0_SCL_MODE, SCL_CHROMA_COEF_MODE, mask_sh),\\\n\tTF_SF(DSCL0_SCL_MODE, SCL_COEF_RAM_SELECT_CURRENT, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_DEALPHA, PRE_DEALPHA_EN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_DEALPHA, PRE_DEALPHA_ABLND_EN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_REALPHA, PRE_REALPHA_EN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_REALPHA, PRE_REALPHA_ABLND_EN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_CSC_MODE, PRE_CSC_MODE, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_CSC_MODE, PRE_CSC_MODE_CURRENT, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_CSC_C11_C12, PRE_CSC_C11, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_CSC_C11_C12, PRE_CSC_C12, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_CSC_C33_C34, PRE_CSC_C33, mask_sh), \\\n\tTF_SF(CNVC_CFG0_PRE_CSC_C33_C34, PRE_CSC_C34, mask_sh), \\\n\tTF_SF(CM0_CM_POST_CSC_CONTROL, CM_POST_CSC_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_POST_CSC_CONTROL, CM_POST_CSC_MODE_CURRENT, mask_sh), \\\n\tTF_SF(CM0_CM_POST_CSC_C11_C12, CM_POST_CSC_C11, mask_sh), \\\n\tTF_SF(CM0_CM_POST_CSC_C11_C12, CM_POST_CSC_C12, mask_sh), \\\n\tTF_SF(CM0_CM_POST_CSC_C33_C34, CM_POST_CSC_C33, mask_sh), \\\n\tTF_SF(CM0_CM_POST_CSC_C33_C34, CM_POST_CSC_C34, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \\\n\tTF2_SF(CNVC_CFG0, FORMAT_CONTROL__ALPHA_EN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_EXPANSION_MODE, mask_sh), \\\n\tTF_SF(CNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT, CNVC_SURFACE_PIXEL_FORMAT, mask_sh), \\\n\tTF_SF(CNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT, CNVC_ALPHA_PLANE_ENABLE, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_MODE, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_EXPANSION_MODE, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_ENABLE, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_COLOR0, CUR0_COLOR0, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_COLOR1, CUR0_COLOR1, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_FP_SCALE_BIAS, CUR0_FP_BIAS, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_FP_SCALE_BIAS, CUR0_FP_SCALE, mask_sh), \\\n\tTF_SF(DPP_TOP0_DPP_CONTROL, DPP_CLOCK_ENABLE, mask_sh), \\\n\tTF_SF(CM0_CM_HDR_MULT_COEF, CM_HDR_MULT_COEF, mask_sh), \\\n\tTF_SF(CM0_CM_CONTROL, CM_BYPASS, mask_sh), \\\n\tTF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \\\n\tTF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \\\n\tTF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \\\n\tTF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_CNV16, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS_MSB_ALIGN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, CLAMP_POSITIVE, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, CLAMP_POSITIVE_C, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_CROSSBAR_R, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_CROSSBAR_G, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_CROSSBAR_B, mask_sh), \\\n\tTF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT0, mask_sh), \\\n\tTF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT1, mask_sh), \\\n\tTF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT2, mask_sh), \\\n\tTF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT3, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_BIAS_R, FCNV_FP_BIAS_R, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_BIAS_G, FCNV_FP_BIAS_G, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_BIAS_B, FCNV_FP_BIAS_B, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_SCALE_R, FCNV_FP_SCALE_R, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_SCALE_G, FCNV_FP_SCALE_G, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_SCALE_B, FCNV_FP_SCALE_B, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_CONTROL, COLOR_KEYER_EN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_CONTROL, COLOR_KEYER_MODE, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_ALPHA, COLOR_KEYER_ALPHA_LOW, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_ALPHA, COLOR_KEYER_ALPHA_HIGH, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_RED, COLOR_KEYER_RED_LOW, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_RED, COLOR_KEYER_RED_HIGH, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_GREEN, COLOR_KEYER_GREEN_LOW, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_GREEN, COLOR_KEYER_GREEN_HIGH, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_BLUE, COLOR_KEYER_BLUE_LOW, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_BLUE, COLOR_KEYER_BLUE_HIGH, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_PIX_INV_MODE, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_PIXEL_ALPHA_MOD_EN, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_ROM_EN, mask_sh),\\\n\tTF_SF(DSCL0_OBUF_MEM_PWR_CTRL, OBUF_MEM_PWR_FORCE, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_MEM_PWR_CTRL, LUT_MEM_PWR_FORCE, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_MEM_PWR_STATUS, LUT_MEM_PWR_STATE, mask_sh)\n\n#define DPP_REG_LIST_SH_MASK_DCN30_UPDATED(mask_sh)\\\n\tTF_SF(CM0_CM_MEM_PWR_STATUS, BLNDGAM_MEM_PWR_STATE, mask_sh), \\\n\tTF_SF(CM0_CM_MEM_PWR_CTRL2, HDR3DLUT_MEM_PWR_FORCE, mask_sh),\\\n\tTF_SF(CM0_CM_MEM_PWR_CTRL2, SHAPER_MEM_PWR_FORCE, mask_sh),\\\n\tTF_SF(CM0_CM_MEM_PWR_STATUS2, HDR3DLUT_MEM_PWR_STATE, mask_sh),\\\n\tTF_SF(CM0_CM_MEM_PWR_STATUS2, SHAPER_MEM_PWR_STATE, mask_sh),\\\n\tTF_SF(CM0_CM_BLNDGAM_CONTROL, CM_BLNDGAM_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_CONTROL, CM_BLNDGAM_MODE_CURRENT, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_CONTROL, CM_BLNDGAM_SELECT_CURRENT, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_CONTROL, CM_BLNDGAM_SELECT, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B, CM_BLNDGAM_RAMB_EXP_REGION_START_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G, CM_BLNDGAM_RAMB_EXP_REGION_START_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R, CM_BLNDGAM_RAMB_EXP_REGION_START_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL1_B, CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL1_G, CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL1_R, CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B, CM_BLNDGAM_RAMA_EXP_REGION_START_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G, CM_BLNDGAM_RAMA_EXP_REGION_START_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R, CM_BLNDGAM_RAMA_EXP_REGION_START_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL1_B, CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL1_G, CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL1_R, CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_B, CM_BLNDGAM_RAMA_EXP_REGION_END_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_G, CM_BLNDGAM_RAMA_EXP_REGION_END_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_R, CM_BLNDGAM_RAMA_EXP_REGION_END_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_LUT_CONTROL, CM_BLNDGAM_LUT_WRITE_COLOR_MASK, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_LUT_CONTROL, CM_BLNDGAM_LUT_HOST_SEL, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_LUT_CONTROL, CM_BLNDGAM_LUT_CONFIG_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_MODE, CM_3DLUT_MODE_CURRENT, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_CONTROL, CM_SHAPER_MODE_CURRENT, mask_sh)\n\n\n#define DPP_REG_LIST_SH_MASK_DCN30(mask_sh)\\\n\tDPP_REG_LIST_SH_MASK_DCN30_COMMON(mask_sh), \\\n\tTF_REG_LIST_SH_MASK_DCN20_COMMON(mask_sh), \\\n\tDPP_REG_LIST_SH_MASK_DCN30_UPDATED(mask_sh)\n\n#define DPP_REG_FIELD_LIST_DCN3(type) \\\n\tTF_REG_FIELD_LIST_DCN2_0(type); \\\n\ttype FORMAT_CROSSBAR_R; \\\n\ttype FORMAT_CROSSBAR_G; \\\n\ttype FORMAT_CROSSBAR_B; \\\n\ttype CM_DEALPHA_EN;\\\n\ttype CM_DEALPHA_ABLND;\\\n\ttype CM_BIAS_Y_G;\\\n\ttype CM_BIAS_CB_B;\\\n\ttype CM_BIAS_CR_R;\\\n\ttype GAMCOR_MEM_PWR_DIS; \\\n\ttype GAMCOR_MEM_PWR_FORCE; \\\n\ttype HDR3DLUT_MEM_PWR_FORCE; \\\n\ttype SHAPER_MEM_PWR_FORCE; \\\n\ttype PRE_DEGAM_MODE;\\\n\ttype PRE_DEGAM_SELECT;\\\n\ttype CNVC_ALPHA_PLANE_ENABLE; \\\n\ttype PRE_DEALPHA_EN; \\\n\ttype PRE_DEALPHA_ABLND_EN; \\\n\ttype PRE_REALPHA_EN; \\\n\ttype PRE_REALPHA_ABLND_EN; \\\n\ttype PRE_CSC_MODE; \\\n\ttype PRE_CSC_MODE_CURRENT; \\\n\ttype PRE_CSC_C11; \\\n\ttype PRE_CSC_C12; \\\n\ttype PRE_CSC_C33; \\\n\ttype PRE_CSC_C34; \\\n\ttype CM_POST_CSC_MODE; \\\n\ttype CM_POST_CSC_MODE_CURRENT; \\\n\ttype CM_POST_CSC_C11; \\\n\ttype CM_POST_CSC_C12; \\\n\ttype CM_POST_CSC_C33; \\\n\ttype CM_POST_CSC_C34; \\\n\ttype CM_GAMCOR_MODE; \\\n\ttype CM_GAMCOR_SELECT; \\\n\ttype CM_GAMCOR_PWL_DISABLE; \\\n\ttype CM_GAMCOR_MODE_CURRENT; \\\n\ttype CM_GAMCOR_SELECT_CURRENT; \\\n\ttype CM_GAMCOR_LUT_INDEX; \\\n\ttype CM_GAMCOR_LUT_DATA; \\\n\ttype CM_GAMCOR_LUT_WRITE_COLOR_MASK; \\\n\ttype CM_GAMCOR_LUT_READ_COLOR_SEL; \\\n\ttype CM_GAMCOR_LUT_READ_DBG; \\\n\ttype CM_GAMCOR_LUT_HOST_SEL; \\\n\ttype CM_GAMCOR_LUT_CONFIG_MODE; \\\n\ttype CM_GAMCOR_LUT_STATUS; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION_START_B; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION_START_SEGMENT_B; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION_START_SLOPE_B; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION_START_BASE_B; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION_END_BASE_B; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION_END_B; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION_END_SLOPE_B; \\\n\ttype CM_GAMCOR_RAMA_OFFSET_B; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION0_LUT_OFFSET; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION1_LUT_OFFSET; \\\n\ttype CM_GAMCOR_RAMA_EXP_REGION1_NUM_SEGMENTS;\\\n\ttype CM_GAMUT_REMAP_MODE_CURRENT;\\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_START_SLOPE_B; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_START_SLOPE_G; \\\n\ttype CM_BLNDGAM_RAMB_EXP_REGION_START_SLOPE_R; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_START_SLOPE_B; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_START_SLOPE_G; \\\n\ttype CM_BLNDGAM_RAMA_EXP_REGION_START_SLOPE_R; \\\n\ttype CM_BLNDGAM_LUT_WRITE_COLOR_MASK; \\\n\ttype CM_BLNDGAM_LUT_HOST_SEL; \\\n\ttype CM_BLNDGAM_LUT_CONFIG_MODE; \\\n\ttype CM_3DLUT_MODE_CURRENT; \\\n\ttype CM_SHAPER_MODE_CURRENT; \\\n\ttype CM_BLNDGAM_MODE; \\\n\ttype CM_BLNDGAM_MODE_CURRENT; \\\n\ttype CM_BLNDGAM_SELECT_CURRENT; \\\n\ttype CM_BLNDGAM_SELECT; \\\n\ttype GAMCOR_MEM_PWR_STATE; \\\n\ttype BLNDGAM_MEM_PWR_STATE; \\\n\ttype HDR3DLUT_MEM_PWR_STATE; \\\n\ttype SHAPER_MEM_PWR_STATE\n\nstruct dcn3_dpp_shift {\n\tDPP_REG_FIELD_LIST_DCN3(uint8_t);\n};\n\nstruct dcn3_dpp_mask {\n\tDPP_REG_FIELD_LIST_DCN3(uint32_t);\n};\n\n#define DPP_DCN3_REG_VARIABLE_LIST_COMMON \\\n\tDPP_DCN2_REG_VARIABLE_LIST; \\\n\tuint32_t CM_MEM_PWR_STATUS;\\\n\tuint32_t CM_MEM_PWR_STATUS2;\\\n\tuint32_t CM_MEM_PWR_CTRL2;\\\n\tuint32_t CM_DEALPHA;\\\n\tuint32_t CM_BIAS_CR_R;\\\n\tuint32_t CM_BIAS_Y_G_CB_B;\\\n\tuint32_t PRE_DEGAM;\\\n\tuint32_t PRE_DEALPHA; \\\n\tuint32_t PRE_REALPHA; \\\n\tuint32_t PRE_CSC_MODE; \\\n\tuint32_t PRE_CSC_C11_C12; \\\n\tuint32_t PRE_CSC_C33_C34; \\\n\tuint32_t PRE_CSC_B_C11_C12; \\\n\tuint32_t PRE_CSC_B_C33_C34; \\\n\tuint32_t CM_POST_CSC_CONTROL; \\\n\tuint32_t CM_POST_CSC_C11_C12; \\\n\tuint32_t CM_POST_CSC_C33_C34; \\\n\tuint32_t CM_POST_CSC_B_C11_C12; \\\n\tuint32_t CM_POST_CSC_B_C33_C34; \\\n\tuint32_t CM_GAMUT_REMAP_B_C11_C12; \\\n\tuint32_t CM_GAMUT_REMAP_B_C13_C14; \\\n\tuint32_t CM_GAMUT_REMAP_B_C21_C22; \\\n\tuint32_t CM_GAMUT_REMAP_B_C23_C24; \\\n\tuint32_t CM_GAMUT_REMAP_B_C31_C32; \\\n\tuint32_t CM_GAMUT_REMAP_B_C33_C34; \\\n\tuint32_t CM_GAMCOR_CONTROL; \\\n\tuint32_t CM_GAMCOR_LUT_CONTROL; \\\n\tuint32_t CM_GAMCOR_LUT_INDEX; \\\n\tuint32_t CM_GAMCOR_LUT_DATA; \\\n\tuint32_t CM_GAMCOR_RAMB_START_CNTL_B; \\\n\tuint32_t CM_GAMCOR_RAMB_START_CNTL_G; \\\n\tuint32_t CM_GAMCOR_RAMB_START_CNTL_R; \\\n\tuint32_t CM_GAMCOR_RAMB_START_SLOPE_CNTL_B; \\\n\tuint32_t CM_GAMCOR_RAMB_START_SLOPE_CNTL_G; \\\n\tuint32_t CM_GAMCOR_RAMB_START_SLOPE_CNTL_R; \\\n\tuint32_t CM_GAMCOR_RAMB_END_CNTL1_B; \\\n\tuint32_t CM_GAMCOR_RAMB_END_CNTL2_B; \\\n\tuint32_t CM_GAMCOR_RAMB_END_CNTL1_G; \\\n\tuint32_t CM_GAMCOR_RAMB_END_CNTL2_G; \\\n\tuint32_t CM_GAMCOR_RAMB_END_CNTL1_R; \\\n\tuint32_t CM_GAMCOR_RAMB_END_CNTL2_R; \\\n\tuint32_t CM_GAMCOR_RAMB_REGION_0_1; \\\n\tuint32_t CM_GAMCOR_RAMB_REGION_32_33; \\\n\tuint32_t CM_GAMCOR_RAMB_OFFSET_B; \\\n\tuint32_t CM_GAMCOR_RAMB_OFFSET_G; \\\n\tuint32_t CM_GAMCOR_RAMB_OFFSET_R; \\\n\tuint32_t CM_GAMCOR_RAMB_START_BASE_CNTL_B; \\\n\tuint32_t CM_GAMCOR_RAMB_START_BASE_CNTL_G; \\\n\tuint32_t CM_GAMCOR_RAMB_START_BASE_CNTL_R; \\\n\tuint32_t CM_GAMCOR_RAMA_START_CNTL_B; \\\n\tuint32_t CM_GAMCOR_RAMA_START_CNTL_G; \\\n\tuint32_t CM_GAMCOR_RAMA_START_CNTL_R; \\\n\tuint32_t CM_GAMCOR_RAMA_START_SLOPE_CNTL_B; \\\n\tuint32_t CM_GAMCOR_RAMA_START_SLOPE_CNTL_G; \\\n\tuint32_t CM_GAMCOR_RAMA_START_SLOPE_CNTL_R; \\\n\tuint32_t CM_GAMCOR_RAMA_END_CNTL1_B; \\\n\tuint32_t CM_GAMCOR_RAMA_END_CNTL2_B; \\\n\tuint32_t CM_GAMCOR_RAMA_END_CNTL1_G; \\\n\tuint32_t CM_GAMCOR_RAMA_END_CNTL2_G; \\\n\tuint32_t CM_GAMCOR_RAMA_END_CNTL1_R; \\\n\tuint32_t CM_GAMCOR_RAMA_END_CNTL2_R; \\\n\tuint32_t CM_GAMCOR_RAMA_REGION_0_1; \\\n\tuint32_t CM_GAMCOR_RAMA_REGION_32_33; \\\n\tuint32_t CM_GAMCOR_RAMA_OFFSET_B; \\\n\tuint32_t CM_GAMCOR_RAMA_OFFSET_G; \\\n\tuint32_t CM_GAMCOR_RAMA_OFFSET_R; \\\n\tuint32_t CM_GAMCOR_RAMA_START_BASE_CNTL_B; \\\n\tuint32_t CM_GAMCOR_RAMA_START_BASE_CNTL_G; \\\n\tuint32_t CM_GAMCOR_RAMA_START_BASE_CNTL_R; \\\n\tuint32_t CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B; \\\n\tuint32_t CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G; \\\n\tuint32_t CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R; \\\n\tuint32_t CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B; \\\n\tuint32_t CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G; \\\n\tuint32_t CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R; \\\n\tuint32_t CM_BLNDGAM_LUT_CONTROL\n\n\nstruct dcn3_dpp_registers {\n\tDPP_DCN3_REG_VARIABLE_LIST_COMMON;\n};\n\n\nstruct dcn3_dpp {\n\tstruct dpp base;\n\n\tconst struct dcn3_dpp_registers *tf_regs;\n\tconst struct dcn3_dpp_shift *tf_shift;\n\tconst struct dcn3_dpp_mask *tf_mask;\n\n\tconst uint16_t *filter_v;\n\tconst uint16_t *filter_h;\n\tconst uint16_t *filter_v_c;\n\tconst uint16_t *filter_h_c;\n\tint lb_pixel_depth_supported;\n\tint lb_memory_size;\n\tint lb_bits_per_entry;\n\tbool is_write_to_ram_a_safe;\n\tstruct scaler_data scl_data;\n\tstruct pwl_params pwl_data;\n};\n\nbool dpp3_construct(struct dcn3_dpp *dpp3,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dcn3_dpp_registers *tf_regs,\n\tconst struct dcn3_dpp_shift *tf_shift,\n\tconst struct dcn3_dpp_mask *tf_mask);\n\nbool dpp3_program_gamcor_lut(\n\tstruct dpp *dpp_base, const struct pwl_params *params);\n\nvoid dpp3_program_CM_dealpha(\n\t\tstruct dpp *dpp_base,\n\t\tuint32_t enable, uint32_t additive_blending);\n\nvoid dpp30_read_state(struct dpp *dpp_base,\n\t\tstruct dcn_dpp_state *s);\n\nbool dpp3_get_optimal_number_of_taps(\n\t\tstruct dpp *dpp,\n\t\tstruct scaler_data *scl_data,\n\t\tconst struct scaling_taps *in_taps);\n\nvoid dpp3_cnv_setup (\n\t\tstruct dpp *dpp_base,\n\t\tenum surface_pixel_format format,\n\t\tenum expansion_mode mode,\n\t\tstruct dc_csc_transform input_csc_color_matrix,\n\t\tenum dc_color_space input_color_space,\n\t\tstruct cnv_alpha_2bit_lut *alpha_2bit_lut);\n\nvoid dpp3_program_CM_bias(\n\t\tstruct dpp *dpp_base,\n\t\tstruct CM_bias_params *bias_params);\n\nvoid dpp3_set_hdr_multiplier(\n\t\tstruct dpp *dpp_base,\n\t\tuint32_t multiplier);\n\nvoid dpp3_cm_set_gamut_remap(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct dpp_grph_csc_adjustment *adjust);\n\nvoid dpp3_set_pre_degam(struct dpp *dpp_base,\n\t\tenum dc_transfer_func_predefined tr);\n\nvoid dpp3_set_cursor_attributes(\n\t\tstruct dpp *dpp_base,\n\t\tstruct dc_cursor_attributes *cursor_attributes);\n\nvoid dpp3_program_post_csc(\n\t\tstruct dpp *dpp_base,\n\t\tenum dc_color_space color_space,\n\t\tenum dcn10_input_csc_select input_select,\n\t\tconst struct out_csc_color_matrix *tbl_entry);\n\nvoid dpp3_program_cm_bias(\n\tstruct dpp *dpp_base,\n\tstruct CM_bias_params *bias_params);\n\nvoid dpp3_program_cm_dealpha(\n\t\tstruct dpp *dpp_base,\n\tuint32_t enable, uint32_t additive_blending);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}