module IF_ID_Register (
	input clk,
	input reset,
	input [15:0] instruction_in,
	input [15:0] pc_in,
	output reg [15:0] instruction_out,
	output reg [15:0] pc_out
);
	always @(posedge clk or posedge reset) begin
		if (reset) begin
			instruction_out <= 0;
			pc_out <= 0;
		end else begin
			instruction_out <= instruction_in;
			pc_out <= pc_in;
		end
	end
endmodule
