Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct 14 21:58:10 2024
| Host         : LAPTOP-293MO244 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_sc_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DATAMEM/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.113   -14960.317                   4177                20990        0.403        0.000                      0                20990        3.750        0.000                       0                  2171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.113   -14960.317                   4177                20990        0.403        0.000                      0                20990        3.750        0.000                       0                  2171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4177  Failing Endpoints,  Worst Slack       -6.113ns,  Total Violation   -14960.317ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.113ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_6400_6655_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.335ns  (logic 3.870ns (25.236%)  route 11.465ns (74.764%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.184    12.802    DATAMEM/mem_reg_30976_31231_2_2/A3
    SLICE_X54Y44         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.926 r  DATAMEM/mem_reg_30976_31231_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.926    DATAMEM/mem_reg_30976_31231_2_2/OD
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    13.167 r  DATAMEM/mem_reg_30976_31231_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.167    DATAMEM/mem_reg_30976_31231_2_2/O0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    13.265 r  DATAMEM/mem_reg_30976_31231_2_2/F8/O
                         net (fo=1, routed)           1.325    14.589    DATAMEM/mem_reg_30976_31231_2_2_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.319    14.908 r  DATAMEM/mem_reg_0_255_2_2_i_59/O
                         net (fo=1, routed)           0.000    14.908    DATAMEM/mem_reg_0_255_2_2_i_59_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    15.120 r  DATAMEM/mem_reg_0_255_2_2_i_34/O
                         net (fo=1, routed)           0.000    15.120    DATAMEM/mem_reg_0_255_2_2_i_34_n_0
    SLICE_X53Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    15.214 r  DATAMEM/mem_reg_0_255_2_2_i_21/O
                         net (fo=1, routed)           1.002    16.216    DATAMEM/mem_reg_0_255_2_2_i_21_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.316    16.532 r  DATAMEM/mem_reg_0_255_2_2_i_15/O
                         net (fo=2, routed)           0.453    16.985    CPU/REGFILE/mem_reg_0_255_2_2_i_6_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  CPU/REGFILE/mem_reg_0_255_2_2_i_11/O
                         net (fo=1, routed)           0.403    17.512    CPU/REGFILE/mem_reg_0_255_2_2_i_11_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  CPU/REGFILE/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.407    18.043    CPU/REGFILE/mem_reg_0_255_2_2_i_6_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124    18.167 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.514    18.681    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124    18.805 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=517, routed)         1.602    20.407    DATAMEM/mem_reg_6400_6655_2_2/D
    SLICE_X52Y2          RAMS64E                                      r  DATAMEM/mem_reg_6400_6655_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.453    14.794    DATAMEM/mem_reg_6400_6655_2_2/WCLK
    SLICE_X52Y2          RAMS64E                                      r  DATAMEM/mem_reg_6400_6655_2_2/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_6400_6655_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -20.407    
  -------------------------------------------------------------------
                         slack                                 -6.113    

Slack (VIOLATED) :        -6.104ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_5120_5375_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.230ns  (logic 3.875ns (25.443%)  route 11.355ns (74.557%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.208    12.825    DATAMEM/mem_reg_3072_3327_3_3/A3
    SLICE_X56Y43         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.949 r  DATAMEM/mem_reg_3072_3327_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.949    DATAMEM/mem_reg_3072_3327_3_3/OD
    SLICE_X56Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    13.190 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.190    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X56Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    13.288 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.222    14.510    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.319    14.829 r  DATAMEM/mem_reg_0_255_3_3_i_54/O
                         net (fo=1, routed)           0.000    14.829    DATAMEM/mem_reg_0_255_3_3_i_54_n_0
    SLICE_X36Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    15.046 r  DATAMEM/mem_reg_0_255_3_3_i_30/O
                         net (fo=1, routed)           0.000    15.046    DATAMEM/mem_reg_0_255_3_3_i_30_n_0
    SLICE_X36Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    15.140 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.875    16.014    DATAMEM/mem_reg_0_255_3_3_i_17_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.316    16.330 r  DATAMEM/mem_reg_0_255_3_3_i_11/O
                         net (fo=2, routed)           0.415    16.746    CPU/REGFILE/mem_reg_0_255_3_3_i_4_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124    16.870 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.395    17.265    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.389 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.409    17.798    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124    17.922 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.696    18.617    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    18.741 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.561    20.303    DATAMEM/mem_reg_5120_5375_3_3/D
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_5120_5375_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.438    14.779    DATAMEM/mem_reg_5120_5375_3_3/WCLK
    SLICE_X42Y52         RAMS64E                                      r  DATAMEM/mem_reg_5120_5375_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.198    DATAMEM/mem_reg_5120_5375_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -20.303    
  -------------------------------------------------------------------
                         slack                                 -6.104    

Slack (VIOLATED) :        -6.050ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_32000_32255_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.285ns  (logic 3.870ns (25.318%)  route 11.415ns (74.682%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.184    12.802    DATAMEM/mem_reg_30976_31231_2_2/A3
    SLICE_X54Y44         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.926 r  DATAMEM/mem_reg_30976_31231_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.926    DATAMEM/mem_reg_30976_31231_2_2/OD
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    13.167 r  DATAMEM/mem_reg_30976_31231_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.167    DATAMEM/mem_reg_30976_31231_2_2/O0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    13.265 r  DATAMEM/mem_reg_30976_31231_2_2/F8/O
                         net (fo=1, routed)           1.325    14.589    DATAMEM/mem_reg_30976_31231_2_2_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.319    14.908 r  DATAMEM/mem_reg_0_255_2_2_i_59/O
                         net (fo=1, routed)           0.000    14.908    DATAMEM/mem_reg_0_255_2_2_i_59_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    15.120 r  DATAMEM/mem_reg_0_255_2_2_i_34/O
                         net (fo=1, routed)           0.000    15.120    DATAMEM/mem_reg_0_255_2_2_i_34_n_0
    SLICE_X53Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    15.214 r  DATAMEM/mem_reg_0_255_2_2_i_21/O
                         net (fo=1, routed)           1.002    16.216    DATAMEM/mem_reg_0_255_2_2_i_21_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.316    16.532 r  DATAMEM/mem_reg_0_255_2_2_i_15/O
                         net (fo=2, routed)           0.453    16.985    CPU/REGFILE/mem_reg_0_255_2_2_i_6_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  CPU/REGFILE/mem_reg_0_255_2_2_i_11/O
                         net (fo=1, routed)           0.403    17.512    CPU/REGFILE/mem_reg_0_255_2_2_i_11_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  CPU/REGFILE/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.407    18.043    CPU/REGFILE/mem_reg_0_255_2_2_i_6_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124    18.167 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.514    18.681    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124    18.805 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=517, routed)         1.553    20.358    DATAMEM/mem_reg_32000_32255_2_2/D
    SLICE_X50Y49         RAMS64E                                      r  DATAMEM/mem_reg_32000_32255_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.453    14.794    DATAMEM/mem_reg_32000_32255_2_2/WCLK
    SLICE_X50Y49         RAMS64E                                      r  DATAMEM/mem_reg_32000_32255_2_2/RAMS64E_A/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y49         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.308    DATAMEM/mem_reg_32000_32255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -20.358    
  -------------------------------------------------------------------
                         slack                                 -6.050    

Slack (VIOLATED) :        -6.041ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_29952_30207_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 3.875ns (25.540%)  route 11.298ns (74.460%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.208    12.825    DATAMEM/mem_reg_3072_3327_3_3/A3
    SLICE_X56Y43         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.949 r  DATAMEM/mem_reg_3072_3327_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.949    DATAMEM/mem_reg_3072_3327_3_3/OD
    SLICE_X56Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    13.190 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.190    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X56Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    13.288 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.222    14.510    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.319    14.829 r  DATAMEM/mem_reg_0_255_3_3_i_54/O
                         net (fo=1, routed)           0.000    14.829    DATAMEM/mem_reg_0_255_3_3_i_54_n_0
    SLICE_X36Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    15.046 r  DATAMEM/mem_reg_0_255_3_3_i_30/O
                         net (fo=1, routed)           0.000    15.046    DATAMEM/mem_reg_0_255_3_3_i_30_n_0
    SLICE_X36Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    15.140 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.875    16.014    DATAMEM/mem_reg_0_255_3_3_i_17_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.316    16.330 r  DATAMEM/mem_reg_0_255_3_3_i_11/O
                         net (fo=2, routed)           0.415    16.746    CPU/REGFILE/mem_reg_0_255_3_3_i_4_1
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124    16.870 r  CPU/REGFILE/mem_reg_0_255_3_3_i_7/O
                         net (fo=1, routed)           0.395    17.265    CPU/REGFILE/mem_reg_0_255_3_3_i_7_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.389 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.409    17.798    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124    17.922 r  CPU/REGFILE/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.696    18.617    CPU/REGFILE/mem_reg_0_255_3_3_i_2_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.124    18.741 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1/O
                         net (fo=517, routed)         1.503    20.245    DATAMEM/mem_reg_29952_30207_3_3/D
    SLICE_X8Y23          RAMS64E                                      r  DATAMEM/mem_reg_29952_30207_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.435    14.776    DATAMEM/mem_reg_29952_30207_3_3/WCLK
    SLICE_X8Y23          RAMS64E                                      r  DATAMEM/mem_reg_29952_30207_3_3/RAMS64E_A/CLK
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X8Y23          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.204    DATAMEM/mem_reg_29952_30207_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -20.245    
  -------------------------------------------------------------------
                         slack                                 -6.041    

Slack (VIOLATED) :        -6.039ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_27136_27391_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.259ns  (logic 3.870ns (25.362%)  route 11.389ns (74.638%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.184    12.802    DATAMEM/mem_reg_30976_31231_2_2/A3
    SLICE_X54Y44         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.926 r  DATAMEM/mem_reg_30976_31231_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.926    DATAMEM/mem_reg_30976_31231_2_2/OD
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    13.167 r  DATAMEM/mem_reg_30976_31231_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.167    DATAMEM/mem_reg_30976_31231_2_2/O0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    13.265 r  DATAMEM/mem_reg_30976_31231_2_2/F8/O
                         net (fo=1, routed)           1.325    14.589    DATAMEM/mem_reg_30976_31231_2_2_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.319    14.908 r  DATAMEM/mem_reg_0_255_2_2_i_59/O
                         net (fo=1, routed)           0.000    14.908    DATAMEM/mem_reg_0_255_2_2_i_59_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    15.120 r  DATAMEM/mem_reg_0_255_2_2_i_34/O
                         net (fo=1, routed)           0.000    15.120    DATAMEM/mem_reg_0_255_2_2_i_34_n_0
    SLICE_X53Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    15.214 r  DATAMEM/mem_reg_0_255_2_2_i_21/O
                         net (fo=1, routed)           1.002    16.216    DATAMEM/mem_reg_0_255_2_2_i_21_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.316    16.532 r  DATAMEM/mem_reg_0_255_2_2_i_15/O
                         net (fo=2, routed)           0.453    16.985    CPU/REGFILE/mem_reg_0_255_2_2_i_6_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  CPU/REGFILE/mem_reg_0_255_2_2_i_11/O
                         net (fo=1, routed)           0.403    17.512    CPU/REGFILE/mem_reg_0_255_2_2_i_11_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  CPU/REGFILE/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.407    18.043    CPU/REGFILE/mem_reg_0_255_2_2_i_6_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124    18.167 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.514    18.681    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124    18.805 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=517, routed)         1.527    20.331    DATAMEM/mem_reg_27136_27391_2_2/D
    SLICE_X50Y5          RAMS64E                                      r  DATAMEM/mem_reg_27136_27391_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.452    14.793    DATAMEM/mem_reg_27136_27391_2_2/WCLK
    SLICE_X50Y5          RAMS64E                                      r  DATAMEM/mem_reg_27136_27391_2_2/RAMS64E_A/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y5          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.293    DATAMEM/mem_reg_27136_27391_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -20.331    
  -------------------------------------------------------------------
                         slack                                 -6.039    

Slack (VIOLATED) :        -6.020ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_28672_28927_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.237ns  (logic 3.870ns (25.399%)  route 11.367ns (74.601%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.184    12.802    DATAMEM/mem_reg_30976_31231_2_2/A3
    SLICE_X54Y44         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.926 r  DATAMEM/mem_reg_30976_31231_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.926    DATAMEM/mem_reg_30976_31231_2_2/OD
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    13.167 r  DATAMEM/mem_reg_30976_31231_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.167    DATAMEM/mem_reg_30976_31231_2_2/O0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    13.265 r  DATAMEM/mem_reg_30976_31231_2_2/F8/O
                         net (fo=1, routed)           1.325    14.589    DATAMEM/mem_reg_30976_31231_2_2_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.319    14.908 r  DATAMEM/mem_reg_0_255_2_2_i_59/O
                         net (fo=1, routed)           0.000    14.908    DATAMEM/mem_reg_0_255_2_2_i_59_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    15.120 r  DATAMEM/mem_reg_0_255_2_2_i_34/O
                         net (fo=1, routed)           0.000    15.120    DATAMEM/mem_reg_0_255_2_2_i_34_n_0
    SLICE_X53Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    15.214 r  DATAMEM/mem_reg_0_255_2_2_i_21/O
                         net (fo=1, routed)           1.002    16.216    DATAMEM/mem_reg_0_255_2_2_i_21_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.316    16.532 r  DATAMEM/mem_reg_0_255_2_2_i_15/O
                         net (fo=2, routed)           0.453    16.985    CPU/REGFILE/mem_reg_0_255_2_2_i_6_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  CPU/REGFILE/mem_reg_0_255_2_2_i_11/O
                         net (fo=1, routed)           0.403    17.512    CPU/REGFILE/mem_reg_0_255_2_2_i_11_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  CPU/REGFILE/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.407    18.043    CPU/REGFILE/mem_reg_0_255_2_2_i_6_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124    18.167 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.514    18.681    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124    18.805 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=517, routed)         1.504    20.309    DATAMEM/mem_reg_28672_28927_2_2/D
    SLICE_X46Y46         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.448    14.789    DATAMEM/mem_reg_28672_28927_2_2/WCLK
    SLICE_X46Y46         RAMS64E                                      r  DATAMEM/mem_reg_28672_28927_2_2/RAMS64E_A/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X46Y46         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.289    DATAMEM/mem_reg_28672_28927_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                 -6.020    

Slack (VIOLATED) :        -6.018ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_31744_31999_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.239ns  (logic 3.870ns (25.396%)  route 11.369ns (74.604%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.184    12.802    DATAMEM/mem_reg_30976_31231_2_2/A3
    SLICE_X54Y44         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.926 r  DATAMEM/mem_reg_30976_31231_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.926    DATAMEM/mem_reg_30976_31231_2_2/OD
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    13.167 r  DATAMEM/mem_reg_30976_31231_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.167    DATAMEM/mem_reg_30976_31231_2_2/O0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    13.265 r  DATAMEM/mem_reg_30976_31231_2_2/F8/O
                         net (fo=1, routed)           1.325    14.589    DATAMEM/mem_reg_30976_31231_2_2_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.319    14.908 r  DATAMEM/mem_reg_0_255_2_2_i_59/O
                         net (fo=1, routed)           0.000    14.908    DATAMEM/mem_reg_0_255_2_2_i_59_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    15.120 r  DATAMEM/mem_reg_0_255_2_2_i_34/O
                         net (fo=1, routed)           0.000    15.120    DATAMEM/mem_reg_0_255_2_2_i_34_n_0
    SLICE_X53Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    15.214 r  DATAMEM/mem_reg_0_255_2_2_i_21/O
                         net (fo=1, routed)           1.002    16.216    DATAMEM/mem_reg_0_255_2_2_i_21_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.316    16.532 r  DATAMEM/mem_reg_0_255_2_2_i_15/O
                         net (fo=2, routed)           0.453    16.985    CPU/REGFILE/mem_reg_0_255_2_2_i_6_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  CPU/REGFILE/mem_reg_0_255_2_2_i_11/O
                         net (fo=1, routed)           0.403    17.512    CPU/REGFILE/mem_reg_0_255_2_2_i_11_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  CPU/REGFILE/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.407    18.043    CPU/REGFILE/mem_reg_0_255_2_2_i_6_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124    18.167 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.514    18.681    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124    18.805 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=517, routed)         1.506    20.311    DATAMEM/mem_reg_31744_31999_2_2/D
    SLICE_X50Y3          RAMS64E                                      r  DATAMEM/mem_reg_31744_31999_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.452    14.793    DATAMEM/mem_reg_31744_31999_2_2/WCLK
    SLICE_X50Y3          RAMS64E                                      r  DATAMEM/mem_reg_31744_31999_2_2/RAMS64E_A/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y3          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.293    DATAMEM/mem_reg_31744_31999_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -20.311    
  -------------------------------------------------------------------
                         slack                                 -6.018    

Slack (VIOLATED) :        -5.999ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_5376_5631_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.220ns  (logic 3.870ns (25.428%)  route 11.350ns (74.572%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.184    12.802    DATAMEM/mem_reg_30976_31231_2_2/A3
    SLICE_X54Y44         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.926 r  DATAMEM/mem_reg_30976_31231_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.926    DATAMEM/mem_reg_30976_31231_2_2/OD
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    13.167 r  DATAMEM/mem_reg_30976_31231_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.167    DATAMEM/mem_reg_30976_31231_2_2/O0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    13.265 r  DATAMEM/mem_reg_30976_31231_2_2/F8/O
                         net (fo=1, routed)           1.325    14.589    DATAMEM/mem_reg_30976_31231_2_2_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.319    14.908 r  DATAMEM/mem_reg_0_255_2_2_i_59/O
                         net (fo=1, routed)           0.000    14.908    DATAMEM/mem_reg_0_255_2_2_i_59_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    15.120 r  DATAMEM/mem_reg_0_255_2_2_i_34/O
                         net (fo=1, routed)           0.000    15.120    DATAMEM/mem_reg_0_255_2_2_i_34_n_0
    SLICE_X53Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    15.214 r  DATAMEM/mem_reg_0_255_2_2_i_21/O
                         net (fo=1, routed)           1.002    16.216    DATAMEM/mem_reg_0_255_2_2_i_21_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.316    16.532 r  DATAMEM/mem_reg_0_255_2_2_i_15/O
                         net (fo=2, routed)           0.453    16.985    CPU/REGFILE/mem_reg_0_255_2_2_i_6_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  CPU/REGFILE/mem_reg_0_255_2_2_i_11/O
                         net (fo=1, routed)           0.403    17.512    CPU/REGFILE/mem_reg_0_255_2_2_i_11_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  CPU/REGFILE/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.407    18.043    CPU/REGFILE/mem_reg_0_255_2_2_i_6_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124    18.167 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.514    18.681    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124    18.805 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=517, routed)         1.487    20.292    DATAMEM/mem_reg_5376_5631_2_2/D
    SLICE_X52Y3          RAMS64E                                      r  DATAMEM/mem_reg_5376_5631_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.452    14.793    DATAMEM/mem_reg_5376_5631_2_2/WCLK
    SLICE_X52Y3          RAMS64E                                      r  DATAMEM/mem_reg_5376_5631_2_2/RAMS64E_A/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y3          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.293    DATAMEM/mem_reg_5376_5631_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -20.292    
  -------------------------------------------------------------------
                         slack                                 -5.999    

Slack (VIOLATED) :        -5.995ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_30464_30719_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.205ns  (logic 3.870ns (25.453%)  route 11.335ns (74.547%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.184    12.802    DATAMEM/mem_reg_30976_31231_2_2/A3
    SLICE_X54Y44         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.926 r  DATAMEM/mem_reg_30976_31231_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.926    DATAMEM/mem_reg_30976_31231_2_2/OD
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    13.167 r  DATAMEM/mem_reg_30976_31231_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.167    DATAMEM/mem_reg_30976_31231_2_2/O0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    13.265 r  DATAMEM/mem_reg_30976_31231_2_2/F8/O
                         net (fo=1, routed)           1.325    14.589    DATAMEM/mem_reg_30976_31231_2_2_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.319    14.908 r  DATAMEM/mem_reg_0_255_2_2_i_59/O
                         net (fo=1, routed)           0.000    14.908    DATAMEM/mem_reg_0_255_2_2_i_59_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    15.120 r  DATAMEM/mem_reg_0_255_2_2_i_34/O
                         net (fo=1, routed)           0.000    15.120    DATAMEM/mem_reg_0_255_2_2_i_34_n_0
    SLICE_X53Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    15.214 r  DATAMEM/mem_reg_0_255_2_2_i_21/O
                         net (fo=1, routed)           1.002    16.216    DATAMEM/mem_reg_0_255_2_2_i_21_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.316    16.532 r  DATAMEM/mem_reg_0_255_2_2_i_15/O
                         net (fo=2, routed)           0.453    16.985    CPU/REGFILE/mem_reg_0_255_2_2_i_6_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  CPU/REGFILE/mem_reg_0_255_2_2_i_11/O
                         net (fo=1, routed)           0.403    17.512    CPU/REGFILE/mem_reg_0_255_2_2_i_11_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  CPU/REGFILE/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.407    18.043    CPU/REGFILE/mem_reg_0_255_2_2_i_6_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124    18.167 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.514    18.681    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124    18.805 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=517, routed)         1.472    20.277    DATAMEM/mem_reg_30464_30719_2_2/D
    SLICE_X42Y15         RAMS64E                                      r  DATAMEM/mem_reg_30464_30719_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.441    14.782    DATAMEM/mem_reg_30464_30719_2_2/WCLK
    SLICE_X42Y15         RAMS64E                                      r  DATAMEM/mem_reg_30464_30719_2_2/RAMS64E_A/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X42Y15         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.282    DATAMEM/mem_reg_30464_30719_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -20.277    
  -------------------------------------------------------------------
                         slack                                 -5.995    

Slack (VIOLATED) :        -5.969ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_24576_24831_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 3.870ns (25.454%)  route 11.334ns (74.546%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT4=2 LUT6=5 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.551     5.072    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.842     6.371    CPU/REGFILE/p_address[2]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.495 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.987     7.481    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X52Y23         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.631 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.783     8.414    CPU/ALU/A[0]
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.328     8.742 r  CPU/ALU/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     8.742    CPU/REGFILE/mem_reg_0_255_0_0_i_10_0[0]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.348 r  CPU/REGFILE/mem_reg_0_255_0_0_i_20/O[3]
                         net (fo=1, routed)           0.963    10.311    CPU/REGFILE/mem_reg_0_255_0_0_i_20_n_4
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.306    10.617 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2067, routed)        2.184    12.802    DATAMEM/mem_reg_30976_31231_2_2/A3
    SLICE_X54Y44         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.926 r  DATAMEM/mem_reg_30976_31231_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.926    DATAMEM/mem_reg_30976_31231_2_2/OD
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    13.167 r  DATAMEM/mem_reg_30976_31231_2_2/F7.B/O
                         net (fo=1, routed)           0.000    13.167    DATAMEM/mem_reg_30976_31231_2_2/O0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    13.265 r  DATAMEM/mem_reg_30976_31231_2_2/F8/O
                         net (fo=1, routed)           1.325    14.589    DATAMEM/mem_reg_30976_31231_2_2_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.319    14.908 r  DATAMEM/mem_reg_0_255_2_2_i_59/O
                         net (fo=1, routed)           0.000    14.908    DATAMEM/mem_reg_0_255_2_2_i_59_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    15.120 r  DATAMEM/mem_reg_0_255_2_2_i_34/O
                         net (fo=1, routed)           0.000    15.120    DATAMEM/mem_reg_0_255_2_2_i_34_n_0
    SLICE_X53Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    15.214 r  DATAMEM/mem_reg_0_255_2_2_i_21/O
                         net (fo=1, routed)           1.002    16.216    DATAMEM/mem_reg_0_255_2_2_i_21_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.316    16.532 r  DATAMEM/mem_reg_0_255_2_2_i_15/O
                         net (fo=2, routed)           0.453    16.985    CPU/REGFILE/mem_reg_0_255_2_2_i_6_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.109 r  CPU/REGFILE/mem_reg_0_255_2_2_i_11/O
                         net (fo=1, routed)           0.403    17.512    CPU/REGFILE/mem_reg_0_255_2_2_i_11_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  CPU/REGFILE/mem_reg_0_255_2_2_i_6/O
                         net (fo=1, routed)           0.407    18.043    CPU/REGFILE/mem_reg_0_255_2_2_i_6_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124    18.167 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.514    18.681    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124    18.805 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1/O
                         net (fo=517, routed)         1.471    20.276    DATAMEM/mem_reg_24576_24831_2_2/D
    SLICE_X50Y46         RAMS64E                                      r  DATAMEM/mem_reg_24576_24831_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        1.452    14.793    DATAMEM/mem_reg_24576_24831_2_2/WCLK
    SLICE_X50Y46         RAMS64E                                      r  DATAMEM/mem_reg_24576_24831_2_2/RAMS64E_A/CLK
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y46         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.307    DATAMEM/mem_reg_24576_24831_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 -5.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/c_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.145%)  route 0.343ns (64.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.554     1.437    CPU/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CPU/pc_reg[3]/Q
                         net (fo=172, routed)         0.343     1.921    CPU/p_address[3]
    SLICE_X49Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.966 r  CPU/c_flag_i_1/O
                         net (fo=1, routed)           0.000     1.966    CPU/c_new
    SLICE_X49Y27         FDRE                                         r  CPU/c_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.823     1.950    CPU/clk_IBUF_BUFG
    SLICE_X49Y27         FDRE                                         r  CPU/c_flag_reg/C
                         clock pessimism             -0.478     1.472    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.091     1.563    CPU/c_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.590     1.473    DATAMEM/genblk1[0].fDiv/CLK
    SLICE_X59Y34         FDRE                                         r  DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  DATAMEM/genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.356     1.970    DATAMEM/genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X59Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  DATAMEM/genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     2.015    DATAMEM/genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  DATAMEM/genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.858     1.985    DATAMEM/genblk1[0].fDiv/CLK
    SLICE_X59Y34         FDRE                                         r  DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.091     1.564    DATAMEM/genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.417%)  route 0.518ns (73.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.553     1.436    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.328     1.906    CPU/REGFILE/p_address[2]
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.951 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.190     2.140    CPU/REGFILE/regs_reg_r2_0_31_0_5/DIA0
    SLICE_X54Y26         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.822     1.949    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X54Y26         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.618    CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.505%)  route 0.605ns (76.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.553     1.436    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU/pc_reg[5]/Q
                         net (fo=171, routed)         0.344     1.921    CPU/REGFILE/p_address[3]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  CPU/REGFILE/mem_reg_8192_8447_2_2_i_1/O
                         net (fo=128, routed)         0.261     2.227    DATAMEM/mem_reg_8704_8959_2_2/A2
    SLICE_X50Y25         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.821     1.948    DATAMEM/mem_reg_8704_8959_2_2/WCLK
    SLICE_X50Y25         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X50Y25         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.703    DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.505%)  route 0.605ns (76.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.553     1.436    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU/pc_reg[5]/Q
                         net (fo=171, routed)         0.344     1.921    CPU/REGFILE/p_address[3]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  CPU/REGFILE/mem_reg_8192_8447_2_2_i_1/O
                         net (fo=128, routed)         0.261     2.227    DATAMEM/mem_reg_8704_8959_2_2/A2
    SLICE_X50Y25         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.821     1.948    DATAMEM/mem_reg_8704_8959_2_2/WCLK
    SLICE_X50Y25         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X50Y25         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.703    DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.505%)  route 0.605ns (76.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.553     1.436    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU/pc_reg[5]/Q
                         net (fo=171, routed)         0.344     1.921    CPU/REGFILE/p_address[3]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  CPU/REGFILE/mem_reg_8192_8447_2_2_i_1/O
                         net (fo=128, routed)         0.261     2.227    DATAMEM/mem_reg_8704_8959_2_2/A2
    SLICE_X50Y25         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.821     1.948    DATAMEM/mem_reg_8704_8959_2_2/WCLK
    SLICE_X50Y25         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X50Y25         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.703    DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.505%)  route 0.605ns (76.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.553     1.436    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU/pc_reg[5]/Q
                         net (fo=171, routed)         0.344     1.921    CPU/REGFILE/p_address[3]
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  CPU/REGFILE/mem_reg_8192_8447_2_2_i_1/O
                         net (fo=128, routed)         0.261     2.227    DATAMEM/mem_reg_8704_8959_2_2/A2
    SLICE_X50Y25         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.821     1.948    DATAMEM/mem_reg_8704_8959_2_2/WCLK
    SLICE_X50Y25         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X50Y25         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.703    DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.000%)  route 0.529ns (74.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.553     1.436    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU/pc_reg[4]/Q
                         net (fo=172, routed)         0.328     1.906    CPU/REGFILE/p_address[2]
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.951 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.201     2.152    CPU/REGFILE/regs_reg_r1_0_31_0_5/DIA0
    SLICE_X52Y23         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.822     1.949    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y23         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.618    CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.110%)  route 0.555ns (74.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.553     1.436    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU/pc_reg[5]/Q
                         net (fo=171, routed)         0.486     2.063    CPU/REGFILE/p_address[3]
    SLICE_X53Y23         LUT6 (Prop_lut6_I4_O)        0.045     2.108 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.068     2.177    CPU/REGFILE/regs_reg_r1_0_31_0_5/DIA1
    SLICE_X52Y23         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.822     1.949    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y23         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X52Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.591    CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8960_9215_1_1/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.101%)  route 0.695ns (78.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.553     1.436    CPU/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU/pc_reg[5]/Q
                         net (fo=171, routed)         0.335     1.912    CPU/REGFILE/p_address[3]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=157, routed)         0.360     2.318    DATAMEM/mem_reg_8960_9215_1_1/A2
    SLICE_X50Y27         RAMS64E                                      r  DATAMEM/mem_reg_8960_9215_1_1/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2170, routed)        0.824     1.951    DATAMEM/mem_reg_8960_9215_1_1/WCLK
    SLICE_X50Y27         RAMS64E                                      r  DATAMEM/mem_reg_8960_9215_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.706    DATAMEM/mem_reg_8960_9215_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.611    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y27   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y25   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y26   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y25   CPU/pc_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y25   CPU/pc_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y34   DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y21   DATAMEM/num0_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y24   DATAMEM/num0_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y22   DATAMEM/num0_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y35   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y35   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y35   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y35   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y2    DATAMEM/mem_reg_25600_25855_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y2    DATAMEM/mem_reg_25600_25855_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y2    DATAMEM/mem_reg_25600_25855_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y2    DATAMEM/mem_reg_25600_25855_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   DATAMEM/mem_reg_29184_29439_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   DATAMEM/mem_reg_29184_29439_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y9    DATAMEM/mem_reg_1280_1535_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y9    DATAMEM/mem_reg_1280_1535_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40   DATAMEM/mem_reg_17152_17407_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40   DATAMEM/mem_reg_17152_17407_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40   DATAMEM/mem_reg_17152_17407_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40   DATAMEM/mem_reg_17152_17407_2_2/RAMS64E_D/CLK



