Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jan 29 05:16:35 2016
| Host         : athena running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hgc_zed_ip_v1_0_timing_summary_routed.rpt -rpx hgc_zed_ip_v1_0_timing_summary_routed.rpx
| Design       : hgc_zed_ip_v1_0
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 118 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 345 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 54 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.699        0.000                      0                  380        0.100        0.000                      0                  380       12.000        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
CLK_40  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_40             18.699        0.000                      0                  380        0.100        0.000                      0                  380       12.000        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_40
  To Clock:  CLK_40

Setup :            0  Failing Endpoints,  Worst Slack       18.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.699ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.182ns (19.586%)  route 4.853ns (80.414%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 29.630 - 25.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.154    hgc_zed_channel_inst/mdec_nibble_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y46        FDRE                                         r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     5.610 r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/Q
                         net (fo=50, routed)          2.728     8.337    hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][0]
    SLICE_X108Y38        LUT3 (Prop_lut3_I0_O)        0.150     8.487 f  hgc_zed_channel_inst/mdec_nibble_inst/FSM_sequential_state[0]_i_21/O
                         net (fo=2, routed)           0.796     9.283    hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X112Y41        LUT6 (Prop_lut6_I0_O)        0.328     9.611 f  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12/O
                         net (fo=1, routed)           0.466    10.077    hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_7/O
                         net (fo=1, routed)           0.306    10.507    hgc_zed_channel_inst/MasterFSM_inst/mdec_data_out_type_ff_reg[2]_5
    SLICE_X112Y42        LUT6 (Prop_lut6_I4_O)        0.124    10.631 r  hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           0.557    11.189    hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X110Y42        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.698    29.630    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X110Y42        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]/C
                         clock pessimism              0.497    30.128    
                         clock uncertainty           -0.035    30.092    
    SLICE_X110Y42        FDRE (Setup_fdre_C_CE)      -0.205    29.887    hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]
  -------------------------------------------------------------------
                         required time                         29.887    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 18.699    

Slack (MET) :             18.704ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.182ns (19.739%)  route 4.806ns (80.261%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 29.628 - 25.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.154    hgc_zed_channel_inst/mdec_nibble_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y46        FDRE                                         r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     5.610 r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/Q
                         net (fo=50, routed)          2.728     8.337    hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][0]
    SLICE_X108Y38        LUT3 (Prop_lut3_I0_O)        0.150     8.487 f  hgc_zed_channel_inst/mdec_nibble_inst/FSM_sequential_state[0]_i_21/O
                         net (fo=2, routed)           0.796     9.283    hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X112Y41        LUT6 (Prop_lut6_I0_O)        0.328     9.611 f  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12/O
                         net (fo=1, routed)           0.466    10.077    hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_7/O
                         net (fo=1, routed)           0.306    10.507    hgc_zed_channel_inst/MasterFSM_inst/mdec_data_out_type_ff_reg[2]_5
    SLICE_X112Y42        LUT6 (Prop_lut6_I4_O)        0.124    10.631 r  hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           0.510    11.142    hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X109Y41        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.696    29.628    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X109Y41        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/C
                         clock pessimism              0.457    30.086    
                         clock uncertainty           -0.035    30.050    
    SLICE_X109Y41        FDRE (Setup_fdre_C_CE)      -0.205    29.845    hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]
  -------------------------------------------------------------------
                         required time                         29.845    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                 18.704    

Slack (MET) :             18.704ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.182ns (19.739%)  route 4.806ns (80.261%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 29.628 - 25.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.154    hgc_zed_channel_inst/mdec_nibble_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y46        FDRE                                         r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     5.610 r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/Q
                         net (fo=50, routed)          2.728     8.337    hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][0]
    SLICE_X108Y38        LUT3 (Prop_lut3_I0_O)        0.150     8.487 f  hgc_zed_channel_inst/mdec_nibble_inst/FSM_sequential_state[0]_i_21/O
                         net (fo=2, routed)           0.796     9.283    hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X112Y41        LUT6 (Prop_lut6_I0_O)        0.328     9.611 f  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12/O
                         net (fo=1, routed)           0.466    10.077    hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_7/O
                         net (fo=1, routed)           0.306    10.507    hgc_zed_channel_inst/MasterFSM_inst/mdec_data_out_type_ff_reg[2]_5
    SLICE_X112Y42        LUT6 (Prop_lut6_I4_O)        0.124    10.631 r  hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           0.510    11.142    hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X109Y41        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.696    29.628    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X109Y41        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]/C
                         clock pessimism              0.457    30.086    
                         clock uncertainty           -0.035    30.050    
    SLICE_X109Y41        FDRE (Setup_fdre_C_CE)      -0.205    29.845    hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]
  -------------------------------------------------------------------
                         required time                         29.845    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                 18.704    

Slack (MET) :             18.715ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.182ns (19.779%)  route 4.794ns (80.221%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 29.628 - 25.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.154    hgc_zed_channel_inst/mdec_nibble_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y46        FDRE                                         r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     5.610 r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/Q
                         net (fo=50, routed)          2.728     8.337    hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][0]
    SLICE_X108Y38        LUT3 (Prop_lut3_I0_O)        0.150     8.487 f  hgc_zed_channel_inst/mdec_nibble_inst/FSM_sequential_state[0]_i_21/O
                         net (fo=2, routed)           0.796     9.283    hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X112Y41        LUT6 (Prop_lut6_I0_O)        0.328     9.611 f  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12/O
                         net (fo=1, routed)           0.466    10.077    hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_7/O
                         net (fo=1, routed)           0.306    10.507    hgc_zed_channel_inst/MasterFSM_inst/mdec_data_out_type_ff_reg[2]_5
    SLICE_X112Y42        LUT6 (Prop_lut6_I4_O)        0.124    10.631 r  hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           0.498    11.130    hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X109Y42        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.696    29.628    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X109Y42        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]/C
                         clock pessimism              0.457    30.086    
                         clock uncertainty           -0.035    30.050    
    SLICE_X109Y42        FDRE (Setup_fdre_C_CE)      -0.205    29.845    hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]
  -------------------------------------------------------------------
                         required time                         29.845    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                 18.715    

Slack (MET) :             18.747ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 1.182ns (19.744%)  route 4.805ns (80.256%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 29.630 - 25.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.154    hgc_zed_channel_inst/mdec_nibble_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y46        FDRE                                         r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     5.610 r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/Q
                         net (fo=50, routed)          2.728     8.337    hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][0]
    SLICE_X108Y38        LUT3 (Prop_lut3_I0_O)        0.150     8.487 f  hgc_zed_channel_inst/mdec_nibble_inst/FSM_sequential_state[0]_i_21/O
                         net (fo=2, routed)           0.796     9.283    hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X112Y41        LUT6 (Prop_lut6_I0_O)        0.328     9.611 f  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12/O
                         net (fo=1, routed)           0.466    10.077    hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_7/O
                         net (fo=1, routed)           0.306    10.507    hgc_zed_channel_inst/MasterFSM_inst/mdec_data_out_type_ff_reg[2]_5
    SLICE_X112Y42        LUT6 (Prop_lut6_I4_O)        0.124    10.631 r  hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           0.509    11.140    hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X111Y41        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.698    29.630    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y41        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]/C
                         clock pessimism              0.497    30.128    
                         clock uncertainty           -0.035    30.092    
    SLICE_X111Y41        FDRE (Setup_fdre_C_CE)      -0.205    29.887    hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]
  -------------------------------------------------------------------
                         required time                         29.887    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                 18.747    

Slack (MET) :             18.747ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 1.182ns (19.744%)  route 4.805ns (80.256%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 29.630 - 25.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.154    hgc_zed_channel_inst/mdec_nibble_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y46        FDRE                                         r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     5.610 r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/Q
                         net (fo=50, routed)          2.728     8.337    hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][0]
    SLICE_X108Y38        LUT3 (Prop_lut3_I0_O)        0.150     8.487 f  hgc_zed_channel_inst/mdec_nibble_inst/FSM_sequential_state[0]_i_21/O
                         net (fo=2, routed)           0.796     9.283    hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X112Y41        LUT6 (Prop_lut6_I0_O)        0.328     9.611 f  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12/O
                         net (fo=1, routed)           0.466    10.077    hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_7/O
                         net (fo=1, routed)           0.306    10.507    hgc_zed_channel_inst/MasterFSM_inst/mdec_data_out_type_ff_reg[2]_5
    SLICE_X112Y42        LUT6 (Prop_lut6_I4_O)        0.124    10.631 r  hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           0.509    11.140    hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X111Y41        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.698    29.630    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y41        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]/C
                         clock pessimism              0.497    30.128    
                         clock uncertainty           -0.035    30.092    
    SLICE_X111Y41        FDRE (Setup_fdre_C_CE)      -0.205    29.887    hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]
  -------------------------------------------------------------------
                         required time                         29.887    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                 18.747    

Slack (MET) :             18.888ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.182ns (20.220%)  route 4.664ns (79.780%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 29.630 - 25.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.154    hgc_zed_channel_inst/mdec_nibble_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y46        FDRE                                         r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     5.610 r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/Q
                         net (fo=50, routed)          2.728     8.337    hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][0]
    SLICE_X108Y38        LUT3 (Prop_lut3_I0_O)        0.150     8.487 f  hgc_zed_channel_inst/mdec_nibble_inst/FSM_sequential_state[0]_i_21/O
                         net (fo=2, routed)           0.796     9.283    hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X112Y41        LUT6 (Prop_lut6_I0_O)        0.328     9.611 f  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12/O
                         net (fo=1, routed)           0.466    10.077    hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_7/O
                         net (fo=1, routed)           0.306    10.507    hgc_zed_channel_inst/MasterFSM_inst/mdec_data_out_type_ff_reg[2]_5
    SLICE_X112Y42        LUT6 (Prop_lut6_I4_O)        0.124    10.631 r  hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           0.368    10.999    hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.698    29.630    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y42        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/C
                         clock pessimism              0.497    30.128    
                         clock uncertainty           -0.035    30.092    
    SLICE_X111Y42        FDRE (Setup_fdre_C_CE)      -0.205    29.887    hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]
  -------------------------------------------------------------------
                         required time                         29.887    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                 18.888    

Slack (MET) :             18.888ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.182ns (20.220%)  route 4.664ns (79.780%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 29.630 - 25.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.879     5.154    hgc_zed_channel_inst/mdec_nibble_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y46        FDRE                                         r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.456     5.610 r  hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[1]/Q
                         net (fo=50, routed)          2.728     8.337    hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][0]
    SLICE_X108Y38        LUT3 (Prop_lut3_I0_O)        0.150     8.487 f  hgc_zed_channel_inst/mdec_nibble_inst/FSM_sequential_state[0]_i_21/O
                         net (fo=2, routed)           0.796     9.283    hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X112Y41        LUT6 (Prop_lut6_I0_O)        0.328     9.611 f  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12/O
                         net (fo=1, routed)           0.466    10.077    hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_12_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_7/O
                         net (fo=1, routed)           0.306    10.507    hgc_zed_channel_inst/MasterFSM_inst/mdec_data_out_type_ff_reg[2]_5
    SLICE_X112Y42        LUT6 (Prop_lut6_I4_O)        0.124    10.631 r  hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           0.368    10.999    hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.698    29.630    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y42        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]/C
                         clock pessimism              0.497    30.128    
                         clock uncertainty           -0.035    30.092    
    SLICE_X111Y42        FDRE (Setup_fdre_C_CE)      -0.205    29.887    hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]
  -------------------------------------------------------------------
                         required time                         29.887    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                 18.888    

Slack (MET) :             19.117ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.890ns (16.073%)  route 4.647ns (83.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 29.553 - 25.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.877     5.152    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     5.670 r  hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=121, routed)         2.136     7.806    hgc_zed_channel_inst/MasterFSM_inst/out[0]
    SLICE_X105Y43        LUT5 (Prop_lut5_I0_O)        0.124     7.930 r  hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_9/O
                         net (fo=4, routed)           1.007     8.937    hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_9_n_0
    SLICE_X104Y43        LUT6 (Prop_lut6_I3_O)        0.124     9.061 r  hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_3/O
                         net (fo=1, routed)           0.466     9.527    hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_3_n_0
    SLICE_X104Y43        LUT4 (Prop_lut4_I0_O)        0.124     9.651 r  hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_1/O
                         net (fo=8, routed)           1.038    10.689    hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_1_n_0
    SLICE_X104Y39        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.621    29.553    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X104Y39        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[4]/C
                         clock pessimism              0.457    30.011    
                         clock uncertainty           -0.035    29.975    
    SLICE_X104Y39        FDRE (Setup_fdre_C_CE)      -0.169    29.806    hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[4]
  -------------------------------------------------------------------
                         required time                         29.806    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 19.117    

Slack (MET) :             19.216ns  (required time - arrival time)
  Source:                 hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 0.890ns (16.477%)  route 4.511ns (83.523%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 29.552 - 25.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.174    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.275 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.877     5.152    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     5.670 r  hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=121, routed)         2.004     7.673    hgc_zed_channel_inst/MasterFSM_inst/out[0]
    SLICE_X103Y44        LUT5 (Prop_lut5_I3_O)        0.124     7.797 r  hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_8/O
                         net (fo=4, routed)           1.012     8.810    hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_8_n_0
    SLICE_X104Y42        LUT6 (Prop_lut6_I2_O)        0.124     8.934 r  hgc_zed_channel_inst/MasterFSM_inst/time_out[3]_i_3/O
                         net (fo=1, routed)           0.689     9.623    hgc_zed_channel_inst/MasterFSM_inst/time_out[3]_i_3_n_0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.124     9.747 r  hgc_zed_channel_inst/MasterFSM_inst/time_out[3]_i_1/O
                         net (fo=4, routed)           0.806    10.553    hgc_zed_channel_inst/MasterFSM_inst/time_out[3]_i_1_n_0
    SLICE_X101Y40        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    Y18                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.835    25.835 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.006    27.841    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.932 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.620    29.552    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X101Y40        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[0]/C
                         clock pessimism              0.457    30.010    
                         clock uncertainty           -0.035    29.974    
    SLICE_X101Y40        FDRE (Setup_fdre_C_CE)      -0.205    29.769    hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[0]
  -------------------------------------------------------------------
                         required time                         29.769    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                 19.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.162%)  route 0.202ns (58.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.611     1.508    hgc_zed_channel_inst/ctrl_rcv_mem_inst/CLK_40_IBUF_BUFG
    SLICE_X105Y40        FDRE                                         r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y40        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[3]/Q
                         net (fo=6, routed)           0.202     1.851    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.924     2.071    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503     1.568    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.751    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.628%)  route 0.319ns (69.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.639     1.536    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X106Y44        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y44        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[6]/Q
                         net (fo=1, routed)           0.319     1.997    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.923     2.070    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.588    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.884    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.415%)  route 0.323ns (69.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.639     1.536    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X106Y46        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[19]/Q
                         net (fo=1, routed)           0.323     2.000    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[19]
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.923     2.070    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.588    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.296     1.884    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.219%)  route 0.326ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.639     1.536    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X106Y45        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[8]/Q
                         net (fo=1, routed)           0.326     2.003    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.923     2.070    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.588    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.884    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.913%)  route 0.241ns (63.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.608     1.505    hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40_IBUF_BUFG
    SLICE_X103Y35        FDRE                                         r  hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y35        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[6]/Q
                         net (fo=4, routed)           0.241     1.887    hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X5Y7          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.919     2.066    hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.584    
    RAMB36_X5Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.767    hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.231ns (47.503%)  route 0.255ns (52.497%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.639     1.536    hgc_zed_channel_inst/align_deser_data_inst/CLK_40_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[10]/Q
                         net (fo=2, routed)           0.099     1.776    hgc_zed_channel_inst/align_deser_data_inst/Q[2]
    SLICE_X112Y50        LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff[6]_i_2/O
                         net (fo=4, routed)           0.156     1.978    hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff[6]_i_2_n_0
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.045     2.023 r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     2.023    hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff[3]
    SLICE_X111Y49        FDRE                                         r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.912     2.058    hgc_zed_channel_inst/align_deser_data_inst/CLK_40_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff_reg[3]/C
                         clock pessimism             -0.249     1.810    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.092     1.902    hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.716%)  route 0.233ns (62.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.611     1.508    hgc_zed_channel_inst/ctrl_rcv_mem_inst/CLK_40_IBUF_BUFG
    SLICE_X105Y40        FDRE                                         r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y40        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[5]/Q
                         net (fo=4, routed)           0.233     1.882    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.924     2.071    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503     1.568    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.751    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.231ns (45.934%)  route 0.272ns (54.066%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.639     1.536    hgc_zed_channel_inst/align_deser_data_inst/CLK_40_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[10]/Q
                         net (fo=2, routed)           0.099     1.776    hgc_zed_channel_inst/align_deser_data_inst/Q[2]
    SLICE_X112Y50        LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff[6]_i_2/O
                         net (fo=4, routed)           0.173     1.994    hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff[6]_i_2_n_0
    SLICE_X110Y49        LUT6 (Prop_lut6_I5_O)        0.045     2.039 r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff[6]_i_1/O
                         net (fo=1, routed)           0.000     2.039    hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff[6]
    SLICE_X110Y49        FDRE                                         r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.912     2.058    hgc_zed_channel_inst/align_deser_data_inst/CLK_40_IBUF_BUFG
    SLICE_X110Y49        FDRE                                         r  hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff_reg[6]/C
                         clock pessimism             -0.249     1.810    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.092     1.902    hgc_zed_channel_inst/align_deser_data_inst/deser_data_aligned_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.017%)  route 0.345ns (70.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.639     1.536    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X106Y46        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[17]/Q
                         net (fo=1, routed)           0.345     2.022    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[17]
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.923     2.070    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.588    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.296     1.884    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.835%)  route 0.348ns (71.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.872    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.898 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.639     1.536    hgc_zed_channel_inst/MasterFSM_inst/CLK_40_IBUF_BUFG
    SLICE_X106Y44        FDRE                                         r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y44        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[4]/Q
                         net (fo=1, routed)           0.348     2.025    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    Y18                  IBUF (Prop_ibuf_I_O)         0.386     0.386 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.117    CLK_40_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.923     2.070    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.588    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.884    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK_40 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y8    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y8    hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y7    hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y7    hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0  CLK_40_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X103Y43  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X106Y45  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X106Y45  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X104Y44  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X104Y44  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y43  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X104Y44  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X104Y44  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X104Y44  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X104Y44  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y43  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X105Y43  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X104Y43  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X105Y44  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y43  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y36  hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_packet_length32_FF_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y36  hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_packet_length32_FF_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y36  hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_packet_length32_FF_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X105Y34  hgc_zed_channel_inst/ctrl_send_mem_inst/sw_send_mema_incr_del1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y50  hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y50  hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y50  hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y50  hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y50  hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y43  hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[0]/C



