// Seed: 3554034604
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  tri   id_3
);
  uwire id_5 = -1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1
  );
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    output tri id_3,
    input uwire id_4,
    output tri1 id_5,
    output tri1 id_6,
    input wand id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5
);
  tri [1 : 1] id_7;
  assign module_0.id_2 = 0;
  assign id_7 = id_0 ? 1 : id_0;
endmodule
