INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/imports/koala/lab3/lab3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/Branch_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/imports/koala/lab3/lab3.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/J_or_Jr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module J_or_Jr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/Jump_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jump_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/Mem_Reg_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Reg_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/Reg_Imm_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Imm_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/imports/koala/Lab04/Lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/Rt_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rt_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/Shift_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/imports/koala/Lab04/Lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sources_1/imports/koala/Lab04/Lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/koala/Lab05/Lab05.srcs/sim_1/new/singleCycleMIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleCycleMIPS_tb
