

================================================================
== Vitis HLS Report for 'pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
================================================================
* Date:           Sat Jan 25 23:13:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pad1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    92261|    92261|  0.923 ms|  0.923 ms|  92256|  92256|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    92259|    92259|         5|          1|          1|  92256|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|     435|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     117|    -|
|Register         |        -|     -|     228|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     228|     616|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------------+---------------------------------------+---------------------+
    |                 Instance                 |                 Module                |      Expression     |
    +------------------------------------------+---------------------------------------+---------------------+
    |ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3  |ama_submuladd_5ns_17ns_5ns_5ns_17_4_1  |  (i0 - i1) * i2 + i3|
    |mac_mul_sub_10ns_7ns_17ns_17_4_1_U2       |mac_mul_sub_10ns_7ns_17ns_17_4_1       |         i0 * i1 - i2|
    |mac_muladd_10ns_7ns_5ns_17_4_1_U1         |mac_muladd_10ns_7ns_5ns_17_4_1         |         i0 * i1 + i2|
    +------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_352_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln34_fu_370_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln35_1_fu_338_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln35_fu_238_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln45_1_fu_440_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln45_fu_435_p2       |         +|   0|  0|  24|          17|          17|
    |j_fu_332_p2              |         +|   0|  0|  12|           5|           1|
    |empty_8_fu_425_p2        |         -|   0|  0|  17|          10|          10|
    |and_ln34_fu_224_p2       |       and|   0|  0|   2|           1|           1|
    |cmp9_fu_278_p2           |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln34_fu_376_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln35_fu_364_p2      |      icmp|   0|  0|  17|          10|           7|
    |icmp_ln36_fu_358_p2      |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln39_1_fu_303_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln39_fu_298_p2      |      icmp|   0|  0|  39|          32|          32|
    |slt_fu_283_p2            |      icmp|   0|  0|  39|          32|          32|
    |empty_5_fu_244_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln39_1_fu_326_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_2_fu_320_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_314_p2        |        or|   0|  0|   2|           1|           1|
    |c_fu_230_p3              |    select|   0|  0|   7|           1|           7|
    |empty_11_fu_453_p3       |    select|   0|  0|  32|           1|           1|
    |i_fu_258_p3              |    select|   0|  0|   5|           1|           5|
    |j_mid2_fu_250_p3         |    select|   0|  0|   5|           1|           1|
    |select_ln34_fu_210_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln35_1_fu_344_p3  |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |rev_fu_288_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_218_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_fu_308_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 435|         263|         232|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |add_ln3422_fu_92                      |   9|          2|    7|         14|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln3521_phi_fu_144_p4  |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln3620_phi_fu_155_p4  |   9|          2|    1|          2|
    |c16_fu_76                             |   9|          2|    7|         14|
    |i18_fu_84                             |   9|          2|    5|         10|
    |icmp_ln3521_reg_140                   |   9|          2|    1|          2|
    |icmp_ln3620_reg_151                   |   9|          2|    1|          2|
    |indvar_flatten1215_fu_72              |   9|          2|   17|         34|
    |indvar_flatten17_fu_80                |   9|          2|   10|         20|
    |j19_fu_88                             |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 117|         26|   58|        116|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln3422_fu_92                  |   7|   0|    7|          0|
    |add_ln45_reg_590                  |  17|   0|   17|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |c16_fu_76                         |   7|   0|    7|          0|
    |i18_fu_84                         |   5|   0|    5|          0|
    |i_reg_553                         |   5|   0|    5|          0|
    |icmp_ln34_reg_580                 |   1|   0|    1|          0|
    |icmp_ln3521_reg_140               |   1|   0|    1|          0|
    |icmp_ln35_reg_575                 |   1|   0|    1|          0|
    |icmp_ln3620_reg_151               |   1|   0|    1|          0|
    |icmp_ln36_reg_570                 |   1|   0|    1|          0|
    |indvar_flatten1215_fu_72          |  17|   0|   17|          0|
    |indvar_flatten17_fu_80            |  10|   0|   10|          0|
    |j19_fu_88                         |   5|   0|    5|          0|
    |j_mid2_reg_548                    |   5|   0|    5|          0|
    |j_mid2_reg_548_pp0_iter2_reg      |   5|   0|    5|          0|
    |or_ln39_1_reg_565                 |   1|   0|    1|          0|
    |i_reg_553                         |  64|  32|    5|          0|
    |or_ln39_1_reg_565                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 228|  64|  106|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|pad               |   in|   32|     ap_none|                                                            pad|        scalar|
|sub               |   in|   32|     ap_none|                                                            sub|        scalar|
|empty             |   in|   17|     ap_none|                                                          empty|        scalar|
|inp_img_address0  |  out|   17|   ap_memory|                                                        inp_img|         array|
|inp_img_ce0       |  out|    1|   ap_memory|                                                        inp_img|         array|
|inp_img_q0        |   in|   32|   ap_memory|                                                        inp_img|         array|
|out_img_address0  |  out|   17|   ap_memory|                                                        out_img|         array|
|out_img_ce0       |  out|    1|   ap_memory|                                                        out_img|         array|
|out_img_we0       |  out|    1|   ap_memory|                                                        out_img|         array|
|out_img_d0        |  out|   32|   ap_memory|                                                        out_img|         array|
+------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten1215 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c16 = alloca i32 1"   --->   Operation 9 'alloca' 'c16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i18 = alloca i32 1"   --->   Operation 11 'alloca' 'i18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j19 = alloca i32 1"   --->   Operation 12 'alloca' 'j19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_ln3422 = alloca i32 1"   --->   Operation 13 'alloca' 'add_ln3422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 17 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pad_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pad"   --->   Operation 18 'read' 'pad_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 1, i7 %add_ln3422"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j19"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i18"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten17"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %c16"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten1215"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc38"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln3521 = phi i1 0, void %newFuncRoot, i1 %icmp_ln35, void %for.inc38" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 26 'phi' 'icmp_ln3521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%icmp_ln3620 = phi i1 0, void %newFuncRoot, i1 %icmp_ln36, void %for.inc38" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36]   --->   Operation 27 'phi' 'icmp_ln3620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten1215_load = load i17 %indvar_flatten1215" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 28 'load' 'indvar_flatten1215_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c16_load = load i7 %c16" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 29 'load' 'c16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i10 %indvar_flatten17" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 30 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i18_load = load i5 %i18" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 31 'load' 'i18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j19_load = load i5 %j19"   --->   Operation 32 'load' 'j19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%add_ln3422_load = load i7 %add_ln3422" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 33 'load' 'add_ln3422_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.41ns)   --->   "%select_ln34 = select i1 %icmp_ln3521, i5 0, i5 %i18_load" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 34 'select' 'select_ln34' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln3521, i1 1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 35 'xor' 'xor_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln3620, i1 %xor_ln34" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 36 'and' 'and_ln34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.36ns)   --->   "%c = select i1 %icmp_ln3521, i7 %add_ln3422_load, i7 %c16_load" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 37 'select' 'c' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln35 = add i5 %select_ln34, i5 1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 38 'add' 'add_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%empty_5 = or i1 %and_ln34, i1 %icmp_ln3521" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 39 'or' 'empty_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.41ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %empty_5, i5 0, i5 %j19_load" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 40 'select' 'j_mid2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.41ns)   --->   "%i = select i1 %and_ln34, i5 %add_ln35, i5 %select_ln34" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 41 'select' 'i' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i7 %c" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 42 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [3/3] (0.99ns) (grouped into DSP with root node add_ln45_2)   --->   "%empty_6 = mul i17 %zext_ln34, i17 961" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 43 'mul' 'empty_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [3/3] (0.99ns) (grouped into DSP with root node sub_ln45)   --->   "%empty_7 = mul i17 %zext_ln34, i17 729" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 44 'mul' 'empty_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %i" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 45 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %i" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 46 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.01ns)   --->   "%cmp9 = icmp_slt  i32 %zext_ln35_2, i32 %pad_read" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 47 'icmp' 'cmp9' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.01ns)   --->   "%slt = icmp_slt  i32 %zext_ln35_2, i32 %sub_read" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 48 'icmp' 'slt' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%rev = xor i1 %slt, i1 1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 49 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.69ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_9 = sub i17 %zext_ln35, i17 %tmp" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 50 'sub' 'empty_9' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_10 = mul i17 %empty_9, i17 27" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 51 'mul' 'empty_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %j_mid2" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36]   --->   Operation 52 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.01ns)   --->   "%icmp_ln39 = icmp_slt  i32 %zext_ln36_1, i32 %pad_read" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39]   --->   Operation 53 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.01ns)   --->   "%icmp_ln39_1 = icmp_slt  i32 %zext_ln36_1, i32 %sub_read" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39]   --->   Operation 54 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%xor_ln39 = xor i1 %icmp_ln39_1, i1 1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39]   --->   Operation 55 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39 = or i1 %cmp9, i1 %rev" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39]   --->   Operation 56 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39_2 = or i1 %icmp_ln39, i1 %xor_ln39" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39]   --->   Operation 57 'or' 'or_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %or_ln39_2, i1 %or_ln39" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39]   --->   Operation 58 'or' 'or_ln39_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%j = add i5 %j_mid2, i5 1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36]   --->   Operation 59 'add' 'j' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%add_ln35_1 = add i10 %indvar_flatten17_load, i10 1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 60 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.40ns)   --->   "%select_ln35_1 = select i1 %icmp_ln3521, i10 1, i10 %add_ln35_1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 61 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.86ns)   --->   "%add_ln34_1 = add i17 %indvar_flatten1215_load, i17 1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 62 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%icmp_ln36 = icmp_eq  i5 %j, i5 31" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36]   --->   Operation 63 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%icmp_ln35 = icmp_eq  i10 %select_ln35_1, i10 961" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 64 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.77ns)   --->   "%add_ln34 = add i7 %c, i7 1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 65 'add' 'add_ln34' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.86ns)   --->   "%icmp_ln34 = icmp_eq  i17 %indvar_flatten1215_load, i17 92255" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 66 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln34 = store i7 %add_ln34, i7 %add_ln3422" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 67 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln36 = store i5 %j, i5 %j19" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36]   --->   Operation 68 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln35 = store i5 %i, i5 %i18" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 69 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln35 = store i10 %select_ln35_1, i10 %indvar_flatten17" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 70 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln34 = store i7 %c, i7 %c16" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 71 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln34 = store i17 %add_ln34_1, i17 %indvar_flatten1215" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 72 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc38, void %for.end40.exitStub" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 73 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node add_ln45_2)   --->   "%empty_6 = mul i17 %zext_ln34, i17 961" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 74 'mul' 'empty_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [2/3] (0.99ns) (grouped into DSP with root node sub_ln45)   --->   "%empty_7 = mul i17 %zext_ln34, i17 729" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 75 'mul' 'empty_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [2/3] (0.99ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_10 = mul i17 %empty_9, i17 27" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 76 'mul' 'empty_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_2)   --->   "%empty_6 = mul i17 %zext_ln34, i17 961" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 77 'mul' 'empty_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node sub_ln45)   --->   "%empty_7 = mul i17 %zext_ln34, i17 729" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34]   --->   Operation 78 'mul' 'empty_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_10 = mul i17 %empty_9, i17 27" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 79 'mul' 'empty_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %j_mid2" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36]   --->   Operation 80 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_2 = add i17 %empty_6, i17 %zext_ln36" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 81 'add' 'add_ln45_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln45 = sub i17 %empty_7, i17 %tmp" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 82 'sub' 'sub_ln45' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_3 = add i17 %empty_10, i17 %zext_ln36" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 83 'add' 'add_ln45_3' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.74>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %i" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 84 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i, i5 0" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 85 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.78ns)   --->   "%empty_8 = sub i10 %p_shl, i10 %zext_ln35_1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 86 'sub' 'empty_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast8 = zext i10 %empty_8" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35]   --->   Operation 87 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_2 = add i17 %empty_6, i17 %zext_ln36" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 88 'add' 'add_ln45_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.86ns)   --->   "%add_ln45 = add i17 %add_ln45_2, i17 %p_cast8" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 89 'add' 'add_ln45' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln45 = sub i17 %empty_7, i17 %tmp" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 90 'sub' 'sub_ln45' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_3 = add i17 %empty_10, i17 %zext_ln36" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 91 'add' 'add_ln45_3' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.86ns)   --->   "%add_ln45_1 = add i17 %add_ln45_3, i17 %sub_ln45" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 92 'add' 'add_ln45_1' <Predicate = (!or_ln39_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i17 %add_ln45_1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 93 'zext' 'zext_ln45_1' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%inp_img_addr = getelementptr i32 %inp_img, i64 0, i64 %zext_ln45_1" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 94 'getelementptr' 'inp_img_addr' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_5 : Operation 95 [2/2] (1.23ns)   --->   "%inp_img_load = load i17 %inp_img_addr" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 95 'load' 'inp_img_load' <Predicate = (!or_ln39_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 92256, i64 92256, i64 92256"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:37]   --->   Operation 98 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i17 %add_ln45" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 99 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_load = load i17 %inp_img_addr" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 100 'load' 'inp_img_load' <Predicate = (!or_ln39_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_6 : Operation 101 [1/1] (0.44ns)   --->   "%empty_11 = select i1 %or_ln39_1, i32 0, i32 %inp_img_load" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39]   --->   Operation 101 'select' 'empty_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln45" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45]   --->   Operation 102 'getelementptr' 'out_img_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln39 = store i32 %empty_11, i17 %out_img_addr" [AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39]   --->   Operation 103 'store' 'store_ln39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 92256> <RAM>
ST_6 : Operation 104 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pad]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inp_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1215      (alloca           ) [ 0110000]
c16                     (alloca           ) [ 0110000]
indvar_flatten17        (alloca           ) [ 0110000]
i18                     (alloca           ) [ 0110000]
j19                     (alloca           ) [ 0110000]
add_ln3422              (alloca           ) [ 0110000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
tmp                     (read             ) [ 0111110]
sub_read                (read             ) [ 0110000]
pad_read                (read             ) [ 0110000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0110000]
icmp_ln3521             (phi              ) [ 0110000]
icmp_ln3620             (phi              ) [ 0110000]
indvar_flatten1215_load (load             ) [ 0000000]
c16_load                (load             ) [ 0000000]
indvar_flatten17_load   (load             ) [ 0000000]
i18_load                (load             ) [ 0000000]
j19_load                (load             ) [ 0000000]
add_ln3422_load         (load             ) [ 0000000]
select_ln34             (select           ) [ 0000000]
xor_ln34                (xor              ) [ 0000000]
and_ln34                (and              ) [ 0000000]
c                       (select           ) [ 0000000]
add_ln35                (add              ) [ 0000000]
empty_5                 (or               ) [ 0000000]
j_mid2                  (select           ) [ 0101100]
i                       (select           ) [ 0101110]
zext_ln34               (zext             ) [ 0101100]
zext_ln35               (zext             ) [ 0000000]
zext_ln35_2             (zext             ) [ 0000000]
cmp9                    (icmp             ) [ 0000000]
slt                     (icmp             ) [ 0000000]
rev                     (xor              ) [ 0000000]
empty_9                 (sub              ) [ 0101100]
zext_ln36_1             (zext             ) [ 0000000]
icmp_ln39               (icmp             ) [ 0000000]
icmp_ln39_1             (icmp             ) [ 0000000]
xor_ln39                (xor              ) [ 0000000]
or_ln39                 (or               ) [ 0000000]
or_ln39_2               (or               ) [ 0000000]
or_ln39_1               (or               ) [ 0101111]
j                       (add              ) [ 0000000]
add_ln35_1              (add              ) [ 0000000]
select_ln35_1           (select           ) [ 0000000]
add_ln34_1              (add              ) [ 0000000]
icmp_ln36               (icmp             ) [ 0110000]
icmp_ln35               (icmp             ) [ 0110000]
add_ln34                (add              ) [ 0000000]
icmp_ln34               (icmp             ) [ 0111111]
store_ln34              (store            ) [ 0000000]
store_ln36              (store            ) [ 0000000]
store_ln35              (store            ) [ 0000000]
store_ln35              (store            ) [ 0000000]
store_ln34              (store            ) [ 0000000]
store_ln34              (store            ) [ 0000000]
br_ln34                 (br               ) [ 0110000]
empty_6                 (mul              ) [ 0100010]
empty_7                 (mul              ) [ 0100010]
empty_10                (mul              ) [ 0100010]
zext_ln36               (zext             ) [ 0100010]
zext_ln35_1             (zext             ) [ 0000000]
p_shl                   (bitconcatenate   ) [ 0000000]
empty_8                 (sub              ) [ 0000000]
p_cast8                 (zext             ) [ 0000000]
add_ln45_2              (add              ) [ 0000000]
add_ln45                (add              ) [ 0100001]
sub_ln45                (sub              ) [ 0000000]
add_ln45_3              (add              ) [ 0000000]
add_ln45_1              (add              ) [ 0000000]
zext_ln45_1             (zext             ) [ 0000000]
inp_img_addr            (getelementptr    ) [ 0100001]
specloopname_ln0        (specloopname     ) [ 0000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000]
specpipeline_ln37       (specpipeline     ) [ 0000000]
zext_ln45               (zext             ) [ 0000000]
inp_img_load            (load             ) [ 0000000]
empty_11                (select           ) [ 0000000]
out_img_addr            (getelementptr    ) [ 0000000]
store_ln39              (store            ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pad">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inp_img">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_img"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_img">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten1215_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1215/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c16_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c16/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten17_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten17/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i18_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i18/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j19_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j19/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln3422_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln3422/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="0"/>
<pin id="98" dir="0" index="1" bw="17" slack="0"/>
<pin id="99" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="pad_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pad_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="inp_img_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="17" slack="0"/>
<pin id="118" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_img_addr/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="17" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_img_load/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="out_img_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="17" slack="0"/>
<pin id="131" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_img_addr/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln39_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="17" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/6 "/>
</bind>
</comp>

<comp id="140" class="1005" name="icmp_ln3521_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln3521 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln3521_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln3521/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="icmp_ln3620_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln3620 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln3620_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln3620/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="10" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="17" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten1215_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="1"/>
<pin id="194" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1215_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="c16_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="1"/>
<pin id="197" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c16_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten17_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="1"/>
<pin id="200" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten17_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i18_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i18_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j19_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="1"/>
<pin id="206" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j19_load/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln3422_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="1"/>
<pin id="209" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln3422_load/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln34_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln34_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln34_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="c_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln35_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_5/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="j_mid2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln34_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln35_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln35_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="cmp9_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp9/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="slt_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="rev_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln36_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln39_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln39_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln39_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln39_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln39_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln39_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="j_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln35_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln35_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="0"/>
<pin id="347" dir="0" index="2" bw="10" slack="0"/>
<pin id="348" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln34_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln36_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln35_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln34_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln34_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="17" slack="0"/>
<pin id="378" dir="0" index="1" bw="17" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln34_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="1"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln36_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="1"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln35_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="5" slack="1"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln35_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="10" slack="1"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln34_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="1"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln34_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="17" slack="0"/>
<pin id="409" dir="0" index="1" bw="17" slack="1"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln36_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="2"/>
<pin id="414" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln35_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="3"/>
<pin id="417" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_shl_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="3"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="empty_8_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_8/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_cast8_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln45_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="17" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln45_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="17" slack="0"/>
<pin id="442" dir="0" index="1" bw="17" slack="0"/>
<pin id="443" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln45_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="17" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln45_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="17" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_11_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="4"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_11/6 "/>
</bind>
</comp>

<comp id="461" class="1007" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_6/2 add_ln45_2/4 "/>
</bind>
</comp>

<comp id="470" class="1007" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="0"/>
<pin id="473" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="474" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="empty_7/2 sub_ln45/4 "/>
</bind>
</comp>

<comp id="478" class="1007" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="17" slack="1"/>
<pin id="481" dir="0" index="2" bw="5" slack="0"/>
<pin id="482" dir="0" index="3" bw="5" slack="0"/>
<pin id="483" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="empty_9/2 empty_10/2 add_ln45_3/4 "/>
</bind>
</comp>

<comp id="488" class="1005" name="indvar_flatten1215_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="17" slack="0"/>
<pin id="490" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1215 "/>
</bind>
</comp>

<comp id="495" class="1005" name="c16_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c16 "/>
</bind>
</comp>

<comp id="502" class="1005" name="indvar_flatten17_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten17 "/>
</bind>
</comp>

<comp id="509" class="1005" name="i18_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i18 "/>
</bind>
</comp>

<comp id="516" class="1005" name="j19_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j19 "/>
</bind>
</comp>

<comp id="523" class="1005" name="add_ln3422_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln3422 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="17" slack="1"/>
<pin id="532" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="536" class="1005" name="sub_read_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="542" class="1005" name="pad_read_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pad_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="j_mid2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="2"/>
<pin id="550" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="553" class="1005" name="i_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="3"/>
<pin id="555" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln34_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="17" slack="1"/>
<pin id="561" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="565" class="1005" name="or_ln39_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="2"/>
<pin id="567" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln39_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="icmp_ln36_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="575" class="1005" name="icmp_ln35_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="580" class="1005" name="icmp_ln34_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="584" class="1005" name="zext_ln36_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="17" slack="1"/>
<pin id="586" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln45_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="17" slack="1"/>
<pin id="592" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="595" class="1005" name="inp_img_addr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="17" slack="1"/>
<pin id="597" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="inp_img_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="60" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="215"><net_src comp="144" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="201" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="144" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="155" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="144" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="207" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="195" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="210" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="224" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="144" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="204" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="224" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="238" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="210" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="230" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="258" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="258" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="274" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="250" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="278" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="288" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="298" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="308" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="250" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="198" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="144" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="192" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="332" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="344" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="230" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="192" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="370" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="332" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="258" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="344" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="230" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="352" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="423"><net_src comp="58" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="28" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="415" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="440" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="458"><net_src comp="16" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="121" pin="3"/><net_sink comp="453" pin=2"/></net>

<net id="460"><net_src comp="453" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="466"><net_src comp="266" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="412" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="469"><net_src comp="461" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="475"><net_src comp="266" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="484"><net_src comp="270" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="486"><net_src comp="412" pin="1"/><net_sink comp="478" pin=3"/></net>

<net id="487"><net_src comp="478" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="491"><net_src comp="72" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="498"><net_src comp="76" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="505"><net_src comp="80" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="512"><net_src comp="84" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="519"><net_src comp="88" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="526"><net_src comp="92" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="533"><net_src comp="96" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="539"><net_src comp="102" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="545"><net_src comp="108" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="551"><net_src comp="250" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="556"><net_src comp="258" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="562"><net_src comp="266" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="568"><net_src comp="326" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="573"><net_src comp="358" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="578"><net_src comp="364" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="583"><net_src comp="376" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="412" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="593"><net_src comp="435" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="598"><net_src comp="114" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inp_img | {}
	Port: out_img | {6 }
 - Input state : 
	Port: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 : pad | {1 }
	Port: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 : sub | {1 }
	Port: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 : empty | {1 }
	Port: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 : inp_img | {5 6 }
	Port: pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3 : out_img | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		select_ln34 : 1
		xor_ln34 : 1
		and_ln34 : 1
		c : 1
		add_ln35 : 2
		empty_5 : 1
		j_mid2 : 1
		i : 3
		zext_ln34 : 2
		empty_6 : 3
		empty_7 : 3
		zext_ln35 : 4
		zext_ln35_2 : 4
		cmp9 : 5
		slt : 5
		rev : 6
		empty_9 : 5
		empty_10 : 6
		zext_ln36_1 : 2
		icmp_ln39 : 3
		icmp_ln39_1 : 3
		xor_ln39 : 4
		or_ln39 : 6
		or_ln39_2 : 4
		or_ln39_1 : 4
		j : 2
		add_ln35_1 : 1
		select_ln35_1 : 2
		add_ln34_1 : 1
		icmp_ln36 : 3
		icmp_ln35 : 3
		add_ln34 : 2
		icmp_ln34 : 1
		store_ln34 : 3
		store_ln36 : 3
		store_ln35 : 4
		store_ln35 : 3
		store_ln34 : 2
		store_ln34 : 2
		br_ln34 : 2
	State 3
	State 4
		add_ln45_2 : 1
		sub_ln45 : 1
		add_ln45_3 : 1
	State 5
		empty_8 : 1
		p_cast8 : 2
		add_ln45 : 3
		add_ln45_1 : 1
		zext_ln45_1 : 2
		inp_img_addr : 3
		inp_img_load : 4
	State 6
		empty_11 : 1
		out_img_addr : 1
		store_ln39 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      cmp9_fu_278     |    0    |    0    |    39   |
|          |      slt_fu_283      |    0    |    0    |    39   |
|          |   icmp_ln39_fu_298   |    0    |    0    |    39   |
|   icmp   |  icmp_ln39_1_fu_303  |    0    |    0    |    39   |
|          |   icmp_ln36_fu_358   |    0    |    0    |    12   |
|          |   icmp_ln35_fu_364   |    0    |    0    |    17   |
|          |   icmp_ln34_fu_376   |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln35_fu_238   |    0    |    0    |    12   |
|          |       j_fu_332       |    0    |    0    |    12   |
|          |   add_ln35_1_fu_338  |    0    |    0    |    17   |
|    add   |   add_ln34_1_fu_352  |    0    |    0    |    24   |
|          |    add_ln34_fu_370   |    0    |    0    |    14   |
|          |    add_ln45_fu_435   |    0    |    0    |    24   |
|          |   add_ln45_1_fu_440  |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln34_fu_210  |    0    |    0    |    5    |
|          |       c_fu_230       |    0    |    0    |    7    |
|  select  |     j_mid2_fu_250    |    0    |    0    |    5    |
|          |       i_fu_258       |    0    |    0    |    5    |
|          | select_ln35_1_fu_344 |    0    |    0    |    10   |
|          |    empty_11_fu_453   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    sub   |    empty_8_fu_425    |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |    empty_5_fu_244    |    0    |    0    |    2    |
|    or    |    or_ln39_fu_314    |    0    |    0    |    2    |
|          |   or_ln39_2_fu_320   |    0    |    0    |    2    |
|          |   or_ln39_1_fu_326   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    xor_ln34_fu_218   |    0    |    0    |    2    |
|    xor   |      rev_fu_288      |    0    |    0    |    2    |
|          |    xor_ln39_fu_308   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln34_fu_224   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_461      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  mul_sub |      grp_fu_470      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| submuladd|      grp_fu_478      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_read_fu_96    |    0    |    0    |    0    |
|   read   | sub_read_read_fu_102 |    0    |    0    |    0    |
|          | pad_read_read_fu_108 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln34_fu_266   |    0    |    0    |    0    |
|          |   zext_ln35_fu_270   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_274  |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_294  |    0    |    0    |    0    |
|   zext   |   zext_ln36_fu_412   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_415  |    0    |    0    |    0    |
|          |    p_cast8_fu_431    |    0    |    0    |    0    |
|          |  zext_ln45_1_fu_444  |    0    |    0    |    0    |
|          |   zext_ln45_fu_449   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     p_shl_fu_418     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    0    |   433   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln3422_reg_523    |    7   |
|     add_ln45_reg_590     |   17   |
|        c16_reg_495       |    7   |
|        i18_reg_509       |    5   |
|         i_reg_553        |    5   |
|     icmp_ln34_reg_580    |    1   |
|    icmp_ln3521_reg_140   |    1   |
|     icmp_ln35_reg_575    |    1   |
|    icmp_ln3620_reg_151   |    1   |
|     icmp_ln36_reg_570    |    1   |
|indvar_flatten1215_reg_488|   17   |
| indvar_flatten17_reg_502 |   10   |
|   inp_img_addr_reg_595   |   17   |
|        j19_reg_516       |    5   |
|      j_mid2_reg_548      |    5   |
|     or_ln39_1_reg_565    |    1   |
|     pad_read_reg_542     |   32   |
|     sub_read_reg_536     |   32   |
|        tmp_reg_530       |   17   |
|     zext_ln34_reg_559    |   17   |
|     zext_ln36_reg_584    |   17   |
+--------------------------+--------+
|           Total          |   216  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_461    |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_461    |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_470    |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_470    |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_478    |  p1  |   2  |  17  |   34   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   136  ||  2.562  ||    0    ||    54   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   433  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   54   |
|  Register |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   216  |   487  |
+-----------+--------+--------+--------+--------+
