/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  reg [7:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [7:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire [7:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  reg [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_7z[4] ? celloutsig_1_8z : celloutsig_1_4z;
  assign celloutsig_1_13z = ~(celloutsig_1_8z & celloutsig_1_0z);
  assign celloutsig_1_17z = !(celloutsig_1_10z ? celloutsig_1_6z[0] : celloutsig_1_8z);
  assign celloutsig_1_18z = !(celloutsig_1_17z ? celloutsig_1_13z : celloutsig_1_15z);
  assign celloutsig_0_7z = !(celloutsig_0_3z[2] ? celloutsig_0_6z : celloutsig_0_5z[4]);
  assign celloutsig_0_22z = !(celloutsig_0_21z ? celloutsig_0_11z : celloutsig_0_7z);
  assign celloutsig_0_47z = ~celloutsig_0_26z[7];
  assign celloutsig_0_21z = ~celloutsig_0_20z;
  assign celloutsig_1_8z = ~((celloutsig_1_6z[8] | celloutsig_1_1z) & celloutsig_1_5z);
  assign celloutsig_0_20z = ~((celloutsig_0_7z | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_1_0z = ~((in_data[177] | in_data[115]) & (in_data[112] | in_data[132]));
  assign celloutsig_0_1z = ~((in_data[14] | celloutsig_0_0z) & (in_data[40] | in_data[83]));
  assign celloutsig_1_15z = celloutsig_1_3z[3] | celloutsig_1_4z;
  assign celloutsig_1_10z = ~(celloutsig_1_8z ^ celloutsig_1_1z);
  assign celloutsig_1_19z = ~(in_data[102] ^ celloutsig_1_9z);
  assign celloutsig_0_4z = { celloutsig_0_3z[2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } & { in_data[38:32], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[148:146], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } & { in_data[121:116], celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[124:119] >= { in_data[105:103], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_2z[2:1], celloutsig_1_2z } % { 1'h1, celloutsig_1_6z[9:2] };
  assign celloutsig_0_36z = | { celloutsig_0_26z[6:1], celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_0_11z = | { celloutsig_0_5z[10:9], celloutsig_0_2z };
  assign celloutsig_0_0z = | in_data[88:85];
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_2z, in_data[131:119] };
  assign celloutsig_0_6z = | { celloutsig_0_3z, in_data[80:74] };
  assign celloutsig_0_48z = { celloutsig_0_26z[2:1], celloutsig_0_2z } >> { celloutsig_0_26z[3:2], celloutsig_0_36z };
  assign celloutsig_1_6z = { in_data[99], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z } >> { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_3z = { in_data[16:15], celloutsig_0_2z, celloutsig_0_1z } >>> { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[19:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } - { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_3z = { in_data[155], celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_16z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_26z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_26z = in_data[21:14];
  assign celloutsig_1_5z = ~((celloutsig_1_0z & in_data[177]) | (celloutsig_1_0z & celloutsig_1_3z[6]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
